Loading plugins phase: Elapsed time ==> 0s.296ms
Initializing data phase: Elapsed time ==> 3s.640ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -d CY8C3246PVA-147 -s Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.437ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.359ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 07 12:24:04 2013


======================================================================
Compiling:  firmware.v
Program  :   vpp
Options  :    -yv2 -q10 firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 07 12:24:04 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_70\AMuxSeq_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 07 12:24:06 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_70\AMuxSeq_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 07 12:24:10 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_70\AMuxSeq_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_RS485:BUART:reset_sr\
	Net_2152
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_520
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\PWM_MOTOR_A:Net_101\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTOR_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTOR_A:PWMUDB:capt_rising\
	\PWM_MOTOR_A:PWMUDB:capt_falling\
	\PWM_MOTOR_A:PWMUDB:trig_rise\
	\PWM_MOTOR_A:PWMUDB:trig_fall\
	\PWM_MOTOR_A:PWMUDB:sc_kill\
	\PWM_MOTOR_A:PWMUDB:km_run\
	\PWM_MOTOR_A:PWMUDB:min_kill\
	\PWM_MOTOR_A:PWMUDB:km_tc\
	\PWM_MOTOR_A:PWMUDB:db_tc\
	\PWM_MOTOR_A:PWMUDB:dith_sel\
	\PWM_MOTOR_A:Net_96\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_31\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_30\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_29\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_28\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_27\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_26\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_25\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_24\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_23\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_22\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_21\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_20\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_19\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_18\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_17\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_16\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_15\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_14\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_13\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_12\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_11\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_10\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_9\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_8\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_7\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_6\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_5\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_4\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_3\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_2\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_1\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:b_0\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2259
	Net_2253
	Net_2252
	\PWM_MOTOR_A:Net_113\
	\PWM_MOTOR_A:Net_107\
	\PWM_MOTOR_A:Net_114\
	Net_478
	Net_479
	Net_481
	Net_482
	Net_483
	Net_484
	Net_1279
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_1109
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	Net_1347
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	Net_1355
	\SHIFTREG_ENC_4:Net_1\
	\SHIFTREG_ENC_4:Net_2\
	\SHIFTREG_ENC_4:bSR:ctrl_f0_full\
	Net_1622
	\ADC:Net_481\
	\ADC:Net_482\
	Net_2292
	Net_2293
	Net_2294
	Net_2296
	Net_2297
	Net_2298
	Net_2299

    Synthesized names
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 197 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__MOTOR_EN_net_1 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__MOTOR_EN_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__MOTOR_A2_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing Net_20 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__MOTOR_A1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__MOTOR_A1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_A1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing \PWM_MOTOR_A:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:trig_out\ to tmpOE__MOTOR_A1_net_0
Aliasing Net_433 to zero
Aliasing \PWM_MOTOR_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:min_kill_reg\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:final_kill\ to tmpOE__MOTOR_A1_net_0
Aliasing \PWM_MOTOR_A:PWMUDB:dith_count_1\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:dith_count_0\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:status_6\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:status_4\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:final_kill_reg\\R\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:cs_addr_2\ to \PWM_MOTOR_A:PWMUDB:status_2\
Aliasing \PWM_MOTOR_A:PWMUDB:cs_addr_0\ to \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_1_C_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__CURRENT_SENSE_2_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__CURRENT_SENSE_1_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__MOTOR_B1_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__MOTOR_B2_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing \CONTROL_REG_MOTORS:clk\ to zero
Aliasing \CONTROL_REG_MOTORS:rst\ to zero
Aliasing Net_824 to zero
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__MOTOR_A1_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to zero
Aliasing Net_1064 to zero
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to zero
Aliasing Net_1317 to Net_1324
Aliasing tmpOE__Signal_3_C_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing Net_1621 to zero
Aliasing tmpOE__Signal_2_C_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing Net_1342 to zero
Aliasing Net_1344 to Net_1324
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing Net_1350 to zero
Aliasing Net_1352 to Net_1324
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing tmpOE__USB_VDD_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing Net_2214 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__VOLTAGE_SENSE_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_3_B_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_1_B_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_2_B_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing Net_1620 to Net_1324
Aliasing \SHIFTREG_ENC_4:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_4:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing tmpOE__Signal_4_B_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_4_C_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing \ADC:soc\ to tmpOE__MOTOR_A1_net_0
Aliasing \ADC:Net_7\ to zero
Aliasing \ADC:Net_8\ to zero
Aliasing tmpOE__Signal_4_A_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_3_A_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_1_A_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing tmpOE__Signal_2_A_net_0 to tmpOE__MOTOR_A1_net_0
Aliasing \RS485_CTS:clk\ to zero
Aliasing \RS485_CTS:rst\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:tc_reg_i\\D\ to \PWM_MOTOR_A:PWMUDB:status_2\
Aliasing \PWM_MOTOR_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MOTOR_A1_net_0
Aliasing \PWM_MOTOR_A:PWMUDB:min_kill_reg\\D\ to tmpOE__MOTOR_A1_net_0
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_4:bSR:load_reg\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_net_1[10] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_net_0[11] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire Net_2390[19] = \CONTROL_REG_MOTORS:control_out_1\[765]
Removing Rhs of wire Net_2390[19] = \CONTROL_REG_MOTORS:control_1\[785]
Removing Rhs of wire Net_498[20] = \PWM_MOTOR_A:PWMUDB:pwm2_reg_i\[409]
Removing Lhs of wire tmpOE__MOTOR_A2_net_0[22] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire Net_2340[23] = \CONTROL_REG_MOTORS:control_out_0\[764]
Removing Rhs of wire Net_2340[23] = \CONTROL_REG_MOTORS:control_0\[786]
Removing Lhs of wire \UART_RS485:Net_61\[28] = Net_124[29]
Removing Lhs of wire Net_20[33] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[34] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[35] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[36] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[37] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[38] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[39] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[40] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[41] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:reset_reg_dp\[42] = \UART_RS485:BUART:reset_reg\[32]
Removing Rhs of wire Net_2120[49] = \UART_RS485:BUART:rx_interrupt_out\[50]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[103] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[104] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[105] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[107] = \UART_RS485:BUART:tx_fifo_empty\[68]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[109] = \UART_RS485:BUART:tx_fifo_notfull\[67]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[122] = Net_21[171]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[174] = \UART_RS485:BUART:rx_break_status\[175]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[176] = \UART_RS485:BUART:rx_parity_error_status\[177]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[178] = \UART_RS485:BUART:rx_stop_bit_error\[179]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[189] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[315]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_1\[190] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[239]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[194] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[261]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[195] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[196] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[197] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[198] = \UART_RS485:BUART:sRX:MODIN1_6\[199]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[199] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[200] = \UART_RS485:BUART:sRX:MODIN1_5\[201]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[201] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[202] = \UART_RS485:BUART:sRX:MODIN1_4\[203]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[203] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[204] = \UART_RS485:BUART:sRX:MODIN1_3\[205]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[205] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[206] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[207] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[208] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[209] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[210] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[211] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[212] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[213] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[214] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[215] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[216] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[217] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[218] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[219] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[220] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[221] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[222] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[223] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[224] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[225] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[226] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[241] = Net_21[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[242] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[243] = Net_21[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[244] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[245] = Net_21[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[246] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[248] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[249] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[247]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[250] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[247]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[271] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[272] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[273] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[274] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[275] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[276] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[277] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[278] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[279] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[280] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[281] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[282] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[283] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[284] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[285] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[286] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[287] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[288] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[289] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[290] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[291] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[292] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[293] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[294] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[295] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[296] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[297] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[298] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[299] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[300] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[301] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[302] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__RS485_RX_net_0[318] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__RS485_TX_net_0[323] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[329] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire \PWM_MOTOR_A:PWMUDB:ctrl_enable\[346] = \PWM_MOTOR_A:PWMUDB:control_7\[347]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:hwCapture\[361] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:hwEnable\[362] = \PWM_MOTOR_A:PWMUDB:ctrl_enable\[346]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:trig_out\[366] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:runmode_enable\\R\[368] = zero[6]
Removing Lhs of wire Net_433[369] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:runmode_enable\\S\[370] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_enable\[371] = \PWM_MOTOR_A:PWMUDB:runmode_enable\[367]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\R\[375] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\S\[376] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:min_kill_reg\\R\[378] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:min_kill_reg\\S\[379] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_kill\[382] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_1\[386] = \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_1\[671]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:add_vi_vv_MODGEN_4_0\[388] = \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_0\[672]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:dith_count_1\\R\[389] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:dith_count_1\\S\[390] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:dith_count_0\\R\[391] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:dith_count_0\\S\[392] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:pwm_temp\[402] = zero[6]
Removing Rhs of wire Net_490[410] = \PWM_MOTOR_A:PWMUDB:pwm1_reg_i\[408]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:status_6\[411] = zero[6]
Removing Rhs of wire \PWM_MOTOR_A:PWMUDB:status_0\[412] = \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\[413]
Removing Rhs of wire \PWM_MOTOR_A:PWMUDB:status_1\[414] = \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\[415]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:status_2\[416] = \PWM_MOTOR_A:PWMUDB:tc_i\[338]
Removing Rhs of wire \PWM_MOTOR_A:PWMUDB:status_3\[417] = \PWM_MOTOR_A:PWMUDB:fifo_full\[418]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:status_4\[419] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\\R\[424] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\\S\[425] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\\R\[426] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\\S\[427] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_kill_reg\\R\[428] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_kill_reg\\S\[429] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cs_addr_2\[434] = \PWM_MOTOR_A:PWMUDB:tc_i\[338]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cs_addr_1\[435] = \PWM_MOTOR_A:PWMUDB:runmode_enable\[367]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cs_addr_0\[436] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_23\[553] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_22\[554] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_21\[555] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_20\[556] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_19\[557] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_18\[558] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_17\[559] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_16\[560] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_15\[561] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_14\[562] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_13\[563] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_12\[564] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_11\[565] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_10\[566] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_9\[567] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_8\[568] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_7\[569] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_6\[570] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_5\[571] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_4\[572] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_3\[573] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_2\[574] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_1\[575] = \PWM_MOTOR_A:PWMUDB:MODIN3_1\[576]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODIN3_1\[576] = \PWM_MOTOR_A:PWMUDB:dith_count_1\[385]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:a_0\[577] = \PWM_MOTOR_A:PWMUDB:MODIN3_0\[578]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODIN3_0\[578] = \PWM_MOTOR_A:PWMUDB:dith_count_0\[387]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[710] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[711] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_1_C_net_0[725] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__CURRENT_SENSE_2_net_0[731] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__CURRENT_SENSE_1_net_0[737] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_B1_net_0[751] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_B2_net_0[757] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \CONTROL_REG_MOTORS:clk\[762] = zero[6]
Removing Lhs of wire \CONTROL_REG_MOTORS:rst\[763] = zero[6]
Removing Lhs of wire Net_824[787] = zero[6]
Removing Lhs of wire B_ENC_CSN[791] = cydff_2[789]
Removing Rhs of wire Net_1272[794] = \COUNTER_ENC:Net_49\[795]
Removing Rhs of wire Net_1272[794] = \COUNTER_ENC:CounterUDB:tc_reg_i\[850]
Removing Lhs of wire \COUNTER_ENC:Net_89\[797] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[807] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[808] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[820] = \COUNTER_ENC:CounterUDB:control_7\[812]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[822] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[823] = \COUNTER_ENC:CounterUDB:prevCapture\[821]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[829] = \COUNTER_ENC:CounterUDB:control_7\[812]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[830] = \COUNTER_ENC:CounterUDB:control_7\[812]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[831] = \COUNTER_ENC:CounterUDB:cmp_out_status\[832]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[833] = \COUNTER_ENC:CounterUDB:per_zero\[834]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[835] = \COUNTER_ENC:CounterUDB:overflow_status\[836]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[837] = \COUNTER_ENC:CounterUDB:underflow_status\[838]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[839] = \COUNTER_ENC:CounterUDB:hwCapture\[825]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[840] = \COUNTER_ENC:CounterUDB:fifo_full\[841]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[842] = \COUNTER_ENC:CounterUDB:fifo_nempty\[843]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[845] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[851] = \COUNTER_ENC:CounterUDB:cmp_equal\[852]
Removing Rhs of wire Net_1313[855] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[854]
Removing Rhs of wire B_CLOCK_SHIFTREG[857] = cydff_1[1057]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[859] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[860] = \COUNTER_ENC:CounterUDB:count_enable\[858]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[861] = \COUNTER_ENC:CounterUDB:reload\[826]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[890] = Net_1060[726]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[893] = \SHIFTREG_ENC_1:bSR:control_0\[894]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[907] = zero[6]
Removing Lhs of wire Net_1064[908] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[909] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[910] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[911] = cydff_2[789]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[912] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[913]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[912] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_2\[923]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[914] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[915]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[914] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_2\[924]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[916] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[917]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[916] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_2\[925]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[918] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[919]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[918] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_2\[926]
Removing Lhs of wire Net_1317[1054] = Net_1324[898]
Removing Lhs of wire tmpOE__Signal_3_C_net_0[1059] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire Net_1621[1064] = zero[6]
Removing Lhs of wire tmpOE__Signal_2_C_net_0[1066] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire Net_1342[1071] = zero[6]
Removing Lhs of wire Net_1344[1072] = Net_1324[898]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[1073] = Net_1341[1067]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[1076] = \SHIFTREG_ENC_2:bSR:control_0\[1077]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[1089] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[1090] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[1091] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[1092] = cydff_2[789]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[1093] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[1094]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[1093] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_2\[1104]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[1095] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[1096]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[1095] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_2\[1105]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[1097] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[1098]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[1097] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_2\[1106]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[1099] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[1100]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[1099] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_2\[1107]
Removing Lhs of wire Net_1350[1234] = zero[6]
Removing Lhs of wire Net_1352[1235] = Net_1324[898]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[1236] = Net_1349[1060]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[1239] = \SHIFTREG_ENC_3:bSR:control_0\[1240]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[1252] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[1253] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[1254] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[1255] = cydff_2[789]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1256] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[1257]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1256] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_2\[1267]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1258] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[1259]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1258] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_2\[1268]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1260] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[1261]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1260] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_2\[1269]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1262] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[1263]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1262] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_2\[1270]
Removing Lhs of wire tmpOE__USB_VDD_net_0[1398] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire Net_2311[1399] = \RS485_CTS:control_out_0\[1694]
Removing Rhs of wire Net_2311[1399] = \RS485_CTS:control_0\[1717]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[1405] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire Net_2214[1406] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_net_0[1412] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_3_B_net_0[1418] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_1_B_net_0[1424] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_2_B_net_0[1430] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \SHIFTREG_ENC_4:Net_350\[1435] = Net_1617[1436]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\[1439] = \SHIFTREG_ENC_4:bSR:control_0\[1440]
Removing Lhs of wire Net_1620[1444] = Net_1324[898]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_2\[1453] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_0\[1454] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:final_load\[1455] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_1\[1456] = cydff_2[789]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_3\[1457] = \SHIFTREG_ENC_4:bSR:f0_blk_stat_final\[1458]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_3\[1457] = \SHIFTREG_ENC_4:bSR:f0_blk_stat_24_2\[1468]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_4\[1459] = \SHIFTREG_ENC_4:bSR:f0_bus_stat_final\[1460]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_4\[1459] = \SHIFTREG_ENC_4:bSR:f0_bus_stat_24_2\[1469]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_5\[1461] = \SHIFTREG_ENC_4:bSR:f1_blk_stat_final\[1462]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_5\[1461] = \SHIFTREG_ENC_4:bSR:f1_blk_stat_24_2\[1470]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_6\[1463] = \SHIFTREG_ENC_4:bSR:f1_bus_stat_final\[1464]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_6\[1463] = \SHIFTREG_ENC_4:bSR:f1_bus_stat_24_2\[1471]
Removing Lhs of wire tmpOE__Signal_4_B_net_0[1599] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_4_C_net_0[1605] = tmpOE__MOTOR_A1_net_0[1]
Removing Rhs of wire \ADC:aclock\[1610] = \ADC:Net_478\[1645]
Removing Rhs of wire \ADC:mod_dat_3\[1611] = \ADC:Net_471_3\[1646]
Removing Rhs of wire \ADC:mod_dat_2\[1612] = \ADC:Net_471_2\[1647]
Removing Rhs of wire \ADC:mod_dat_1\[1613] = \ADC:Net_471_1\[1648]
Removing Rhs of wire \ADC:mod_dat_0\[1614] = \ADC:Net_471_0\[1649]
Removing Lhs of wire \ADC:soc\[1615] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \ADC:Net_488\[1622] = \ADC:Net_40\[1621]
Removing Lhs of wire \ADC:Net_7\[1642] = zero[6]
Removing Lhs of wire \ADC:Net_8\[1643] = zero[6]
Removing Lhs of wire tmpOE__Signal_4_A_net_0[1669] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_3_A_net_0[1675] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_1_A_net_0[1681] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire tmpOE__Signal_2_A_net_0[1687] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \RS485_CTS:clk\[1692] = zero[6]
Removing Lhs of wire \RS485_CTS:rst\[1693] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[1719] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_bitclk\\D\[1724] = \UART_RS485:BUART:tx_bitclk_enable_pre\[54]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[1734] = \UART_RS485:BUART:rx_bitclk_pre\[157]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[1743] = \UART_RS485:BUART:rx_parity_error_pre\[188]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:tc_reg_i\\D\[1747] = \PWM_MOTOR_A:PWMUDB:tc_i\[338]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:prevCapture\\D\[1748] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:trig_last\\D\[1749] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:ltch_kill_reg\\D\[1752] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:min_kill_reg\\D\[1753] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:pwm_reg_i\\D\[1756] = \PWM_MOTOR_A:PWMUDB:pwm_i\[403]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:pwm1_reg_i\\D\[1757] = \PWM_MOTOR_A:PWMUDB:pwm1_i\[406]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:pwm2_reg_i\\D\[1758] = \PWM_MOTOR_A:PWMUDB:pwm2_i\[407]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp1_status_reg\\D\[1759] = \PWM_MOTOR_A:PWMUDB:cmp1_status\[422]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:cmp2_status_reg\\D\[1760] = \PWM_MOTOR_A:PWMUDB:cmp2_status\[423]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_kill_reg\\D\[1761] = tmpOE__MOTOR_A1_net_0[1]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:prevCompare1\\D\[1762] = \PWM_MOTOR_A:PWMUDB:cmp1\[400]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:prevCompare2\\D\[1763] = \PWM_MOTOR_A:PWMUDB:cmp2\[401]
Removing Lhs of wire cydff_2D[1764] = Net_1287[790]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[1765] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[1766] = \COUNTER_ENC:CounterUDB:overflow\[827]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[1767] = \COUNTER_ENC:CounterUDB:underflow\[828]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[1768] = \COUNTER_ENC:CounterUDB:tc_i\[849]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[1769] = \COUNTER_ENC:CounterUDB:cmp_out_i\[851]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[1770] = \COUNTER_ENC:CounterUDB:cmp_out_i\[851]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[1771] = B_CLOCK_SHIFTREG[857]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[1772] = zero[6]
Removing Lhs of wire cydff_1D[1773] = Net_1324[898]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[1774] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[1775] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:load_reg\\D\[1776] = zero[6]

------------------------------------------------------
Aliased 0 equations, 328 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MOTOR_A1_net_0' (cost = 0):
tmpOE__MOTOR_A1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:counter_load\' (cost = 3):
\UART_RS485:BUART:counter_load\ <= ((not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:tx_counter_tc\' (cost = 0):
\UART_RS485:BUART:tx_counter_tc\ <= (not \UART_RS485:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_21 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_21 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_21 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_21 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:compare1\' (cost = 2):
\PWM_MOTOR_A:PWMUDB:compare1\ <= (\PWM_MOTOR_A:PWMUDB:cmp1_eq\
	OR \PWM_MOTOR_A:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:compare2\' (cost = 2):
\PWM_MOTOR_A:PWMUDB:compare2\ <= (\PWM_MOTOR_A:PWMUDB:cmp2_eq\
	OR \PWM_MOTOR_A:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:cmp1\' (cost = 4):
\PWM_MOTOR_A:PWMUDB:cmp1\ <= (\PWM_MOTOR_A:PWMUDB:cmp1_eq\
	OR \PWM_MOTOR_A:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:cmp2\' (cost = 4):
\PWM_MOTOR_A:PWMUDB:cmp2\ <= (\PWM_MOTOR_A:PWMUDB:cmp2_eq\
	OR \PWM_MOTOR_A:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTOR_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_MOTOR_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTOR_A:PWMUDB:dith_count_1\ and \PWM_MOTOR_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_MOTOR_A:PWMUDB:dith_count_0\ and \PWM_MOTOR_A:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR_A:PWMUDB:dith_count_1\ and \PWM_MOTOR_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload\
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[121] = \UART_RS485:BUART:rx_bitclk\[169]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[172] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[182] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:pwm_i\[403] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:final_capture\[437] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[681] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[691] = zero[6]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[701] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[825] = zero[6]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:reload\[826] = \COUNTER_ENC:CounterUDB:per_equal\[846]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[828] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[837] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[849] = \COUNTER_ENC:CounterUDB:reload\[826]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[1726] = \UART_RS485:BUART:tx_ctrl_mark_last\[112]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[1736] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[1738] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[1740] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[1742] = \UART_RS485:BUART:rx_markspace_pre\[187]
Removing Lhs of wire \PWM_MOTOR_A:PWMUDB:runmode_enable\\D\[1750] = \PWM_MOTOR_A:PWMUDB:ctrl_enable\[346]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_21)
	OR (not Net_21 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj" -dcpsoc3 firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.812ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Wednesday, 07 August 2013 12:24:12
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Dropbox\Centro Piaggio\QB\github repo\qbcontrol_generic\firmware\firmware.cydsn\firmware.cyprj -d CY8C3246PVA-147 firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTOR_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_A:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_4:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'CLOCK_12_MHz'. Fanout=2, Signal=Net_2334
    Digital Clock 2: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_487\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_40\
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_MEASUREMENTS'. Fanout=1, Signal=Net_1600
    Digital Clock 5: Automatic-assigning  clock 'CLOCK_CONTROL'. Fanout=1, Signal=Net_238
    Digital Clock 6: Automatic-assigning  clock 'CLOCK_CONTROL_1'. Fanout=1, Signal=Net_2335
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1293:macrocell'
    Removed unused cell/equation '\COUNTER_ENC:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\COUNTER_ENC:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SHIFTREG_ENC_1:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\SHIFTREG_ENC_2:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\SHIFTREG_ENC_3:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\SHIFTREG_ENC_4:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTOR_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_12_MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_12_MHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTOR_A:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_12_MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_12_MHz, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: B_CLOCK_SHIFTREG:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: B_CLOCK_SHIFTREG:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: B_CLOCK_SHIFTREG:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: B_CLOCK_SHIFTREG:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: B_CLOCK_SHIFTREG:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: B_CLOCK_SHIFTREG:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_4:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: B_CLOCK_SHIFTREG:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: B_CLOCK_SHIFTREG:macrocell.q
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1287:macrocell'
    Removed unused cell/equation 'Net_1324:macrocell'
    Removed unused cell/equation 'Net_222D:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:cmp2\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_break_detect\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_break_status\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \COUNTER_ENC:CounterUDB:prevCompare\, Duplicate of Net_1313 
    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=1)

    Removing \COUNTER_ENC:CounterUDB:overflow_reg_i\, Duplicate of Net_1272 
    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:reload\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)

    Removing \UART_RS485:BUART:tx_ctrl_mark_last\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\UART_RS485:BUART:rx_address_detected\:macrocell'
    Removed unused cell/equation '\PWM_MOTOR_A:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CURRENT_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_1(0)__PA ,
            analog_term => Net_2325 ,
            pad => CURRENT_SENSE_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_2(0)__PA ,
            analog_term => Net_2056 ,
            pad => CURRENT_SENSE_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            input => __ONE__ ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_A1(0)__PA ,
            input => Net_492 ,
            pad => MOTOR_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_A2(0)__PA ,
            input => Net_2340 ,
            pad => MOTOR_A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_B1(0)__PA ,
            input => Net_488 ,
            pad => MOTOR_B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_B2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_B2(0)__PA ,
            input => Net_2390 ,
            pad => MOTOR_B2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(0)
        Attributes:
            Alias: A
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN(0)__PA ,
            pad => MOTOR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(1)
        Attributes:
            Alias: B
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN(1)__PA ,
            pad => MOTOR_EN(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_21 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            input => Net_16 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            input => Net_222 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_B(0)__PA ,
            input => B_CLOCK_SHIFTREG ,
            pad => Signal_1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_C(0)__PA ,
            fb => Net_1060 ,
            pad => Signal_1_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_2_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_B(0)__PA ,
            input => B_CLOCK_SHIFTREG ,
            pad => Signal_2_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_C(0)__PA ,
            fb => Net_1341 ,
            pad => Signal_2_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_3_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_3_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_3_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_3_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_3_B(0)__PA ,
            input => B_CLOCK_SHIFTREG ,
            pad => Signal_3_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_3_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_3_C(0)__PA ,
            fb => Net_1349 ,
            pad => Signal_3_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_4_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_4_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_4_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_4_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_4_B(0)__PA ,
            input => B_CLOCK_SHIFTREG ,
            pad => Signal_4_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_4_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_4_C(0)__PA ,
            fb => Net_1617 ,
            pad => Signal_4_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_VDD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_VDD(0)__PA ,
            input => Net_2311 ,
            pad => USB_VDD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VOLTAGE_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE(0)__PA ,
            analog_term => Net_2324 ,
            pad => VOLTAGE_SENSE(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=B_CLOCK_SHIFTREG, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = B_CLOCK_SHIFTREG (fanout=26)

    MacroCell: Name=Net_1272, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:reload\
        );
        Output = Net_1272 (fanout=2)

    MacroCell: Name=Net_1313, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1313 (fanout=2)

    MacroCell: Name=Net_16, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_16 (fanout=1)

    MacroCell: Name=Net_222, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_222 (fanout=1)

    MacroCell: Name=Net_488, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2390 * Net_498
            + Net_2390 * !Net_498
        );
        Output = Net_488 (fanout=1)

    MacroCell: Name=Net_490, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * 
              \PWM_MOTOR_A:PWMUDB:cmp1_less\
            + \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * \PWM_MOTOR_A:PWMUDB:cmp1_eq\
        );
        Output = Net_490 (fanout=1)

    MacroCell: Name=Net_492, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2340 * Net_490
            + Net_2340 * !Net_490
        );
        Output = Net_492 (fanout=1)

    MacroCell: Name=Net_498, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * 
              \PWM_MOTOR_A:PWMUDB:cmp2_less\
            + \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * \PWM_MOTOR_A:PWMUDB:cmp2_eq\
        );
        Output = Net_498 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * B_CLOCK_SHIFTREG
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B_CLOCK_SHIFTREG
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * !Net_1313
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1272 * \COUNTER_ENC:CounterUDB:reload\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_MOTOR_A:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_MOTOR_A:PWMUDB:cmp1_less\ * !\PWM_MOTOR_A:PWMUDB:cmp1_eq\
        );
        Output = \PWM_MOTOR_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_MOTOR_A:PWMUDB:cmp2_less\ * !\PWM_MOTOR_A:PWMUDB:cmp2_eq\
        );
        Output = \PWM_MOTOR_A:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_MOTOR_A:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:cmp1_less\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare1\
            + \PWM_MOTOR_A:PWMUDB:cmp1_eq\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:cmp2_less\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare2\
            + \PWM_MOTOR_A:PWMUDB:cmp2_eq\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare2\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_bitclk_dp\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_bitclk_dp\
        );
        Output = \UART_RS485:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\ * 
              !\UART_RS485:BUART:tx_counter_dp\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\ * 
              !\UART_RS485:BUART:tx_counter_dp\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\ * 
              \UART_RS485:BUART:tx_counter_dp\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1272 * !Net_1313
        );
        Output = cydff_2 (fanout=20)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:reload\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR_A:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR_A:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTOR_A:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTOR_A:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTOR_A:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTOR_A:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_MOTOR_A:PWMUDB:status_3\ ,
            chain_in => \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1349_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1349_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1349_SYNCOUT ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1617_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1617_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1617_SYNCOUT ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
        Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_21_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            cl0_comb => \UART_RS485:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_MOTOR_A:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_2334 ,
            status_5 => \PWM_MOTOR_A:PWMUDB:status_5\ ,
            status_3 => \PWM_MOTOR_A:PWMUDB:status_3\ ,
            status_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
            status_1 => \PWM_MOTOR_A:PWMUDB:status_1\ ,
            status_0 => \PWM_MOTOR_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    statusicell: Name =\SHIFTREG_ENC_4:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_4:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_4:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_4:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_4:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_2120 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_21 ,
            out => Net_21_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_1_C(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_2_C(0)_SYNC
        PORT MAP (
            in => Net_1341 ,
            out => Net_1341_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_3_C(0)_SYNC
        PORT MAP (
            in => Net_1349 ,
            out => Net_1349_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_4_C(0)_SYNC
        PORT MAP (
            in => Net_1617 ,
            out => Net_1617_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CONTROL_REG_MOTORS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CONTROL_REG_MOTORS:control_7\ ,
            control_6 => \CONTROL_REG_MOTORS:control_6\ ,
            control_5 => \CONTROL_REG_MOTORS:control_5\ ,
            control_4 => \CONTROL_REG_MOTORS:control_4\ ,
            control_3 => \CONTROL_REG_MOTORS:control_3\ ,
            control_2 => \CONTROL_REG_MOTORS:control_2\ ,
            control_1 => Net_2390 ,
            control_0 => Net_2340 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_MOTOR_A:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2334 ,
            control_7 => \PWM_MOTOR_A:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_MOTOR_A:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTOR_A:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTOR_A:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTOR_A:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTOR_A:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTOR_A:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTOR_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RS485_CTS:control_7\ ,
            control_6 => \RS485_CTS:control_6\ ,
            control_5 => \RS485_CTS:control_5\ ,
            control_4 => \RS485_CTS:control_4\ ,
            control_3 => \RS485_CTS:control_3\ ,
            control_2 => \RS485_CTS:control_2\ ,
            control_1 => \RS485_CTS:control_1\ ,
            control_0 => Net_2311 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

    controlcell: Name =\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_4:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_4:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_4:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_4:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_4:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_4:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_4:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            clk_en => B_CLOCK_SHIFTREG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_ENCODER
        PORT MAP (
            interrupt => Net_2335_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_MEASUREMENTS
        PORT MAP (
            interrupt => Net_1600_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_MOTORS_CONTROL
        PORT MAP (
            interrupt => Net_238_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_2120 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_2020 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    7 :    1 :    8 :  87.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   27 :    4 :   31 :  87.10%
UDB Macrocells                :   46 :  146 :  192 :  23.96%
UDB Unique Pterms             :   67 :  317 :  384 :  17.45%
UDB Total Pterms              :   84 :      :      : 
UDB Datapath Cells            :   18 :    6 :   24 :  75.00%
UDB Status Cells              :   10 :   14 :   24 :  41.67%
            StatusI Registers :    8 
                   Sync Cells :    5 (in 2 status cells)
UDB Control Cells             :    9 :   15 :   24 :  37.50%
            Control Registers :    8 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    5 :   27 :   32 :  15.63%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.125ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : CURRENT_SENSE_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MOTOR_A1(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MOTOR_A2(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MOTOR_B1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_B2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Signal_2_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Signal_2_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Signal_2_C(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Signal_3_A(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Signal_3_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Signal_3_C(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Signal_4_A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Signal_4_B(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Signal_4_C(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC:DSM4\
Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : CURRENT_SENSE_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MOTOR_A1(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MOTOR_A2(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MOTOR_B1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_B2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Signal_2_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Signal_2_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Signal_2_C(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Signal_3_A(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Signal_3_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Signal_3_C(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Signal_4_A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Signal_4_B(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Signal_4_C(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC:DSM4\

Analog Placement phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_475 {
    dsm_0_vplus
  }
  Net: Net_2324 {
    p0_5
  }
  Net: Net_2325 {
    p0_6
  }
  Net: Net_2056 {
    p0_7
  }
  Net: \ADC:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_690\ {
    common_vssa
  }
  Net: \ADC:Net_580\ {
  }
  Net: \ADC:Net_573\ {
  }
  Net: \ADC:Net_570\ {
  }
  Net: \ADC:Net_677\ {
  }
  Net: AmuxNet::AMUXSEQ_MOTORS {
    dsm_0_vplus
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_7
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_6
    p0_7
    p0_5
    p0_6
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_475
  p0_5                                             -> Net_2324
  p0_6                                             -> Net_2325
  p0_7                                             -> Net_2056
  dsm_0_vminus                                     -> \ADC:Net_520\
  common_vssa                                      -> \ADC:Net_690\
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMUXSEQ_MOTORS
  agl7                                             -> AmuxNet::AMUXSEQ_MOTORS
  agl7_x_p0_7                                      -> AmuxNet::AMUXSEQ_MOTORS
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMUXSEQ_MOTORS
  agl5                                             -> AmuxNet::AMUXSEQ_MOTORS
  agl5_x_p0_5                                      -> AmuxNet::AMUXSEQ_MOTORS
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMUXSEQ_MOTORS
  agl6                                             -> AmuxNet::AMUXSEQ_MOTORS
  agl6_x_p0_6                                      -> AmuxNet::AMUXSEQ_MOTORS
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMUXSEQ_MOTORS {
     Mouth: Net_475
     Guts:  AmuxNet::AMUXSEQ_MOTORS
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2324
      Outer: agl5_x_p0_5
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2325
      Outer: agl6_x_p0_6
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2056
      Outer: agl7_x_p0_7
      Inner: agl7_x_dsm_0_vplus
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_520\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   31 :   17 :   48 :  64.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.45
                   Pterms :            2.71
               Macrocells :            1.48
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 679, final cost is 679 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       5.45 :       2.09
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\ * 
              \UART_RS485:BUART:tx_counter_dp\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_16, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\ * 
              !\UART_RS485:BUART:tx_counter_dp\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=B_CLOCK_SHIFTREG, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = B_CLOCK_SHIFTREG (fanout=26)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(0,4)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_498, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * 
              \PWM_MOTOR_A:PWMUDB:cmp2_less\
            + \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * \PWM_MOTOR_A:PWMUDB:cmp2_eq\
        );
        Output = Net_498 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_488, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2390 * Net_498
            + Net_2390 * !Net_498
        );
        Output = Net_488 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR_A:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\CONTROL_REG_MOTORS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CONTROL_REG_MOTORS:control_7\ ,
        control_6 => \CONTROL_REG_MOTORS:control_6\ ,
        control_5 => \CONTROL_REG_MOTORS:control_5\ ,
        control_4 => \CONTROL_REG_MOTORS:control_4\ ,
        control_3 => \CONTROL_REG_MOTORS:control_3\ ,
        control_2 => \CONTROL_REG_MOTORS:control_2\ ,
        control_1 => Net_2390 ,
        control_0 => Net_2340 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * B_CLOCK_SHIFTREG
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B_CLOCK_SHIFTREG
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        cl0_comb => \UART_RS485:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\ * 
              !\UART_RS485:BUART:tx_counter_dp\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

synccell: Name =Signal_1_C(0)_SYNC
    PORT MAP (
        in => Net_1060 ,
        out => Net_1060_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_bitclk_dp\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * !Net_1313
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1272 * \COUNTER_ENC:CounterUDB:reload\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_bitclk_dp\
        );
        Output = \UART_RS485:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1313, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1313 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1272, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:reload\
        );
        Output = Net_1272 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:reload\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Signal_2_C(0)_SYNC
    PORT MAP (
        in => Net_1341 ,
        out => Net_1341_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1272 * !Net_1313
        );
        Output = cydff_2 (fanout=20)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_222, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_222 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RS485_CTS:control_7\ ,
        control_6 => \RS485_CTS:control_6\ ,
        control_5 => \RS485_CTS:control_5\ ,
        control_4 => \RS485_CTS:control_4\ ,
        control_3 => \RS485_CTS:control_3\ ,
        control_2 => \RS485_CTS:control_2\ ,
        control_1 => \RS485_CTS:control_1\ ,
        control_0 => Net_2311 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_MOTOR_A:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:cmp1_less\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare1\
            + \PWM_MOTOR_A:PWMUDB:cmp1_eq\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_MOTOR_A:PWMUDB:cmp1_less\ * !\PWM_MOTOR_A:PWMUDB:cmp1_eq\
        );
        Output = \PWM_MOTOR_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

statusicell: Name =\PWM_MOTOR_A:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_2334 ,
        status_5 => \PWM_MOTOR_A:PWMUDB:status_5\ ,
        status_3 => \PWM_MOTOR_A:PWMUDB:status_3\ ,
        status_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
        status_1 => \PWM_MOTOR_A:PWMUDB:status_1\ ,
        status_0 => \PWM_MOTOR_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:cmp2_less\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare2\
            + \PWM_MOTOR_A:PWMUDB:cmp2_eq\ * 
              !\PWM_MOTOR_A:PWMUDB:prevCompare2\
        );
        Output = \PWM_MOTOR_A:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_492, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2340 * Net_490
            + Net_2340 * !Net_490
        );
        Output = Net_492 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_490, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * 
              \PWM_MOTOR_A:PWMUDB:cmp1_less\
            + \PWM_MOTOR_A:PWMUDB:ctrl_enable\ * \PWM_MOTOR_A:PWMUDB:cmp1_eq\
        );
        Output = Net_490 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_MOTOR_A:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_MOTOR_A:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_MOTOR_A:PWMUDB:cmp2_less\ * !\PWM_MOTOR_A:PWMUDB:cmp2_eq\
        );
        Output = \PWM_MOTOR_A:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR_A:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTOR_A:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTOR_A:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTOR_A:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTOR_A:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTOR_A:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_MOTOR_A:PWMUDB:status_3\ ,
        chain_in => \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_MOTOR_A:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_MOTOR_A:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2334 ,
        control_7 => \PWM_MOTOR_A:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_MOTOR_A:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTOR_A:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTOR_A:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTOR_A:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTOR_A:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTOR_A:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTOR_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1617_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

synccell: Name =Signal_4_C(0)_SYNC
    PORT MAP (
        in => Net_1617 ,
        out => Net_1617_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1349_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_21 ,
        out => Net_21_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Signal_3_C(0)_SYNC
    PORT MAP (
        in => Net_1349 ,
        out => Net_1349_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_21_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_2120 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1617_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\

statusicell: Name =\SHIFTREG_ENC_4:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_4:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_4:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_4:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_4:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

controlcell: Name =\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_4:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_4:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_4:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_4:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_4:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_4:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_4:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1617_SYNCOUT ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_21_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_21_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1349_SYNCOUT ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1349_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => B_CLOCK_SHIFTREG );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(B_CLOCK_SHIFTREG)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =ISR_ENCODER
        PORT MAP (
            interrupt => Net_2335_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =ISR_MEASUREMENTS
        PORT MAP (
            interrupt => Net_1600_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =ISR_MOTORS_CONTROL
        PORT MAP (
            interrupt => Net_238_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_2120 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_2020 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Signal_3_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_3_B(0)__PA ,
        input => B_CLOCK_SHIFTREG ,
        pad => Signal_3_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Signal_3_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_3_C(0)__PA ,
        fb => Net_1349 ,
        pad => Signal_3_C(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Signal_4_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_4_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_4_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Signal_4_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_4_B(0)__PA ,
        input => B_CLOCK_SHIFTREG ,
        pad => Signal_4_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Signal_4_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_4_C(0)__PA ,
        fb => Net_1617 ,
        pad => Signal_4_C(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VOLTAGE_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE(0)__PA ,
        analog_term => Net_2324 ,
        pad => VOLTAGE_SENSE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CURRENT_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_1(0)__PA ,
        analog_term => Net_2325 ,
        pad => CURRENT_SENSE_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CURRENT_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_2(0)__PA ,
        analog_term => Net_2056 ,
        pad => CURRENT_SENSE_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_A1(0)__PA ,
        input => Net_492 ,
        pad => MOTOR_A1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_A2(0)__PA ,
        input => Net_2340 ,
        pad => MOTOR_A2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOTOR_B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_B1(0)__PA ,
        input => Net_488 ,
        pad => MOTOR_B1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_B2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_B2(0)__PA ,
        input => Net_2390 ,
        pad => MOTOR_B2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_EN(0)
    Attributes:
        Alias: A
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN(0)__PA ,
        pad => MOTOR_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_EN(1)
    Attributes:
        Alias: B
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN(1)__PA ,
        pad => MOTOR_EN(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Signal_2_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_C(0)__PA ,
        fb => Net_1341 ,
        pad => Signal_2_C(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        input => __ONE__ ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USB_VDD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_VDD(0)__PA ,
        input => Net_2311 ,
        pad => USB_VDD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_21 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        input => Net_222 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        input => Net_16 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Signal_1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_1_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Signal_3_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_3_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_3_A(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Signal_2_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_B(0)__PA ,
        input => B_CLOCK_SHIFTREG ,
        pad => Signal_2_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Signal_2_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_2_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Signal_1_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_C(0)__PA ,
        fb => Net_1060 ,
        pad => Signal_1_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Signal_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_B(0)__PA ,
        input => B_CLOCK_SHIFTREG ,
        pad => Signal_1_B(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => Net_2334 ,
            dclk_1 => Net_2334_local ,
            dclk_glb_2 => \ADC:Net_487\ ,
            dclk_2 => \ADC:Net_487_local\ ,
            dclk_glb_3 => Net_1308 ,
            dclk_3 => Net_1308_local ,
            aclk_glb_0 => \ADC:Net_40\ ,
            aclk_0 => \ADC:Net_40_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_40_adig\ ,
            clk_a_dig_0 => \ADC:Net_40_adig_local\ ,
            dclk_glb_4 => Net_1600 ,
            dclk_4 => Net_1600_local ,
            dclk_glb_5 => Net_238 ,
            dclk_5 => Net_238_local ,
            dclk_glb_6 => Net_2335 ,
            dclk_6 => Net_2335_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM4\
        PORT MAP (
            aclock => \ADC:Net_40\ ,
            vplus => Net_475 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_487_local\ ,
            ext_pin_1 => \ADC:Net_580\ ,
            ext_pin_2 => \ADC:Net_573\ ,
            ext_vssa => \ADC:Net_570\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_9_7\ ,
            dout_udb_6 => \ADC:Net_9_6\ ,
            dout_udb_5 => \ADC:Net_9_5\ ,
            dout_udb_4 => \ADC:Net_9_4\ ,
            dout_udb_3 => \ADC:Net_9_3\ ,
            dout_udb_2 => \ADC:Net_9_2\ ,
            dout_udb_1 => \ADC:Net_9_1\ ,
            dout_udb_0 => \ADC:Net_9_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_2020 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMUXSEQ_MOTORS
        PORT MAP (
            muxin_2 => Net_2056 ,
            muxin_1 => Net_2325 ,
            muxin_0 => Net_2324 ,
            vout => Net_475 );
        Properties:
        {
            api_type = 1
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_690\ ,
            muxin_0 => \ADC:Net_690\ ,
            vout => \ADC:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      Signal_3_B(0) | In(B_CLOCK_SHIFTREG)
     |   1 |     * |      NONE |      RES_PULL_UP |      Signal_3_C(0) | FB(Net_1349)
     |   2 |     * |      NONE |         CMOS_OUT |      Signal_4_A(0) | In(cydff_2)
     |   3 |     * |      NONE |         CMOS_OUT |      Signal_4_B(0) | In(B_CLOCK_SHIFTREG)
     |   4 |     * |      NONE |      RES_PULL_UP |      Signal_4_C(0) | FB(Net_1617)
     |   5 |     * |      NONE |      HI_Z_ANALOG |   VOLTAGE_SENSE(0) | Analog(Net_2324)
     |   6 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_1(0) | Analog(Net_2325)
     |   7 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_2(0) | Analog(Net_2056)
-----+-----+-------+-----------+------------------+--------------------+---------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        MOTOR_A1(0) | In(Net_492)
     |   1 |     * |      NONE |         CMOS_OUT |        MOTOR_A2(0) | In(Net_2340)
     |   3 |     * |      NONE |         CMOS_OUT |        MOTOR_B1(0) | In(Net_488)
     |   4 |     * |      NONE |         CMOS_OUT |        MOTOR_B2(0) | In(Net_2390)
     |   5 |     * |      NONE |         CMOS_OUT |        MOTOR_EN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        MOTOR_EN(1) | 
     |   7 |     * |      NONE |      RES_PULL_UP |      Signal_2_C(0) | FB(Net_1341)
-----+-----+-------+-----------+------------------+--------------------+---------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |     FTDI_ENABLE(0) | In(__ONE__)
     |   4 |     * |      NONE |    RES_PULL_DOWN |         USB_VDD(0) | In(Net_2311)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        RS485_RX(0) | FB(Net_21)
     |   6 |     * |      NONE |         CMOS_OUT |       RS_485_EN(0) | In(Net_222)
     |   7 |     * |      NONE |         CMOS_OUT |        RS485_TX(0) | In(Net_16)
-----+-----+-------+-----------+------------------+--------------------+---------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      Signal_1_A(0) | In(cydff_2)
     |   3 |     * |      NONE |         CMOS_OUT |      Signal_3_A(0) | In(cydff_2)
-----+-----+-------+-----------+------------------+--------------------+---------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |      Signal_2_B(0) | In(B_CLOCK_SHIFTREG)
     |   1 |     * |      NONE |         CMOS_OUT |      Signal_2_A(0) | In(cydff_2)
     |   2 |     * |      NONE |      RES_PULL_UP |      Signal_1_C(0) | FB(Net_1060)
     |   3 |     * |      NONE |         CMOS_OUT |      Signal_1_B(0) | In(B_CLOCK_SHIFTREG)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named Signal_4_B(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.953ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.828ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.859ms
API generation phase: Elapsed time ==> 2s.250ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
