
ubuntu-preinstalled/unexpand:     file format elf32-littlearm


Disassembly of section .init:

00000ef0 <.init>:
 ef0:	push	{r3, lr}
 ef4:	bl	1668 <__assert_fail@plt+0x4c4>
 ef8:	pop	{r3, pc}

Disassembly of section .plt:

00000efc <calloc@plt-0x14>:
     efc:	push	{lr}		; (str lr, [sp, #-4]!)
     f00:	ldr	lr, [pc, #4]	; f0c <calloc@plt-0x4>
     f04:	add	lr, pc, lr
     f08:	ldr	pc, [lr, #8]!
     f0c:			; <UNDEFINED> instruction: 0x00014fb8

00000f10 <calloc@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #20, 20	; 0x14000
     f18:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f1c <fputs_unlocked@plt>:
     f1c:			; <UNDEFINED> instruction: 0xe7fd4778
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #20, 20	; 0x14000
     f28:	ldr	pc, [ip, #4012]!	; 0xfac

00000f2c <raise@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #20, 20	; 0x14000
     f34:	ldr	pc, [ip, #4004]!	; 0xfa4

00000f38 <strcmp@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #20, 20	; 0x14000
     f40:	ldr	pc, [ip, #3996]!	; 0xf9c

00000f44 <__cxa_finalize@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #20, 20	; 0x14000
     f4c:	ldr	pc, [ip, #3988]!	; 0xf94

00000f50 <posix_fadvise64@plt>:
     f50:			; <UNDEFINED> instruction: 0xe7fd4778
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #20, 20	; 0x14000
     f5c:	ldr	pc, [ip, #3976]!	; 0xf88

00000f60 <fflush@plt>:
     f60:			; <UNDEFINED> instruction: 0xe7fd4778
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #20, 20	; 0x14000
     f6c:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f70 <free@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #20, 20	; 0x14000
     f78:	ldr	pc, [ip, #3956]!	; 0xf74

00000f7c <strndup@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #20, 20	; 0x14000
     f84:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f88 <_exit@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #20, 20	; 0x14000
     f90:	ldr	pc, [ip, #3940]!	; 0xf64

00000f94 <memcpy@plt>:
     f94:			; <UNDEFINED> instruction: 0xe7fd4778
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #20, 20	; 0x14000
     fa0:	ldr	pc, [ip, #3928]!	; 0xf58

00000fa4 <mbsinit@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #20, 20	; 0x14000
     fac:	ldr	pc, [ip, #3920]!	; 0xf50

00000fb0 <fwrite_unlocked@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #20, 20	; 0x14000
     fb8:	ldr	pc, [ip, #3912]!	; 0xf48

00000fbc <memcmp@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #20, 20	; 0x14000
     fc4:	ldr	pc, [ip, #3904]!	; 0xf40

00000fc8 <dcgettext@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #20, 20	; 0x14000
     fd0:	ldr	pc, [ip, #3896]!	; 0xf38

00000fd4 <__stack_chk_fail@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #20, 20	; 0x14000
     fdc:	ldr	pc, [ip, #3888]!	; 0xf30

00000fe0 <realloc@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #20, 20	; 0x14000
     fe8:	ldr	pc, [ip, #3880]!	; 0xf28

00000fec <textdomain@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #20, 20	; 0x14000
     ff4:	ldr	pc, [ip, #3872]!	; 0xf20

00000ff8 <iswprint@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #20, 20	; 0x14000
    1000:	ldr	pc, [ip, #3864]!	; 0xf18

00001004 <fwrite@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #20, 20	; 0x14000
    100c:	ldr	pc, [ip, #3856]!	; 0xf10

00001010 <lseek64@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #20, 20	; 0x14000
    1018:	ldr	pc, [ip, #3848]!	; 0xf08

0000101c <__ctype_get_mb_cur_max@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #20, 20	; 0x14000
    1024:	ldr	pc, [ip, #3840]!	; 0xf00

00001028 <__fpending@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #20, 20	; 0x14000
    1030:	ldr	pc, [ip, #3832]!	; 0xef8

00001034 <mbrtowc@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #20, 20	; 0x14000
    103c:	ldr	pc, [ip, #3824]!	; 0xef0

00001040 <error@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #20, 20	; 0x14000
    1048:	ldr	pc, [ip, #3816]!	; 0xee8

0000104c <malloc@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #20, 20	; 0x14000
    1054:	ldr	pc, [ip, #3808]!	; 0xee0

00001058 <__libc_start_main@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #20, 20	; 0x14000
    1060:	ldr	pc, [ip, #3800]!	; 0xed8

00001064 <__freading@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #20, 20	; 0x14000
    106c:	ldr	pc, [ip, #3792]!	; 0xed0

00001070 <__gmon_start__@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #20, 20	; 0x14000
    1078:	ldr	pc, [ip, #3784]!	; 0xec8

0000107c <getopt_long@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #20, 20	; 0x14000
    1084:	ldr	pc, [ip, #3776]!	; 0xec0

00001088 <__ctype_b_loc@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #20, 20	; 0x14000
    1090:	ldr	pc, [ip, #3768]!	; 0xeb8

00001094 <exit@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #20, 20	; 0x14000
    109c:	ldr	pc, [ip, #3760]!	; 0xeb0

000010a0 <strlen@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #20, 20	; 0x14000
    10a8:	ldr	pc, [ip, #3752]!	; 0xea8

000010ac <__errno_location@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #20, 20	; 0x14000
    10b4:	ldr	pc, [ip, #3744]!	; 0xea0

000010b8 <__cxa_atexit@plt>:
    10b8:			; <UNDEFINED> instruction: 0xe7fd4778
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #20, 20	; 0x14000
    10c4:	ldr	pc, [ip, #3732]!	; 0xe94

000010c8 <memset@plt>:
    10c8:			; <UNDEFINED> instruction: 0xe7fd4778
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #20, 20	; 0x14000
    10d4:	ldr	pc, [ip, #3720]!	; 0xe88

000010d8 <__printf_chk@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #20, 20	; 0x14000
    10e0:	ldr	pc, [ip, #3712]!	; 0xe80

000010e4 <fileno@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #20, 20	; 0x14000
    10ec:	ldr	pc, [ip, #3704]!	; 0xe78

000010f0 <__fprintf_chk@plt>:
    10f0:			; <UNDEFINED> instruction: 0xe7fd4778
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #20, 20	; 0x14000
    10fc:	ldr	pc, [ip, #3692]!	; 0xe6c

00001100 <fclose@plt>:
    1100:			; <UNDEFINED> instruction: 0xe7fd4778
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #20, 20	; 0x14000
    110c:	ldr	pc, [ip, #3680]!	; 0xe60

00001110 <fseeko64@plt>:
    1110:			; <UNDEFINED> instruction: 0xe7fd4778
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #20, 20	; 0x14000
    111c:	ldr	pc, [ip, #3668]!	; 0xe54

00001120 <__uflow@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #20, 20	; 0x14000
    1128:	ldr	pc, [ip, #3660]!	; 0xe4c

0000112c <__overflow@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #20, 20	; 0x14000
    1134:	ldr	pc, [ip, #3652]!	; 0xe44

00001138 <setlocale@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #20, 20	; 0x14000
    1140:	ldr	pc, [ip, #3644]!	; 0xe3c

00001144 <strrchr@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3636]!	; 0xe34

00001150 <nl_langinfo@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3628]!	; 0xe2c

0000115c <clearerr_unlocked@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3620]!	; 0xe24

00001168 <fopen64@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3612]!	; 0xe1c

00001174 <bindtextdomain@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #20, 20	; 0x14000
    117c:	ldr	pc, [ip, #3604]!	; 0xe14

00001180 <strncmp@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #20, 20	; 0x14000
    1188:	ldr	pc, [ip, #3596]!	; 0xe0c

0000118c <abort@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #20, 20	; 0x14000
    1194:	ldr	pc, [ip, #3588]!	; 0xe04

00001198 <strspn@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #20, 20	; 0x14000
    11a0:	ldr	pc, [ip, #3580]!	; 0xdfc

000011a4 <__assert_fail@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #20, 20	; 0x14000
    11ac:	ldr	pc, [ip, #3572]!	; 0xdf4

Disassembly of section .text:

000011b0 <.text>:
    11b0:	svcmi	0x00f0e92d
    11b4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    11b8:	strmi	r8, [pc], -r2, lsl #22
    11bc:	strcs	r4, [r0, #-2815]	; 0xfffff501
    11c0:			; <UNDEFINED> instruction: 0x462c4bff
    11c4:	stmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    11c8:	cdpmi	0, 15, cr11, cr14, cr11, {4}
    11cc:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    11d0:	mvnsge	pc, #14614528	; 0xdf0000
    11d4:	movwls	r6, #38939	; 0x981b
    11d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    11dc:			; <UNDEFINED> instruction: 0xf864f001
    11e0:	strdcs	r4, [r6], -sl
    11e4:			; <UNDEFINED> instruction: 0xf8df44fa
    11e8:	ldrbtmi	fp, [r9], #-1000	; 0xfffffc18
    11ec:	mvnls	pc, #14614528	; 0xdf0000
    11f0:	svc	0x00a2f7ff
    11f4:			; <UNDEFINED> instruction: 0x463049f8
    11f8:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    11fc:			; <UNDEFINED> instruction: 0xf7ff44f9
    1200:			; <UNDEFINED> instruction: 0x4630efba
    1204:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    1208:	vmov.16	d24[1], r4
    120c:			; <UNDEFINED> instruction: 0xf85aba10
    1210:			; <UNDEFINED> instruction: 0xf0030003
    1214:	vnmla.f32	s30, s17, s14
    1218:			; <UNDEFINED> instruction: 0x2600ba10
    121c:	ldrbmi	r4, [fp], -sl, asr #12
    1220:			; <UNDEFINED> instruction: 0x46404639
    1224:			; <UNDEFINED> instruction: 0xf7ff9600
    1228:	mcrrne	15, 2, lr, r2, cr10
    122c:	stmdacs	r1!, {r0, r2, r4, r5, r6, ip, lr, pc}^
    1230:	ldcle	0, cr13, [fp], {86}	; 0x56
    1234:	cdp	8, 0, cr2, cr8, cr12, {1}
    1238:	suble	fp, r9, r0, lsl sl
    123c:	stclne	12, cr13, [r3], {67}	; 0x43
    1240:	bmi	ff9f56b8 <max_column_width@@Base+0xff9df4a8>
    1244:	stmibmi	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    1248:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    124c:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1250:	bmi	ff99243c <max_column_width@@Base+0xff97c22c>
    1254:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    1258:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    125c:	stmibmi	r4!, {r9, sl, ip}^
    1260:			; <UNDEFINED> instruction: 0xf0024479
    1264:	andcs	pc, r0, r5, lsr #28
    1268:	svc	0x0014f7ff
    126c:	eorsle	r2, pc, r4, ror r8	; <UNPREDICTABLE>
    1270:	svcvc	0x0080f5b0
    1274:	orrshi	pc, fp, r0, asr #32
    1278:	strb	r2, [pc, r1, lsl #10]
    127c:			; <UNDEFINED> instruction: 0xf0001c81
    1280:	stfcsd	f0, [r0], {114}	; 0x72
    1284:	ldmib	sp, {r1, r6, ip, lr, pc}^
    1288:			; <UNDEFINED> instruction: 0xf6492302
    128c:			; <UNDEFINED> instruction: 0xf6c11c99
    1290:			; <UNDEFINED> instruction: 0xf04f1c99
    1294:	ldrmi	r3, [ip, #2969]	; 0xb99
    1298:	ldrmi	fp, [r3, #3848]	; 0xf08
    129c:	msrhi	SPSR_fxc, r0, asr #1
    12a0:	ldrmi	r2, [ip], sl, lsl #2
    12a4:	ldmdacc	r0!, {r0, r1, r4, r7, r9, sl, lr}
    12a8:	movwcs	pc, #7074	; 0x1ba2	; <UNPREDICTABLE>
    12ac:	blx	472fe <max_column_width@@Base+0x310ee>
    12b0:	bl	10cdee8 <max_column_width@@Base+0x10b7cd8>
    12b4:	strbmi	r7, [r3, #-992]!	; 0xfffffc20
    12b8:	ldrbmi	fp, [sl, #-3848]	; 0xfffff0f8
    12bc:	cmphi	fp, r0, asr #1	; <UNPREDICTABLE>
    12c0:	movwcs	lr, #10701	; 0x29cd
    12c4:	ldmdacs	pc!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    12c8:	ldrdcs	sp, [r1], -fp
    12cc:	blx	c3d2d4 <max_column_width@@Base+0xc270c4>
    12d0:	adcle	r2, r0, r0, lsl #24
    12d4:	ldrdeq	lr, [r2, -sp]
    12d8:			; <UNDEFINED> instruction: 0xf0002400
    12dc:	ldr	pc, [sl, r5, asr #23]
    12e0:	andcs	r4, r1, #196, 22	; 0x31000
    12e4:	blt	43cb0c <max_column_width@@Base+0x4268fc>
    12e8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    12ec:			; <UNDEFINED> instruction: 0xe792701a
    12f0:	smlabtcs	r1, r0, sl, r4
    12f4:	vmls.f64	d4, d24, d0
    12f8:			; <UNDEFINED> instruction: 0xf85aba10
    12fc:	andsvc	r2, r1, r2
    1300:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1304:			; <UNDEFINED> instruction: 0xf0006818
    1308:			; <UNDEFINED> instruction: 0xe784fc35
    130c:	strcs	r3, [r1], #-2096	; 0xfffff7d0
    1310:	strmi	r1, [r2], -r3, asr #15
    1314:	movwcs	lr, #10701	; 0x29cd
    1318:	tstlt	sp, sp, ror r7
    131c:			; <UNDEFINED> instruction: 0xf85a4bb5
    1320:	andsvc	r3, lr, r3
    1324:			; <UNDEFINED> instruction: 0xf0402c00
    1328:			; <UNDEFINED> instruction: 0xf0008121
    132c:	blmi	fed00828 <max_column_width@@Base+0xfecea618>
    1330:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1334:	strbmi	r6, [r0, #-2072]	; 0xfffff7e8
    1338:	bl	1f1210 <max_column_width@@Base+0x1db000>
    133c:	andcs	r0, r0, r0, lsl #1
    1340:	cdp2	0, 3, cr15, cr0, cr0, {0}
    1344:			; <UNDEFINED> instruction: 0xf0002000
    1348:	strmi	pc, [r3], r1, asr #28
    134c:			; <UNDEFINED> instruction: 0xf0002800
    1350:	blmi	feae16e4 <max_column_width@@Base+0xfeacb4d4>
    1354:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1358:			; <UNDEFINED> instruction: 0xf0026818
    135c:	mcr	14, 0, pc, cr8, cr7, {0}	; <UNPREDICTABLE>
    1360:	movwcs	r0, #6672	; 0x1a10
    1364:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1368:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    136c:			; <UNDEFINED> instruction: 0x2600461d
    1370:	strls	r9, [r2], -r5, lsl #6
    1374:	ldmib	fp, {r3, r9, sl, ip, pc}^
    1378:	addsmi	r3, r3, #268435456	; 0x10000000
    137c:	mrrcne	15, 3, fp, sl, cr14
    1380:	andcs	pc, r4, fp, asr #17
    1384:	suble	r7, pc, #28, 16	; 0x1c0000
    1388:	eorsle	r2, lr, r0, lsl #26
    138c:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
    1390:			; <UNDEFINED> instruction: 0xf8336803
    1394:			; <UNDEFINED> instruction: 0xf0033014
    1398:			; <UNDEFINED> instruction: 0xf0130701
    139c:	cmple	r9, r1, lsl #6
    13a0:			; <UNDEFINED> instruction: 0xf0002c08
    13a4:			; <UNDEFINED> instruction: 0xf1188088
    13a8:			; <UNDEFINED> instruction: 0xf1490801
    13ac:	b	16037b4 <max_column_width@@Base+0x15ed5a4>
    13b0:			; <UNDEFINED> instruction: 0xf0000309
    13b4:	strcs	r8, [r1, #-242]	; 0xffffff0e
    13b8:	bicslt	r9, r6, r5, lsl #14
    13bc:	vmlacs.f64	d9, d1, d2
    13c0:	movwcs	fp, #3988	; 0xf94
    13c4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    13c8:	mnfep	f3, f3
    13cc:			; <UNDEFINED> instruction: 0xf04f3a10
    13d0:	andsvc	r0, sl, r9, lsl #4
    13d4:	ldrtmi	r4, [r2], -r3, lsl #23
    13d8:	beq	43cc40 <max_column_width@@Base+0x426a30>
    13dc:			; <UNDEFINED> instruction: 0xf85a2101
    13e0:	ldmdavs	fp, {r0, r1, ip, sp}
    13e4:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    13e8:			; <UNDEFINED> instruction: 0xf04042b0
    13ec:	movwcs	r8, #207	; 0xcf
    13f0:	blmi	fe026000 <max_column_width@@Base+0xfe00fdf0>
    13f4:			; <UNDEFINED> instruction: 0xf85a2c00
    13f8:	ldmdavc	fp, {r0, r1, ip, sp}
    13fc:	streq	lr, [r3, -r7, asr #20]
    1400:	streq	lr, [r7, #-2565]	; 0xfffff5fb
    1404:	addhi	pc, r4, r0, asr #5
    1408:	blmi	1d8ac10 <max_column_width@@Base+0x1d74a00>
    140c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1410:	ldmib	r0, {r3, r4, fp, sp, lr}^
    1414:	addsmi	r3, r3, #1342177280	; 0x50000000
    1418:	mrrcne	15, 3, fp, sl, cr14
    141c:	andsvc	r6, ip, r2, asr #2
    1420:	sfmcs	f5, 1, [sl], {90}	; 0x5a
    1424:	ldr	sp, [ip, r7, lsr #3]
    1428:			; <UNDEFINED> instruction: 0xf7ff4658
    142c:	mcrne	14, 0, lr, cr4, cr10, {3}
    1430:	ldrbmi	sp, [r8], -sl, lsr #21
    1434:	stc2l	0, cr15, [sl]
    1438:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    143c:	stfcsd	f5, [r0, #-620]	; 0xfffffd94
    1440:			; <UNDEFINED> instruction: 0xf7ffd066
    1444:	stmdavs	r3, {r1, r5, r9, sl, fp, sp, lr, pc}
    1448:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    144c:	streq	pc, [r1, -r3]
    1450:	strle	r0, [r8, #2011]!	; 0x7db
    1454:	tsteq	pc, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    1458:	strbmi	sl, [r0], -r8, lsl #20
    145c:			; <UNDEFINED> instruction: 0xf0004649
    1460:			; <UNDEFINED> instruction: 0xf89dfd29
    1464:			; <UNDEFINED> instruction: 0x4602501f
    1468:	stccs	6, cr4, [r0, #-44]	; 0xffffffd4
    146c:	strbmi	sp, [r9, #-327]	; 0xfffffeb9
    1470:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
    1474:	addshi	pc, r5, r0, asr #1
    1478:	rsble	r2, r0, r9, lsl #24
    147c:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
    1480:			; <UNDEFINED> instruction: 0xf1499905
    1484:	strbmi	r0, [fp, #-2304]	; 0xfffff700
    1488:	streq	pc, [r1, #-129]	; 0xffffff7f
    148c:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    1490:			; <UNDEFINED> instruction: 0xf045bf18
    1494:			; <UNDEFINED> instruction: 0xf0150501
    1498:	ldrshle	r0, [r6, #-95]	; 0xffffffa1
    149c:	bne	43cd04 <max_column_width@@Base+0x426af4>
    14a0:	strbmi	r4, [fp], -r2, asr #12
    14a4:	andeq	pc, r9, pc, asr #32
    14a8:	cdpls	0, 0, cr7, cr2, cr8, {0}
    14ac:			; <UNDEFINED> instruction: 0x46994690
    14b0:	strcs	r2, [r9], #-1281	; 0xfffffaff
    14b4:	b	163b2bc <max_column_width@@Base+0x16250ac>
    14b8:	bls	201ce4 <max_column_width@@Base+0x1ebad4>
    14bc:	tstcs	r1, r4, lsl pc
    14c0:	bl	fee098c8 <max_column_width@@Base+0xfedf36b8>
    14c4:	bl	1a434d0 <max_column_width@@Base+0x1a2d2c0>
    14c8:	bcs	38dc <__assert_fail@plt+0x2738>
    14cc:	bcc	71134 <max_column_width@@Base+0x5af24>
    14d0:			; <UNDEFINED> instruction: 0xb1b69208
    14d4:	ldrb	r9, [r1, -r5, lsl #14]!
    14d8:			; <UNDEFINED> instruction: 0xf7ffb2e1
    14dc:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    14e0:			; <UNDEFINED> instruction: 0xf7ffda9f
    14e4:	stmdbmi	r7, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    14e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    14ec:	andcs	r6, r0, r4, lsl #16
    14f0:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    14f4:	strmi	r4, [r2], -r1, lsr #12
    14f8:			; <UNDEFINED> instruction: 0xf7ff2001
    14fc:	strcs	lr, [r0, #-3490]	; 0xfffff25e
    1500:	blmi	f3b270 <max_column_width@@Base+0xf25060>
    1504:			; <UNDEFINED> instruction: 0xf85a9705
    1508:	ldmdavc	sp, {r0, r1, ip, sp}
    150c:			; <UNDEFINED> instruction: 0xe77c433d
    1510:	beq	43cd78 <max_column_width@@Base+0x426b68>
    1514:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1518:	cdp2	0, 1, cr15, cr2, cr0, {0}
    151c:	bmi	ed420c <max_column_width@@Base+0xebdffc>
    1520:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1524:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    1528:	ldmpl	r3, {r0, r2, r5, r8, r9, fp, lr}^
    152c:	blls	25b59c <max_column_width@@Base+0x24538c>
    1530:	teqle	sl, sl, asr r0
    1534:	ldc	0, cr11, [sp], #44	; 0x2c
    1538:	pop	{r1, r8, r9, fp, pc}
    153c:	mcrcs	15, 0, r8, cr0, cr0, {7}
    1540:	mrc	0, 0, sp, cr8, cr3, {5}
    1544:	andvc	r1, ip, r0, lsl sl
    1548:	strbmi	lr, [fp, #-1967]	; 0xfffff851
    154c:	bcc	43cdb4 <max_column_width@@Base+0x426ba4>
    1550:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    1554:	ldrpl	r9, [ip, #1285]	; 0x505
    1558:	streq	pc, [r1], -r6, lsl #2
    155c:	svclt	0x00089b02
    1560:	movwls	r4, #9771	; 0x262b
    1564:	andcs	lr, r0, sp, asr r7
    1568:			; <UNDEFINED> instruction: 0xf8e2f000
    156c:	ldrdeq	lr, [r2, -sp]
    1570:	blx	1ebd578 <max_column_width@@Base+0x1ea7368>
    1574:	stmdbmi	r6!, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    1578:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    157c:			; <UNDEFINED> instruction: 0xf7ff2000
    1580:	tstcs	r0, r4, lsr #26
    1584:	andcs	r4, r1, r2, lsl #12
    1588:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    158c:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1590:	andcs	r4, r5, #32, 18	; 0x80000
    1594:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1598:	ldmdbmi	pc, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    159c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15a0:	ldmdbmi	lr, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    15a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15a8:			; <UNDEFINED> instruction: 0xf7ffe7e8
    15ac:	mcr	13, 0, lr, cr8, cr4, {0}
    15b0:			; <UNDEFINED> instruction: 0x2c00ba10
    15b4:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    15b8:	svclt	0x0000e665
    15bc:	strdeq	r4, [r1], -ip
    15c0:	andeq	r0, r0, ip, ror #1
    15c4:	andeq	r3, r0, r6, lsl #18
    15c8:	ldrdeq	r4, [r1], -ip
    15cc:	andeq	r3, r0, sl, lsr r8
    15d0:	andeq	r4, r1, ip, lsr fp
    15d4:	andeq	r3, r0, r4, asr #19
    15d8:	andeq	r3, r0, r6, lsl #19
    15dc:	andeq	r0, r0, r4, lsl #2
    15e0:	strdeq	r0, [r0], -r8
    15e4:	andeq	r0, r0, r4, lsl r1
    15e8:	andeq	r3, r0, r4, asr #18
    15ec:	andeq	r3, r0, r8, ror r8
    15f0:	andeq	r3, r0, r8, asr #11
    15f4:	strdeq	r0, [r0], -ip
    15f8:	andeq	r0, r0, r8, lsr r1
    15fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1600:	andeq	r0, r0, ip, lsr #2
    1604:	strdeq	r3, [r0], -lr
    1608:	strdeq	r0, [r0], -r4
    160c:	muleq	r1, ip, r9
    1610:	andeq	r3, r0, sl, lsr #12
    1614:	andeq	r3, r0, r4, asr r6
    1618:	andeq	r3, r0, r2, lsr r6
    161c:	andeq	r3, r0, sl, lsr #12
    1620:	bleq	3d764 <max_column_width@@Base+0x27554>
    1624:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1628:	strbtmi	fp, [sl], -r2, lsl #24
    162c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1630:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1634:	ldrmi	sl, [sl], #776	; 0x308
    1638:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    163c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1640:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1644:			; <UNDEFINED> instruction: 0xf85a4b06
    1648:	stmdami	r6, {r0, r1, ip, sp}
    164c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1650:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1654:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    1658:	andeq	r4, r1, ip, ror #16
    165c:	andeq	r0, r0, r0, ror #1
    1660:	andeq	r0, r0, r0, lsl r1
    1664:	andeq	r0, r0, r8, lsl r1
    1668:	ldr	r3, [pc, #20]	; 1684 <__assert_fail@plt+0x4e0>
    166c:	ldr	r2, [pc, #20]	; 1688 <__assert_fail@plt+0x4e4>
    1670:	add	r3, pc, r3
    1674:	ldr	r2, [r3, r2]
    1678:	cmp	r2, #0
    167c:	bxeq	lr
    1680:	b	1070 <__gmon_start__@plt>
    1684:	andeq	r4, r1, ip, asr #16
    1688:	andeq	r0, r0, r8, lsl #2
    168c:	blmi	1d36ac <max_column_width@@Base+0x1bd49c>
    1690:	bmi	1d2878 <max_column_width@@Base+0x1bc668>
    1694:	addmi	r4, r3, #2063597568	; 0x7b000000
    1698:	andle	r4, r3, sl, ror r4
    169c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16a0:	ldrmi	fp, [r8, -r3, lsl #2]
    16a4:	svclt	0x00004770
    16a8:	strdeq	r4, [r1], -ip
    16ac:	strdeq	r4, [r1], -r8
    16b0:	andeq	r4, r1, r8, lsr #16
    16b4:	andeq	r0, r0, r8, ror #1
    16b8:	stmdbmi	r9, {r3, fp, lr}
    16bc:	bmi	2528a4 <max_column_width@@Base+0x23c694>
    16c0:	bne	2528ac <max_column_width@@Base+0x23c69c>
    16c4:	svceq	0x00cb447a
    16c8:			; <UNDEFINED> instruction: 0x01a1eb03
    16cc:	andle	r1, r3, r9, asr #32
    16d0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16d4:	ldrmi	fp, [r8, -r3, lsl #2]
    16d8:	svclt	0x00004770
    16dc:	ldrdeq	r4, [r1], -r0
    16e0:	andeq	r4, r1, ip, asr #19
    16e4:	strdeq	r4, [r1], -ip
    16e8:	andeq	r0, r0, r4, lsr r1
    16ec:	blmi	2aeb14 <max_column_width@@Base+0x298904>
    16f0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16f4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16f8:	blmi	26fcac <max_column_width@@Base+0x259a9c>
    16fc:	ldrdlt	r5, [r3, -r3]!
    1700:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1704:			; <UNDEFINED> instruction: 0xf7ff6818
    1708:			; <UNDEFINED> instruction: 0xf7ffec1e
    170c:	blmi	1c1610 <max_column_width@@Base+0x1ab400>
    1710:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1714:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1718:	muleq	r1, sl, r9
    171c:	andeq	r4, r1, ip, asr #15
    1720:	andeq	r0, r0, r4, ror #1
    1724:	strdeq	r4, [r1], -lr
    1728:	andeq	r4, r1, sl, ror r9
    172c:	svclt	0x0000e7c4
    1730:	strmi	r4, [r6], -r3, lsl #21
    1734:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    1738:	strlt	r4, [r0, #3203]	; 0xc83
    173c:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    1740:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    1744:			; <UNDEFINED> instruction: 0xf04f930f
    1748:	orrslt	r0, r8, r0, lsl #6
    174c:	andcs	r4, r5, #130048	; 0x1fc00
    1750:	andcs	r4, r0, pc, ror r9
    1754:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1758:			; <UNDEFINED> instruction: 0xf7ff681d
    175c:	blmi	1f7c83c <max_column_width@@Base+0x1f6662c>
    1760:	stmiapl	r3!, {r0, r8, sp}^
    1764:			; <UNDEFINED> instruction: 0x4602681b
    1768:			; <UNDEFINED> instruction: 0xf7ff4628
    176c:	ldrtmi	lr, [r0], -r4, asr #25
    1770:	ldc	7, cr15, [r0], {255}	; 0xff
    1774:	andcs	r4, r5, #120, 18	; 0x1e0000
    1778:	svcge	0x00014d78
    177c:			; <UNDEFINED> instruction: 0xf7ff4479
    1780:	blmi	1d3c818 <max_column_width@@Base+0x1d26608>
    1784:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1788:			; <UNDEFINED> instruction: 0x4601681a
    178c:			; <UNDEFINED> instruction: 0xf7ff2001
    1790:	ldmdbmi	r3!, {r2, r5, r7, sl, fp, sp, lr, pc}^
    1794:	ldrtmi	r2, [r0], -r5, lsl #4
    1798:			; <UNDEFINED> instruction: 0xf7ff4479
    179c:	blmi	1c7c7fc <max_column_width@@Base+0x1c665ec>
    17a0:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    17a4:	bl	fef3f7a8 <max_column_width@@Base+0xfef29598>
    17a8:	andcs	r4, r5, #1818624	; 0x1bc000
    17ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    17b0:	stc	7, cr15, [sl], {255}	; 0xff
    17b4:			; <UNDEFINED> instruction: 0xf7ff6821
    17b8:	stmdbmi	ip!, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    17bc:	ldrtmi	r2, [r0], -r5, lsl #4
    17c0:			; <UNDEFINED> instruction: 0xf7ff4479
    17c4:	stmdavs	r1!, {r1, sl, fp, sp, lr, pc}
    17c8:	bl	feabf7cc <max_column_width@@Base+0xfeaa95bc>
    17cc:	andcs	r4, r5, #104, 18	; 0x1a0000
    17d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    17d4:	bl	ffe3f7d8 <max_column_width@@Base+0xffe295c8>
    17d8:			; <UNDEFINED> instruction: 0xf7ff6821
    17dc:			; <UNDEFINED> instruction: 0xf000eba2
    17e0:	stmdbmi	r4!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    17e4:	ldrtmi	r2, [r0], -r5, lsl #4
    17e8:			; <UNDEFINED> instruction: 0xf7ff4479
    17ec:	stmdavs	r1!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    17f0:	bl	fe5bf7f4 <max_column_width@@Base+0xfe5a95e4>
    17f4:	andcs	r4, r5, #96, 18	; 0x180000
    17f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    17fc:	bl	ff93f800 <max_column_width@@Base+0xff9295f0>
    1800:			; <UNDEFINED> instruction: 0xf7ff6821
    1804:	vstrgt	d14, [pc, #-568]	; 15d4 <__assert_fail@plt+0x430>
    1808:	strgt	r4, [pc], #-1596	; 1810 <__assert_fail@plt+0x66c>
    180c:			; <UNDEFINED> instruction: 0xf8ddcd0f
    1810:	strgt	ip, [pc], #-4	; 1818 <__assert_fail@plt+0x674>
    1814:	strgt	ip, [pc], #-3343	; 181c <__assert_fail@plt+0x678>
    1818:	muleq	r3, r5, r8
    181c:	andeq	lr, r3, r4, lsl #17
    1820:	svceq	0x0000f1bc
    1824:	ldclmi	0, cr13, [r5, #-52]	; 0xffffffcc
    1828:	and	r4, r4, sp, ror r4
    182c:	svcgt	0x0008f857
    1830:	svceq	0x0000f1bc
    1834:	strbtmi	sp, [r1], -r5
    1838:			; <UNDEFINED> instruction: 0xf7ff4628
    183c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1840:	ldmdavs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1844:	sfmcs	f2, 4, [r0], {5}
    1848:	stmdbmi	sp, {r0, r1, r2, r4, r5, ip, lr, pc}^
    184c:	ldrbtmi	r2, [r9], #-0
    1850:	bl	feebf854 <max_column_width@@Base+0xfeea9644>
    1854:	bmi	1314588 <max_column_width@@Base+0x12fe378>
    1858:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    185c:	andcs	r4, r1, r1, lsl #12
    1860:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1864:	andcs	r2, r5, r0, lsl #2
    1868:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    186c:	stmdbmi	r7, {r4, r5, r8, ip, sp, pc}^
    1870:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1874:	stc	7, cr15, [r4], {255}	; 0xff
    1878:	cmple	r1, r0, lsl #16
    187c:	andcs	r4, r5, #68, 18	; 0x110000
    1880:	stclmi	0, cr2, [r4, #-0]
    1884:			; <UNDEFINED> instruction: 0xf7ff4479
    1888:	ldrbtmi	lr, [sp], #-2976	; 0xfffff460
    188c:	strtmi	r4, [fp], -r2, asr #20
    1890:			; <UNDEFINED> instruction: 0x4601447a
    1894:			; <UNDEFINED> instruction: 0xf7ff2001
    1898:	stmdbmi	r0, {r5, sl, fp, sp, lr, pc}^
    189c:	andcs	r2, r0, r5, lsl #4
    18a0:			; <UNDEFINED> instruction: 0xf7ff4479
    18a4:	adcmi	lr, ip, #149504	; 0x24800
    18a8:	suble	r4, r6, r1, lsl #12
    18ac:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    18b0:	andcs	r4, r1, r2, lsr #12
    18b4:	ldc	7, cr15, [r0], {255}	; 0xff
    18b8:	ldmdbmi	sl!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    18bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    18c0:	bl	fe0bf8c4 <max_column_width@@Base+0xfe0a96b4>
    18c4:	bmi	e545ac <max_column_width@@Base+0xe3e39c>
    18c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    18cc:	andcs	r4, r1, r1, lsl #12
    18d0:	stc	7, cr15, [r2], {255}	; 0xff
    18d4:	andcs	r4, r5, r1, lsr #12
    18d8:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    18dc:	ldmdbmi	r4!, {r3, r5, r8, ip, sp, pc}
    18e0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    18e4:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    18e8:	ldmdbmi	r2!, {r6, r7, r8, fp, ip, sp, pc}
    18ec:	andcs	r2, r0, r5, lsl #4
    18f0:	ldrbtmi	r4, [r9], #-3121	; 0xfffff3cf
    18f4:	bl	1a3f8f8 <max_column_width@@Base+0x1a296e8>
    18f8:	bmi	c12af0 <max_column_width@@Base+0xbfc8e0>
    18fc:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    1900:	andcs	r4, r1, r1, lsl #12
    1904:	bl	ffa3f908 <max_column_width@@Base+0xffa296f8>
    1908:	andcs	r4, r5, #737280	; 0xb4000
    190c:	ldrbtmi	r2, [r9], #-0
    1910:	bl	16bf914 <max_column_width@@Base+0x16a9704>
    1914:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    1918:	strb	r4, [r9, r1, lsl #12]
    191c:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
    1920:	andcs	r4, r5, #688128	; 0xa8000
    1924:	ldrbtmi	r2, [r9], #-0
    1928:	bl	13bf92c <max_column_width@@Base+0x13a971c>
    192c:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    1930:	andcs	r4, r1, r1, lsl #12
    1934:	bl	ff43f938 <max_column_width@@Base+0xff429728>
    1938:	blmi	9bb7c0 <max_column_width@@Base+0x9a55b0>
    193c:			; <UNDEFINED> instruction: 0xe7b7447b
    1940:	andeq	r4, r1, sl, lsl #15
    1944:	andeq	r0, r0, ip, ror #1
    1948:	andeq	r4, r1, r0, lsl #15
    194c:	andeq	r0, r0, r0, lsl #2
    1950:	ldrdeq	r3, [r0], -lr
    1954:	andeq	r0, r0, r4, lsr #2
    1958:	andeq	r3, r0, r0, ror #1
    195c:	andeq	r4, r1, r0, lsl #17
    1960:	andeq	r3, r0, r8, ror #1
    1964:	andeq	r0, r0, r4, lsl r1
    1968:	andeq	r3, r0, r6, lsl r1
    196c:	andeq	r3, r0, ip, lsr r1
    1970:	andeq	r3, r0, r6, ror r1
    1974:	andeq	r3, r0, r0, asr #4
    1978:	andeq	r3, r0, lr, asr r2
    197c:	andeq	r3, r0, r0
    1980:	andeq	r3, r0, r2, asr #4
    1984:	andeq	r3, r0, r0, asr r2
    1988:	andeq	r3, r0, r6, ror r2
    198c:	andeq	r3, r0, lr, ror #4
    1990:	andeq	r3, r0, r8, lsr #5
    1994:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    1998:	andeq	r3, r0, r8, lsl r2
    199c:	andeq	r3, r0, ip, lsr #5
    19a0:	andeq	r3, r0, r6, ror r1
    19a4:	ldrdeq	r3, [r0], -r2
    19a8:	andeq	r3, r0, r0, ror #3
    19ac:	andeq	r3, r0, r6, lsl #4
    19b0:	strdeq	r3, [r0], -lr
    19b4:	andeq	r3, r0, sl, lsr r2
    19b8:	andeq	r2, r0, r0, lsr pc
    19bc:	andeq	r3, r0, sl, lsr #3
    19c0:	andeq	r3, r0, lr, lsr r2
    19c4:	andeq	r2, r0, lr, lsr #29
    19c8:	andeq	r2, r0, sl, lsl #30
    19cc:			; <UNDEFINED> instruction: 0x000031be
    19d0:	strdeq	r2, [r0], -sl
    19d4:	andeq	r2, r0, r8, lsl #29
    19d8:			; <UNDEFINED> instruction: 0x4605b538
    19dc:	strmi	r4, [ip], -sp, lsl #22
    19e0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    19e4:	tstmi	r3, #0, 6
    19e8:	andcs	fp, r1, r8, lsl #30
    19ec:	blmi	2b5e04 <max_column_width@@Base+0x29fbf4>
    19f0:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    19f4:	cfldrslt	mvf5, [r8, #-0]
    19f8:	andcs	r4, r5, #8, 18	; 0x20000
    19fc:	ldrbtmi	r2, [r9], #-0
    1a00:	b	ff8bfa04 <max_column_width@@Base+0xff8a97f4>
    1a04:	strmi	r2, [r2], -r0, lsl #2
    1a08:			; <UNDEFINED> instruction: 0xf7ff4608
    1a0c:	andcs	lr, r0, sl, lsl fp
    1a10:	svclt	0x0000e7ed
    1a14:			; <UNDEFINED> instruction: 0x000146b4
    1a18:	andeq	r4, r1, r4, lsr #13
    1a1c:	andeq	r3, r0, lr, lsl r2
    1a20:			; <UNDEFINED> instruction: 0x4605b538
    1a24:	strmi	r4, [ip], -sp, lsl #22
    1a28:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a2c:	tstmi	r3, #134217728	; 0x8000000
    1a30:	andcs	fp, r1, r8, lsl #30
    1a34:	blmi	2b5e4c <max_column_width@@Base+0x29fc3c>
    1a38:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a3c:	cfldrslt	mvf5, [r8, #-8]!
    1a40:	andcs	r4, r5, #8, 18	; 0x20000
    1a44:	ldrbtmi	r2, [r9], #-0
    1a48:	b	fefbfa4c <max_column_width@@Base+0xfefa983c>
    1a4c:	strmi	r2, [r2], -r0, lsl #2
    1a50:			; <UNDEFINED> instruction: 0xf7ff4608
    1a54:	strdcs	lr, [r0], -r6
    1a58:	svclt	0x0000e7ed
    1a5c:	andeq	r4, r1, ip, ror #12
    1a60:	andeq	r4, r1, ip, asr r6
    1a64:	andeq	r3, r0, r6, lsl #4
    1a68:	push	{r2, r3, r4, r5, r9, fp, lr}
    1a6c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    1a70:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1a74:	ldmdbvs	r3, {r2, r9, sl, lr}
    1a78:	ldrbtmi	r4, [sl], #1549	; 0x60d
    1a7c:			; <UNDEFINED> instruction: 0x0c05e9d2
    1a80:			; <UNDEFINED> instruction: 0xf103b19b
    1a84:	stmdbcc	r1, {r8, ip, lr}
    1a88:	biceq	lr, r1, r0, lsl #22
    1a8c:	stmdbhi	r0, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
    1a90:	svclt	0x0008454d
    1a94:	subsle	r4, ip, #68, 10	; 0x11000000
    1a98:	svclt	0x001e4563
    1a9c:	strmi	lr, [r2, #-2497]	; 0xfffff63f
    1aa0:	tstvs	r3, r1, lsl #6
    1aa4:	pop	{r0, r1, r2, r5, ip, lr, pc}
    1aa8:			; <UNDEFINED> instruction: 0x462687f0
    1aac:	strbmi	r4, [r3, #-1551]!	; 0xfffff9f1
    1ab0:	stmdbmi	ip!, {r0, r1, r5, ip, lr, pc}
    1ab4:	sbceq	lr, r3, r0, lsl #22
    1ab8:	movwcc	r4, #6699	; 0x1a2b
    1abc:	stmib	r0, {r0, r3, r4, r5, r6, sl, lr}^
    1ac0:	tstvs	fp, r0, lsl #10
    1ac4:			; <UNDEFINED> instruction: 0xf85a2300
    1ac8:	adcsmi	r1, fp, #2
    1acc:	svclt	0x0008680a
    1ad0:	rscle	r4, r8, #536870923	; 0x2000000b
    1ad4:	svclt	0x00082f01
    1ad8:	svclt	0x00382e00
    1adc:	mvnle	r6, #14
    1ae0:	andcs	r4, r5, #557056	; 0x88000
    1ae4:	ldrbtmi	r2, [r9], #-0
    1ae8:	b	1bbfaec <max_column_width@@Base+0x1ba98dc>
    1aec:	strmi	r2, [r2], -r0, lsl #2
    1af0:			; <UNDEFINED> instruction: 0xf7ff2001
    1af4:	strcs	lr, [r0], -r6, lsr #21
    1af8:			; <UNDEFINED> instruction: 0xb1b82700
    1afc:			; <UNDEFINED> instruction: 0x23aaf64a
    1b00:			; <UNDEFINED> instruction: 0x23aaf6c0
    1b04:	andsle	r4, lr, #156, 10	; 0x27000000
    1b08:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    1b0c:	mrrceq	11, 0, lr, ip, cr3
    1b10:	biceq	lr, ip, pc, asr #20
    1b14:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1b18:			; <UNDEFINED> instruction: 0xf8c844f8
    1b1c:			; <UNDEFINED> instruction: 0xf002c018
    1b20:			; <UNDEFINED> instruction: 0xf8d8fa59
    1b24:			; <UNDEFINED> instruction: 0xf8c83010
    1b28:	bfi	r0, r4, #0, #3
    1b2c:	svceq	0x0000f1bc
    1b30:	b	17f5b64 <max_column_width@@Base+0x17df954>
    1b34:	svclt	0x0014735c
    1b38:	movwcs	r2, #769	; 0x301
    1b3c:	biceq	lr, ip, pc, asr sl
    1b40:	blcs	36b4c <max_column_width@@Base+0x2093c>
    1b44:			; <UNDEFINED> instruction: 0xf002d0e6
    1b48:	strdcs	pc, [r0, #-169]	; 0xffffff57
    1b4c:	stceq	0, cr15, [r8], {79}	; 0x4f
    1b50:	bl	fed3bad8 <max_column_width@@Base+0xfed258c8>
    1b54:	bl	194337c <max_column_width@@Base+0x192d16c>
    1b58:	str	r0, [r8, r9, lsl #14]!
    1b5c:	andeq	r4, r1, r6, lsr #12
    1b60:	andeq	r4, r1, r6, asr #8
    1b64:	ldrdeq	r4, [r1], -r8
    1b68:	andeq	r0, r0, ip, lsr #2
    1b6c:	muleq	r0, r6, r1
    1b70:	andeq	r4, r1, ip, ror r5
    1b74:	svcmi	0x00f0e92d
    1b78:			; <UNDEFINED> instruction: 0xf890b087
    1b7c:			; <UNDEFINED> instruction: 0xf1bbb000
    1b80:	subsle	r0, fp, r0, lsl #30
    1b84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1b88:	movwcs	r2, #512	; 0x200
    1b8c:	strbmi	r4, [r8], r4, lsl #12
    1b90:	strbmi	r4, [lr], -pc, asr #12
    1b94:	beq	7dcd8 <max_column_width@@Base+0x67ac8>
    1b98:	movwcs	lr, #2509	; 0x9cd
    1b9c:			; <UNDEFINED> instruction: 0xf7ffe022
    1ba0:	stmdavs	r3, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    1ba4:	andspl	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    1ba8:	streq	pc, [r1, #-21]	; 0xffffffeb
    1bac:			; <UNDEFINED> instruction: 0xf1bbd11d
    1bb0:	suble	r0, r6, pc, lsr #30
    1bb4:	svceq	0x002bf1bb
    1bb8:			; <UNDEFINED> instruction: 0xf1abd066
    1bbc:			; <UNDEFINED> instruction: 0xf1bb0b30
    1bc0:	vmax.f32	d0, d0, d9
    1bc4:	mcrcs	0, 0, r8, cr0, cr4, {6}
    1bc8:			; <UNDEFINED> instruction: 0x46a1d177
    1bcc:			; <UNDEFINED> instruction: 0x17dc465b
    1bd0:	stmib	sp, {r0, r9, sl, sp}^
    1bd4:	strbmi	r3, [ip], -r0, lsl #8
    1bd8:	mullt	r1, r4, r8
    1bdc:			; <UNDEFINED> instruction: 0xf1bb3401
    1be0:	andsle	r0, r8, r0, lsl #30
    1be4:	svceq	0x002cf1bb
    1be8:	mcrcs	1, 0, sp, cr0, cr9, {6}
    1bec:	ldmib	sp, {r2, r4, r5, r6, r7, ip, lr, pc}^
    1bf0:	svccs	0x00000100
    1bf4:			; <UNDEFINED> instruction: 0xf1b8d142
    1bf8:	eorsle	r0, sl, r0, lsl #30
    1bfc:			; <UNDEFINED> instruction: 0xff10f7ff
    1c00:	stmdacs	r0, {r7, r9, sl, lr}
    1c04:	sbchi	pc, r3, r0
    1c08:	mullt	r1, r4, r8
    1c0c:	strcc	r2, [r1], #-1536	; 0xfffffa00
    1c10:	svceq	0x0000f1bb
    1c14:	b	5b63b4 <max_column_width@@Base+0x5a01a4>
    1c18:	andle	r0, fp, sl, lsl #30
    1c1c:	ldrdeq	lr, [r0, -sp]
    1c20:			; <UNDEFINED> instruction: 0xf0402f00
    1c24:			; <UNDEFINED> instruction: 0xf1b8809c
    1c28:			; <UNDEFINED> instruction: 0xf0000f00
    1c2c:			; <UNDEFINED> instruction: 0xf7ff8093
    1c30:			; <UNDEFINED> instruction: 0x4682fef7
    1c34:	svceq	0x0000f1ba
    1c38:	adchi	pc, r9, r0
    1c3c:	pop	{r0, r1, r2, ip, sp, pc}
    1c40:			; <UNDEFINED> instruction: 0x46b08ff0
    1c44:	cdpcs	7, 0, cr2, cr0, cr1, {0}
    1c48:	ldmdbmi	r2, {r1, r2, r6, r7, ip, lr, pc}^
    1c4c:	strtmi	r2, [r8], -r5, lsl #4
    1c50:	ldrbtmi	r4, [r9], #-1706	; 0xfffff956
    1c54:			; <UNDEFINED> instruction: 0xf7ff46a8
    1c58:			; <UNDEFINED> instruction: 0x4637e9b8
    1c5c:	strtmi	r9, [r0], -r3
    1c60:			; <UNDEFINED> instruction: 0xffaef001
    1c64:	strtmi	r9, [r9], -r3, lsl #20
    1c68:	strtmi	r4, [r8], -r3, lsl #12
    1c6c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c70:			; <UNDEFINED> instruction: 0xf7ffe7b2
    1c74:			; <UNDEFINED> instruction: 0x4647fef9
    1c78:	str	r4, [sp, r6, asr #12]!
    1c7c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1c80:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1c84:	add	sp, r2, r0, asr #3
    1c88:			; <UNDEFINED> instruction: 0xf04f4637
    1c8c:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    1c90:	stmdbmi	r1, {r1, r5, r7, ip, lr, pc}^
    1c94:	strtmi	r2, [r8], -r5, lsl #4
    1c98:	ldrbtmi	r4, [r9], #-1706	; 0xfffff956
    1c9c:			; <UNDEFINED> instruction: 0xf7ff462f
    1ca0:	ssatmi	lr, #17, r4, lsl #19
    1ca4:	strtmi	r9, [r0], -r3
    1ca8:			; <UNDEFINED> instruction: 0xff8af001
    1cac:	strtmi	r9, [r9], -r3, lsl #20
    1cb0:	strtmi	r4, [r8], -r3, lsl #12
    1cb4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cb8:	ldmib	sp, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    1cbc:			; <UNDEFINED> instruction: 0xf6490100
    1cc0:			; <UNDEFINED> instruction: 0xf6c11399
    1cc4:			; <UNDEFINED> instruction: 0xf04f1399
    1cc8:	addmi	r3, fp, #-1879048183	; 0x90000009
    1ccc:	addmi	fp, r2, #8, 30
    1cd0:	ldmdbmi	r2!, {r1, r5, r9, ip, lr, pc}
    1cd4:			; <UNDEFINED> instruction: 0xf04f4648
    1cd8:	ldrbtmi	r0, [r9], #-2560	; 0xfffff600
    1cdc:	b	173fce0 <max_column_width@@Base+0x1729ad0>
    1ce0:	strbmi	r4, [r8], -r4, lsl #12
    1ce4:	stccc	6, cr4, [r1], {33}	; 0x21
    1ce8:	blx	11bdcf8 <max_column_width@@Base+0x11a7ae8>
    1cec:	andcs	r4, r5, #44, 18	; 0xb0000
    1cf0:	ldrbtmi	r4, [r9], #-1100	; 0xfffffbb4
    1cf4:	ldrbmi	r4, [r0], -r5, lsl #12
    1cf8:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cfc:	strtmi	r9, [r8], -r3
    1d00:			; <UNDEFINED> instruction: 0xff5ef001
    1d04:	ldrbmi	r9, [r1], -r3, lsl #20
    1d08:	ldrbmi	r4, [r0], -r3, lsl #12
    1d0c:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d10:			; <UNDEFINED> instruction: 0xf7ff4628
    1d14:	ldrb	lr, [pc, -lr, lsr #18]
    1d18:	strmi	r1, [sl], -r3, lsl #16
    1d1c:	andeq	lr, r2, #66560	; 0x10400
    1d20:	ldmne	fp, {r0, r8, fp, ip, pc}^
    1d24:	ldmdane	fp, {r1, r4, r6, r8, lr}
    1d28:	andeq	lr, r2, #66560	; 0x10400
    1d2c:	movwls	r1, #18651	; 0x48db
    1d30:	movweq	lr, #11074	; 0x2b42
    1d34:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
    1d38:	ldmib	sp, {r2, r8, r9, sp}^
    1d3c:	bl	482144 <max_column_width@@Base+0x46bf34>
    1d40:	bl	10c2574 <max_column_width@@Base+0x10ac364>
    1d44:	addmi	r7, fp, #-1409286141	; 0xac000003
    1d48:	addmi	fp, r2, #8, 30
    1d4c:	stmib	sp, {r0, r6, r7, r8, r9, ip, lr, pc}^
    1d50:	strb	r2, [r1, -r0, lsl #6]
    1d54:	pop	{r0, r1, r2, ip, sp, pc}
    1d58:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1d5c:			; <UNDEFINED> instruction: 0xf7ffbe85
    1d60:			; <UNDEFINED> instruction: 0x4682fe3b
    1d64:	svceq	0x0000f1ba
    1d68:	svcge	0x0068f47f
    1d6c:	stmdbmi	sp, {r0, r1, r2, r3, sp, lr, pc}
    1d70:	strtmi	r2, [r8], -r5, lsl #4
    1d74:			; <UNDEFINED> instruction: 0xf7ff4479
    1d78:	andls	lr, r0, r8, lsr #18
    1d7c:			; <UNDEFINED> instruction: 0xf0014620
    1d80:	bls	41a04 <max_column_width@@Base+0x2b7f4>
    1d84:	strmi	r4, [r3], -r9, lsr #12
    1d88:			; <UNDEFINED> instruction: 0xf7ff4628
    1d8c:	andcs	lr, r1, sl, asr r9
    1d90:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d94:	andeq	r3, r0, r2, asr #32
    1d98:	andeq	r3, r0, r6, lsr #32
    1d9c:	andeq	r3, r0, r2, lsl r0
    1da0:	andeq	r3, r0, r6
    1da4:	andeq	r2, r0, r0, lsr #31
    1da8:	mvnsmi	lr, #737280	; 0xb4000
    1dac:	bmi	e14a90 <max_column_width@@Base+0xdfe880>
    1db0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1db4:			; <UNDEFINED> instruction: 0x1604e9d3
    1db8:	suble	r2, r2, r0, lsl #18
    1dbc:	streq	pc, [r8], #-422	; 0xfffffe5a
    1dc0:	movwcs	r2, #512	; 0x200
    1dc4:	ldrmi	r2, [r0], r0
    1dc8:	ldmib	r4!, {r0, r3, r4, r7, r9, sl, lr}^
    1dcc:	b	148a9dc <max_column_width@@Base+0x14747cc>
    1dd0:	subsle	r0, r1, r3, lsl #10
    1dd4:	svclt	0x00084599
    1dd8:	suble	r4, r9, #144, 10	; 0x24000000
    1ddc:	addmi	r3, r1, #1
    1de0:	blmi	b365ac <max_column_width@@Base+0xb2039c>
    1de4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1de8:	b	15131f8 <max_column_width@@Base+0x14fcfe8>
    1dec:	andle	r0, r3, r5, lsl #4
    1df0:	movwcs	lr, #2515	; 0x9d3
    1df4:	tstle	r9, r3, lsl r3
    1df8:	andle	r2, r7, r1, lsl #18
    1dfc:	andcs	r4, r0, r6, lsr #22
    1e00:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    1e04:	smlabteq	r8, r3, r9, lr
    1e08:	mvnshi	lr, #12386304	; 0xbd0000
    1e0c:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    1e10:	ldrdvc	lr, [r0], -r1
    1e14:	andeq	lr, r7, #68, 20	; 0x44000
    1e18:	movweq	lr, #2629	; 0xa45
    1e1c:	svclt	0x00044313
    1e20:	movwcs	lr, #2518	; 0x9d6
    1e24:	movwcs	lr, #35265	; 0x89c1
    1e28:	strb	sp, [sp, r8, ror #3]!
    1e2c:	andcs	r4, r5, #28, 18	; 0x70000
    1e30:	andcs	r4, r0, r9, ror r4
    1e34:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e38:	strmi	r2, [r2], -r0, lsl #2
    1e3c:			; <UNDEFINED> instruction: 0xf7ff2001
    1e40:	ldmib	r3, {r8, fp, sp, lr, pc}^
    1e44:	ldmib	r3, {r1, r8, r9, sl, sp, lr}^
    1e48:	b	1593250 <max_column_width@@Base+0x157d040>
    1e4c:	tstle	r7, r7, lsl #6
    1e50:	movweq	lr, #23124	; 0x5a54
    1e54:	strtmi	sp, [r4], sl
    1e58:	blmi	4d3ea8 <max_column_width@@Base+0x4bdc98>
    1e5c:	ldrbtmi	r5, [fp], #-2066	; 0xfffff7ee
    1e60:	smlabtmi	r8, r3, r9, lr
    1e64:	andgt	pc, r0, r2, asr #17
    1e68:	mvnshi	lr, #12386304	; 0xbd0000
    1e6c:	ldrb	r2, [r2, r8, lsl #8]!
    1e70:	andcs	r4, r5, #229376	; 0x38000
    1e74:			; <UNDEFINED> instruction: 0xe7dc4479
    1e78:	andcs	r4, r5, #212992	; 0x34000
    1e7c:			; <UNDEFINED> instruction: 0xe7d84479
    1e80:	movweq	lr, #23124	; 0x5a54
    1e84:	ssatmi	sp, #21, r2, asr #3
    1e88:			; <UNDEFINED> instruction: 0xe7e54634
    1e8c:	andeq	r4, r1, r4, ror #5
    1e90:	andeq	r4, r1, lr, lsl #2
    1e94:			; <UNDEFINED> instruction: 0x000142b0
    1e98:	muleq	r1, r2, r2
    1e9c:	andeq	r4, r1, r6, lsl #5
    1ea0:	andeq	r2, r0, r4, asr #30
    1ea4:	andeq	r0, r0, ip, lsr #2
    1ea8:	andeq	r4, r1, r6, lsr r2
    1eac:	andeq	r2, r0, r4, ror #29
    1eb0:	andeq	r2, r0, r4, asr #29
    1eb4:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    1eb8:	svcmi	0x00f8e92d
    1ebc:			; <UNDEFINED> instruction: 0xf04f44fc
    1ec0:	strmi	r0, [r2], r0, lsl #28
    1ec4:	stmdbhi	r8, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1ec8:			; <UNDEFINED> instruction: 0xf883468b
    1ecc:	b	1639ed4 <max_column_width@@Base+0x1623cc4>
    1ed0:	tstle	ip, r9, lsl #12
    1ed4:	ldrdhi	pc, [r0], -r2
    1ed8:			; <UNDEFINED> instruction: 0xe010f8dc
    1edc:	stmdble	r5!, {r1, r2, r6, r7, r8, sl, lr}
    1ee0:			; <UNDEFINED> instruction: 0x0014f8dc
    1ee4:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    1ee8:	sbceq	lr, r8, r0, lsl #22
    1eec:	ldrbmi	lr, [r1, #-3]!
    1ef0:			; <UNDEFINED> instruction: 0x46616011
    1ef4:	ldm	r0!, {r1, r3, r4, ip, lr, pc}^
    1ef8:			; <UNDEFINED> instruction: 0xf1014502
    1efc:	strmi	r0, [fp, #3073]!	; 0xc01
    1f00:	strmi	fp, [r2, #3848]!	; 0xf08
    1f04:			; <UNDEFINED> instruction: 0x4620d2f3
    1f08:	pop	{r0, r3, r5, r9, sl, lr}
    1f0c:	bl	625ef4 <max_column_width@@Base+0x60fce4>
    1f10:	strbmi	r0, [r2], -r0, lsl #12
    1f14:	bl	1253848 <max_column_width@@Base+0x123d638>
    1f18:			; <UNDEFINED> instruction: 0xf0020701
    1f1c:	bne	fed40cf8 <max_column_width@@Base+0xfed2aae8>
    1f20:	streq	lr, [r3, #-2919]	; 0xfffff499
    1f24:	strtmi	r4, [r9], -r0, lsr #12
    1f28:	svchi	0x00f8e8bd
    1f2c:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    1f30:	ldrdeq	lr, [r0, -r2]
    1f34:			; <UNDEFINED> instruction: 0x0601ea50
    1f38:	ldmib	r2, {r0, r2, r3, r4, r8, ip, lr, pc}^
    1f3c:	b	151334c <max_column_width@@Base+0x14fd13c>
    1f40:	svclt	0x00040105
    1f44:	andsvc	r2, sl, r1, lsl #4
    1f48:	ldmdbvs	r3, {r0, r2, r3, r4, r6, r7, ip, lr, pc}^
    1f4c:	stmdaeq	sl, {r2, r4, r8, r9, fp, sp, lr, pc}
    1f50:	stmdbeq	fp, {r0, r2, r6, r8, r9, fp, sp, lr, pc}
    1f54:	bl	d37e4 <max_column_width@@Base+0xbd5d4>
    1f58:	strtmi	r0, [fp], -lr, asr #29
    1f5c:	tsteq	r2, lr, asr r9
    1f60:			; <UNDEFINED> instruction: 0x0000ebba
    1f64:	tsteq	r1, fp, ror #22
    1f68:	blx	13bdf7a <max_column_width@@Base+0x13a7d6a>
    1f6c:	streq	lr, [r2], #-3000	; 0xfffff448
    1f70:	streq	lr, [r3, #-2921]	; 0xfffff497
    1f74:	bl	43be98 <max_column_width@@Base+0x425c88>
    1f78:	strmi	r0, [r2], -sl, lsl #16
    1f7c:	stmdbeq	fp, {r0, r6, r8, r9, fp, sp, lr, pc}
    1f80:	ldrbmi	r4, [r0], -fp, lsl #12
    1f84:			; <UNDEFINED> instruction: 0xf0024659
    1f88:	bl	fee40c8c <max_column_width@@Base+0xfee2aa7c>
    1f8c:	bl	1a42f9c <max_column_width@@Base+0x1a2cd8c>
    1f90:	strtmi	r0, [r0], -r3, lsl #10
    1f94:	pop	{r0, r3, r5, r9, sl, lr}
    1f98:	svclt	0x00008ff8
    1f9c:	ldrdeq	r4, [r1], -r8
    1fa0:	andeq	r4, r1, r6, ror #2
    1fa4:	andcs	r4, r0, #6144	; 0x1800
    1fa8:			; <UNDEFINED> instruction: 0xf883447b
    1fac:	tstlt	r8, r8, lsr #32
    1fb0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1fb4:			; <UNDEFINED> instruction: 0x477062d8
    1fb8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1fbc:	svclt	0x0000e7f8
    1fc0:	andeq	r4, r1, ip, ror #1
    1fc4:	andeq	r4, r1, r2, ror #1
    1fc8:	andeq	r4, r1, r2, lsl #1
    1fcc:	ldrbmi	lr, [r0, sp, lsr #18]!
    1fd0:	ldrbtmi	r4, [pc], #-3916	; 1fd8 <__assert_fail@plt+0xe34>
    1fd4:	mcrmi	1, 2, fp, cr12, cr0, {4}
    1fd8:	blvs	d531d8 <max_column_width@@Base+0xd3cfc8>
    1fdc:			; <UNDEFINED> instruction: 0xf0002d00
    1fe0:	stmdavs	r3, {r0, r1, r2, r7, pc}
    1fe4:	ldreq	r4, [fp], r4, lsl #12
    1fe8:	stmdavc	fp!, {r1, r3, r5, r6, sl, ip, lr, pc}
    1fec:	blcs	b53874 <max_column_width@@Base+0xb3d664>
    1ff0:	stmdavc	fp!, {r1, r2, r3, r6, r8, ip, lr, pc}^
    1ff4:	cmple	fp, r0, lsl #22
    1ff8:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ffc:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    2000:	vldrne	s12, [r9, #-844]	; 0xfffffcb4
    2004:	ldmdavs	ip, {r0, r4, r6, r7, r9, sp, lr}
    2008:			; <UNDEFINED> instruction: 0xf8dfb34c
    200c:			; <UNDEFINED> instruction: 0xf8df9104
    2010:	sqtmis	f0, f4
    2014:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    2018:	stmdavc	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    201c:	eorle	r2, r2, sp, lsr #22
    2020:	strtmi	r4, [r0], -r9, asr #12
    2024:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2028:	bllt	f53844 <max_column_width@@Base+0xf3d634>
    202c:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2030:	tstcs	r3, r2, lsr #12
    2034:	ldrdge	pc, [r0], -r0
    2038:			; <UNDEFINED> instruction: 0xf0014628
    203c:			; <UNDEFINED> instruction: 0x4632fcf9
    2040:			; <UNDEFINED> instruction: 0x46034651
    2044:			; <UNDEFINED> instruction: 0xf7fe4628
    2048:	blmi	d3e040 <max_column_width@@Base+0xd27e30>
    204c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2050:	cmpvs	r9, #892928	; 0xda000
    2054:	sbcsvs	r1, r9, #1088	; 0x440
    2058:	stccs	8, cr6, [r0], {20}
    205c:	strcs	sp, [r0, #-477]	; 0xfffffe23
    2060:	pop	{r3, r5, r9, sl, lr}
    2064:	stmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    2068:	bicsle	r2, r9, r0, lsl #22
    206c:	andcs	r4, r1, #44, 22	; 0xb000
    2070:	eorcs	pc, r8, r8, lsl #17
    2074:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2078:	sbcsle	r2, r7, r0, lsl #26
    207c:	strtmi	r4, [r8], -r9, lsr #22
    2080:	ldrbtmi	r2, [fp], #-258	; 0xfffffefe
    2084:			; <UNDEFINED> instruction: 0xf000631c
    2088:			; <UNDEFINED> instruction: 0x4628f8fd
    208c:			; <UNDEFINED> instruction: 0x87f0e8bd
    2090:			; <UNDEFINED> instruction: 0xf87af002
    2094:	adcsle	r2, r1, r0, lsl #16
    2098:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    209c:	tstcs	r3, r2, lsr #24
    20a0:	blvs	893298 <max_column_width@@Base+0x87d088>
    20a4:	andcs	r6, r0, r5, lsl #16
    20a8:	stc2l	0, cr15, [r2], {1}
    20ac:			; <UNDEFINED> instruction: 0x46294a1f
    20b0:			; <UNDEFINED> instruction: 0x4603447a
    20b4:			; <UNDEFINED> instruction: 0xf7fe2000
    20b8:	movwcs	lr, #8132	; 0x1fc4
    20bc:	ldr	r6, [sp, r3, ror #6]
    20c0:	svc	0x00f4f7fe
    20c4:	tstcs	r3, sl, lsr #12
    20c8:	ldrdhi	pc, [r0], -r0
    20cc:			; <UNDEFINED> instruction: 0xf0012000
    20d0:	bmi	601394 <max_column_width@@Base+0x5eb184>
    20d4:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    20d8:	andcs	r4, r0, r3, lsl #12
    20dc:	svc	0x00b0f7fe
    20e0:	movwcs	r6, #6965	; 0x1b35
    20e4:			; <UNDEFINED> instruction: 0x46206373
    20e8:	blcs	b6019c <max_column_width@@Base+0xb49f8c>
    20ec:			; <UNDEFINED> instruction: 0xe780d1d0
    20f0:	vpadd.i8	d20, d0, d0
    20f4:	ldmdbmi	r0, {r0, r2, r4, r6, r9, ip}
    20f8:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    20fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2100:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2104:	andeq	r3, r1, lr, ror #29
    2108:	strheq	r4, [r1], -ip
    210c:	muleq	r1, r6, r0
    2110:			; <UNDEFINED> instruction: 0x00002db0
    2114:	andeq	r4, r1, lr, ror r0
    2118:	andeq	r2, r0, r4, lsr #26
    211c:	andeq	r4, r1, r6, asr #32
    2120:	andeq	r0, r0, ip, lsl #2
    2124:	andeq	r4, r1, r2, lsl r0
    2128:	strdeq	r3, [r1], -r4
    212c:	andeq	r2, r0, ip, lsl #25
    2130:	andeq	r2, r0, r6, ror #24
    2134:	andeq	r2, r0, r2, lsl #29
    2138:	andeq	r2, r0, r8, lsr #25
    213c:			; <UNDEFINED> instruction: 0x00002cba
    2140:	blmi	2ef568 <max_column_width@@Base+0x2d9358>
    2144:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    2148:			; <UNDEFINED> instruction: 0xf893447a
    214c:	stmdblt	r3, {r3, r5, ip, sp}
    2150:	blmi	271578 <max_column_width@@Base+0x25b368>
    2154:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2158:			; <UNDEFINED> instruction: 0xf816f002
    215c:	rscsle	r2, r7, r0, lsl #16
    2160:	svc	0x00a4f7fe
    2164:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    2168:	andcs	r6, r1, r1, lsl #16
    216c:	svc	0x0068f7fe
    2170:	andeq	r3, r1, lr, asr #30
    2174:	andeq	r3, r1, r8, ror sp
    2178:	andeq	r0, r0, ip, lsl #2
    217c:	andeq	r2, r0, r2, ror #24
    2180:	andcs	r4, r5, #12, 18	; 0x30000
    2184:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    2188:	andcs	r4, r0, fp, lsl #24
    218c:	svc	0x001cf7fe
    2190:	ldrbtmi	r4, [ip], #-2570	; 0xfffff5f6
    2194:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
    2198:			; <UNDEFINED> instruction: 0xf7fe6821
    219c:	stmdbmi	r8, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    21a0:	andcs	r2, r0, r5, lsl #4
    21a4:			; <UNDEFINED> instruction: 0xf7fe4479
    21a8:	stmdavs	r1!, {r4, r8, r9, sl, fp, sp, lr, pc}
    21ac:			; <UNDEFINED> instruction: 0x4010e8bd
    21b0:	mrclt	7, 5, APSR_nzcv, cr4, cr14, {7}
    21b4:	andeq	r2, r0, r6, asr #24
    21b8:	andeq	r3, r1, lr, lsr #26
    21bc:	andeq	r0, r0, r4, lsl r1
    21c0:	andeq	r2, r0, r8, ror #24
    21c4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    21c8:			; <UNDEFINED> instruction: 0x47706018
    21cc:	andeq	r3, r1, sl, lsl #30
    21d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    21d4:			; <UNDEFINED> instruction: 0x47707118
    21d8:	strdeq	r3, [r1], -lr
    21dc:	addlt	fp, r4, r0, ror r5
    21e0:	blmi	7d5260 <max_column_width@@Base+0x7bf050>
    21e4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    21e8:			; <UNDEFINED> instruction: 0xf0026818
    21ec:	smlalbblt	pc, r8, r5, r8	; <UNPREDICTABLE>
    21f0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    21f4:			; <UNDEFINED> instruction: 0xf7fe791e
    21f8:			; <UNDEFINED> instruction: 0x4605ef5a
    21fc:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    2200:	tstle	r7, r0, lsr #22
    2204:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    2208:			; <UNDEFINED> instruction: 0xf0026818
    220c:	stmiblt	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
    2210:	ldcllt	0, cr11, [r0, #-16]!
    2214:	andcs	r4, r5, #344064	; 0x54000
    2218:	ldrbtmi	r2, [r9], #-0
    221c:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    2220:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    2224:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    2228:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    222c:			; <UNDEFINED> instruction: 0xf0019303
    2230:	bmi	44120c <max_column_width@@Base+0x42affc>
    2234:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    2238:	strmi	r9, [r3], -r0, lsl #12
    223c:			; <UNDEFINED> instruction: 0xf7fe2000
    2240:	blmi	37de48 <max_column_width@@Base+0x367c38>
    2244:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2248:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    224c:	ldrtmi	r4, [r3], -fp, lsl #20
    2250:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2254:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    2258:	svclt	0x0000e7f3
    225c:	ldrdeq	r3, [r1], -ip
    2260:	andeq	r0, r0, r4, lsl r1
    2264:	ldrdeq	r3, [r1], -lr
    2268:	andeq	r0, r0, r0, lsl #2
    226c:	andeq	r2, r0, lr, asr #19
    2270:	andeq	r3, r1, lr, lsr #29
    2274:	andeq	r2, r0, sl, asr sp
    2278:	andeq	r0, r0, ip, lsl r1
    227c:	andeq	r2, r0, sl, ror #21
    2280:	mcrlt	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2284:	ldrblt	fp, [r0, #376]	; 0x178
    2288:	strcs	fp, [r0], -r4, lsl #1
    228c:	strmi	r2, [ip], -r0, lsl #14
    2290:	svc	0x0028f7fe
    2294:			; <UNDEFINED> instruction: 0x463b4632
    2298:	stmib	sp, {r1, sl, ip, pc}^
    229c:			; <UNDEFINED> instruction: 0xf7fe6700
    22a0:	andlt	lr, r4, sl, asr lr
    22a4:			; <UNDEFINED> instruction: 0x4770bdd0
    22a8:	mrcmi	5, 0, fp, cr10, cr8, {7}
    22ac:	teqlt	r0, #2113929216	; 0x7e000000
    22b0:	strmi	r2, [r4], -pc, lsr #2
    22b4:	svc	0x0046f7fe
    22b8:			; <UNDEFINED> instruction: 0xb1b84605
    22bc:	blne	ec93e0 <max_column_width@@Base+0xeb31d0>
    22c0:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    22c4:	stmdacc	r6, {r2, r4, r8, fp, lr}
    22c8:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    22cc:	svc	0x0058f7fe
    22d0:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    22d4:	tstle	r0, ip, ror #22
    22d8:	blcs	1d204cc <max_column_width@@Base+0x1d0a2bc>
    22dc:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    22e0:	tstle	sl, sp, lsr #22
    22e4:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    22e8:			; <UNDEFINED> instruction: 0x601c58f3
    22ec:	blmi	354b24 <max_column_width@@Base+0x33e914>
    22f0:	andsvs	r4, r4, sl, ror r4
    22f4:			; <UNDEFINED> instruction: 0x601c58f3
    22f8:			; <UNDEFINED> instruction: 0x463cbdf8
    22fc:	blmi	2bc2dc <max_column_width@@Base+0x2a60cc>
    2300:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    2304:	ldmpl	r3!, {r0, r8, sp}^
    2308:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    230c:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    2310:	svc	0x003cf7fe
    2314:	andeq	r3, r1, r4, lsl ip
    2318:	andeq	r2, r0, r6, lsl #26
    231c:	andeq	r0, r0, r0, lsr r1
    2320:	andeq	r3, r1, r8, ror #27
    2324:	andeq	r0, r0, r0, lsr #2
    2328:	andeq	r0, r0, r0, lsl #2
    232c:	muleq	r0, r0, ip
    2330:	eorscs	fp, r0, #56, 10	; 0xe000000
    2334:	tstcs	r0, sp, lsl #12
    2338:			; <UNDEFINED> instruction: 0xf7fe4604
    233c:	stccs	14, cr14, [sl, #-800]	; 0xfffffce0
    2340:	strtmi	sp, [r0], -r2
    2344:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    2348:	svc	0x0020f7fe
    234c:	andcs	fp, r5, #112, 10	; 0x1c000000
    2350:	strmi	r4, [lr], -r5, lsl #12
    2354:	andcs	r4, r0, r1, lsl #12
    2358:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    235c:	strmi	r4, [r4], -r5, lsl #5
    2360:	strtmi	sp, [r0], -r1
    2364:			; <UNDEFINED> instruction: 0xf002bd70
    2368:	stmdavc	r3, {r0, fp, ip, sp, lr, pc}
    236c:	nopeq	{35}	; 0x23
    2370:	tstle	r7, r5, asr fp
    2374:			; <UNDEFINED> instruction: 0xf0237843
    2378:	blcs	1503000 <max_column_width@@Base+0x14ecdf0>
    237c:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    2380:	nopeq	{35}	; 0x23
    2384:			; <UNDEFINED> instruction: 0xd12b2b46
    2388:	blcs	b6069c <max_column_width@@Base+0xb4a48c>
    238c:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    2390:			; <UNDEFINED> instruction: 0xd1252b38
    2394:	bllt	6e08a8 <max_column_width@@Base+0x6ca698>
    2398:	blcs	182042c <max_column_width@@Base+0x180a21c>
    239c:	ldcmi	0, cr13, [r8], {41}	; 0x29
    23a0:			; <UNDEFINED> instruction: 0xe7de447c
    23a4:	tstle	fp, r7, asr #22
    23a8:			; <UNDEFINED> instruction: 0xf0237843
    23ac:	blcs	1083034 <max_column_width@@Base+0x106ce24>
    23b0:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    23b4:	tstle	r3, r1, lsr fp
    23b8:	blcs	e206cc <max_column_width@@Base+0xe0a4bc>
    23bc:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    23c0:	tstle	sp, r0, lsr fp
    23c4:	blcs	ce08d8 <max_column_width@@Base+0xcca6c8>
    23c8:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    23cc:	tstle	r7, r0, lsr fp
    23d0:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    23d4:	blcs	1820468 <max_column_width@@Base+0x180a258>
    23d8:	stcmi	0, cr13, [sl], {14}
    23dc:			; <UNDEFINED> instruction: 0xe7c0447c
    23e0:	andle	r2, r3, r9, lsl #28
    23e4:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    23e8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    23ec:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    23f0:	stcmi	7, cr14, [r7], {183}	; 0xb7
    23f4:			; <UNDEFINED> instruction: 0xe7b4447c
    23f8:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    23fc:	svclt	0x0000e7b1
    2400:	andeq	r2, r0, ip, lsr ip
    2404:	andeq	r2, r0, r4, lsl #24
    2408:	andeq	r2, r0, r6, lsl #24
    240c:	andeq	r2, r0, sl, ror #23
    2410:	strdeq	r2, [r0], -r4
    2414:	andeq	r2, r0, sl, ror #23
    2418:	svcmi	0x00f0e92d
    241c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    2420:	strmi	r8, [r9], r2, lsl #22
    2424:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    2428:			; <UNDEFINED> instruction: 0xf8df3206
    242c:			; <UNDEFINED> instruction: 0xf8df2bfc
    2430:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    2434:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    2438:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    243c:			; <UNDEFINED> instruction: 0xf04f931b
    2440:	blls	a83048 <max_column_width@@Base+0xa6ce38>
    2444:	blls	ae7084 <max_column_width@@Base+0xad0e74>
    2448:	blls	a6709c <max_column_width@@Base+0xa50e8c>
    244c:	streq	pc, [r2], #-3
    2450:	tstls	r2, #44, 22	; 0xb000
    2454:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2458:			; <UNDEFINED> instruction: 0xf3c39b29
    245c:	movwls	r0, #37696	; 0x9340
    2460:			; <UNDEFINED> instruction: 0xf1b8900f
    2464:	vmax.f32	d0, d1, d10
    2468:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    246c:	rsbseq	pc, r1, #24
    2470:	adceq	r0, r4, #-268435449	; 0xf0000007
    2474:	andseq	r0, lr, #536870921	; 0x20000009
    2478:	subseq	r0, r2, #-1879048189	; 0x90000003
    247c:	andeq	r0, fp, r4, ror #4
    2480:	andeq	r0, fp, fp
    2484:	svceq	0x000af1b8
    2488:			; <UNDEFINED> instruction: 0xf8dfd00e
    248c:	strbmi	r0, [r1], -r4, lsr #23
    2490:			; <UNDEFINED> instruction: 0xf7ff4478
    2494:			; <UNDEFINED> instruction: 0x4641ff5b
    2498:			; <UNDEFINED> instruction: 0xf8df4603
    249c:	tstls	r3, #152, 22	; 0x26000
    24a0:			; <UNDEFINED> instruction: 0xf7ff4478
    24a4:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    24a8:	bleq	3e5ec <max_column_width@@Base+0x283dc>
    24ac:			; <UNDEFINED> instruction: 0xf0002c00
    24b0:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    24b4:	strls	r2, [r8], #-1025	; 0xfffffbff
    24b8:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    24bc:			; <UNDEFINED> instruction: 0xf7fe5a10
    24c0:	movwcs	lr, #3568	; 0xdf0
    24c4:	stmib	sp, {r4, r8, r9, ip, pc}^
    24c8:	tstls	r1, #671088640	; 0x28000000
    24cc:	strcs	r9, [r0, -sp]
    24d0:	movwcc	r9, #6918	; 0x1b06
    24d4:	tsthi	r0, r0	; <UNPREDICTABLE>
    24d8:	blne	ff7690f8 <max_column_width@@Base+0xff752ee8>
    24dc:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    24e0:			; <UNDEFINED> instruction: 0xf0002d00
    24e4:	blls	2a2930 <max_column_width@@Base+0x28c720>
    24e8:			; <UNDEFINED> instruction: 0xf1b89807
    24ec:	svclt	0x000c0f02
    24f0:			; <UNDEFINED> instruction: 0xf0032300
    24f4:	ldrmi	r0, [lr], -r1, lsl #6
    24f8:	movwls	r1, #51651	; 0xc9c3
    24fc:			; <UNDEFINED> instruction: 0xf0002e00
    2500:	bls	363198 <max_column_width@@Base+0x34cf88>
    2504:			; <UNDEFINED> instruction: 0xf0002a00
    2508:	blls	1a3668 <max_column_width@@Base+0x18d458>
    250c:	bl	1ccd18 <max_column_width@@Base+0x1b6b08>
    2510:	ldrmi	r0, [r1], -r2, lsl #8
    2514:	mvnscc	pc, #-1073741784	; 0xc0000028
    2518:			; <UNDEFINED> instruction: 0xf383fab3
    251c:	cmpne	r3, #323584	; 0x4f000
    2520:	movwcs	fp, #3992	; 0xf98
    2524:			; <UNDEFINED> instruction: 0xf7feb113
    2528:			; <UNDEFINED> instruction: 0x9006edbc
    252c:	addsmi	r9, ip, #6144	; 0x1800
    2530:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    2534:	bne	43dd9c <max_column_width@@Base+0x427b8c>
    2538:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    253c:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2540:			; <UNDEFINED> instruction: 0xf0402800
    2544:	blls	26362c <max_column_width@@Base+0x24d41c>
    2548:			; <UNDEFINED> instruction: 0xf0402b00
    254c:	blls	323060 <max_column_width@@Base+0x30ce50>
    2550:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2554:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    2558:			; <UNDEFINED> instruction: 0xf014e8df
    255c:	cmneq	sp, r8, lsl r1
    2560:	cmneq	sp, sp, ror r1
    2564:	cmneq	sp, sp, ror r1
    2568:	rsceq	r0, ip, #1073741855	; 0x4000001f
    256c:	adceq	r0, fp, #224, 4
    2570:	rscseq	r0, r5, #-536870898	; 0xe000000e
    2574:	rscseq	r0, r1, #805306383	; 0x3000000f
    2578:	cmneq	sp, sp, ror r1
    257c:	cmneq	sp, sp, ror r1
    2580:	cmneq	sp, sp, ror r1
    2584:	cmneq	sp, sp, ror r1
    2588:	cmneq	sp, sp, ror r1
    258c:	cmneq	sp, sp, ror r1
    2590:	cmneq	sp, sp, ror r1
    2594:	cmneq	sp, sp, ror r1
    2598:	cmneq	sp, sp, ror r1
    259c:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    25a0:			; <UNDEFINED> instruction: 0x06d30179
    25a4:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    25a8:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    25ac:	cmneq	r9, r9, ror r1
    25b0:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    25b4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25b8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25bc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25c0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25c4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25c8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25cc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25d0:	cmneq	r9, pc, ror r0
    25d4:	cmneq	r9, r9, ror r1
    25d8:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    25dc:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    25e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25f0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25f4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25f8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    25fc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2600:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2604:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2608:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    260c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2610:	cmneq	r9, pc, ror r0
    2614:	rsbseq	r0, pc, r7, asr #4
    2618:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    261c:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2620:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2624:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2628:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    262c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2630:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2634:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2638:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    263c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2640:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2644:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2648:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    264c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2650:	eorseq	r0, r3, #127	; 0x7f
    2654:	eorseq	r0, r3, #1073741854	; 0x4000001e
    2658:			; <UNDEFINED> instruction: 0x463206d3
    265c:	movwcs	r4, #1589	; 0x635
    2660:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    2664:			; <UNDEFINED> instruction: 0xf0002800
    2668:	vshr.u64	q12, <illegal reg q2.5>, #60
    266c:			; <UNDEFINED> instruction: 0xf0041147
    2670:			; <UNDEFINED> instruction: 0xf850021f
    2674:	blx	846700 <max_column_width@@Base+0x8304f0>
    2678:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    267c:	sbchi	pc, sl, r0, asr #2
    2680:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2684:	blx	fece8eb0 <max_column_width@@Base+0xfecd2ca0>
    2688:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    268c:			; <UNDEFINED> instruction: 0xf0402a00
    2690:	bls	2e3de8 <max_column_width@@Base+0x2cdbd8>
    2694:	andeq	pc, r1, #130	; 0x82
    2698:	andsle	r4, r5, r3, lsl r0
    269c:	movwls	r4, #46553	; 0xb5d9
    26a0:	eorcs	fp, r7, #132, 30	; 0x210
    26a4:	andcs	pc, fp, sl, lsl #16
    26a8:	andeq	pc, r1, #-1073741822	; 0xc0000002
    26ac:	svclt	0x00844591
    26b0:			; <UNDEFINED> instruction: 0xf80a2124
    26b4:			; <UNDEFINED> instruction: 0xf10b1002
    26b8:			; <UNDEFINED> instruction: 0xf10b0202
    26bc:	ldrmi	r0, [r1, #2819]	; 0xb03
    26c0:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    26c4:	andne	pc, r2, sl, lsl #16
    26c8:			; <UNDEFINED> instruction: 0xf10745d9
    26cc:	svclt	0x00840701
    26d0:			; <UNDEFINED> instruction: 0xf80a235c
    26d4:			; <UNDEFINED> instruction: 0xf10b300b
    26d8:	blls	2052e4 <max_column_width@@Base+0x1ef0d4>
    26dc:	svclt	0x003845cb
    26e0:	andmi	pc, fp, sl, lsl #16
    26e4:			; <UNDEFINED> instruction: 0xf10b2d00
    26e8:	svclt	0x00080b01
    26ec:	movwls	r2, #33536	; 0x8300
    26f0:	movwcc	r9, #6918	; 0x1b06
    26f4:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    26f8:	vldrpl	d25, [sp, #28]
    26fc:	svclt	0x00183d00
    2700:	cfstr32cs	mvfx2, [r0, #-4]
    2704:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2708:	andeq	pc, r2, #168, 2	; 0x2a
    270c:	blx	feca8b38 <max_column_width@@Base+0xfec92928>
    2710:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    2714:	movweq	lr, #6658	; 0x1a02
    2718:	svceq	0x0000f1bb
    271c:	movwcs	fp, #3864	; 0xf18
    2720:			; <UNDEFINED> instruction: 0xf0402b00
    2724:			; <UNDEFINED> instruction: 0xf08181d0
    2728:	andsmi	r0, sl, r1, lsl #6
    272c:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    2730:	blcs	29378 <max_column_width@@Base+0x13168>
    2734:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    2738:	blcs	29360 <max_column_width@@Base+0x13150>
    273c:	ldrhi	pc, [r4], r0, asr #32
    2740:	bls	42938c <max_column_width@@Base+0x41317c>
    2744:	svclt	0x00183b00
    2748:			; <UNDEFINED> instruction: 0xf1b92301
    274c:	svclt	0x00180f00
    2750:	blcs	b358 <version_etc_copyright@@Base+0x5fe8>
    2754:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    2758:			; <UNDEFINED> instruction: 0xf8dd9a11
    275c:	tstcs	r1, r4, asr #32
    2760:	andscc	lr, r0, #3358720	; 0x334000
    2764:			; <UNDEFINED> instruction: 0xf88a2327
    2768:	andcs	r3, r0, #0
    276c:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2770:			; <UNDEFINED> instruction: 0xf04f468b
    2774:	tstls	sp, r2, lsl #16
    2778:	andls	r4, r9, #2063597568	; 0x7b000000
    277c:	bcc	43dfa4 <max_column_width@@Base+0x427d94>
    2780:	blls	27c21c <max_column_width@@Base+0x26600c>
    2784:			; <UNDEFINED> instruction: 0xf0402b00
    2788:	ldrmi	r8, [lr], -r7, ror #12
    278c:	andeq	pc, r2, #168, 2	; 0x2a
    2790:	blx	feca93c4 <max_column_width@@Base+0xfec931b4>
    2794:			; <UNDEFINED> instruction: 0xf083f282
    2798:	ldmdbeq	r2, {r0, r8, r9}^
    279c:			; <UNDEFINED> instruction: 0xf0004013
    27a0:	ldrbmi	r8, [r9, #1360]	; 0x550
    27a4:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    27a8:	andne	pc, fp, sl, lsl #16
    27ac:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    27b0:	svclt	0x00844589
    27b4:			; <UNDEFINED> instruction: 0xf80a2024
    27b8:			; <UNDEFINED> instruction: 0xf10b0001
    27bc:	strmi	r0, [r9, #258]	; 0x102
    27c0:	eorcs	fp, r7, r4, lsl #31
    27c4:	andeq	pc, r1, sl, lsl #16
    27c8:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    27cc:	vrshl.s8	d20, d9, d16
    27d0:	pkhtbmi	r8, fp, r2, asr #10
    27d4:	movwls	r4, #46681	; 0xb659
    27d8:			; <UNDEFINED> instruction: 0xf80a235c
    27dc:			; <UNDEFINED> instruction: 0xf1b8300b
    27e0:			; <UNDEFINED> instruction: 0xf10b0f02
    27e4:			; <UNDEFINED> instruction: 0xf0000b01
    27e8:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    27ec:	addmi	r1, r3, #31488	; 0x7b00
    27f0:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    27f4:	blcc	c19b08 <max_column_width@@Base+0xc038f8>
    27f8:	vqdmulh.s<illegal width 8>	d18, d0, d9
    27fc:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    2800:			; <UNDEFINED> instruction: 0xf0839b0a
    2804:	tstmi	sl, #67108864	; 0x4000000
    2808:	svclt	0x0008462b
    280c:			; <UNDEFINED> instruction: 0xf43f4615
    2810:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    2814:			; <UNDEFINED> instruction: 0xf47f2e00
    2818:	bls	2ee4ec <max_column_width@@Base+0x2d82dc>
    281c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2820:	andsmi	r3, r3, r1, lsl #14
    2824:	blcs	2f398 <max_column_width@@Base+0x19188>
    2828:	svcge	0x0057f43f
    282c:	svclt	0x008445d9
    2830:			; <UNDEFINED> instruction: 0xf80a2327
    2834:			; <UNDEFINED> instruction: 0xf10b300b
    2838:			; <UNDEFINED> instruction: 0xf10b0301
    283c:	ldrmi	r0, [r9, #2818]	; 0xb02
    2840:	eorcs	fp, r7, #132, 30	; 0x210
    2844:	andcs	pc, r3, sl, lsl #16
    2848:	movwls	r2, #45824	; 0xb300
    284c:	ldrtmi	lr, [r2], -r5, asr #14
    2850:	str	r2, [r3, -r0, lsl #12]
    2854:	blls	3cc05c <max_column_width@@Base+0x3b5e4c>
    2858:			; <UNDEFINED> instruction: 0xf0402b01
    285c:			; <UNDEFINED> instruction: 0xf7fe83fb
    2860:	eorlt	lr, r3, #20, 24	; 0x1400
    2864:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    2868:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    286c:	orrmi	pc, r0, #50331648	; 0x3000000
    2870:	blls	28d478 <max_column_width@@Base+0x277268>
    2874:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2878:	andeq	pc, r1, #3
    287c:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    2880:	bcs	b088 <version_etc_copyright@@Base+0x5d18>
    2884:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    2888:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    288c:			; <UNDEFINED> instruction: 0xf383fab3
    2890:	bls	284e04 <max_column_width@@Base+0x26ebf4>
    2894:	andeq	pc, r1, #130	; 0x82
    2898:			; <UNDEFINED> instruction: 0xf43f4313
    289c:	blls	26e42c <max_column_width@@Base+0x25821c>
    28a0:			; <UNDEFINED> instruction: 0xf0002b00
    28a4:	movwcs	r8, #187	; 0xbb
    28a8:	stccs	6, cr14, [r0], {219}	; 0xdb
    28ac:	ldrbthi	pc, [pc], #64	; 28b4 <__assert_fail@plt+0x1710>	; <UNPREDICTABLE>
    28b0:	movwls	r2, #41729	; 0xa301
    28b4:	svceq	0x0000f1b9
    28b8:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    28bc:			; <UNDEFINED> instruction: 0x377cf8df
    28c0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    28c4:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    28c8:			; <UNDEFINED> instruction: 0xf8cd447b
    28cc:			; <UNDEFINED> instruction: 0xf8cd902c
    28d0:	cdp	0, 0, cr9, cr8, cr4, {1}
    28d4:	movwcs	r3, #6672	; 0x1a10
    28d8:	movwls	r4, #34459	; 0x869b
    28dc:	ldrb	r9, [r6, #781]!	; 0x30d
    28e0:			; <UNDEFINED> instruction: 0xf0402c00
    28e4:			; <UNDEFINED> instruction: 0xf1b98587
    28e8:			; <UNDEFINED> instruction: 0xf0000f00
    28ec:	movwcs	r8, #5325	; 0x14cd
    28f0:	ldrmi	r9, [fp], r8, lsl #6
    28f4:	movwmi	lr, #39373	; 0x99cd
    28f8:			; <UNDEFINED> instruction: 0x2322930d
    28fc:	andcc	pc, r0, sl, lsl #17
    2900:			; <UNDEFINED> instruction: 0x373cf8df
    2904:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    2908:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    290c:	bcc	43e134 <max_column_width@@Base+0x427f24>
    2910:	movwcs	lr, #5597	; 0x15dd
    2914:	stmib	sp, {r3, r8, r9, ip, pc}^
    2918:	andcs	r3, r0, #603979776	; 0x24000000
    291c:	ldrmi	r9, [r3], sp, lsl #6
    2920:			; <UNDEFINED> instruction: 0x3720f8df
    2924:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2928:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    292c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    2930:	bcc	43e158 <max_column_width@@Base+0x427f48>
    2934:	movwcs	lr, #1483	; 0x5cb
    2938:	cdp	2, 0, cr2, cr8, cr1, {0}
    293c:			; <UNDEFINED> instruction: 0x469b3a10
    2940:	tstls	r0, #8, 4	; 0x80000000
    2944:	movwcs	lr, #43469	; 0xa9cd
    2948:	movwls	r9, #37649	; 0x9311
    294c:	ldr	r9, [lr, #781]!	; 0x30d
    2950:	strbmi	r2, [r3], r0, lsl #6
    2954:	bcc	43e17c <max_column_width@@Base+0x427f6c>
    2958:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    295c:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    2960:	movwcs	r3, #4873	; 0x1309
    2964:	eorshi	pc, r4, sp, asr #17
    2968:	ldr	r9, [r0, #776]!	; 0x308
    296c:	tstls	r0, #0, 6
    2970:	movwls	r4, #46747	; 0xb69b
    2974:	andcs	r9, r1, #1140850688	; 0x44000000
    2978:			; <UNDEFINED> instruction: 0xf8df930a
    297c:			; <UNDEFINED> instruction: 0xf8cd36cc
    2980:			; <UNDEFINED> instruction: 0xf04f8034
    2984:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    2988:	andls	r9, r9, #8, 4	; 0x80000000
    298c:	bcc	43e1b4 <max_column_width@@Base+0x427fa4>
    2990:	movwcs	lr, #5533	; 0x159d
    2994:	stmib	sp, {r3, r8, r9, ip, pc}^
    2998:	andcs	r3, r0, #603979776	; 0x24000000
    299c:	ldrmi	r9, [r3], sp, lsl #6
    29a0:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    29a4:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29a8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    29ac:	andsls	r9, r1, #-1342177280	; 0xb0000000
    29b0:	bcc	43e1d8 <max_column_width@@Base+0x427fc8>
    29b4:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    29b8:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    29bc:	ldrb	r9, [r9, -sl, lsl #8]!
    29c0:	blls	18c1c8 <max_column_width@@Base+0x175fb8>
    29c4:			; <UNDEFINED> instruction: 0xf0003301
    29c8:	blls	1a3654 <max_column_width@@Base+0x18d444>
    29cc:	svclt	0x00181e5a
    29d0:			; <UNDEFINED> instruction: 0xf1a82201
    29d4:	blx	fecc35e4 <max_column_width@@Base+0xfecad3d4>
    29d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    29dc:	svccs	0x0000b912
    29e0:	bichi	pc, r2, r0
    29e4:	ldrb	r2, [r4, -r0, lsl #10]
    29e8:			; <UNDEFINED> instruction: 0xf1b82600
    29ec:			; <UNDEFINED> instruction: 0xf0000f02
    29f0:	ldmib	sp, {r2, r8, r9, pc}^
    29f4:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    29f8:	bls	352a4c <max_column_width@@Base+0x33c83c>
    29fc:	svclt	0x00082a00
    2a00:	strtmi	r2, [r2], -r0, lsl #6
    2a04:			; <UNDEFINED> instruction: 0xf0402b00
    2a08:	blls	2a3600 <max_column_width@@Base+0x28d3f0>
    2a0c:			; <UNDEFINED> instruction: 0xf0402b00
    2a10:	blls	263bac <max_column_width@@Base+0x24d99c>
    2a14:	blcs	be1c <version_etc_copyright@@Base+0x6aac>
    2a18:	svcge	0x0045f47f
    2a1c:	ldrbt	r9, [r9], r9, lsl #22
    2a20:			; <UNDEFINED> instruction: 0xf1b82600
    2a24:			; <UNDEFINED> instruction: 0xf0000f02
    2a28:			; <UNDEFINED> instruction: 0xf1b882f7
    2a2c:	tstle	ip, r5, lsl #30
    2a30:			; <UNDEFINED> instruction: 0xf0139b29
    2a34:	andle	r0, r9, r4, lsl #6
    2a38:	vldmiane	fp!, {s18-s23}
    2a3c:	andle	r4, r4, #805306377	; 0x30000009
    2a40:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    2a44:			; <UNDEFINED> instruction: 0xf0002c3f
    2a48:	movwcs	r8, #1147	; 0x47b
    2a4c:			; <UNDEFINED> instruction: 0x461d243f
    2a50:			; <UNDEFINED> instruction: 0x2600e71f
    2a54:	svceq	0x0002f1b8
    2a58:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    2a5c:	strtcs	r2, [r7], #-768	; 0xfffffd00
    2a60:	svcge	0x0017f47f
    2a64:	bllt	fe0e9690 <max_column_width@@Base+0xfe0d3480>
    2a68:	blx	fece96b4 <max_column_width@@Base+0xfecd34a4>
    2a6c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2a70:	svceq	0x0000f1b9
    2a74:	movwcs	fp, #3848	; 0xf08
    2a78:			; <UNDEFINED> instruction: 0xf0402b00
    2a7c:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    2a80:			; <UNDEFINED> instruction: 0x2327bf84
    2a84:	andcc	pc, fp, sl, lsl #16
    2a88:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    2a8c:	svclt	0x00844599
    2a90:			; <UNDEFINED> instruction: 0xf80a225c
    2a94:			; <UNDEFINED> instruction: 0xf10b2003
    2a98:	ldrmi	r0, [r9, #770]	; 0x302
    2a9c:	eorcs	sp, r7, #32768	; 0x8000
    2aa0:	andcs	pc, r3, sl, lsl #16
    2aa4:			; <UNDEFINED> instruction: 0xf10b2300
    2aa8:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    2aac:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    2ab0:	rsbscs	lr, r4, #176, 12	; 0xb000000
    2ab4:			; <UNDEFINED> instruction: 0xf1b89b09
    2ab8:	svclt	0x00140f02
    2abc:			; <UNDEFINED> instruction: 0xf0032300
    2ac0:	blcs	36cc <__assert_fail@plt+0x2528>
    2ac4:			; <UNDEFINED> instruction: 0xf04fd0a1
    2ac8:	blls	284ad8 <max_column_width@@Base+0x26e8c8>
    2acc:	svclt	0x00182b00
    2ad0:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ad4:			; <UNDEFINED> instruction: 0x46499a12
    2ad8:	ldrbmi	r9, [r0], -r9, lsr #22
    2adc:			; <UNDEFINED> instruction: 0xf8cd2400
    2ae0:	andls	r8, r4, #0
    2ae4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2ae8:	movwls	r9, #6675	; 0x1a13
    2aec:	andls	r9, r3, #33554432	; 0x2000000
    2af0:	bls	1e9710 <max_column_width@@Base+0x1d3500>
    2af4:	ldc2	7, cr15, [r0], {255}	; 0xff
    2af8:			; <UNDEFINED> instruction: 0xf8df4683
    2afc:			; <UNDEFINED> instruction: 0xf8df2554
    2b00:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    2b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b08:	subsmi	r9, sl, fp, lsl fp
    2b0c:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    2b10:	andslt	r4, sp, r8, asr r6
    2b14:	blhi	bde10 <max_column_width@@Base+0xa7c00>
    2b18:	svchi	0x00f0e8bd
    2b1c:			; <UNDEFINED> instruction: 0xf1a82462
    2b20:	bls	243730 <max_column_width@@Base+0x22d520>
    2b24:			; <UNDEFINED> instruction: 0xf383fab3
    2b28:	bcs	509c <quoting_style_vals@@Base+0x3c>
    2b2c:	orrhi	pc, r5, #64	; 0x40
    2b30:	strb	r4, [r9, #1557]	; 0x615
    2b34:	ldrb	r2, [r2, r1, ror #8]!
    2b38:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    2b3c:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    2b40:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    2b44:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    2b48:	blls	1fc8cc <max_column_width@@Base+0x1e66bc>
    2b4c:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    2b50:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    2b54:			; <UNDEFINED> instruction: 0xf853a302
    2b58:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    2b5c:	svclt	0x00004718
    2b60:	andeq	r0, r0, pc, lsl r2
    2b64:			; <UNDEFINED> instruction: 0xfffffcf7
    2b68:			; <UNDEFINED> instruction: 0xfffffcf7
    2b6c:			; <UNDEFINED> instruction: 0xfffffcf7
    2b70:			; <UNDEFINED> instruction: 0xfffffcf7
    2b74:			; <UNDEFINED> instruction: 0xfffffcf7
    2b78:			; <UNDEFINED> instruction: 0xfffffcf7
    2b7c:	andeq	r0, r0, r3, asr r2
    2b80:	andeq	r0, r0, r7, asr #4
    2b84:			; <UNDEFINED> instruction: 0xffffff53
    2b88:	andeq	r0, r0, pc, asr #4
    2b8c:			; <UNDEFINED> instruction: 0xffffffe7
    2b90:	andeq	r0, r0, r7, lsr r2
    2b94:	andeq	r0, r0, fp, asr #4
    2b98:			; <UNDEFINED> instruction: 0xfffffcf7
    2b9c:			; <UNDEFINED> instruction: 0xfffffcf7
    2ba0:			; <UNDEFINED> instruction: 0xfffffcf7
    2ba4:			; <UNDEFINED> instruction: 0xfffffcf7
    2ba8:			; <UNDEFINED> instruction: 0xfffffcf7
    2bac:			; <UNDEFINED> instruction: 0xfffffcf7
    2bb0:			; <UNDEFINED> instruction: 0xfffffcf7
    2bb4:			; <UNDEFINED> instruction: 0xfffffcf7
    2bb8:			; <UNDEFINED> instruction: 0xfffffcf7
    2bbc:			; <UNDEFINED> instruction: 0xfffffcf7
    2bc0:			; <UNDEFINED> instruction: 0xfffffcf7
    2bc4:			; <UNDEFINED> instruction: 0xfffffcf7
    2bc8:			; <UNDEFINED> instruction: 0xfffffcf7
    2bcc:			; <UNDEFINED> instruction: 0xfffffcf7
    2bd0:			; <UNDEFINED> instruction: 0xfffffcf7
    2bd4:			; <UNDEFINED> instruction: 0xfffffcf7
    2bd8:			; <UNDEFINED> instruction: 0xfffffcf7
    2bdc:			; <UNDEFINED> instruction: 0xfffffcf7
    2be0:	andeq	r0, r0, fp, lsr r2
    2be4:	strdeq	r0, [r0], -sp
    2be8:	strdeq	r0, [r0], -sp
    2bec:	andeq	r0, r0, r3, lsl r2
    2bf0:	strdeq	r0, [r0], -sp
    2bf4:			; <UNDEFINED> instruction: 0xfffffd29
    2bf8:	strdeq	r0, [r0], -sp
    2bfc:			; <UNDEFINED> instruction: 0xfffffef5
    2c00:	strdeq	r0, [r0], -sp
    2c04:	strdeq	r0, [r0], -sp
    2c08:	strdeq	r0, [r0], -sp
    2c0c:			; <UNDEFINED> instruction: 0xfffffd29
    2c10:			; <UNDEFINED> instruction: 0xfffffd29
    2c14:			; <UNDEFINED> instruction: 0xfffffd29
    2c18:			; <UNDEFINED> instruction: 0xfffffd29
    2c1c:			; <UNDEFINED> instruction: 0xfffffd29
    2c20:			; <UNDEFINED> instruction: 0xfffffd29
    2c24:			; <UNDEFINED> instruction: 0xfffffd29
    2c28:			; <UNDEFINED> instruction: 0xfffffd29
    2c2c:			; <UNDEFINED> instruction: 0xfffffd29
    2c30:			; <UNDEFINED> instruction: 0xfffffd29
    2c34:			; <UNDEFINED> instruction: 0xfffffd29
    2c38:			; <UNDEFINED> instruction: 0xfffffd29
    2c3c:			; <UNDEFINED> instruction: 0xfffffd29
    2c40:			; <UNDEFINED> instruction: 0xfffffd29
    2c44:			; <UNDEFINED> instruction: 0xfffffd29
    2c48:			; <UNDEFINED> instruction: 0xfffffd29
    2c4c:	strdeq	r0, [r0], -sp
    2c50:	strdeq	r0, [r0], -sp
    2c54:	strdeq	r0, [r0], -sp
    2c58:	strdeq	r0, [r0], -sp
    2c5c:			; <UNDEFINED> instruction: 0xfffffec3
    2c60:			; <UNDEFINED> instruction: 0xfffffcf7
    2c64:			; <UNDEFINED> instruction: 0xfffffd29
    2c68:			; <UNDEFINED> instruction: 0xfffffd29
    2c6c:			; <UNDEFINED> instruction: 0xfffffd29
    2c70:			; <UNDEFINED> instruction: 0xfffffd29
    2c74:			; <UNDEFINED> instruction: 0xfffffd29
    2c78:			; <UNDEFINED> instruction: 0xfffffd29
    2c7c:			; <UNDEFINED> instruction: 0xfffffd29
    2c80:			; <UNDEFINED> instruction: 0xfffffd29
    2c84:			; <UNDEFINED> instruction: 0xfffffd29
    2c88:			; <UNDEFINED> instruction: 0xfffffd29
    2c8c:			; <UNDEFINED> instruction: 0xfffffd29
    2c90:			; <UNDEFINED> instruction: 0xfffffd29
    2c94:			; <UNDEFINED> instruction: 0xfffffd29
    2c98:			; <UNDEFINED> instruction: 0xfffffd29
    2c9c:			; <UNDEFINED> instruction: 0xfffffd29
    2ca0:			; <UNDEFINED> instruction: 0xfffffd29
    2ca4:			; <UNDEFINED> instruction: 0xfffffd29
    2ca8:			; <UNDEFINED> instruction: 0xfffffd29
    2cac:			; <UNDEFINED> instruction: 0xfffffd29
    2cb0:			; <UNDEFINED> instruction: 0xfffffd29
    2cb4:			; <UNDEFINED> instruction: 0xfffffd29
    2cb8:			; <UNDEFINED> instruction: 0xfffffd29
    2cbc:			; <UNDEFINED> instruction: 0xfffffd29
    2cc0:			; <UNDEFINED> instruction: 0xfffffd29
    2cc4:			; <UNDEFINED> instruction: 0xfffffd29
    2cc8:			; <UNDEFINED> instruction: 0xfffffd29
    2ccc:	strdeq	r0, [r0], -sp
    2cd0:			; <UNDEFINED> instruction: 0xfffffe8b
    2cd4:			; <UNDEFINED> instruction: 0xfffffd29
    2cd8:	strdeq	r0, [r0], -sp
    2cdc:			; <UNDEFINED> instruction: 0xfffffd29
    2ce0:	strdeq	r0, [r0], -sp
    2ce4:			; <UNDEFINED> instruction: 0xfffffd29
    2ce8:			; <UNDEFINED> instruction: 0xfffffd29
    2cec:			; <UNDEFINED> instruction: 0xfffffd29
    2cf0:			; <UNDEFINED> instruction: 0xfffffd29
    2cf4:			; <UNDEFINED> instruction: 0xfffffd29
    2cf8:			; <UNDEFINED> instruction: 0xfffffd29
    2cfc:			; <UNDEFINED> instruction: 0xfffffd29
    2d00:			; <UNDEFINED> instruction: 0xfffffd29
    2d04:			; <UNDEFINED> instruction: 0xfffffd29
    2d08:			; <UNDEFINED> instruction: 0xfffffd29
    2d0c:			; <UNDEFINED> instruction: 0xfffffd29
    2d10:			; <UNDEFINED> instruction: 0xfffffd29
    2d14:			; <UNDEFINED> instruction: 0xfffffd29
    2d18:			; <UNDEFINED> instruction: 0xfffffd29
    2d1c:			; <UNDEFINED> instruction: 0xfffffd29
    2d20:			; <UNDEFINED> instruction: 0xfffffd29
    2d24:			; <UNDEFINED> instruction: 0xfffffd29
    2d28:			; <UNDEFINED> instruction: 0xfffffd29
    2d2c:			; <UNDEFINED> instruction: 0xfffffd29
    2d30:			; <UNDEFINED> instruction: 0xfffffd29
    2d34:			; <UNDEFINED> instruction: 0xfffffd29
    2d38:			; <UNDEFINED> instruction: 0xfffffd29
    2d3c:			; <UNDEFINED> instruction: 0xfffffd29
    2d40:			; <UNDEFINED> instruction: 0xfffffd29
    2d44:			; <UNDEFINED> instruction: 0xfffffd29
    2d48:			; <UNDEFINED> instruction: 0xfffffd29
    2d4c:			; <UNDEFINED> instruction: 0xfffffe63
    2d50:	strdeq	r0, [r0], -sp
    2d54:			; <UNDEFINED> instruction: 0xfffffe63
    2d58:	andeq	r0, r0, r3, lsl r2
    2d5c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2d60:	blx	feccc168 <max_column_width@@Base+0xfecb5f58>
    2d64:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2d68:	andsmi	r9, sl, #36864	; 0x9000
    2d6c:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    2d70:			; <UNDEFINED> instruction: 0xf1a8e6a9
    2d74:	blx	fecc3984 <max_column_width@@Base+0xfecad774>
    2d78:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2d7c:	blls	2bc640 <max_column_width@@Base+0x2a6430>
    2d80:			; <UNDEFINED> instruction: 0xf47f2b00
    2d84:	blls	a6e184 <max_column_width@@Base+0xa57f74>
    2d88:	svclt	0x004807d9
    2d8c:			; <UNDEFINED> instruction: 0xf53f3701
    2d90:	vmovls.32	d26[0], sl
    2d94:	rsbcs	lr, r6, #63963136	; 0x3d00000
    2d98:			; <UNDEFINED> instruction: 0xf1a8e637
    2d9c:	blx	fecc39ac <max_column_width@@Base+0xfecad79c>
    2da0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2da4:	rsbcs	lr, r2, #224, 14	; 0x3800000
    2da8:	rsbscs	lr, r2, #49283072	; 0x2f00000
    2dac:	rsbcs	lr, lr, #136314880	; 0x8200000
    2db0:	rsbcs	lr, r1, #128, 12	; 0x8000000
    2db4:	blls	33c660 <max_column_width@@Base+0x326450>
    2db8:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2dbc:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    2dc0:			; <UNDEFINED> instruction: 0xf853a302
    2dc4:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    2dc8:	svclt	0x00004718
    2dcc:			; <UNDEFINED> instruction: 0xfffff9b7
    2dd0:			; <UNDEFINED> instruction: 0xfffffa89
    2dd4:			; <UNDEFINED> instruction: 0xfffffa89
    2dd8:			; <UNDEFINED> instruction: 0xfffffa89
    2ddc:			; <UNDEFINED> instruction: 0xfffffa89
    2de0:			; <UNDEFINED> instruction: 0xfffffa89
    2de4:			; <UNDEFINED> instruction: 0xfffffa89
    2de8:			; <UNDEFINED> instruction: 0xfffffd69
    2dec:			; <UNDEFINED> instruction: 0xfffffd51
    2df0:	andeq	r0, r0, r9, lsr #4
    2df4:			; <UNDEFINED> instruction: 0xfffffd6d
    2df8:	andeq	r0, r0, r3, lsr #4
    2dfc:			; <UNDEFINED> instruction: 0xfffffd77
    2e00:			; <UNDEFINED> instruction: 0xfffffd73
    2e04:			; <UNDEFINED> instruction: 0xfffffa89
    2e08:			; <UNDEFINED> instruction: 0xfffffa89
    2e0c:			; <UNDEFINED> instruction: 0xfffffa89
    2e10:			; <UNDEFINED> instruction: 0xfffffa89
    2e14:			; <UNDEFINED> instruction: 0xfffffa89
    2e18:			; <UNDEFINED> instruction: 0xfffffa89
    2e1c:			; <UNDEFINED> instruction: 0xfffffa89
    2e20:			; <UNDEFINED> instruction: 0xfffffa89
    2e24:			; <UNDEFINED> instruction: 0xfffffa89
    2e28:			; <UNDEFINED> instruction: 0xfffffa89
    2e2c:			; <UNDEFINED> instruction: 0xfffffa89
    2e30:			; <UNDEFINED> instruction: 0xfffffa89
    2e34:			; <UNDEFINED> instruction: 0xfffffa89
    2e38:			; <UNDEFINED> instruction: 0xfffffa89
    2e3c:			; <UNDEFINED> instruction: 0xfffffa89
    2e40:			; <UNDEFINED> instruction: 0xfffffa89
    2e44:			; <UNDEFINED> instruction: 0xfffffa89
    2e48:			; <UNDEFINED> instruction: 0xfffffa89
    2e4c:	andeq	r0, r0, r7, lsl r2
    2e50:	andeq	r0, r0, r3, lsl #4
    2e54:	andeq	r0, r0, r3, lsl #4
    2e58:	andeq	r0, r0, r7, lsl #4
    2e5c:	andeq	r0, r0, r3, lsl #4
    2e60:	strdeq	r0, [r0], -sp
    2e64:	andeq	r0, r0, r3, lsl #4
    2e68:			; <UNDEFINED> instruction: 0xfffffc87
    2e6c:	andeq	r0, r0, r3, lsl #4
    2e70:	andeq	r0, r0, r3, lsl #4
    2e74:	andeq	r0, r0, r3, lsl #4
    2e78:	strdeq	r0, [r0], -sp
    2e7c:	strdeq	r0, [r0], -sp
    2e80:	strdeq	r0, [r0], -sp
    2e84:	strdeq	r0, [r0], -sp
    2e88:	strdeq	r0, [r0], -sp
    2e8c:	strdeq	r0, [r0], -sp
    2e90:	strdeq	r0, [r0], -sp
    2e94:	strdeq	r0, [r0], -sp
    2e98:	strdeq	r0, [r0], -sp
    2e9c:	strdeq	r0, [r0], -sp
    2ea0:	strdeq	r0, [r0], -sp
    2ea4:	strdeq	r0, [r0], -sp
    2ea8:	strdeq	r0, [r0], -sp
    2eac:	strdeq	r0, [r0], -sp
    2eb0:	strdeq	r0, [r0], -sp
    2eb4:	strdeq	r0, [r0], -sp
    2eb8:	andeq	r0, r0, r3, lsl #4
    2ebc:	andeq	r0, r0, r3, lsl #4
    2ec0:	andeq	r0, r0, r3, lsl #4
    2ec4:	andeq	r0, r0, r3, lsl #4
    2ec8:			; <UNDEFINED> instruction: 0xfffffc55
    2ecc:			; <UNDEFINED> instruction: 0xfffffa89
    2ed0:	strdeq	r0, [r0], -sp
    2ed4:	strdeq	r0, [r0], -sp
    2ed8:	strdeq	r0, [r0], -sp
    2edc:	strdeq	r0, [r0], -sp
    2ee0:	strdeq	r0, [r0], -sp
    2ee4:	strdeq	r0, [r0], -sp
    2ee8:	strdeq	r0, [r0], -sp
    2eec:	strdeq	r0, [r0], -sp
    2ef0:	strdeq	r0, [r0], -sp
    2ef4:	strdeq	r0, [r0], -sp
    2ef8:	strdeq	r0, [r0], -sp
    2efc:	strdeq	r0, [r0], -sp
    2f00:	strdeq	r0, [r0], -sp
    2f04:	strdeq	r0, [r0], -sp
    2f08:	strdeq	r0, [r0], -sp
    2f0c:	strdeq	r0, [r0], -sp
    2f10:	strdeq	r0, [r0], -sp
    2f14:	strdeq	r0, [r0], -sp
    2f18:	strdeq	r0, [r0], -sp
    2f1c:	strdeq	r0, [r0], -sp
    2f20:	strdeq	r0, [r0], -sp
    2f24:	strdeq	r0, [r0], -sp
    2f28:	strdeq	r0, [r0], -sp
    2f2c:	strdeq	r0, [r0], -sp
    2f30:	strdeq	r0, [r0], -sp
    2f34:	strdeq	r0, [r0], -sp
    2f38:	andeq	r0, r0, r3, lsl #4
    2f3c:			; <UNDEFINED> instruction: 0xfffffc1d
    2f40:	strdeq	r0, [r0], -sp
    2f44:	andeq	r0, r0, r3, lsl #4
    2f48:	strdeq	r0, [r0], -sp
    2f4c:	andeq	r0, r0, r3, lsl #4
    2f50:	strdeq	r0, [r0], -sp
    2f54:	strdeq	r0, [r0], -sp
    2f58:	strdeq	r0, [r0], -sp
    2f5c:	strdeq	r0, [r0], -sp
    2f60:	strdeq	r0, [r0], -sp
    2f64:	strdeq	r0, [r0], -sp
    2f68:	strdeq	r0, [r0], -sp
    2f6c:	strdeq	r0, [r0], -sp
    2f70:	strdeq	r0, [r0], -sp
    2f74:	strdeq	r0, [r0], -sp
    2f78:	strdeq	r0, [r0], -sp
    2f7c:	strdeq	r0, [r0], -sp
    2f80:	strdeq	r0, [r0], -sp
    2f84:	strdeq	r0, [r0], -sp
    2f88:	strdeq	r0, [r0], -sp
    2f8c:	strdeq	r0, [r0], -sp
    2f90:	strdeq	r0, [r0], -sp
    2f94:	strdeq	r0, [r0], -sp
    2f98:	strdeq	r0, [r0], -sp
    2f9c:	strdeq	r0, [r0], -sp
    2fa0:	strdeq	r0, [r0], -sp
    2fa4:	strdeq	r0, [r0], -sp
    2fa8:	strdeq	r0, [r0], -sp
    2fac:	strdeq	r0, [r0], -sp
    2fb0:	strdeq	r0, [r0], -sp
    2fb4:	strdeq	r0, [r0], -sp
    2fb8:			; <UNDEFINED> instruction: 0xfffffbf5
    2fbc:	andeq	r0, r0, r3, lsl #4
    2fc0:			; <UNDEFINED> instruction: 0xfffffbf5
    2fc4:	andeq	r0, r0, r7, lsl #4
    2fc8:			; <UNDEFINED> instruction: 0xf7ff2200
    2fcc:	andcs	fp, r0, #72704	; 0x11c00
    2fd0:	andcs	lr, r0, #1040187392	; 0x3e000000
    2fd4:			; <UNDEFINED> instruction: 0xf0402f00
    2fd8:	ldrtmi	r8, [r5], -fp, lsr #2
    2fdc:			; <UNDEFINED> instruction: 0x4616463b
    2fe0:	andcs	lr, r0, #1459617792	; 0x57000000
    2fe4:	movwcs	r4, #1589	; 0x635
    2fe8:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    2fec:			; <UNDEFINED> instruction: 0x2600e451
    2ff0:	str	r2, [sl, #-630]	; 0xfffffd8a
    2ff4:	rsbscs	r2, r4, #0, 12
    2ff8:	blls	27c570 <max_column_width@@Base+0x266360>
    2ffc:			; <UNDEFINED> instruction: 0xf47f2b00
    3000:	blls	2ee598 <max_column_width@@Base+0x2d8388>
    3004:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    3008:	str	r2, [ip], #-1116	; 0xfffffba4
    300c:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    3010:	svclt	0x00183a00
    3014:	ldrb	r2, [ip], #513	; 0x201
    3018:	blcs	29c44 <max_column_width@@Base+0x13a34>
    301c:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    3020:	ldrtcs	r4, [pc], #-1565	; 3028 <__assert_fail@plt+0x1e84>
    3024:	bllt	ffdc1028 <max_column_width@@Base+0xffdaae18>
    3028:	andeq	r3, r1, lr, lsl #21
    302c:	andeq	r0, r0, ip, ror #1
    3030:	andeq	r2, r0, r0, ror #22
    3034:	andeq	r2, r0, ip, asr #22
    3038:	andeq	r2, r0, r4, ror r8
    303c:	andeq	r2, r0, r4, lsr #14
    3040:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3044:	andeq	r2, r0, lr, lsr #13
    3048:	andeq	r2, r0, r6, ror #12
    304c:	andeq	r2, r0, r2, asr #12
    3050:			; <UNDEFINED> instruction: 0x000133be
    3054:	andcs	sl, r0, #25600	; 0x6400
    3058:	andscs	lr, r9, #3358720	; 0x334000
    305c:	bcc	fe43e884 <max_column_width@@Base+0xfe428674>
    3060:	movwcc	r9, #6918	; 0x1b06
    3064:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    3068:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    306c:			; <UNDEFINED> instruction: 0xf8cd9006
    3070:	blge	62f1e8 <max_column_width@@Base+0x618fd8>
    3074:	blt	fe43e8dc <max_column_width@@Base+0xfe4286cc>
    3078:	stmib	sp, {r9, sp}^
    307c:			; <UNDEFINED> instruction: 0x46164615
    3080:	subsls	pc, r0, sp, asr #17
    3084:	bls	194af0 <max_column_width@@Base+0x17e8e0>
    3088:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    308c:	blne	494a00 <max_column_width@@Base+0x47e7f0>
    3090:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    3094:			; <UNDEFINED> instruction: 0xf8faf001
    3098:	bicslt	r4, r8, r1, lsl #12
    309c:			; <UNDEFINED> instruction: 0xf0001c43
    30a0:	stfned	f0, [r8], {70}	; 0x46
    30a4:	orrhi	pc, sp, r0
    30a8:			; <UNDEFINED> instruction: 0xf1b89b09
    30ac:	svclt	0x00140f02
    30b0:			; <UNDEFINED> instruction: 0xf0032300
    30b4:	blcs	3cc0 <__assert_fail@plt+0x2b1c>
    30b8:	addshi	pc, r2, r0, asr #32
    30bc:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    30c0:	svc	0x009af7fd
    30c4:	ldrbmi	r2, [r8], -r0, lsl #16
    30c8:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    30cc:	svc	0x006af7fd
    30d0:	sbcsle	r2, r8, r0, lsl #16
    30d4:			; <UNDEFINED> instruction: 0xf0859b0a
    30d8:	ldrtmi	r0, [r1], -r1, lsl #4
    30dc:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    30e0:	andsmi	r6, sl, r6, lsl fp
    30e4:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    30e8:			; <UNDEFINED> instruction: 0xf67f2901
    30ec:	strmi	sl, [fp], -sl, asr #23
    30f0:			; <UNDEFINED> instruction: 0xf8dd443b
    30f4:	andcs	lr, r0, r0, lsr r0
    30f8:	ldrmi	r9, [r9], -ip, lsl #10
    30fc:			; <UNDEFINED> instruction: 0xf04f9d0b
    3100:	bcs	61a4 <version_etc_copyright@@Base+0xe34>
    3104:			; <UNDEFINED> instruction: 0xf1a8d04c
    3108:	stmdals	r9, {r1, r8, r9}
    310c:			; <UNDEFINED> instruction: 0xf383fab3
    3110:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    3114:	adchi	pc, r2, r0, asr #32
    3118:	andeq	pc, r1, r5, lsl #1
    311c:	andsle	r4, r3, r3
    3120:	andeq	pc, r1, fp, lsl #2
    3124:	svclt	0x008845d9
    3128:	andgt	pc, fp, sl, lsl #16
    312c:	svclt	0x00844581
    3130:			; <UNDEFINED> instruction: 0xf80a2524
    3134:			; <UNDEFINED> instruction: 0xf10b5000
    3138:			; <UNDEFINED> instruction: 0xf10b0002
    313c:	ldrmi	r0, [sp], -r3, lsl #22
    3140:	svclt	0x00884581
    3144:	andgt	pc, r0, sl, lsl #16
    3148:			; <UNDEFINED> instruction: 0xf10745d9
    314c:	svclt	0x00840701
    3150:			; <UNDEFINED> instruction: 0xf80a235c
    3154:			; <UNDEFINED> instruction: 0xf10b300b
    3158:	ldrmi	r0, [r9, #769]	; 0x301
    315c:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    3160:			; <UNDEFINED> instruction: 0xf80a3030
    3164:			; <UNDEFINED> instruction: 0xf10b0003
    3168:			; <UNDEFINED> instruction: 0xf10b0302
    316c:	ldrmi	r0, [r9, #2819]	; 0xb03
    3170:			; <UNDEFINED> instruction: 0xf3c4bf88
    3174:			; <UNDEFINED> instruction: 0xf00400c2
    3178:	svclt	0x00840407
    317c:			; <UNDEFINED> instruction: 0xf80a3030
    3180:	addmi	r0, pc, #3
    3184:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3188:			; <UNDEFINED> instruction: 0x4610d271
    318c:	svclt	0x008845d9
    3190:	andmi	pc, fp, sl, lsl #16
    3194:	bleq	7f5c8 <max_column_width@@Base+0x693b8>
    3198:	svcmi	0x0001f81e
    319c:			; <UNDEFINED> instruction: 0xd1b22a00
    31a0:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    31a4:	sbcslt	r4, fp, #43	; 0x2b
    31a8:	ldrbmi	fp, [r9, #310]	; 0x136
    31ac:	ldrbcs	fp, [ip], -r4, lsl #31
    31b0:	andvs	pc, fp, sl, lsl #16
    31b4:	bleq	7f5e8 <max_column_width@@Base+0x693d8>
    31b8:	addmi	r3, pc, #262144	; 0x40000
    31bc:	blcs	37b04 <max_column_width@@Base+0x218f4>
    31c0:			; <UNDEFINED> instruction: 0xf10bd060
    31c4:	strcs	r0, [r0], -r1, lsl #6
    31c8:			; <UNDEFINED> instruction: 0x463545d9
    31cc:			; <UNDEFINED> instruction: 0xf80abf88
    31d0:	ldrmi	ip, [r9, #11]
    31d4:	bleq	bf608 <max_column_width@@Base+0xa93f8>
    31d8:			; <UNDEFINED> instruction: 0xf80abf88
    31dc:	ldrb	ip, [r5, r3]
    31e0:			; <UNDEFINED> instruction: 0xf43f2901
    31e4:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    31e8:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    31ec:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    31f0:	blcc	81240 <max_column_width@@Base+0x6b030>
    31f4:	blcs	851f68 <max_column_width@@Base+0x83bd58>
    31f8:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    31fc:	ldrne	pc, [r4], #-3
    3200:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    3204:	tstne	r1, r1, lsl r1
    3208:	tstne	r1, r1, lsl r1
    320c:	tstne	r1, r1, lsl r1
    3210:	tstne	r1, r1, lsl r1
    3214:	tstne	r1, r1, lsl r1
    3218:	tstne	r1, r1, lsl r1
    321c:	ldrne	r1, [r1], #-273	; 0xfffffeef
    3220:			; <UNDEFINED> instruction: 0xd1e54294
    3224:			; <UNDEFINED> instruction: 0xf8dde74a
    3228:			; <UNDEFINED> instruction: 0xf04f9050
    322c:	strb	r0, [ip], #-2050	; 0xfffff7fe
    3230:	ldrmi	r2, [r6], -r0, lsl #10
    3234:			; <UNDEFINED> instruction: 0xf7ff462b
    3238:	bls	2b1a90 <max_column_width@@Base+0x29b880>
    323c:	andls	r4, sl, #26
    3240:	ldrbmi	lr, [r9, #1091]	; 0x443
    3244:	blls	2f306c <max_column_width@@Base+0x2dce5c>
    3248:	bge	ff140b4c <max_column_width@@Base+0xff12a93c>
    324c:			; <UNDEFINED> instruction: 0xf7ff4659
    3250:			; <UNDEFINED> instruction: 0xf8cdbac6
    3254:			; <UNDEFINED> instruction: 0xf8dd9044
    3258:	strt	r9, [r3], #-36	; 0xffffffdc
    325c:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    3260:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    3264:	blt	ff801268 <max_column_width@@Base+0xff7eb058>
    3268:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    326c:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    3270:			; <UNDEFINED> instruction: 0xf7ff9d0c
    3274:			; <UNDEFINED> instruction: 0xf10bba32
    3278:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    327c:	movwls	r2, #46128	; 0xb430
    3280:	blt	ff241284 <max_column_width@@Base+0xff22b074>
    3284:	usada8	r1, lr, r6, r4
    3288:	movwls	r2, #33537	; 0x8301
    328c:	movwls	r4, #42651	; 0xa69b
    3290:	blmi	fe367ecc <max_column_width@@Base+0xfe351cbc>
    3294:	subls	pc, r4, sp, asr #17
    3298:			; <UNDEFINED> instruction: 0xf8cd447b
    329c:			; <UNDEFINED> instruction: 0xf8cd9040
    32a0:	cdp	0, 0, cr9, cr8, cr12, {1}
    32a4:			; <UNDEFINED> instruction: 0xf8cd3a10
    32a8:			; <UNDEFINED> instruction: 0xf7ff9024
    32ac:	movwcs	fp, #2320	; 0x910
    32b0:			; <UNDEFINED> instruction: 0x469b9310
    32b4:	tstls	r1, #738197504	; 0x2c000000
    32b8:	movwls	r2, #41473	; 0xa201
    32bc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    32c0:	andls	r4, r8, #133120	; 0x20800
    32c4:	andls	r4, r9, #2063597568	; 0x7b000000
    32c8:	cdp	2, 0, cr9, cr8, cr13, {0}
    32cc:			; <UNDEFINED> instruction: 0xf7ff3a10
    32d0:			; <UNDEFINED> instruction: 0x462bb8fe
    32d4:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    32d8:	blt	fe7412dc <max_column_width@@Base+0xfe72b0cc>
    32dc:	strt	r4, [ip], #-1556	; 0xfffff9ec
    32e0:			; <UNDEFINED> instruction: 0xf04f45d9
    32e4:	svclt	0x00840430
    32e8:			; <UNDEFINED> instruction: 0xf80a2330
    32ec:	stcne	0, cr3, [fp], {11}
    32f0:	bleq	ff6fc <max_column_width@@Base+0xe94ec>
    32f4:	svclt	0x00844599
    32f8:			; <UNDEFINED> instruction: 0xf80a2030
    32fc:			; <UNDEFINED> instruction: 0xf7ff0003
    3300:			; <UNDEFINED> instruction: 0x4632ba7f
    3304:	ldrtmi	lr, [r2], -r6, ror #12
    3308:	bls	4fccc0 <max_column_width@@Base+0x4e6ab0>
    330c:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    3310:			; <UNDEFINED> instruction: 0xf43f2b00
    3314:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    3318:			; <UNDEFINED> instruction: 0xf80abf88
    331c:			; <UNDEFINED> instruction: 0xf812300b
    3320:			; <UNDEFINED> instruction: 0xf10b3f01
    3324:	blcs	5f30 <version_etc_copyright@@Base+0xbc0>
    3328:			; <UNDEFINED> instruction: 0xf7ffd1f5
    332c:	ldrtmi	fp, [r1], -r2, asr #17
    3330:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    3334:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    3338:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    333c:	ldrb	r9, [r3], sl, lsl #20
    3340:	vldmiapl	r1, {s19-s25}
    3344:	eoreq	pc, r1, #1073741864	; 0x40000028
    3348:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    334c:			; <UNDEFINED> instruction: 0xf002e8df
    3350:	svceq	0x000f0f13
    3354:	tstne	r3, #15, 30	; 0x3c
    3358:	svceq	0x000f0f13
    335c:	svceq	0x00130f13
    3360:	svceq	0x000f0f0f
    3364:	svceq	0x000f0f0f
    3368:	movwne	r0, #65295	; 0xff0f
    336c:	movwcs	r1, #787	; 0x313
    3370:			; <UNDEFINED> instruction: 0xf7ff461d
    3374:	bls	271db4 <max_column_width@@Base+0x25bba4>
    3378:			; <UNDEFINED> instruction: 0xf47f2a00
    337c:	ldrbmi	sl, [r9, #2987]	; 0xbab
    3380:	ldrmi	r4, [pc], -ip, lsl #12
    3384:	eorscs	fp, pc, #132, 30	; 0x210
    3388:	andcs	pc, fp, sl, lsl #16
    338c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    3390:	svclt	0x00844591
    3394:			; <UNDEFINED> instruction: 0xf80a2022
    3398:			; <UNDEFINED> instruction: 0xf10b0002
    339c:	ldrmi	r0, [r1, #514]	; 0x202
    33a0:	eorcs	fp, r2, r4, lsl #31
    33a4:	andeq	pc, r2, sl, lsl #16
    33a8:	andeq	pc, r3, #-1073741822	; 0xc0000002
    33ac:	bleq	13f7e0 <max_column_width@@Base+0x1295d0>
    33b0:	svclt	0x00844591
    33b4:			; <UNDEFINED> instruction: 0xf80a203f
    33b8:	andcs	r0, r0, #2
    33bc:			; <UNDEFINED> instruction: 0xf7ff4615
    33c0:	bls	1b1c44 <max_column_width@@Base+0x19ba34>
    33c4:	ldrtmi	r4, [r1], -r3, lsr #12
    33c8:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    33cc:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    33d0:			; <UNDEFINED> instruction: 0xf8dd4615
    33d4:	eorsle	r9, ip, #80	; 0x50
    33d8:	ldmib	sp, {r1, r3, r9, sl, lr}^
    33dc:	and	r0, r3, r6, lsl #2
    33e0:	ldmne	fp!, {r0, r9, ip, sp}
    33e4:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    33e8:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    33ec:			; <UNDEFINED> instruction: 0x4611d1f8
    33f0:	ldrbt	r9, [r9], -sl, lsl #20
    33f4:	movwls	r2, #33537	; 0x8301
    33f8:	movwcc	lr, #39373	; 0x99cd
    33fc:	movwls	r2, #53760	; 0xd200
    3400:	blmi	cd4e54 <max_column_width@@Base+0xcbec44>
    3404:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    3408:	andsls	r9, r1, #-1342177280	; 0xb0000000
    340c:	bcc	43ec34 <max_column_width@@Base+0x428a24>
    3410:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3414:	mrc	6, 0, r4, cr8, cr10, {0}
    3418:	blcs	11c60 <version_etc_copyright@@Base+0xc8f0>
    341c:	andcs	fp, r0, #12, 30	; 0x30
    3420:	andeq	pc, r1, #2
    3424:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    3428:	bcs	43ec90 <max_column_width@@Base+0x428a80>
    342c:	ldrbmi	fp, [r9, #331]	; 0x14b
    3430:			; <UNDEFINED> instruction: 0xf80abf88
    3434:			; <UNDEFINED> instruction: 0xf812300b
    3438:			; <UNDEFINED> instruction: 0xf10b3f01
    343c:	blcs	6048 <version_etc_copyright@@Base+0xcd8>
    3440:	ldrbmi	sp, [r9, #501]	; 0x1f5
    3444:	movwcs	fp, #3972	; 0xf84
    3448:	andcc	pc, fp, sl, lsl #16
    344c:	bllt	1581450 <max_column_width@@Base+0x156b240>
    3450:	bls	294c9c <max_column_width@@Base+0x27ea8c>
    3454:	strb	r2, [r7], -r0, lsl #10
    3458:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    345c:			; <UNDEFINED> instruction: 0xf383fab3
    3460:	movwls	r0, #43355	; 0xa95b
    3464:	bllt	c81468 <max_column_width@@Base+0xc6b258>
    3468:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    346c:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    3470:	movwls	r9, #18473	; 0x4829
    3474:	tstls	r2, r3, lsl #4
    3478:	ldrbmi	r9, [r0], -r1
    347c:	bls	1ea09c <max_column_width@@Base+0x1d3e8c>
    3480:	strls	r9, [r0], #-2321	; 0xfffff6ef
    3484:			; <UNDEFINED> instruction: 0xffc8f7fe
    3488:			; <UNDEFINED> instruction: 0xf7ff4683
    348c:	movwcs	fp, #2870	; 0xb36
    3490:	ldrmi	r2, [sl], -r1, lsl #2
    3494:			; <UNDEFINED> instruction: 0xf8cd930b
    3498:	tstls	r8, r4, asr #32
    349c:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34a0:	tstls	r0, #0, 6
    34a4:	movwls	r4, #46747	; 0xb69b
    34a8:	andcs	r9, r1, #1140850688	; 0x44000000
    34ac:	blmi	2680dc <max_column_width@@Base+0x251ecc>
    34b0:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    34b4:	andls	r9, sp, #-1879048192	; 0x90000000
    34b8:	bcc	43ece0 <max_column_width@@Base+0x428ad0>
    34bc:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34c0:	stc	7, cr15, [r8, #1012]	; 0x3f4
    34c4:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    34c8:	andeq	r1, r0, r0, asr #26
    34cc:	andeq	r1, r0, r8, lsr #26
    34d0:	ldrdeq	r1, [r0], -r2
    34d4:	andeq	r1, r0, sl, lsr fp
    34d8:	svcmi	0x00f0e92d
    34dc:	strmi	fp, [r5], -sp, lsl #1
    34e0:	pkhbtmi	r4, r9, ip, lsl #12
    34e4:			; <UNDEFINED> instruction: 0xf7fd4692
    34e8:	svcmi	0x0043ede2
    34ec:	ldrbtmi	r2, [pc], #-3328	; 34f4 <__assert_fail@plt+0x2350>
    34f0:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    34f4:	blle	1f28120 <max_column_width@@Base+0x1f11f10>
    34f8:	strmi	r4, [r0], r0, asr #22
    34fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3500:	lfmle	f4, 4, [ip], {171}	; 0xab
    3504:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    3508:	ble	1c13f84 <max_column_width@@Base+0x1bfdd74>
    350c:			; <UNDEFINED> instruction: 0xf1051d3b
    3510:	addsmi	r0, lr, #1024	; 0x400
    3514:	biceq	lr, fp, pc, asr #20
    3518:			; <UNDEFINED> instruction: 0x4630d05d
    351c:	ldc2l	0, cr15, [sl, #-0]
    3520:	eorsvs	r4, r8, r6, lsl #12
    3524:	tstcs	r0, r6, lsr pc
    3528:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    352c:	andeq	lr, r0, #175104	; 0x2ac00
    3530:	sbceq	lr, r0, r6, lsl #22
    3534:			; <UNDEFINED> instruction: 0xf7fd00d2
    3538:			; <UNDEFINED> instruction: 0xf8c7edca
    353c:	bvs	ff9ef544 <max_column_width@@Base+0xff9d9334>
    3540:	biceq	lr, r5, #6144	; 0x1800
    3544:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    3548:	andeq	pc, r8, #4, 2
    354c:			; <UNDEFINED> instruction: 0xf8d46858
    3550:			; <UNDEFINED> instruction: 0xf8d4b004
    3554:	strls	ip, [r4, -r8, lsr #32]
    3558:	bleq	7f68c <max_column_width@@Base+0x6947c>
    355c:	andls	r6, r8, #2555904	; 0x270000
    3560:	movwls	r4, #46666	; 0xb64a
    3564:	smlsdls	r0, r3, r6, r4
    3568:			; <UNDEFINED> instruction: 0xf8cd9f08
    356c:			; <UNDEFINED> instruction: 0xf8cdc00c
    3570:	strls	fp, [r2, -r4]
    3574:	andls	r9, r7, sl, lsl #2
    3578:			; <UNDEFINED> instruction: 0xff4ef7fe
    357c:	addmi	r9, r1, #163840	; 0x28000
    3580:	blmi	839610 <max_column_width@@Base+0x823400>
    3584:	stmdals	r7, {r0, r6, sl, fp, ip}
    3588:			; <UNDEFINED> instruction: 0xf846447b
    358c:	addsmi	r1, r8, #53	; 0x35
    3590:	tstls	r7, r3
    3594:	stcl	7, cr15, [ip], #1012	; 0x3f4
    3598:	strmi	r9, [r8], -r7, lsl #18
    359c:			; <UNDEFINED> instruction: 0xf0009107
    35a0:	svcls	0x000bfcf5
    35a4:	ldrbmi	r6, [r3], -r6, ror #21
    35a8:	strbmi	r6, [sl], -r5, lsr #21
    35ac:	ldrdgt	pc, [r0], -r4
    35b0:	rsbsvs	r9, r8, r7, lsl #18
    35b4:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    35b8:			; <UNDEFINED> instruction: 0xf8cd5603
    35bc:	stmib	sp, {lr, pc}^
    35c0:	andls	fp, r7, r1, lsl #14
    35c4:			; <UNDEFINED> instruction: 0xff28f7fe
    35c8:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    35cc:	andcc	pc, r0, r8, asr #17
    35d0:	pop	{r0, r2, r3, ip, sp, pc}
    35d4:	strdcs	r8, [r0], -r0
    35d8:			; <UNDEFINED> instruction: 0xf0009307
    35dc:	blls	2029d0 <max_column_width@@Base+0x1ec7c0>
    35e0:	ldm	r3, {r1, r2, r9, sl, lr}
    35e4:	eorsvs	r0, lr, r3
    35e8:	andeq	lr, r3, r6, lsl #17
    35ec:			; <UNDEFINED> instruction: 0xf000e79a
    35f0:			; <UNDEFINED> instruction: 0xf7fdfda5
    35f4:	svclt	0x0000edcc
    35f8:	muleq	r1, r2, fp
    35fc:	andeq	r2, r1, r0, asr fp
    3600:	andeq	r2, r1, r4, lsr #22
    3604:	andeq	r2, r1, r4, asr fp
    3608:			; <UNDEFINED> instruction: 0x4604b570
    360c:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3610:	strmi	r6, [r5], -r6, lsl #16
    3614:	strtmi	fp, [r0], -ip, lsr #2
    3618:			; <UNDEFINED> instruction: 0xf0002130
    361c:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    3620:	stcmi	13, cr11, [r5], {112}	; 0x70
    3624:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    3628:	strvc	pc, [r0], #1284	; 0x504
    362c:			; <UNDEFINED> instruction: 0xf0004620
    3630:	eorvs	pc, lr, fp, ror #26
    3634:	svclt	0x0000bd70
    3638:			; <UNDEFINED> instruction: 0x00012ab6
    363c:	stmdavs	r0, {r3, r8, ip, sp, pc}
    3640:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    3644:			; <UNDEFINED> instruction: 0xf5004478
    3648:	stmdavs	r0, {r7, ip, sp, lr}
    364c:	svclt	0x00004770
    3650:	muleq	r1, r8, sl
    3654:	andvs	fp, r1, r8, lsl #2
    3658:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    365c:			; <UNDEFINED> instruction: 0xf5004478
    3660:	andvs	r7, r1, r0, lsl #1
    3664:	svclt	0x00004770
    3668:	andeq	r2, r1, r0, lsl #21
    366c:	orrslt	fp, r8, r0, lsr r4
    3670:			; <UNDEFINED> instruction: 0xf100094c
    3674:			; <UNDEFINED> instruction: 0xf0010308
    3678:			; <UNDEFINED> instruction: 0xf853011f
    367c:	blx	957714 <max_column_width@@Base+0x941504>
    3680:	submi	pc, r2, r1
    3684:	andeq	pc, r1, r0
    3688:	andeq	pc, r1, #2
    368c:	rsbmi	r4, sl, sl, lsl #1
    3690:	eorcs	pc, r4, r3, asr #16
    3694:			; <UNDEFINED> instruction: 0x4770bc30
    3698:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    369c:	addvc	pc, r0, r0, lsl #10
    36a0:	svclt	0x0000e7e6
    36a4:	andeq	r2, r1, r2, asr #20
    36a8:	tstlt	r0, r3, lsl #12
    36ac:	subsvs	r6, r9, r8, asr r8
    36b0:	blmi	d5478 <max_column_width@@Base+0xbf268>
    36b4:			; <UNDEFINED> instruction: 0xf503447b
    36b8:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    36bc:			; <UNDEFINED> instruction: 0x47706059
    36c0:	andeq	r2, r1, r8, lsr #20
    36c4:	cmplt	r8, r8, lsl #10
    36c8:	svclt	0x00182a00
    36cc:			; <UNDEFINED> instruction: 0xf04f2900
    36d0:	andvs	r0, r3, sl, lsl #6
    36d4:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    36d8:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    36dc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    36e0:	addvc	pc, r0, r0, lsl #10
    36e4:			; <UNDEFINED> instruction: 0xf7fde7f0
    36e8:	svclt	0x0000ed52
    36ec:	strdeq	r2, [r1], -lr
    36f0:	mvnsmi	lr, sp, lsr #18
    36f4:	strmi	fp, [r6], -sl, lsl #1
    36f8:	mvnlt	r9, r0, lsl ip
    36fc:	movwcs	lr, #35277	; 0x89cd
    3700:			; <UNDEFINED> instruction: 0xf7fd9107
    3704:	bvs	ff9fea5c <max_column_width@@Base+0xff9e884c>
    3708:	movwcs	lr, #35293	; 0x89dd
    370c:			; <UNDEFINED> instruction: 0xf8d09907
    3710:	strmi	r8, [r5], -r0
    3714:	ldrtmi	r9, [r0], -r4, lsl #14
    3718:			; <UNDEFINED> instruction: 0xf1046aa6
    371c:	stmib	sp, {r3, r8, r9, sl}^
    3720:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    3724:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    3728:			; <UNDEFINED> instruction: 0xf7fe9400
    372c:			; <UNDEFINED> instruction: 0xf8c5fe75
    3730:	andlt	r8, sl, r0
    3734:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3738:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    373c:	strvc	pc, [r0], #1284	; 0x504
    3740:	svclt	0x0000e7dc
    3744:	andeq	r2, r1, r2, lsr #19
    3748:	svcmi	0x00f0e92d
    374c:	addlt	r4, fp, ip, lsl r6
    3750:	strmi	r4, [fp], -r3, lsl #13
    3754:	stccs	6, cr4, [r0], {21}
    3758:	movwls	sp, #28731	; 0x703b
    375c:	stc	7, cr15, [r6], #1012	; 0x3f4
    3760:	smlattcs	r0, r7, sl, r6
    3764:			; <UNDEFINED> instruction: 0xf1046862
    3768:	blls	1c5b90 <max_column_width@@Base+0x1af980>
    376c:	svclt	0x0014428d
    3770:			; <UNDEFINED> instruction: 0xf0424690
    3774:	ldrbmi	r0, [sl], -r1, lsl #16
    3778:			; <UNDEFINED> instruction: 0xf8d09308
    377c:	strmi	sl, [r6], -r0
    3780:	strmi	r9, [r8], -r4, lsl #14
    3784:			; <UNDEFINED> instruction: 0xf8cd6aa7
    3788:			; <UNDEFINED> instruction: 0xf8cd9008
    378c:	strls	r8, [r3, -r4]
    3790:	strls	r6, [r0, -r7, lsr #16]
    3794:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3798:	andls	r1, r9, r1, asr #24
    379c:	strmi	r9, [r8], -r7, lsl #2
    37a0:	blx	ffd3f7aa <max_column_width@@Base+0xffd2959a>
    37a4:	ldrbmi	r6, [sl], -r7, ror #21
    37a8:	movwne	lr, #31197	; 0x79dd
    37ac:	bvs	fe9e93c4 <max_column_width@@Base+0xfe9d31b4>
    37b0:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    37b4:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    37b8:	strmi	r9, [r3], r0, lsl #8
    37bc:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    37c0:	andge	pc, r0, r6, asr #17
    37c4:	blls	26fc00 <max_column_width@@Base+0x2599f0>
    37c8:	ldrbmi	r6, [r8], -fp, lsr #32
    37cc:	pop	{r0, r1, r3, ip, sp, pc}
    37d0:	stcmi	15, cr8, [r2], {240}	; 0xf0
    37d4:			; <UNDEFINED> instruction: 0xf504447c
    37d8:	ldr	r7, [lr, r0, lsl #9]!
    37dc:	andeq	r2, r1, r8, lsl #18
    37e0:	andcs	r4, r0, #19922944	; 0x1300000
    37e4:	svclt	0x00b0f7ff
    37e8:	blmi	61604c <max_column_width@@Base+0x5ffe3c>
    37ec:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    37f0:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    37f4:	ldmdavs	lr, {r0, r9, fp, sp}
    37f8:			; <UNDEFINED> instruction: 0xf1a6dd0a
    37fc:	ldrtmi	r0, [r4], -r8, lsl #10
    3800:	strbeq	lr, [r2, #2821]	; 0xb05
    3804:	strcc	r6, [r8], #-2272	; 0xfffff720
    3808:	bl	fecc1804 <max_column_width@@Base+0xfecab5f4>
    380c:	mvnsle	r4, ip, lsr #5
    3810:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    3814:	adcmi	r4, r0, #124, 8	; 0x7c000000
    3818:			; <UNDEFINED> instruction: 0xf7fdd007
    381c:	blmi	37e6cc <max_column_width@@Base+0x3684bc>
    3820:	addvc	pc, r0, #1325400064	; 0x4f000000
    3824:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3828:	cfstrsmi	mvf2, [fp], {1}
    382c:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    3830:	andle	r4, r3, lr, lsr #5
    3834:			; <UNDEFINED> instruction: 0xf7fd4630
    3838:	mlavs	r5, ip, fp, lr
    383c:	andcs	r4, r1, #7168	; 0x1c00
    3840:	andsvs	r4, sl, fp, ror r4
    3844:	svclt	0x0000bd70
    3848:	andeq	r2, r1, r0, ror #16
    384c:	muleq	r1, r2, r8
    3850:	andeq	r2, r1, r8, asr #17
    3854:	andeq	r2, r1, ip, asr r8
    3858:	andeq	r2, r1, r4, asr r8
    385c:	andeq	r2, r1, ip, lsl #16
    3860:			; <UNDEFINED> instruction: 0xf04f4b03
    3864:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3868:	orrvc	pc, r0, #12582912	; 0xc00000
    386c:	svclt	0x0000e634
    3870:	andeq	r2, r1, r6, ror r8
    3874:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3878:	orrvc	pc, r0, #12582912	; 0xc00000
    387c:	svclt	0x0000e62c
    3880:	andeq	r2, r1, r6, ror #16
    3884:	strmi	r4, [r1], -r4, lsl #22
    3888:	rscscc	pc, pc, #79	; 0x4f
    388c:	ldrbtmi	r2, [fp], #-0
    3890:	orrvc	pc, r0, #12582912	; 0xc00000
    3894:	svclt	0x0000e620
    3898:	andeq	r2, r1, lr, asr #16
    389c:	strmi	r4, [sl], -r5, lsl #22
    38a0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    38a4:			; <UNDEFINED> instruction: 0xf5034604
    38a8:	strtmi	r7, [r1], -r0, lsl #7
    38ac:			; <UNDEFINED> instruction: 0xf85d2000
    38b0:	ldr	r4, [r1], -r4, lsl #22
    38b4:	andeq	r2, r1, sl, lsr r8
    38b8:	addslt	fp, r1, r0, lsr r5
    38bc:	ldrmi	sl, [r5], -r3, lsl #22
    38c0:	strmi	r4, [r4], -pc, lsl #20
    38c4:	ldrmi	r9, [r8], -r1, lsl #6
    38c8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    38cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    38d0:			; <UNDEFINED> instruction: 0xf04f930f
    38d4:			; <UNDEFINED> instruction: 0xf7fe0300
    38d8:	blls	82d8c <max_column_width@@Base+0x6cb7c>
    38dc:	rscscc	pc, pc, #79	; 0x4f
    38e0:	strtmi	r4, [r0], -r9, lsr #12
    38e4:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    38e8:	blmi	19610c <max_column_width@@Base+0x17fefc>
    38ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    38f0:	blls	3dd960 <max_column_width@@Base+0x3c7750>
    38f4:	qaddle	r4, sl, r1
    38f8:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    38fc:	bl	1ac18f8 <max_column_width@@Base+0x1aab6e8>
    3900:	strdeq	r2, [r1], -r6
    3904:	andeq	r0, r0, ip, ror #1
    3908:	ldrdeq	r2, [r1], -r4
    390c:	addslt	fp, r1, r0, lsr r5
    3910:	movwls	r4, #5636	; 0x1604
    3914:	andls	sl, r0, #3072	; 0xc00
    3918:	ldrmi	r4, [r8], -pc, lsl #20
    391c:	movwls	r9, #3328	; 0xd00
    3920:	blmi	394b10 <max_column_width@@Base+0x37e900>
    3924:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3928:			; <UNDEFINED> instruction: 0xf04f930f
    392c:			; <UNDEFINED> instruction: 0xf7fe0300
    3930:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    3934:	strtmi	r3, [r9], -r0, lsl #4
    3938:			; <UNDEFINED> instruction: 0xf7ff4620
    393c:	bmi	243078 <max_column_width@@Base+0x22ce68>
    3940:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3948:	subsmi	r9, sl, pc, lsl #22
    394c:	andslt	sp, r1, r1, lsl #2
    3950:			; <UNDEFINED> instruction: 0xf7fdbd30
    3954:	svclt	0x0000eb40
    3958:	andeq	r2, r1, r0, lsr #11
    395c:	andeq	r0, r0, ip, ror #1
    3960:	andeq	r2, r1, lr, ror r5
    3964:	strmi	r4, [r1], -sl, lsl #12
    3968:			; <UNDEFINED> instruction: 0xf7ff2000
    396c:	svclt	0x0000bfa5
    3970:			; <UNDEFINED> instruction: 0x460cb410
    3974:			; <UNDEFINED> instruction: 0x46014613
    3978:	andcs	r4, r0, r2, lsr #12
    397c:	blmi	141af8 <max_column_width@@Base+0x12b8e8>
    3980:	svclt	0x00c4f7ff
    3984:	mvnsmi	lr, sp, lsr #18
    3988:	bmi	7551e8 <max_column_width@@Base+0x73efd8>
    398c:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    3990:	blmi	7553b0 <max_column_width@@Base+0x73f1a0>
    3994:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3998:			; <UNDEFINED> instruction: 0xf5044688
    399c:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    39a0:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    39a4:	stfeqd	f7, [ip], {13}
    39a8:	ldreq	pc, [pc], -r6
    39ac:	movwls	r6, #55323	; 0xd81b
    39b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39b4:	strgt	ip, [pc, #-3087]	; 2dad <__assert_fail@plt+0x1c09>
    39b8:	strgt	ip, [pc, #-3087]	; 2db1 <__assert_fail@plt+0x1c0d>
    39bc:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    39c0:	andeq	lr, pc, r5, lsl #17
    39c4:			; <UNDEFINED> instruction: 0xf85cab01
    39c8:	strbmi	r5, [r2], -r7, lsr #32
    39cc:	andcs	r4, r0, r1, ror r6
    39d0:	vst1.8	{d15-d16}, [r6 :128], r5
    39d4:			; <UNDEFINED> instruction: 0xf00443e4
    39d8:	adcsmi	r0, r4, r1, lsl #8
    39dc:			; <UNDEFINED> instruction: 0xf84c406c
    39e0:			; <UNDEFINED> instruction: 0xf7ff4027
    39e4:	bmi	282fd0 <max_column_width@@Base+0x26cdc0>
    39e8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    39ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    39f0:	subsmi	r9, sl, sp, lsl #22
    39f4:	andlt	sp, lr, r2, lsl #2
    39f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    39fc:	b	ffac19f8 <max_column_width@@Base+0xffaab7e8>
    3a00:	andeq	r2, r1, ip, lsr #10
    3a04:	andeq	r2, r1, r6, asr #14
    3a08:	andeq	r0, r0, ip, ror #1
    3a0c:	ldrdeq	r2, [r1], -r6
    3a10:			; <UNDEFINED> instruction: 0xf04f460a
    3a14:			; <UNDEFINED> instruction: 0xf7ff31ff
    3a18:	svclt	0x0000bfb5
    3a1c:			; <UNDEFINED> instruction: 0xf04f223a
    3a20:			; <UNDEFINED> instruction: 0xf7ff31ff
    3a24:	svclt	0x0000bfaf
    3a28:			; <UNDEFINED> instruction: 0xf7ff223a
    3a2c:	svclt	0x0000bfab
    3a30:	mvnsmi	lr, sp, lsr #18
    3a34:	bmi	69547c <max_column_width@@Base+0x67f26c>
    3a38:	blmi	6afca8 <max_column_width@@Base+0x699a98>
    3a3c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    3a40:	strtmi	r4, [r0], -ip, ror #12
    3a44:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    3a48:	tstls	r9, #1769472	; 0x1b0000
    3a4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a50:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    3a54:	strgt	ip, [pc, #-3087]	; 2e4d <__assert_fail@plt+0x1ca9>
    3a58:			; <UNDEFINED> instruction: 0xf8ddcc0f
    3a5c:	strgt	ip, [pc, #-64]	; 3a24 <__assert_fail@plt+0x2880>
    3a60:	streq	lr, [ip], -pc, ror #20
    3a64:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    3a68:	strvs	pc, [r0], #6
    3a6c:	streq	lr, [ip], #-2692	; 0xfffff57c
    3a70:	stm	r5, {r4, sl, ip, pc}
    3a74:	blge	343ab8 <max_column_width@@Base+0x32d8a8>
    3a78:	rscscc	pc, pc, #79	; 0x4f
    3a7c:	ldrtmi	r4, [r8], -r1, asr #12
    3a80:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3a84:	blmi	1d62ac <max_column_width@@Base+0x1c009c>
    3a88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3a8c:	blls	65dafc <max_column_width@@Base+0x6478ec>
    3a90:	qaddle	r4, sl, r2
    3a94:	pop	{r1, r3, r4, ip, sp, pc}
    3a98:			; <UNDEFINED> instruction: 0xf7fd81f0
    3a9c:	svclt	0x0000ea9c
    3aa0:	andeq	r2, r1, r2, lsl #9
    3aa4:	andeq	r0, r0, ip, ror #1
    3aa8:	andeq	r2, r1, r8, lsr r4
    3aac:	mvnsmi	lr, sp, lsr #18
    3ab0:	ldcmi	0, cr11, [lr], {144}	; 0x90
    3ab4:			; <UNDEFINED> instruction: 0xf8df460f
    3ab8:			; <UNDEFINED> instruction: 0x4616c078
    3abc:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    3ac0:	strvc	pc, [r0], #1284	; 0x504
    3ac4:	ldrbtmi	r9, [ip], #1
    3ac8:	stcgt	6, cr4, [pc], {158}	; 0x9e
    3acc:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3ad0:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    3ad4:	svclt	0x00182e00
    3ad8:			; <UNDEFINED> instruction: 0xf8dd2f00
    3adc:	stmdavs	sp!, {r2, lr, pc}
    3ae0:			; <UNDEFINED> instruction: 0xf04f950f
    3ae4:	strbmi	r0, [r5], -r0, lsl #10
    3ae8:	cfstr32gt	mvfx12, [pc], {15}
    3aec:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    3af0:			; <UNDEFINED> instruction: 0xf04f000f
    3af4:	strls	r0, [r3], #-1034	; 0xfffffbf6
    3af8:	andeq	lr, pc, r5, lsl #17
    3afc:	bls	5b7b54 <max_column_width@@Base+0x5a1944>
    3b00:	ldrbtmi	r4, [r1], -r3, asr #12
    3b04:	stmib	sp, {r5, r6, r9, sl, lr}^
    3b08:			; <UNDEFINED> instruction: 0xf7ff760d
    3b0c:	bmi	2c2ea8 <max_column_width@@Base+0x2acc98>
    3b10:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b18:	subsmi	r9, sl, pc, lsl #22
    3b1c:	andslt	sp, r0, r2, lsl #2
    3b20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3b24:	b	15c1b20 <max_column_width@@Base+0x15ab910>
    3b28:	bl	c41b24 <max_column_width@@Base+0xc2b914>
    3b2c:	andeq	r2, r1, r0, lsr #12
    3b30:	strdeq	r2, [r1], -sl
    3b34:	andeq	r0, r0, ip, ror #1
    3b38:	andeq	r2, r1, lr, lsr #7
    3b3c:	addlt	fp, r2, r0, lsl r5
    3b40:	ldrbtcc	pc, [pc], #79	; 3b48 <__assert_fail@plt+0x29a4>	; <UNPREDICTABLE>
    3b44:			; <UNDEFINED> instruction: 0xf7ff9400
    3b48:			; <UNDEFINED> instruction: 0xb002ffb1
    3b4c:	svclt	0x0000bd10
    3b50:	addlt	fp, r2, r0, lsl r5
    3b54:	ldrmi	r4, [r3], -ip, lsl #12
    3b58:	strtmi	r4, [r2], -r1, lsl #12
    3b5c:			; <UNDEFINED> instruction: 0xf04f2000
    3b60:	strls	r3, [r0], #-1279	; 0xfffffb01
    3b64:			; <UNDEFINED> instruction: 0xffa2f7ff
    3b68:	ldclt	0, cr11, [r0, #-8]
    3b6c:	addlt	fp, r3, r0, lsr r5
    3b70:	ldrmi	r4, [r4], -sp, lsl #12
    3b74:	movwls	r4, #1537	; 0x601
    3b78:	strtmi	r4, [r3], -sl, lsr #12
    3b7c:			; <UNDEFINED> instruction: 0xf7ff2000
    3b80:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    3b84:	svclt	0x0000bd30
    3b88:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3b8c:	strt	r3, [r3], #772	; 0x304
    3b90:	andeq	r2, r1, r2, asr #9
    3b94:	strmi	r4, [sl], -r5, lsl #22
    3b98:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3b9c:	movwcc	r4, #17924	; 0x4604
    3ba0:	andcs	r4, r0, r1, lsr #12
    3ba4:	blmi	141d20 <max_column_width@@Base+0x12bb10>
    3ba8:	svclt	0x0000e496
    3bac:			; <UNDEFINED> instruction: 0x000124b2
    3bb0:			; <UNDEFINED> instruction: 0xf04f4b02
    3bb4:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3bb8:	str	r3, [sp], #772	; 0x304
    3bbc:	muleq	r1, r6, r4
    3bc0:	strmi	r4, [r1], -r3, lsl #22
    3bc4:	rscscc	pc, pc, #79	; 0x4f
    3bc8:	ldrbtmi	r2, [fp], #-0
    3bcc:	str	r3, [r3], #772	; 0x304
    3bd0:	andeq	r2, r1, r2, lsl #9
    3bd4:	strdlt	fp, [r9], r0
    3bd8:	strmi	r4, [r4], -r6, lsl #31
    3bdc:			; <UNDEFINED> instruction: 0x560ee9dd
    3be0:	orrlt	r4, r1, #2130706432	; 0x7f000000
    3be4:	bmi	fe1283ec <max_column_width@@Base+0xfe1121dc>
    3be8:	strmi	r9, [fp], -r1, lsl #6
    3bec:	tstcs	r1, sl, ror r4
    3bf0:	b	fe041bec <max_column_width@@Base+0xfe02b9dc>
    3bf4:	andcs	r4, r5, #2113536	; 0x204000
    3bf8:	ldrbtmi	r2, [r9], #-0
    3bfc:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c00:	vpmin.s8	q10, q0, <illegal reg q15.5>
    3c04:	smlattcs	r1, r2, ip, r7
    3c08:			; <UNDEFINED> instruction: 0xf8cd58ba
    3c0c:	strmi	ip, [r3], -r0
    3c10:			; <UNDEFINED> instruction: 0xf7fd4620
    3c14:	ldmdbmi	fp!, {r4, r5, r6, r9, fp, sp, lr, pc}^
    3c18:	andcs	r2, r0, r5, lsl #4
    3c1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c20:			; <UNDEFINED> instruction: 0x4621e9d4
    3c24:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c28:	vceq.f32	d2, d0, d9
    3c2c:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    3c30:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    3c34:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    3c38:	rsbeq	r0, r3, r0, asr r0
    3c3c:	addeq	r0, sp, r7, ror r0
    3c40:	adcseq	r0, pc, r5, lsr #1
    3c44:	movwls	r0, #18
    3c48:	bmi	1bd549c <max_column_width@@Base+0x1bbf28c>
    3c4c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3c50:	b	1441c4c <max_column_width@@Base+0x142ba3c>
    3c54:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3c58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c5c:			; <UNDEFINED> instruction: 0xf7fd2000
    3c60:	ldmib	r5, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    3c64:	strmi	r1, [r2], -r7, lsl #12
    3c68:	ldmib	r5, {r5, r9, sl, lr}^
    3c6c:	strls	r3, [r7], -r5, lsl #8
    3c70:	tstls	r6, lr, lsr #18
    3c74:	strls	r6, [r5], #-2281	; 0xfffff717
    3c78:	movwls	r6, #18604	; 0x48ac
    3c7c:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    3c80:	tstcs	r1, r2, lsl #12
    3c84:	strcc	lr, [r0], #-2509	; 0xfffff633
    3c88:			; <UNDEFINED> instruction: 0xf7fd682b
    3c8c:	andlt	lr, r9, r4, lsr sl
    3c90:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3c94:	andcs	r2, r0, r5, lsl #4
    3c98:			; <UNDEFINED> instruction: 0xf7fd4479
    3c9c:	stmdavs	fp!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    3ca0:	strmi	r2, [r2], -r1, lsl #2
    3ca4:	andlt	r4, r9, r0, lsr #12
    3ca8:	ldrhtmi	lr, [r0], #141	; 0x8d
    3cac:	blt	841ca8 <max_column_width@@Base+0x82ba98>
    3cb0:	andcs	r4, r5, #88, 18	; 0x160000
    3cb4:	ldrbtmi	r2, [r9], #-0
    3cb8:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cbc:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    3cc0:	strls	r2, [lr], -r1, lsl #2
    3cc4:	strtmi	r4, [r0], -r2, lsl #12
    3cc8:	pop	{r0, r3, ip, sp, pc}
    3ccc:			; <UNDEFINED> instruction: 0xf7fd40f0
    3cd0:	ldmdbmi	r1, {r0, r1, r2, r3, r9, fp, ip, sp, pc}^
    3cd4:	andcs	r2, r0, r5, lsl #4
    3cd8:			; <UNDEFINED> instruction: 0xf7fd4479
    3cdc:	ldmib	r5, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    3ce0:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    3ce4:	stmib	sp, {r0, r8, sp}^
    3ce8:	strmi	r6, [r2], -lr, lsl #14
    3cec:	andlt	r4, r9, r0, lsr #12
    3cf0:	ldrhtmi	lr, [r0], #141	; 0x8d
    3cf4:	ldmiblt	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cf8:	andcs	r4, r5, #72, 18	; 0x120000
    3cfc:	ldrbtmi	r2, [r9], #-0
    3d00:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d04:	ldrdvs	lr, [r2, -r5]
    3d08:	tstls	r2, fp, ror #16
    3d0c:	stmib	sp, {r0, r8, sp}^
    3d10:	stmdavs	fp!, {r9, sl, ip, sp}
    3d14:	strtmi	r4, [r0], -r2, lsl #12
    3d18:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d1c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3d20:	andcs	r4, r5, #1032192	; 0xfc000
    3d24:	ldrbtmi	r2, [r9], #-0
    3d28:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d2c:			; <UNDEFINED> instruction: 0x1603e9d5
    3d30:	strtmi	r4, [r0], -r2, lsl #12
    3d34:	strcc	lr, [r1], #-2517	; 0xfffff62b
    3d38:	strne	lr, [r2], -sp, asr #19
    3d3c:	stmib	sp, {r0, r8, sp}^
    3d40:	stmdavs	fp!, {sl, ip, sp}
    3d44:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d48:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3d4c:	andcs	r4, r5, #868352	; 0xd4000
    3d50:	ldrbtmi	r2, [r9], #-0
    3d54:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d58:	movwvs	lr, #18901	; 0x49d5
    3d5c:	strtmi	r4, [r0], -r2, lsl #12
    3d60:	ldrdmi	lr, [r2, -r5]
    3d64:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3d68:	strne	lr, [r2], -sp, asr #19
    3d6c:	stmib	sp, {r0, r8, sp}^
    3d70:	stmdavs	fp!, {sl, ip, sp}
    3d74:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d78:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3d7c:	andcs	r4, r5, #688128	; 0xa8000
    3d80:	ldrbtmi	r2, [r9], #-0
    3d84:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d88:			; <UNDEFINED> instruction: 0x3705e9d5
    3d8c:			; <UNDEFINED> instruction: 0x1603e9d5
    3d90:	strmi	r9, [r2], -r5, lsl #14
    3d94:	stmiavs	ip!, {r5, r9, sl, lr}
    3d98:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3d9c:	strne	lr, [r2], -sp, asr #19
    3da0:	stmib	sp, {r0, r8, sp}^
    3da4:	stmdavs	fp!, {sl, ip, sp}
    3da8:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dac:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3db0:	andcs	r4, r5, #491520	; 0x78000
    3db4:	ldrbtmi	r2, [r9], #-0
    3db8:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dbc:	ldrdvc	lr, [r6, -r5]
    3dc0:	movwvs	lr, #18901	; 0x49d5
    3dc4:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    3dc8:	strmi	r9, [r2], -r5, lsl #14
    3dcc:	stmiavs	ip!, {r5, r9, sl, lr}
    3dd0:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3dd4:	strne	lr, [r2], -sp, asr #19
    3dd8:	stmib	sp, {r0, r8, sp}^
    3ddc:	stmdavs	fp!, {sl, ip, sp}
    3de0:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3de8:	andcs	r4, r5, #278528	; 0x44000
    3dec:			; <UNDEFINED> instruction: 0xe7354479
    3df0:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3df4:	andeq	r2, r1, r0, ror #5
    3df8:	muleq	r0, r8, r4
    3dfc:	muleq	r0, lr, r4
    3e00:	andeq	r0, r0, r8, lsr #2
    3e04:	andeq	r1, r0, r0, lsl #9
    3e08:	andeq	r1, r0, r2, asr #8
    3e0c:	andeq	r1, r0, sl, lsl r6
    3e10:	ldrdeq	r1, [r0], -r0
    3e14:	andeq	r1, r0, r2, asr #9
    3e18:			; <UNDEFINED> instruction: 0x000014b8
    3e1c:	andeq	r1, r0, lr, lsr #9
    3e20:	andeq	r1, r0, r6, lsr #9
    3e24:	muleq	r0, lr, r4
    3e28:	muleq	r0, r6, r4
    3e2c:	andeq	r1, r0, lr, lsl #9
    3e30:			; <UNDEFINED> instruction: 0x000014bc
    3e34:	strdlt	fp, [r3], r0
    3e38:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    3e3c:			; <UNDEFINED> instruction: 0x463db134
    3e40:			; <UNDEFINED> instruction: 0xf8552400
    3e44:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    3e48:	mvnsle	r2, r0, lsl #28
    3e4c:	strvc	lr, [r0], #-2509	; 0xfffff633
    3e50:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3e54:	ldcllt	0, cr11, [r0, #12]!
    3e58:	strdlt	fp, [pc], r0
    3e5c:	mcrge	13, 0, r4, cr2, cr1, {0}
    3e60:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    3e64:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    3e68:	strls	r6, [sp], #-2084	; 0xfffff7dc
    3e6c:	streq	pc, [r0], #-79	; 0xffffffb1
    3e70:			; <UNDEFINED> instruction: 0xf8572400
    3e74:			; <UNDEFINED> instruction: 0xf8465b04
    3e78:	tstlt	r5, r4, lsl #30
    3e7c:	cfstrscs	mvf3, [sl], {1}
    3e80:	strls	sp, [r1], #-503	; 0xfffffe09
    3e84:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3e88:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3e8c:	blmi	1966b0 <max_column_width@@Base+0x1804a0>
    3e90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e94:	blls	35df04 <max_column_width@@Base+0x347cf4>
    3e98:	qaddle	r4, sl, r1
    3e9c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    3ea0:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ea4:	andeq	r2, r1, lr, asr r0
    3ea8:	andeq	r0, r0, ip, ror #1
    3eac:	andeq	r2, r1, r0, lsr r0
    3eb0:	ldrblt	fp, [r0, #1032]!	; 0x408
    3eb4:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    3eb8:	ldcmi	14, cr10, [r5], {19}
    3ebc:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    3ec0:	blcc	142020 <max_column_width@@Base+0x12be10>
    3ec4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    3ec8:			; <UNDEFINED> instruction: 0xf04f940d
    3ecc:	strcs	r0, [r0], #-1024	; 0xfffffc00
    3ed0:			; <UNDEFINED> instruction: 0xf8569602
    3ed4:			; <UNDEFINED> instruction: 0xf8475b04
    3ed8:	tstlt	r5, r4, lsl #30
    3edc:	cfstrscs	mvf3, [sl], {1}
    3ee0:	strls	sp, [r1], #-503	; 0xfffffe09
    3ee4:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3ee8:	mrc2	7, 3, pc, cr4, cr15, {7}
    3eec:	blmi	216718 <max_column_width@@Base+0x200508>
    3ef0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ef4:	blls	35df64 <max_column_width@@Base+0x347d54>
    3ef8:	qaddle	r4, sl, r4
    3efc:	pop	{r1, r2, r3, ip, sp, pc}
    3f00:	strdlt	r4, [r1], -r0
    3f04:			; <UNDEFINED> instruction: 0xf7fd4770
    3f08:	svclt	0x0000e866
    3f0c:	andeq	r2, r1, r2
    3f10:	andeq	r0, r0, ip, ror #1
    3f14:	ldrdeq	r1, [r1], -r0
    3f18:	andcs	r4, r5, #20, 18	; 0x50000
    3f1c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3f20:	ldcmi	0, cr2, [r3], {-0}
    3f24:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f28:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    3f2c:			; <UNDEFINED> instruction: 0x4601447a
    3f30:			; <UNDEFINED> instruction: 0xf7fd2001
    3f34:	ldmdbmi	r0, {r1, r4, r6, r7, fp, sp, lr, pc}
    3f38:	andcs	r2, r0, r5, lsl #4
    3f3c:			; <UNDEFINED> instruction: 0xf7fd4479
    3f40:	blmi	3be058 <max_column_width@@Base+0x3a7e48>
    3f44:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    3f48:			; <UNDEFINED> instruction: 0x4601447a
    3f4c:			; <UNDEFINED> instruction: 0xf7fd2001
    3f50:	stmdbmi	ip, {r2, r6, r7, fp, sp, lr, pc}
    3f54:	andcs	r2, r0, r5, lsl #4
    3f58:			; <UNDEFINED> instruction: 0xf7fd4479
    3f5c:	blmi	2be03c <max_column_width@@Base+0x2a7e2c>
    3f60:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    3f64:	ldmdavs	r9, {r4, lr}
    3f68:	svclt	0x00d8f7fc
    3f6c:	andeq	r1, r0, r6, asr #7
    3f70:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    3f74:	ldrdeq	r1, [r0], -r0
    3f78:	ldrdeq	r1, [r0], -r8
    3f7c:	andeq	r0, r0, r2, ror #22
    3f80:	andeq	r0, r0, r8, lsl #23
    3f84:	ldrdeq	r1, [r0], -r0
    3f88:	andeq	r0, r0, r4, lsl r1
    3f8c:			; <UNDEFINED> instruction: 0x4604b510
    3f90:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f94:	svclt	0x00183c00
    3f98:	stmdacs	r0, {r0, sl, sp}
    3f9c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    3fa0:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    3fa4:			; <UNDEFINED> instruction: 0xf8caf000
    3fa8:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3fac:			; <UNDEFINED> instruction: 0xbc01fba0
    3fb0:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3fb4:	movwcs	fp, #7960	; 0x1f18
    3fb8:	svceq	0x0000f1bb
    3fbc:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    3fc0:			; <UNDEFINED> instruction: 0xf000fb01
    3fc4:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    3fc8:	svclt	0x00e0f7ff
    3fcc:			; <UNDEFINED> instruction: 0xf8b6f000
    3fd0:	svclt	0x00dcf7ff
    3fd4:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    3fd8:	movwcs	fp, #7960	; 0x1f18
    3fdc:	svclt	0x00182900
    3fe0:	ldmdblt	r3, {r8, r9, sp}^
    3fe4:			; <UNDEFINED> instruction: 0xf7fc460c
    3fe8:	mcrne	15, 1, lr, cr1, cr12, {7}
    3fec:	tstcs	r1, r8, lsl pc
    3ff0:	svclt	0x00182800
    3ff4:	stmdblt	r1!, {r8, sp}
    3ff8:			; <UNDEFINED> instruction: 0xf7fcbd10
    3ffc:			; <UNDEFINED> instruction: 0x2000efba
    4000:			; <UNDEFINED> instruction: 0xf000bd10
    4004:	svclt	0x0000f89b
    4008:	blx	fe8714f2 <max_column_width@@Base+0xfe85b2e2>
    400c:	cfsh64ne	mvdx4, mvdx11, #2
    4010:	movwcs	fp, #7960	; 0x1f18
    4014:	blle	18f01c <max_column_width@@Base+0x178e0c>
    4018:	blx	b24ce <max_column_width@@Base+0x9c2be>
    401c:	pop	{r0, r8, ip, sp, lr, pc}
    4020:			; <UNDEFINED> instruction: 0xf7ff4038
    4024:			; <UNDEFINED> instruction: 0xf000bfd7
    4028:	svclt	0x0000f889
    402c:			; <UNDEFINED> instruction: 0x460fb5f8
    4030:	ldrmi	r6, [r5], -ip, lsl #16
    4034:	orrslt	r4, r8, r6, lsl #12
    4038:	subspl	pc, r4, r5, asr #4
    403c:	vmov.i32	d20, #1358954496	; 0x51000000
    4040:			; <UNDEFINED> instruction: 0xf0005055
    4044:	adcmi	pc, r0, #2703360	; 0x294000
    4048:			; <UNDEFINED> instruction: 0x1c63d914
    404c:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    4050:			; <UNDEFINED> instruction: 0xf104fb05
    4054:	eorsvs	r4, ip, r0, lsr r6
    4058:	ldrhtmi	lr, [r8], #141	; 0x8d
    405c:	svclt	0x00baf7ff
    4060:	blx	fe9305ba <max_column_width@@Base+0xfe91a3aa>
    4064:	cdpne	2, 1, cr1, cr3, cr5, {0}
    4068:	movwcs	fp, #7960	; 0x1f18
    406c:	blle	4e474 <max_column_width@@Base+0x38264>
    4070:	rscle	r2, sp, r0, lsl #22
    4074:			; <UNDEFINED> instruction: 0xf862f000
    4078:	subcs	r4, r0, r1, lsl r6
    407c:			; <UNDEFINED> instruction: 0xf988f000
    4080:	svclt	0x00942d40
    4084:	mcrrne	6, 0, r4, r4, cr4
    4088:	svclt	0x0000e7eb
    408c:	strmi	fp, [fp], -r8, lsl #10
    4090:	cmnlt	r8, r9, lsl #16
    4094:	subspl	pc, r4, #1342177284	; 0x50000004
    4098:	subspl	pc, r5, #1342177292	; 0x5000000c
    409c:	andsle	r4, r0, #268435465	; 0x10000009
    40a0:	bl	8b1d0 <max_column_width@@Base+0x74fc0>
    40a4:	andsvs	r0, r9, r1, asr r1
    40a8:			; <UNDEFINED> instruction: 0x4008e8bd
    40ac:	svclt	0x0092f7ff
    40b0:	tstle	r5, r0, lsl #18
    40b4:	andsvs	r2, r9, r0, asr #2
    40b8:			; <UNDEFINED> instruction: 0x4008e8bd
    40bc:	svclt	0x008af7ff
    40c0:			; <UNDEFINED> instruction: 0xf000daf1
    40c4:	svclt	0x0000f83b
    40c8:	addlt	fp, r3, r0, lsl #10
    40cc:			; <UNDEFINED> instruction: 0xf7ff9001
    40d0:	bls	83e4c <max_column_width@@Base+0x6dc3c>
    40d4:	andlt	r2, r3, r0, lsl #2
    40d8:	bl	142254 <max_column_width@@Base+0x12c044>
    40dc:	svclt	0x00f4f7fc
    40e0:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    40e4:			; <UNDEFINED> instruction: 0xbc01fba0
    40e8:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    40ec:	movwcs	fp, #7960	; 0x1f18
    40f0:	svceq	0x0000f1bb
    40f4:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    40f8:	svc	0x000af7fc
    40fc:	pop	{r3, r8, ip, sp, pc}
    4100:			; <UNDEFINED> instruction: 0xf0008800
    4104:	svclt	0x0000f81b
    4108:	addlt	fp, r3, r0, lsl #10
    410c:	strmi	r9, [r8], -r1
    4110:			; <UNDEFINED> instruction: 0xf7ff9100
    4114:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    4118:	andlt	r2, r3, r0, lsl #2
    411c:	bl	142298 <max_column_width@@Base+0x12c088>
    4120:	svclt	0x0038f7fc
    4124:			; <UNDEFINED> instruction: 0x4604b510
    4128:	svc	0x00baf7fc
    412c:	strtmi	r4, [r0], -r1, lsl #12
    4130:	pop	{r0, r8, ip, sp}
    4134:			; <UNDEFINED> instruction: 0xf7ff4010
    4138:	svclt	0x0000bfe7
    413c:	andcs	fp, r5, #8, 10	; 0x2000000
    4140:	andcs	r4, r0, r9, lsl #22
    4144:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    4148:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    414c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4150:	svc	0x003af7fc
    4154:	tstcs	r0, r7, lsl #20
    4158:			; <UNDEFINED> instruction: 0x4603447a
    415c:			; <UNDEFINED> instruction: 0xf7fc4620
    4160:			; <UNDEFINED> instruction: 0xf7fdef70
    4164:	svclt	0x0000e814
    4168:	andeq	r1, r1, sl, ror sp
    416c:	andeq	r0, r0, ip, lsl r1
    4170:	andeq	r1, r0, r0, asr r2
    4174:	andeq	r0, r0, r4, ror #23
    4178:			; <UNDEFINED> instruction: 0xf7fcb508
    417c:	tstlt	r0, r0, lsl #30
    4180:			; <UNDEFINED> instruction: 0xf7ffbd08
    4184:	svclt	0x0000ffdb
    4188:	addlt	fp, r3, r0, lsr r5
    418c:			; <UNDEFINED> instruction: 0xf7fc4604
    4190:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4194:	blle	7d5a1c <max_column_width@@Base+0x7bf80c>
    4198:	svc	0x0064f7fc
    419c:	strtmi	fp, [r0], -r8, ror #18
    41a0:			; <UNDEFINED> instruction: 0xf824f000
    41a4:			; <UNDEFINED> instruction: 0xf7fcb1b8
    41a8:	strmi	lr, [r5], -r2, lsl #31
    41ac:	stmdavs	ip!, {r5, r9, sl, lr}
    41b0:	svc	0x00a8f7fc
    41b4:	andlt	fp, r3, ip, lsr #19
    41b8:			; <UNDEFINED> instruction: 0x4620bd30
    41bc:	svc	0x0092f7fc
    41c0:	andcs	r2, r0, #1073741824	; 0x40000000
    41c4:	mrsls	r2, LR_irq
    41c8:	svc	0x0022f7fc
    41cc:	svclt	0x00083101
    41d0:	svccc	0x00fff1b0
    41d4:	strtmi	sp, [r0], -r3, ror #3
    41d8:	pop	{r0, r1, ip, sp, pc}
    41dc:			; <UNDEFINED> instruction: 0xf7fc4030
    41e0:			; <UNDEFINED> instruction: 0xf04fbf8f
    41e4:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    41e8:	svclt	0x0000e7e5
    41ec:			; <UNDEFINED> instruction: 0x4604b510
    41f0:	smlawblt	r8, r2, r0, fp
    41f4:	svc	0x0036f7fc
    41f8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    41fc:	strle	r0, [r5], #-1499	; 0xfffffa25
    4200:	andlt	r4, r2, r0, lsr #12
    4204:			; <UNDEFINED> instruction: 0x4010e8bd
    4208:	mcrlt	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    420c:	andcs	r2, r0, #1073741824	; 0x40000000
    4210:	strtmi	r2, [r0], -r0, lsl #6
    4214:			; <UNDEFINED> instruction: 0xf0009100
    4218:	strtmi	pc, [r0], -r7, lsl #16
    421c:	pop	{r1, ip, sp, pc}
    4220:			; <UNDEFINED> instruction: 0xf7fc4010
    4224:	svclt	0x0000be9d
    4228:	addlt	fp, r4, r0, ror r5
    422c:	strne	lr, [r1, #-2512]	; 0xfffff630
    4230:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    4234:	andle	r4, r6, sp, lsl #5
    4238:	strls	r4, [r8], -r0, lsr #12
    423c:	pop	{r2, ip, sp, pc}
    4240:			; <UNDEFINED> instruction: 0xf7fc4070
    4244:	ldmib	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
    4248:	addmi	r1, sp, #4, 10	; 0x1000000
    424c:	bvs	1178a24 <max_column_width@@Base+0x1162814>
    4250:	mvnsle	r2, r0, lsl #26
    4254:	movwcs	lr, #10701	; 0x29cd
    4258:	svc	0x0044f7fc
    425c:	movwcs	lr, #10717	; 0x29dd
    4260:			; <UNDEFINED> instruction: 0xf7fc9600
    4264:			; <UNDEFINED> instruction: 0x460beed6
    4268:			; <UNDEFINED> instruction: 0x46021c59
    426c:			; <UNDEFINED> instruction: 0xf1b2bf08
    4270:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4274:	strtmi	r6, [r8], -r1, lsr #16
    4278:	tstcs	r4, #196, 18	; 0x310000
    427c:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    4280:	andlt	r6, r4, r1, lsr #32
    4284:			; <UNDEFINED> instruction: 0xf04fbd70
    4288:	udf	#41743	; 0xa30f
    428c:			; <UNDEFINED> instruction: 0x460fb5f0
    4290:			; <UNDEFINED> instruction: 0x46164916
    4294:	addlt	r4, r3, r6, lsl sl
    4298:			; <UNDEFINED> instruction: 0x466c4479
    429c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    42a0:			; <UNDEFINED> instruction: 0xf04f9201
    42a4:	mrslt	r0, R8_usr
    42a8:	ldrtmi	r4, [r2], -r4, lsl #12
    42ac:			; <UNDEFINED> instruction: 0x46204639
    42b0:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    42b4:	svclt	0x00182e00
    42b8:	svceq	0x0003f110
    42bc:	stmdale	sl, {r0, r2, r9, sl, lr}
    42c0:	blmi	2d6af8 <max_column_width@@Base+0x2c08e8>
    42c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42c8:	blls	5e338 <max_column_width@@Base+0x48128>
    42cc:	qaddle	r4, sl, fp
    42d0:	andlt	r4, r3, r8, lsr #12
    42d4:	strdcs	fp, [r0], -r0
    42d8:			; <UNDEFINED> instruction: 0xf830f000
    42dc:	mvnle	r2, r0, lsl #16
    42e0:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    42e4:	strb	r6, [fp, r3, lsr #32]!
    42e8:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    42ec:	andeq	r1, r1, r8, lsr #24
    42f0:	andeq	r0, r0, ip, ror #1
    42f4:	strdeq	r1, [r1], -ip
    42f8:			; <UNDEFINED> instruction: 0x4604b570
    42fc:	mrc	7, 4, APSR_nzcv, cr4, cr12, {7}
    4300:			; <UNDEFINED> instruction: 0xf0056825
    4304:	strmi	r0, [r6], -r0, lsr #10
    4308:			; <UNDEFINED> instruction: 0xf7ff4620
    430c:			; <UNDEFINED> instruction: 0x4604ff3d
    4310:	teqlt	r8, r5, asr r9
    4314:			; <UNDEFINED> instruction: 0xf7fcb97e
    4318:	stmdavs	r4, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    431c:	svclt	0x00183c09
    4320:	ldrbtcc	pc, [pc], #79	; 4328 <__assert_fail@plt+0x3184>	; <UNPREDICTABLE>
    4324:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4328:			; <UNDEFINED> instruction: 0xf7fcb928
    432c:	andvs	lr, r4, r0, asr #29
    4330:	ldrbtcc	pc, [pc], #79	; 4338 <__assert_fail@plt+0x3194>	; <UNPREDICTABLE>
    4334:			; <UNDEFINED> instruction: 0xf04fe7f6
    4338:	udf	#13135	; 0x334f
    433c:	tstcs	r0, r8, lsl #10
    4340:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    4344:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    4348:	tstle	r3, r3, asr #22
    434c:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    4350:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    4354:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    4358:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    435c:	svclt	0x00183800
    4360:	stclt	0, cr2, [r8, #-4]
    4364:	stclt	0, cr2, [r8, #-4]
    4368:	andeq	r1, r0, sl, asr r0
    436c:	andcs	fp, lr, r8, lsl #10
    4370:	mcr	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4374:	stmdavc	r3, {r4, r8, ip, sp, pc}
    4378:	stfltd	f3, [r8, #-108]	; 0xffffff94
    437c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4380:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4384:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    4388:	andeq	r1, r0, sl, lsr r0
    438c:	andeq	r1, r0, r4, lsr r0
    4390:	svclt	0x00081e4a
    4394:			; <UNDEFINED> instruction: 0xf0c04770
    4398:	addmi	r8, r8, #36, 2
    439c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    43a0:			; <UNDEFINED> instruction: 0xf0004211
    43a4:	blx	fec24808 <max_column_width@@Base+0xfec0e5f8>
    43a8:	blx	fec811b0 <max_column_width@@Base+0xfec6afa0>
    43ac:	bl	fe8c0db8 <max_column_width@@Base+0xfe8aaba8>
    43b0:			; <UNDEFINED> instruction: 0xf1c30303
    43b4:	andge	r0, r4, #2080374784	; 0x7c000000
    43b8:	movwne	lr, #15106	; 0x3b02
    43bc:	andeq	pc, r0, #79	; 0x4f
    43c0:	svclt	0x0000469f
    43c4:	andhi	pc, r0, pc, lsr #7
    43c8:	svcvc	0x00c1ebb0
    43cc:	bl	10b3fd4 <max_column_width@@Base+0x109ddc4>
    43d0:	svclt	0x00280202
    43d4:	sbcvc	lr, r1, r0, lsr #23
    43d8:	svcvc	0x0081ebb0
    43dc:	bl	10b3fe4 <max_column_width@@Base+0x109ddd4>
    43e0:	svclt	0x00280202
    43e4:	addvc	lr, r1, r0, lsr #23
    43e8:	svcvc	0x0041ebb0
    43ec:	bl	10b3ff4 <max_column_width@@Base+0x109dde4>
    43f0:	svclt	0x00280202
    43f4:	subvc	lr, r1, r0, lsr #23
    43f8:	svcvc	0x0001ebb0
    43fc:	bl	10b4004 <max_column_width@@Base+0x109ddf4>
    4400:	svclt	0x00280202
    4404:	andvc	lr, r1, r0, lsr #23
    4408:	svcvs	0x00c1ebb0
    440c:	bl	10b4014 <max_column_width@@Base+0x109de04>
    4410:	svclt	0x00280202
    4414:	sbcvs	lr, r1, r0, lsr #23
    4418:	svcvs	0x0081ebb0
    441c:	bl	10b4024 <max_column_width@@Base+0x109de14>
    4420:	svclt	0x00280202
    4424:	addvs	lr, r1, r0, lsr #23
    4428:	svcvs	0x0041ebb0
    442c:	bl	10b4034 <max_column_width@@Base+0x109de24>
    4430:	svclt	0x00280202
    4434:	subvs	lr, r1, r0, lsr #23
    4438:	svcvs	0x0001ebb0
    443c:	bl	10b4044 <max_column_width@@Base+0x109de34>
    4440:	svclt	0x00280202
    4444:	andvs	lr, r1, r0, lsr #23
    4448:	svcpl	0x00c1ebb0
    444c:	bl	10b4054 <max_column_width@@Base+0x109de44>
    4450:	svclt	0x00280202
    4454:	sbcpl	lr, r1, r0, lsr #23
    4458:	svcpl	0x0081ebb0
    445c:	bl	10b4064 <max_column_width@@Base+0x109de54>
    4460:	svclt	0x00280202
    4464:	addpl	lr, r1, r0, lsr #23
    4468:	svcpl	0x0041ebb0
    446c:	bl	10b4074 <max_column_width@@Base+0x109de64>
    4470:	svclt	0x00280202
    4474:	subpl	lr, r1, r0, lsr #23
    4478:	svcpl	0x0001ebb0
    447c:	bl	10b4084 <max_column_width@@Base+0x109de74>
    4480:	svclt	0x00280202
    4484:	andpl	lr, r1, r0, lsr #23
    4488:	svcmi	0x00c1ebb0
    448c:	bl	10b4094 <max_column_width@@Base+0x109de84>
    4490:	svclt	0x00280202
    4494:	sbcmi	lr, r1, r0, lsr #23
    4498:	svcmi	0x0081ebb0
    449c:	bl	10b40a4 <max_column_width@@Base+0x109de94>
    44a0:	svclt	0x00280202
    44a4:	addmi	lr, r1, r0, lsr #23
    44a8:	svcmi	0x0041ebb0
    44ac:	bl	10b40b4 <max_column_width@@Base+0x109dea4>
    44b0:	svclt	0x00280202
    44b4:	submi	lr, r1, r0, lsr #23
    44b8:	svcmi	0x0001ebb0
    44bc:	bl	10b40c4 <max_column_width@@Base+0x109deb4>
    44c0:	svclt	0x00280202
    44c4:	andmi	lr, r1, r0, lsr #23
    44c8:	svccc	0x00c1ebb0
    44cc:	bl	10b40d4 <max_column_width@@Base+0x109dec4>
    44d0:	svclt	0x00280202
    44d4:	sbccc	lr, r1, r0, lsr #23
    44d8:	svccc	0x0081ebb0
    44dc:	bl	10b40e4 <max_column_width@@Base+0x109ded4>
    44e0:	svclt	0x00280202
    44e4:	addcc	lr, r1, r0, lsr #23
    44e8:	svccc	0x0041ebb0
    44ec:	bl	10b40f4 <max_column_width@@Base+0x109dee4>
    44f0:	svclt	0x00280202
    44f4:	subcc	lr, r1, r0, lsr #23
    44f8:	svccc	0x0001ebb0
    44fc:	bl	10b4104 <max_column_width@@Base+0x109def4>
    4500:	svclt	0x00280202
    4504:	andcc	lr, r1, r0, lsr #23
    4508:	svccs	0x00c1ebb0
    450c:	bl	10b4114 <max_column_width@@Base+0x109df04>
    4510:	svclt	0x00280202
    4514:	sbccs	lr, r1, r0, lsr #23
    4518:	svccs	0x0081ebb0
    451c:	bl	10b4124 <max_column_width@@Base+0x109df14>
    4520:	svclt	0x00280202
    4524:	addcs	lr, r1, r0, lsr #23
    4528:	svccs	0x0041ebb0
    452c:	bl	10b4134 <max_column_width@@Base+0x109df24>
    4530:	svclt	0x00280202
    4534:	subcs	lr, r1, r0, lsr #23
    4538:	svccs	0x0001ebb0
    453c:	bl	10b4144 <max_column_width@@Base+0x109df34>
    4540:	svclt	0x00280202
    4544:	andcs	lr, r1, r0, lsr #23
    4548:	svcne	0x00c1ebb0
    454c:	bl	10b4154 <max_column_width@@Base+0x109df44>
    4550:	svclt	0x00280202
    4554:	sbcne	lr, r1, r0, lsr #23
    4558:	svcne	0x0081ebb0
    455c:	bl	10b4164 <max_column_width@@Base+0x109df54>
    4560:	svclt	0x00280202
    4564:	addne	lr, r1, r0, lsr #23
    4568:	svcne	0x0041ebb0
    456c:	bl	10b4174 <max_column_width@@Base+0x109df64>
    4570:	svclt	0x00280202
    4574:	subne	lr, r1, r0, lsr #23
    4578:	svcne	0x0001ebb0
    457c:	bl	10b4184 <max_column_width@@Base+0x109df74>
    4580:	svclt	0x00280202
    4584:	andne	lr, r1, r0, lsr #23
    4588:	svceq	0x00c1ebb0
    458c:	bl	10b4194 <max_column_width@@Base+0x109df84>
    4590:	svclt	0x00280202
    4594:	sbceq	lr, r1, r0, lsr #23
    4598:	svceq	0x0081ebb0
    459c:	bl	10b41a4 <max_column_width@@Base+0x109df94>
    45a0:	svclt	0x00280202
    45a4:	addeq	lr, r1, r0, lsr #23
    45a8:	svceq	0x0041ebb0
    45ac:	bl	10b41b4 <max_column_width@@Base+0x109dfa4>
    45b0:	svclt	0x00280202
    45b4:	subeq	lr, r1, r0, lsr #23
    45b8:	svceq	0x0001ebb0
    45bc:	bl	10b41c4 <max_column_width@@Base+0x109dfb4>
    45c0:	svclt	0x00280202
    45c4:	andeq	lr, r1, r0, lsr #23
    45c8:			; <UNDEFINED> instruction: 0x47704610
    45cc:	andcs	fp, r1, ip, lsl #30
    45d0:	ldrbmi	r2, [r0, -r0]!
    45d4:			; <UNDEFINED> instruction: 0xf281fab1
    45d8:	andseq	pc, pc, #-2147483600	; 0x80000030
    45dc:			; <UNDEFINED> instruction: 0xf002fa20
    45e0:	tstlt	r8, r0, ror r7
    45e4:	rscscc	pc, pc, pc, asr #32
    45e8:	stmdalt	r6!, {ip, sp, lr, pc}
    45ec:	rscsle	r2, r8, r0, lsl #18
    45f0:	andmi	lr, r3, sp, lsr #18
    45f4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    45f8:			; <UNDEFINED> instruction: 0x4006e8bd
    45fc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4600:	smlatbeq	r3, r1, fp, lr
    4604:	svclt	0x00004770
    4608:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    460c:	svclt	0x00082900
    4610:	svclt	0x001c2800
    4614:	mvnscc	pc, pc, asr #32
    4618:	rscscc	pc, pc, pc, asr #32
    461c:	stmdalt	ip, {ip, sp, lr, pc}
    4620:	stfeqd	f7, [r8], {173}	; 0xad
    4624:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4628:			; <UNDEFINED> instruction: 0xf80cf000
    462c:	ldrd	pc, [r4], -sp
    4630:	movwcs	lr, #10717	; 0x29dd
    4634:	ldrbmi	fp, [r0, -r4]!
    4638:			; <UNDEFINED> instruction: 0xf04fb502
    463c:			; <UNDEFINED> instruction: 0xf7fc0008
    4640:	stclt	12, cr14, [r2, #-472]	; 0xfffffe28
    4644:	svclt	0x00084299
    4648:	push	{r4, r7, r9, lr}
    464c:			; <UNDEFINED> instruction: 0x46044ff0
    4650:	andcs	fp, r0, r8, lsr pc
    4654:			; <UNDEFINED> instruction: 0xf8dd460d
    4658:	svclt	0x0038c024
    465c:	cmnle	fp, #1048576	; 0x100000
    4660:			; <UNDEFINED> instruction: 0x46994690
    4664:			; <UNDEFINED> instruction: 0xf283fab3
    4668:	rsbsle	r2, r0, r0, lsl #22
    466c:			; <UNDEFINED> instruction: 0xf385fab5
    4670:	rsble	r2, r8, r0, lsl #26
    4674:			; <UNDEFINED> instruction: 0xf1a21ad2
    4678:	blx	247f00 <max_column_width@@Base+0x231cf0>
    467c:	blx	24328c <max_column_width@@Base+0x22d07c>
    4680:			; <UNDEFINED> instruction: 0xf1c2f30e
    4684:	b	12c630c <max_column_width@@Base+0x12b00fc>
    4688:	blx	a0729c <max_column_width@@Base+0x9f108c>
    468c:	b	13012b0 <max_column_width@@Base+0x12eb0a0>
    4690:	blx	2072a4 <max_column_width@@Base+0x1f1094>
    4694:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4698:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    469c:	andcs	fp, r0, ip, lsr pc
    46a0:	movwle	r4, #42497	; 0xa601
    46a4:	bl	fed0c6b0 <max_column_width@@Base+0xfecf64a0>
    46a8:	blx	56d8 <version_etc_copyright@@Base+0x368>
    46ac:	blx	840aec <max_column_width@@Base+0x82a8dc>
    46b0:	bl	19812d4 <max_column_width@@Base+0x196b0c4>
    46b4:	tstmi	r9, #46137344	; 0x2c00000
    46b8:	bcs	14900 <version_etc_copyright@@Base+0xf590>
    46bc:	b	13f87b4 <max_column_width@@Base+0x13e25a4>
    46c0:	b	13c6830 <max_column_width@@Base+0x13b0620>
    46c4:	b	1206c38 <max_column_width@@Base+0x11f0a28>
    46c8:	ldrmi	r7, [r6], -fp, asr #17
    46cc:	bl	fed3c700 <max_column_width@@Base+0xfed264f0>
    46d0:	bl	19452f8 <max_column_width@@Base+0x192f0e8>
    46d4:	ldmne	fp, {r0, r3, r9, fp}^
    46d8:	beq	2bf408 <max_column_width@@Base+0x2a91f8>
    46dc:			; <UNDEFINED> instruction: 0xf14a1c5c
    46e0:	cfsh32cc	mvfx0, mvfx1, #0
    46e4:	strbmi	sp, [sp, #-7]
    46e8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    46ec:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    46f0:	adfccsz	f4, f1, #5.0
    46f4:	blx	178ed8 <max_column_width@@Base+0x162cc8>
    46f8:	blx	94231c <max_column_width@@Base+0x92c10c>
    46fc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4700:	vseleq.f32	s30, s28, s11
    4704:	blx	94ab0c <max_column_width@@Base+0x9348fc>
    4708:	b	1102718 <max_column_width@@Base+0x10ec508>
    470c:			; <UNDEFINED> instruction: 0xf1a2040e
    4710:			; <UNDEFINED> instruction: 0xf1c20720
    4714:	blx	205f9c <max_column_width@@Base+0x1efd8c>
    4718:	blx	141328 <max_column_width@@Base+0x12b118>
    471c:	blx	142340 <max_column_width@@Base+0x12c130>
    4720:	b	1100f30 <max_column_width@@Base+0x10ead20>
    4724:	blx	905348 <max_column_width@@Base+0x8ef138>
    4728:	bl	1181f48 <max_column_width@@Base+0x116bd38>
    472c:	teqmi	r3, #1073741824	; 0x40000000
    4730:	strbmi	r1, [r5], -r0, lsl #21
    4734:	tsteq	r3, r1, ror #22
    4738:	svceq	0x0000f1bc
    473c:	stmib	ip, {r0, ip, lr, pc}^
    4740:	pop	{r8, sl, lr}
    4744:	blx	fed2870c <max_column_width@@Base+0xfed124fc>
    4748:	msrcc	CPSR_, #132, 6	; 0x10000002
    474c:	blx	fee3e59c <max_column_width@@Base+0xfee2838c>
    4750:	blx	fed81178 <max_column_width@@Base+0xfed6af68>
    4754:	eorcc	pc, r0, #335544322	; 0x14000002
    4758:	orrle	r2, fp, r0, lsl #26
    475c:	svclt	0x0000e7f3
    4760:	mvnsmi	lr, #737280	; 0xb4000
    4764:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4768:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    476c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4770:	bl	fefc2768 <max_column_width@@Base+0xfefac558>
    4774:	blne	1d95970 <max_column_width@@Base+0x1d7f760>
    4778:	strhle	r1, [sl], -r6
    477c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4780:	svccc	0x0004f855
    4784:	strbmi	r3, [sl], -r1, lsl #8
    4788:	ldrtmi	r4, [r8], -r1, asr #12
    478c:	adcmi	r4, r6, #152, 14	; 0x2600000
    4790:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4794:	svclt	0x000083f8
    4798:	andeq	r1, r1, r2, asr #11
    479c:			; <UNDEFINED> instruction: 0x000115b8
    47a0:	svclt	0x00004770
    47a4:	tstcs	r0, r2, lsl #22
    47a8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    47ac:	stclt	7, cr15, [r4], {252}	; 0xfc
    47b0:	andeq	r1, r1, r8, asr r8

Disassembly of section .fini:

000047b4 <.fini>:
    47b4:	push	{r3, lr}
    47b8:	pop	{r3, pc}
