

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Fri Aug  2 16:09:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 10, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [benchmarks/chstone/adpcm/src/adpcm.c:403]   --->   Operation 36 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 37 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 38 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 39 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 40 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:412]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 42 'partselect' 'trunc_ln425_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i4 %trunc_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 43 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 44 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 45 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 46 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i6 %il_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 47 'zext' 'zext_ln428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln428" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 48 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 49 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln425" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 50 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 51 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 52 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 53 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 54 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 55 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_3 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 56 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 57 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i15 %dec_nbh_load" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 58 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 59 'bitconcatenate' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln759_2 = zext i22 %shl_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 60 'zext' 'zext_ln759_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.25ns)   --->   "%sub_ln759 = sub i23 %zext_ln759_2, i23 %zext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 61 'sub' 'sub_ln759' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 62 'load' 'accumc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 63 'load' 'accumd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 64 'load' 'accumd_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 65 'load' 'accumc_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%dec_del_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 66 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%dec_del_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 67 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 68 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 69 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 70 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 71 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 72 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 73 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 74 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 75 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 76 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i15 %dec_nbl_load" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 77 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln639_2 = zext i22 %shl_ln" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 79 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.25ns)   --->   "%sub_ln639 = sub i23 %zext_ln639_2, i23 %zext_ln639" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 80 'sub' 'sub_ln639' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 81 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 82 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%dec_del_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 83 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%dec_del_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 84 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%dec_del_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 85 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 86 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 87 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 88 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 89 [2/2] (2.32ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 89 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 90 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 91 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i15 %dec_deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 92 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln472 = sext i14 %tmp_3" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 93 'sext' 'sext_ln472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.34ns)   --->   "%mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 94 'mul' 'mul_ln472' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 95 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln758 = sext i16 %wd" [benchmarks/chstone/adpcm/src/adpcm.c:758->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 96 'sext' 'sext_ln758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%tmp_4 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 97 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln760 = sext i11 %tmp_4" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 98 'sext' 'sext_ln760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln760 = add i17 %sext_ln758, i17 %sext_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 99 'add' 'add_ln760' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%accumc_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 100 'load' 'accumc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%accumd_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 101 'load' 'accumd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 102 'load' 'accumc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 103 'load' 'accumd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 104 'load' 'accumc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 105 'load' 'accumd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%accumd_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 106 'load' 'accumd_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%accumc_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 107 'load' 'accumc_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 108 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln587_8 = sext i32 %dec_del_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 109 'sext' 'sext_ln587_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln587_9 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 110 'sext' 'sext_ln587_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [5/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 111 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 112 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 113 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln589_42 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 114 'sext' 'sext_ln589_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln589_43 = sext i32 %dec_del_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 115 'sext' 'sext_ln589_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln589_44 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 116 'sext' 'sext_ln589_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [5/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 117 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 118 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 119 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 120 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 120 'load' 'dec_del_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 121 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 121 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 122 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 122 'load' 'dec_del_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 123 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 123 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 124 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i15 %dec_detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 125 'zext' 'zext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i16 %qq4_code4_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 126 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (3.34ns)   --->   "%mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 127 'mul' 'mul_ln425' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln428 = sext i16 %qq6_code6_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 128 'sext' 'sext_ln428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (3.34ns)   --->   "%mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 129 'mul' 'mul_ln428' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i16 %trunc_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 130 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln640_2 = sext i13 %wl_code_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 131 'sext' 'sext_ln640_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.07ns)   --->   "%add_ln640 = add i17 %sext_ln640_2, i17 %sext_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 132 'add' 'add_ln640' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 133 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.87ns)   --->   "%sub_ln672 = sub i40 %shl_ln12, i40 %sext_ln587" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 134 'sub' 'sub_ln672' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%wd3_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 135 'partselect' 'wd3_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln672_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 136 'bitconcatenate' 'shl_ln672_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.87ns)   --->   "%sub_ln672_13 = sub i40 %shl_ln672_11, i40 %sext_ln589_42" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 137 'sub' 'sub_ln672_13' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%wd3_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_13, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 138 'partselect' 'wd3_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln690 = store i16 %dec_del_dltx_load_2, i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 139 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln692 = store i16 %dec_del_dltx_load, i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 140 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln587_10 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 141 'sext' 'sext_ln587_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln587_11 = sext i32 %dec_del_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 142 'sext' 'sext_ln587_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln587_12 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 143 'sext' 'sext_ln587_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [5/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 144 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (2.32ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 145 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 146 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 146 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln589_58 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 147 'sext' 'sext_ln589_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln589_59 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 148 'sext' 'sext_ln589_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [5/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 149 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [2/2] (2.32ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 150 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 151 [2/2] (2.32ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 151 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 152 [1/2] (2.32ns)   --->   "%dec_del_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 152 'load' 'dec_del_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 153 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 153 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 154 [1/2] (2.32ns)   --->   "%dec_del_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 154 'load' 'dec_del_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 155 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 155 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 156 [1/2] (3.34ns)   --->   "%mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 156 'mul' 'mul_ln472' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln472_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln472, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 157 'partselect' 'trunc_ln472_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 158 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 159 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.78ns)   --->   "%select_ln761 = select i1 %tmp_36, i17 0, i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 160 'select' 'select_ln761' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i17 %select_ln761" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 161 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.10ns)   --->   "%icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 162 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.75ns)   --->   "%select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 163 'select' 'select_ln763' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln475 = store i15 %select_ln763, i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:475]   --->   Operation 164 'store' 'store_ln475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 165 'partselect' 'wd1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln653_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 166 'partselect' 'trunc_ln653_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln672_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 167 'bitconcatenate' 'shl_ln672_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.87ns)   --->   "%sub_ln672_17 = sub i40 %shl_ln672_15, i40 %sext_ln587_10" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 168 'sub' 'sub_ln672_17' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%wd3_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_17, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 169 'partselect' 'wd3_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln690 = store i14 %dec_del_dhx_load_2, i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 170 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln692 = store i14 %dec_del_dhx_load, i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 171 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 172 [2/2] (2.32ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 172 'load' 'accumd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 173 [1/2] (2.32ns)   --->   "%accumc_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 173 'load' 'accumc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%accumd_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 174 'load' 'accumd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 175 [2/2] (2.32ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 175 'load' 'accumd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 176 [1/2] (2.32ns)   --->   "%accumc_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 176 'load' 'accumc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 177 [1/2] (2.32ns)   --->   "%accumd_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 177 'load' 'accumd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 178 [2/2] (2.32ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 178 'load' 'accumc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 179 [2/2] (2.32ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 179 'load' 'accumc_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 180 [4/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 180 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 181 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 182 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 182 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 183 [4/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 183 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (2.32ns)   --->   "%dec_del_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 184 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 185 [1/2] (2.32ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 185 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln589_48 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 186 'sext' 'sext_ln589_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln589_49 = sext i32 %dec_del_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 187 'sext' 'sext_ln589_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln589_50 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 188 'sext' 'sext_ln589_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [5/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 189 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln589_51 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 190 'sext' 'sext_ln589_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln589_52 = sext i32 %dec_del_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 191 'sext' 'sext_ln589_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln589_53 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 192 'sext' 'sext_ln589_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [5/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 193 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (3.34ns)   --->   "%mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 194 'mul' 'mul_ln425' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln425_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln425, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 195 'partselect' 'trunc_ln425_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/2] (3.34ns)   --->   "%mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 196 'mul' 'mul_ln428' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln428, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 197 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 198 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 199 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%select_ln641 = select i1 %tmp_27, i17 0, i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 200 'select' 'select_ln641' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i17 %select_ln641" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 201 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (2.10ns)   --->   "%icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 202 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.75ns)   --->   "%select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 203 'select' 'select_ln643' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln433 = store i15 %select_ln643, i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:433]   --->   Operation 204 'store' 'store_ln433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 205 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 206 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln672_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 207 'bitconcatenate' 'shl_ln672_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (2.87ns)   --->   "%sub_ln672_15 = sub i40 %shl_ln672_13, i40 %sext_ln589_48" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 208 'sub' 'sub_ln672_15' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%wd3_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_15, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 209 'partselect' 'wd3_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln672_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 210 'bitconcatenate' 'shl_ln672_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.87ns)   --->   "%sub_ln672_16 = sub i40 %shl_ln672_14, i40 %sext_ln589_51" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 211 'sub' 'sub_ln672_16' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%wd3_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_16, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 212 'partselect' 'wd3_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln688 = store i16 %dec_del_dltx_load_4, i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 213 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln587_14 = sext i14 %dec_del_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 214 'sext' 'sext_ln587_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [4/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 215 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/2] (2.32ns)   --->   "%dec_del_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 216 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 217 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 217 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln589_57 = sext i32 %dec_del_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 218 'sext' 'sext_ln589_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln589_75 = sext i14 %dec_del_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 219 'sext' 'sext_ln589_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [4/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 220 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/2] (2.32ns)   --->   "%dec_del_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 221 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 222 [1/2] (2.32ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 222 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln589_64 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 223 'sext' 'sext_ln589_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln589_65 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 224 'sext' 'sext_ln589_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [5/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 225 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln589_67 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 226 'sext' 'sext_ln589_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln589_78 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 227 'sext' 'sext_ln589_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln589_68 = sext i14 %dec_del_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 228 'sext' 'sext_ln589_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [5/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 229 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln656_2 = zext i5 %wd1_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 230 'zext' 'zext_ln656_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 231 'getelementptr' 'ilb_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (2.32ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 232 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_4 : Operation 233 [1/1] (1.81ns)   --->   "%icmp_ln668_2 = icmp_eq  i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 233 'icmp' 'icmp_ln668_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln672_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 234 'bitconcatenate' 'shl_ln672_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (2.87ns)   --->   "%sub_ln672_19 = sub i40 %shl_ln672_17, i40 %sext_ln589_57" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 235 'sub' 'sub_ln672_19' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%wd3_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_19, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 236 'partselect' 'wd3_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668_2, void %upzero_label11.i122, void %for.inc.i120" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 237 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln679_18 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 238 'sext' 'sext_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (3.34ns)   --->   "%mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 239 'mul' 'mul_ln679_17' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [2/2] (3.34ns)   --->   "%mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 240 'mul' 'mul_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [2/2] (3.34ns)   --->   "%mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 241 'mul' 'mul_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln688 = store i14 %dec_del_dhx_load_4, i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 242 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln693 = store i14 %trunc_ln472_1, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 243 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 244 [1/2] (2.32ns)   --->   "%accumd_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 244 'load' 'accumd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 245 [2/2] (2.32ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 245 'load' 'accumc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 246 [1/2] (2.32ns)   --->   "%accumd_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 246 'load' 'accumd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 247 [1/2] (2.32ns)   --->   "%accumc_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 247 'load' 'accumc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 248 [1/2] (2.32ns)   --->   "%accumc_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 248 'load' 'accumc_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 249 [2/2] (2.32ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 249 'load' 'accumd_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 250 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 251 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln587_13 = sext i16 %dec_del_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 252 'sext' 'sext_ln587_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [3/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 253 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln589_40 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 254 'sext' 'sext_ln589_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln589_41 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 255 'sext' 'sext_ln589_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [5/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 256 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln589_70 = sext i16 %dec_del_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 257 'sext' 'sext_ln589_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [3/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 258 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln589_45 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 259 'sext' 'sext_ln589_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln589_46 = sext i32 %dec_del_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 260 'sext' 'sext_ln589_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln589_47 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 261 'sext' 'sext_ln589_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [5/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 262 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [4/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 263 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln589_73 = sext i16 %dec_del_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 264 'sext' 'sext_ln589_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [4/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 265 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 266 'sext' 'sext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i5 %wd1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 267 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 268 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [2/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 269 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_5 : Operation 270 [1/1] (2.07ns)   --->   "%icmp_ln668 = icmp_eq  i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 270 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln672_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 271 'bitconcatenate' 'shl_ln672_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (2.87ns)   --->   "%sub_ln672_14 = sub i40 %shl_ln672_12, i40 %sext_ln589_45" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 272 'sub' 'sub_ln672_14' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%wd3_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_14, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 273 'partselect' 'wd3_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i35" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 274 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [2/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 275 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [2/2] (3.34ns)   --->   "%mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 276 'mul' 'mul_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [2/2] (3.34ns)   --->   "%mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 277 'mul' 'mul_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln689 = store i16 %dec_del_dltx_load_3, i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 278 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln691 = store i16 %dec_del_dltx_load_1, i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 279 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 280 [3/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 280 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln589_54 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 281 'sext' 'sext_ln589_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln589_55 = sext i32 %dec_del_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 282 'sext' 'sext_ln589_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln589_56 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 283 'sext' 'sext_ln589_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [5/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 284 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [3/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 285 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln589_61 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 286 'sext' 'sext_ln589_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln589_62 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 287 'sext' 'sext_ln589_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [5/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 288 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln589_63 = sext i32 %dec_del_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 289 'sext' 'sext_ln589_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [4/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 290 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln589_66 = sext i32 %dec_del_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 291 'sext' 'sext_ln589_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [4/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 292 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/2] (2.32ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 293 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_5 : Operation 294 [1/1] (1.73ns)   --->   "%sub_ln656_2 = sub i4 11, i4 %trunc_ln653_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 294 'sub' 'sub_ln656_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln672_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 295 'bitconcatenate' 'shl_ln672_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (2.87ns)   --->   "%sub_ln672_18 = sub i40 %shl_ln672_16, i40 %sext_ln589_54" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 296 'sub' 'sub_ln672_18' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%wd3_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_18, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 297 'partselect' 'wd3_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln672_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 298 'bitconcatenate' 'shl_ln672_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (2.87ns)   --->   "%sub_ln672_21 = sub i40 %shl_ln672_19, i40 %sext_ln589_63" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 299 'sub' 'sub_ln672_21' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%wd3_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_21, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 300 'partselect' 'wd3_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln672_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 301 'bitconcatenate' 'shl_ln672_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (2.87ns)   --->   "%sub_ln672_22 = sub i40 %shl_ln672_20, i40 %sext_ln589_66" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 302 'sub' 'sub_ln672_22' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%wd3_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_22, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 303 'partselect' 'wd3_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/2] (3.34ns)   --->   "%mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 304 'mul' 'mul_ln679_17' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/2] (3.34ns)   --->   "%mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 305 'mul' 'mul_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/2] (3.34ns)   --->   "%mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 306 'mul' 'mul_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_27, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 307 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 308 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_23, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 308 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 309 [1/1] (2.32ns)   --->   "%store_ln689 = store i14 %dec_del_dhx_load_3, i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 309 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln691 = store i14 %dec_del_dhx_load_1, i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 310 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 311 [1/2] (2.32ns)   --->   "%accumc_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 311 'load' 'accumc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 312 [2/2] (2.32ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 312 'load' 'accumd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 313 [2/2] (2.32ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 313 'load' 'accumc_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 314 [1/2] (2.32ns)   --->   "%accumd_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 314 'load' 'accumd_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 315 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 316 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 316 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 317 [2/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 317 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i32 %dec_del_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 318 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln589_69 = sext i16 %dec_del_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 319 'sext' 'sext_ln589_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [4/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 320 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [2/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 321 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [4/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 322 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln589_72 = sext i16 %dec_del_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 323 'sext' 'sext_ln589_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [3/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 324 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [3/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 325 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 326 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_6 : Operation 327 [1/1] (1.73ns)   --->   "%sub_ln656 = sub i4 9, i4 %trunc_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 327 'sub' 'sub_ln656' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 328 'bitconcatenate' 'shl_ln672_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (2.87ns)   --->   "%sub_ln672_12 = sub i40 %shl_ln672_s, i40 %sext_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 329 'sub' 'sub_ln672_12' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_12, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 330 'partselect' 'wd3_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 331 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [2/2] (3.34ns)   --->   "%mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 332 'mul' 'mul_ln679_12' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/2] (3.34ns)   --->   "%mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 333 'mul' 'mul_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [2/2] (3.34ns)   --->   "%mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 334 'mul' 'mul_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/2] (3.34ns)   --->   "%mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 335 'mul' 'mul_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_19, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 336 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_15, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 337 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 338 'br' 'br_ln688' <Predicate = (icmp_ln668)> <Delay = 1.58>
ST_6 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln693 = store i16 %trunc_ln425_2, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 339 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 340 [2/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 340 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [4/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 341 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [2/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 342 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln589_60 = sext i32 %dec_del_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 343 'sext' 'sext_ln589_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [4/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 344 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln589_77 = sext i14 %dec_del_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 345 'sext' 'sext_ln589_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [3/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 346 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [3/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 347 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%sub_ln656_2cast = zext i4 %sub_ln656_2" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 348 'zext' 'sub_ln656_2cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (3.56ns)   --->   "%wd3_21 = lshr i12 %ilb_table_load_2, i12 %sub_ln656_2cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 349 'lshr' 'wd3_21' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln657_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_21, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 350 'bitconcatenate' 'shl_ln657_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln478 = store i15 %shl_ln657_2, i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:478]   --->   Operation 351 'store' 'store_ln478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln672_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 352 'bitconcatenate' 'shl_ln672_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (2.87ns)   --->   "%sub_ln672_20 = sub i40 %shl_ln672_18, i40 %sext_ln589_60" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 353 'sub' 'sub_ln672_20' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%wd3_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_20, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 354 'partselect' 'wd3_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%sext_ln679_19 = sext i28 %mul_ln679_17" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 355 'sext' 'sext_ln679_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_19, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 356 'bitselect' 'tmp_37' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_17)   --->   "%select_ln666_17 = select i1 %tmp_37, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 357 'select' 'select_ln666_17' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_17 = add i32 %select_ln666_17, i32 %wd3_27" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 358 'add' 'add_ln684_17' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%sext_ln679_21 = sext i28 %mul_ln679_19" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 359 'sext' 'sext_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_21, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 360 'bitselect' 'tmp_39' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_19)   --->   "%select_ln666_19 = select i1 %tmp_39, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 361 'select' 'select_ln666_19' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_19 = add i32 %select_ln666_19, i32 %wd3_23" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 362 'add' 'add_ln684_19' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [2/2] (3.34ns)   --->   "%mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 363 'mul' 'mul_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%sext_ln679_24 = sext i28 %mul_ln679_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 364 'sext' 'sext_ln679_24' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_24, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 365 'bitselect' 'tmp_42' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_22)   --->   "%select_ln666_22 = select i1 %tmp_42, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 366 'select' 'select_ln666_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_22 = add i32 %select_ln666_22, i32 %wd3_26" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 367 'add' 'add_ln684_22' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_22, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 368 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 369 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_25, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 369 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 370 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 370 'br' 'br_ln688' <Predicate = (icmp_ln668_2)> <Delay = 1.58>
ST_6 : Operation 371 [2/2] (2.32ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 371 'load' 'accumc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 372 [1/2] (2.32ns)   --->   "%accumd_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 372 'load' 'accumd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 373 [1/2] (2.32ns)   --->   "%accumc_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 373 'load' 'accumc_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 374 [2/2] (2.32ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 374 'load' 'accumd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 375 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_9, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 375 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 376 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 376 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 377 [1/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 377 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [3/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 378 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/5] (3.87ns)   --->   "%mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 379 'mul' 'mul_ln589_10' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln589_71 = sext i16 %dec_del_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 380 'sext' 'sext_ln589_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [3/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 381 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [2/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 382 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [2/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 383 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%sub_ln656cast = zext i4 %sub_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 384 'zext' 'sub_ln656cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (3.56ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 385 'lshr' 'wd3' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 386 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln436 = store i15 %shl_ln11, i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:436]   --->   Operation 387 'store' 'store_ln436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%sext_ln679 = sext i32 %mul_ln679" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 388 'sext' 'sext_ln679' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 389 'bitselect' 'tmp_28' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%select_ln666 = select i1 %tmp_28, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 390 'select' 'select_ln666' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684 = add i32 %select_ln666, i32 %wd3_19" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 391 'add' 'add_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/2] (3.34ns)   --->   "%mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 392 'mul' 'mul_ln679_12' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%sext_ln679_14 = sext i32 %mul_ln679_13" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 393 'sext' 'sext_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_14, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 394 'bitselect' 'tmp_30' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_13)   --->   "%select_ln666_13 = select i1 %tmp_30, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 395 'select' 'select_ln666_13' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_13 = add i32 %select_ln666_13, i32 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 396 'add' 'add_ln684_13' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [2/2] (3.34ns)   --->   "%mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 397 'mul' 'mul_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/2] (3.34ns)   --->   "%mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 398 'mul' 'mul_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%sext_ln679_17 = sext i32 %mul_ln679_16" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 399 'sext' 'sext_ln679_17' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_17, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 400 'bitselect' 'tmp_33' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_16)   --->   "%select_ln666_16 = select i1 %tmp_33, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 401 'select' 'select_ln666_16' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_16 = add i32 %select_ln666_16, i32 %wd3_18" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 402 'add' 'add_ln684_16' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_14, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 403 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 404 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_17, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 404 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 405 [1/5] (3.87ns)   --->   "%zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 405 'mul' 'zl_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln589_74 = sext i14 %dec_del_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 406 'sext' 'sext_ln589_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [3/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 407 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/5] (3.87ns)   --->   "%mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 408 'mul' 'mul_ln589_15' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln589_76 = sext i14 %dec_del_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 409 'sext' 'sext_ln589_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [3/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 410 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [2/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 411 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [2/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 412 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_17, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 413 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 414 [2/2] (3.34ns)   --->   "%mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 414 'mul' 'mul_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_19, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 415 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 416 [2/2] (3.34ns)   --->   "%mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 416 'mul' 'mul_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/2] (3.34ns)   --->   "%mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 417 'mul' 'mul_ln679_21' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit140" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 418 'br' 'br_ln688' <Predicate = (!icmp_ln668_2)> <Delay = 1.58>
ST_7 : Operation 419 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_24, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 419 'store' 'store_ln672' <Predicate = (icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 420 [1/2] (2.32ns)   --->   "%accumc_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 420 'load' 'accumc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 421 [1/2] (2.32ns)   --->   "%accumd_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 421 'load' 'accumd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 422 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 422 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 423 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 423 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 424 [2/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 424 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [2/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 425 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/5] (3.87ns)   --->   "%mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 426 'mul' 'mul_ln589_12' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/5] (3.87ns)   --->   "%mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 427 'mul' 'mul_ln589_13' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (3.04ns)   --->   "%add_ln589 = add i46 %zl, i46 %mul_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 428 'add' 'add_ln589' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 429 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%sext_ln679_13 = sext i32 %mul_ln679_12" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 430 'sext' 'sext_ln679_13' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_13, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 431 'bitselect' 'tmp_29' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_12)   --->   "%select_ln666_12 = select i1 %tmp_29, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 432 'select' 'select_ln666_12' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_12 = add i32 %select_ln666_12, i32 %wd3_14" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 433 'add' 'add_ln684_12' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_13, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 434 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 435 [1/2] (3.34ns)   --->   "%mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 435 'mul' 'mul_ln679_14' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%sext_ln679_16 = sext i32 %mul_ln679_15" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 436 'sext' 'sext_ln679_16' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_16, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 437 'bitselect' 'tmp_32' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_15)   --->   "%select_ln666_15 = select i1 %tmp_32, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 438 'select' 'select_ln666_15' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_15 = add i32 %select_ln666_15, i32 %wd3_17" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 439 'add' 'add_ln684_15' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 440 'br' 'br_ln688' <Predicate = (!icmp_ln668)> <Delay = 1.58>
ST_8 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_16, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 441 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 442 [2/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 442 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [2/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 443 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/5] (3.87ns)   --->   "%mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 444 'mul' 'mul_ln589_17' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/5] (3.87ns)   --->   "%mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 445 'mul' 'mul_ln589_18' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (3.04ns)   --->   "%add_ln589_14 = add i46 %zl_5, i46 %mul_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 446 'add' 'add_ln589_14' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/2] (3.34ns)   --->   "%mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 447 'mul' 'mul_ln679_18' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/2] (3.34ns)   --->   "%mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 448 'mul' 'mul_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%sext_ln679_23 = sext i28 %mul_ln679_21" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 449 'sext' 'sext_ln679_23' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_23, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 450 'bitselect' 'tmp_41' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_21)   --->   "%select_ln666_21 = select i1 %tmp_41, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 451 'select' 'select_ln666_21' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_21 = add i32 %select_ln666_21, i32 %wd3_25" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 452 'add' 'add_ln684_21' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%storemerge28 = phi i32 %add_ln684_22, void %upzero_label11.i122, i32 %wd3_26, void %for.inc.i120"   --->   Operation 453 'phi' 'storemerge28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge28, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 454 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 455 [2/2] (2.32ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 455 'load' 'accumc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 456 [2/2] (2.32ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 456 'load' 'accumd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 457 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_8, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 457 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 458 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_6, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 458 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 459 [1/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 459 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/5] (3.87ns)   --->   "%mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 460 'mul' 'mul_ln589_11' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (3.04ns)   --->   "%add_ln589_11 = add i46 %mul_ln589_12, i46 %mul_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 461 'add' 'add_ln589_11' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%sext_ln679_15 = sext i32 %mul_ln679_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 462 'sext' 'sext_ln679_15' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_15, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 463 'bitselect' 'tmp_31' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_14)   --->   "%select_ln666_14 = select i1 %tmp_31, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 464 'select' 'select_ln666_14' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_14 = add i32 %select_ln666_14, i32 %wd3_16" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 465 'add' 'add_ln684_14' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_15, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 466 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln684_16, void %upzero_label11.i, i32 %wd3_18, void %for.inc.i35"   --->   Operation 467 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 468 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 469 [1/5] (3.87ns)   --->   "%mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 469 'mul' 'mul_ln589_14' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/5] (3.87ns)   --->   "%mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 470 'mul' 'mul_ln589_16' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (3.04ns)   --->   "%add_ln589_16 = add i46 %mul_ln589_17, i46 %mul_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 471 'add' 'add_ln589_16' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%sext_ln679_20 = sext i28 %mul_ln679_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 472 'sext' 'sext_ln679_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_20, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 473 'bitselect' 'tmp_38' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_18)   --->   "%select_ln666_18 = select i1 %tmp_38, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 474 'select' 'select_ln666_18' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_18 = add i32 %select_ln666_18, i32 %wd3_22" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 475 'add' 'add_ln684_18' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%sext_ln679_22 = sext i28 %mul_ln679_20" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 476 'sext' 'sext_ln679_22' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_22, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 477 'bitselect' 'tmp_40' <Predicate = (!icmp_ln668_2)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_20)   --->   "%select_ln666_20 = select i1 %tmp_40, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 478 'select' 'select_ln666_20' <Predicate = (!icmp_ln668_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_20 = add i32 %select_ln666_20, i32 %wd3_24" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 479 'add' 'add_ln684_20' <Predicate = (!icmp_ln668_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_21, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 480 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 481 [1/2] (2.32ns)   --->   "%accumc_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 481 'load' 'accumc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 482 [1/2] (2.32ns)   --->   "%accumd_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 482 'load' 'accumd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_7, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 483 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 484 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_5, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 484 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 485 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_3, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 485 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 486 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 486 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 487 [1/1] (3.04ns)   --->   "%add_ln589_10 = add i46 %add_ln589, i46 %mul_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 487 'add' 'add_ln589_10' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [1/1] (3.04ns)   --->   "%add_ln589_12 = add i46 %add_ln589_11, i46 %mul_ln589_11" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 488 'add' 'add_ln589_12' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_12, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 489 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_14, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:443]   --->   Operation 490 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 491 [1/1] (3.04ns)   --->   "%add_ln589_15 = add i46 %add_ln589_14, i46 %mul_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 491 'add' 'add_ln589_15' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [1/1] (3.04ns)   --->   "%add_ln589_17 = add i46 %add_ln589_16, i46 %mul_ln589_16" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 492 'add' 'add_ln589_17' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_18, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 493 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 494 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_20, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:484]   --->   Operation 494 'store' 'store_ln684' <Predicate = (!icmp_ln668_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 495 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_4, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 495 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 496 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_2, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 496 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 497 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 497 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 498 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load_1, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 498 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 11 <SV = 10> <Delay = 3.04>
ST_11 : Operation 499 [1/1] (3.04ns)   --->   "%zl_4 = add i46 %add_ln589_12, i46 %add_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 499 'add' 'zl_4' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_4, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:417]   --->   Operation 500 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (3.04ns)   --->   "%zl_6 = add i46 %add_ln589_17, i46 %add_ln589_15" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 501 'add' 'zl_6' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln591_2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_6, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:463]   --->   Operation 502 'partselect' 'trunc_ln591_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 503 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 504 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 505 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln600_7 = sext i32 %pl2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 506 'sext' 'sext_ln600_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln604_4 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 507 'sext' 'sext_ln604_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [5/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 508 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/1] (2.55ns)   --->   "%add_ln440 = add i32 %sext_ln425_1, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:440]   --->   Operation 509 'add' 'add_ln440' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln472_1 = sext i14 %trunc_ln472_1" [benchmarks/chstone/adpcm/src/adpcm.c:472]   --->   Operation 510 'sext' 'sext_ln472_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (2.55ns)   --->   "%add_ln481 = add i32 %sext_ln472_1, i32 %trunc_ln591_2" [benchmarks/chstone/adpcm/src/adpcm.c:481]   --->   Operation 511 'add' 'add_ln481' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 512 [4/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 512 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 513 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 514 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln705 = sext i32 %add_ln440" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 515 'sext' 'sext_ln705' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln705_4 = sext i32 %dec_plt1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 516 'sext' 'sext_ln705_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [5/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 517 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %dec_plt2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 518 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [5/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 519 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln457 = store i32 %dec_plt1_load, i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:457]   --->   Operation 520 'store' 'store_ln457' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln458 = store i32 %add_ln440, i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:458]   --->   Operation 521 'store' 'store_ln458' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 522 [3/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 522 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [4/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 523 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [4/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 524 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 525 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 526 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln705_5 = sext i32 %add_ln481" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 527 'sext' 'sext_ln705_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln705_6 = sext i32 %dec_ph1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 528 'sext' 'sext_ln705_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [5/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 529 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i32 %dec_ph2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 530 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [5/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 531 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln498 = store i32 %dec_ph1_load, i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:498]   --->   Operation 532 'store' 'store_ln498' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln499 = store i32 %add_ln481, i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:499]   --->   Operation 533 'store' 'store_ln499' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 534 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 535 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 536 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i32 %pl" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 537 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln600_6 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 538 'sext' 'sext_ln600_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [5/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 539 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [2/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 540 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [3/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 541 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [3/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 542 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%store_ln455 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:455]   --->   Operation 543 'store' 'store_ln455' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 544 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 545 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 546 'bitconcatenate' 'pl2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln600_10 = sext i32 %pl2_2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 547 'sext' 'sext_ln600_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln604_6 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 548 'sext' 'sext_ln604_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 549 [5/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 549 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [4/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 550 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 551 [4/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 551 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [2/2] (2.32ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 552 'load' 'accumc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_15 : Operation 553 [2/2] (2.32ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 553 'load' 'accumd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 554 [4/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 554 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 555 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [2/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 556 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [2/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 557 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 558 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 559 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 560 'bitconcatenate' 'pl_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln600_8 = sext i32 %pl_5" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 561 'sext' 'sext_ln600_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln600_9 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 562 'sext' 'sext_ln600_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 563 [5/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 563 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [4/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 564 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [3/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 565 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [3/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 566 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln496 = store i31 %dec_rh1_load, i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 567 'store' 'store_ln496' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 568 [1/2] (2.32ns)   --->   "%accumc_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 568 'load' 'accumc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_16 : Operation 569 [1/2] (2.32ns)   --->   "%accumd_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 569 'load' 'accumd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 570 [3/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 570 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i15 %dec_al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 571 'sext' 'sext_ln604' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 572 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 573 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 574 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 575 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln716 = sext i22 %shl_ln13" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 576 'sext' 'sext_ln716' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (2.25ns)   --->   "%sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 577 'sub' 'sub_ln716' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 578 [4/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 578 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [3/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 579 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 580 [2/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 580 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 581 [2/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 581 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln517 = sext i32 %accumc_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 582 'sext' 'sext_ln517' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%accumc_load_10_cast = sext i32 %accumc_load_10" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 583 'sext' 'accumc_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 584 [1/1] (2.55ns)   --->   "%tmp = add i33 %accumc_load_10_cast, i33 %sext_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 584 'add' 'tmp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [1/1] (2.32ns)   --->   "%store_ln532 = store i32 %accumc_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:532]   --->   Operation 585 'store' 'store_ln532' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_17 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln533 = store i32 %accumd_load, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:533]   --->   Operation 586 'store' 'store_ln533' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 587 [2/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 587 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 588 'bitconcatenate' 'wd2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln702 = sext i18 %wd2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 589 'sext' 'sext_ln702' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (2.13ns)   --->   "%sub_ln706 = sub i19 0, i19 %sext_ln702" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 590 'sub' 'sub_ln706' <Predicate = (!tmp_34)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 591 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%trunc_ln15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 592 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%sext_ln716_4 = sext i16 %trunc_ln15" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 593 'sext' 'sext_ln716_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%select_ln716 = select i1 %tmp_35, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 594 'select' 'select_ln716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 595 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716 = add i17 %sext_ln716_4, i17 %select_ln716" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 595 'add' 'add_ln716' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 596 [3/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 596 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln604_5 = sext i15 %dec_ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 597 'sext' 'sext_ln604_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 598 [2/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 598 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 599 [1/5] (3.87ns)   --->   "%mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 599 'mul' 'mul_ln705_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 600 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 601 [1/5] (3.87ns)   --->   "%mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 601 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln716_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 602 'bitconcatenate' 'shl_ln716_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln716_5 = sext i22 %shl_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 603 'sext' 'sext_ln716_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/1] (2.25ns)   --->   "%sub_ln716_2 = sub i23 %sext_ln716_5, i23 %sext_ln604_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 604 'sub' 'sub_ln716_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_cast = sext i33 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 605 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 606 [5/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 606 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 607 [1/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 607 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 608 'partselect' 'tmp_s' <Predicate = (tmp_34)> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln707 = sext i11 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 609 'sext' 'sext_ln707' <Predicate = (tmp_34)> <Delay = 0.00>
ST_19 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 610 'partselect' 'tmp_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%select_ln705 = select i1 %tmp_34, i12 %sext_ln707, i12 %tmp_1" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 611 'select' 'select_ln705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln708_4 = sext i12 %select_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 612 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2 = add i17 %add_ln716, i17 %sext_ln708_4" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 613 'add' 'apl2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [2/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 614 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/5] (3.87ns)   --->   "%mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 615 'mul' 'mul_ln604_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "%wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 616 'bitconcatenate' 'wd2_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln702_2 = sext i18 %wd2_2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 617 'sext' 'sext_ln702_2' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_19 : Operation 618 [1/1] (2.13ns)   --->   "%sub_ln706_2 = sub i19 0, i19 %sext_ln702_2" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 618 'sub' 'sub_ln706_2' <Predicate = (!tmp_43)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 619 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%trunc_ln716_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_2, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 620 'partselect' 'trunc_ln716_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%sext_ln716_6 = sext i16 %trunc_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 621 'sext' 'sext_ln716_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_5)   --->   "%select_ln716_2 = select i1 %tmp_44, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 622 'select' 'select_ln716_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 623 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716_5 = add i17 %sext_ln716_6, i17 %select_ln716_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 623 'add' 'add_ln716_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 624 [4/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 624 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 625 [1/1] (3.07ns)   --->   "%pl_4 = add i47 %mul_ln604, i47 %mul_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 625 'add' 'pl_4' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 626 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 627 [1/1] (2.10ns)   --->   "%icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 627 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/5] (3.87ns)   --->   "%mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 628 'mul' 'mul_ln600_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 629 'partselect' 'tmp_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%sext_ln707_2 = sext i11 %tmp_2" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 630 'sext' 'sext_ln707_2' <Predicate = (tmp_43)> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_2, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 631 'partselect' 'tmp_5' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_20 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%select_ln705_2 = select i1 %tmp_43, i12 %sext_ln707_2, i12 %tmp_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 632 'select' 'select_ln705_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node apl2_8)   --->   "%sext_ln708_5 = sext i12 %select_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 633 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 634 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2_8 = add i17 %add_ln716_5, i17 %sext_ln708_5" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 634 'add' 'apl2_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln516_4 = sext i32 %accumd_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 635 'sext' 'sext_ln516_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 636 [5/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 636 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [3/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 637 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.87>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i16 %dec_al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:420]   --->   Operation 638 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (2.55ns)   --->   "%add_ln422 = add i32 %trunc_ln11, i32 %trunc_ln" [benchmarks/chstone/adpcm/src/adpcm.c:422]   --->   Operation 639 'add' 'add_ln422' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:425]   --->   Operation 640 'trunc' 'trunc_ln425' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 641 [1/1] (0.78ns)   --->   "%apl2_6 = select i1 %icmp_ln719, i17 12288, i17 %apl2" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 641 'select' 'apl2_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %apl2_6" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 642 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (2.10ns)   --->   "%icmp_ln721 = icmp_slt  i17 %apl2_6, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 643 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 644 [1/1] (0.75ns)   --->   "%apl2_7 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 644 'select' 'apl2_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln446 = store i15 %apl2_7, i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:446]   --->   Operation 645 'store' 'store_ln446' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 646 'bitconcatenate' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln734 = sext i24 %shl_ln14" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 647 'sext' 'sext_ln734' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (2.31ns)   --->   "%sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 648 'sub' 'sub_ln734' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (3.07ns)   --->   "%pl_6 = add i47 %mul_ln604_2, i47 %mul_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 649 'add' 'pl_6' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln605_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 650 'partselect' 'trunc_ln605_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 651 [1/1] (2.10ns)   --->   "%icmp_ln719_2 = icmp_sgt  i17 %apl2_8, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 651 'icmp' 'icmp_ln719_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [4/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 652 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 653 [2/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 653 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.87>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln428_1 = sext i16 %trunc_ln425_2" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 654 'sext' 'sext_ln428_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln428_2 = sext i16 %trunc_ln12" [benchmarks/chstone/adpcm/src/adpcm.c:428]   --->   Operation 655 'sext' 'sext_ln428_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [1/1] (2.55ns)   --->   "%add_ln430 = add i32 %sext_ln428_2, i32 %add_ln422" [benchmarks/chstone/adpcm/src/adpcm.c:430]   --->   Operation 656 'add' 'add_ln430' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln16 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 657 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln735 = sext i17 %trunc_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 658 'sext' 'sext_ln735' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln735 = select i1 %tmp_34, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 659 'select' 'select_ln735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 660 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln735, i18 %sext_ln735" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 660 'add' 'apl1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 661 [1/1] (1.94ns)   --->   "%wd3_20 = sub i15 15360, i15 %apl2_7" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 661 'sub' 'wd3_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 662 [1/1] (2.52ns)   --->   "%add_ln452 = add i31 %trunc_ln425, i31 %sext_ln428_1" [benchmarks/chstone/adpcm/src/adpcm.c:452]   --->   Operation 662 'add' 'add_ln452' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%store_ln456 = store i31 %add_ln452, i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:456]   --->   Operation 663 'store' 'store_ln456' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln602_2 = sext i16 %dec_ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:466]   --->   Operation 664 'sext' 'sext_ln602_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.78ns)   --->   "%apl2_9 = select i1 %icmp_ln719_2, i17 12288, i17 %apl2_8" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 665 'select' 'apl2_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i17 %apl2_9" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 666 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (2.10ns)   --->   "%icmp_ln721_2 = icmp_slt  i17 %apl2_9, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 667 'icmp' 'icmp_ln721_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 668 [1/1] (0.75ns)   --->   "%apl2_10 = select i1 %icmp_ln721_2, i15 20480, i15 %trunc_ln703_2" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 668 'select' 'apl2_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln487 = store i15 %apl2_10, i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:487]   --->   Operation 669 'store' 'store_ln487' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln734_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 670 'bitconcatenate' 'shl_ln734_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln734_2 = sext i24 %shl_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 671 'sext' 'sext_ln734_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 672 [1/1] (2.31ns)   --->   "%sub_ln734_2 = sub i25 %sext_ln734_2, i25 %sext_ln602_2" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 672 'sub' 'sub_ln734_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 673 [1/1] (2.55ns)   --->   "%add_ln493 = add i32 %add_ln481, i32 %trunc_ln605_2" [benchmarks/chstone/adpcm/src/adpcm.c:493]   --->   Operation 673 'add' 'add_ln493' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:496]   --->   Operation 674 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln497 = store i31 %trunc_ln496, i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:497]   --->   Operation 675 'store' 'store_ln497' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 676 [3/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 676 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 677 [1/5] (3.87ns)   --->   "%tmp34 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 677 'mul' 'tmp34' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 678 'zext' 'zext_ln733' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln733_4 = zext i15 %wd3_20" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 679 'zext' 'zext_ln733_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 680 [1/1] (2.13ns)   --->   "%icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 680 'icmp' 'icmp_ln745' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [1/1] (0.75ns)   --->   "%apl1_8 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 681 'select' 'apl1_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln733 = trunc i18 %apl1_8" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 682 'trunc' 'trunc_ln733' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 683 [1/1] (1.94ns)   --->   "%apl1_9 = sub i16 0, i16 %zext_ln733_4" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 683 'sub' 'apl1_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%trunc_ln734_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_2, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 684 'partselect' 'trunc_ln734_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%sext_ln735_2 = sext i17 %trunc_ln734_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 685 'sext' 'sext_ln735_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%select_ln735_2 = select i1 %tmp_43, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 686 'select' 'select_ln735_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 687 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1_11 = add i18 %select_ln735_2, i18 %sext_ln735_2" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 687 'add' 'apl1_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 688 [1/1] (1.94ns)   --->   "%wd3_28 = sub i15 15360, i15 %apl2_10" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 688 'sub' 'wd3_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 689 [1/1] (2.55ns)   --->   "%sub_ln504 = sub i32 %add_ln430, i32 %add_ln493" [benchmarks/chstone/adpcm/src/adpcm.c:504]   --->   Operation 689 'sub' 'sub_ln504' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 690 [1/1] (2.55ns)   --->   "%add_ln505 = add i32 %add_ln493, i32 %add_ln430" [benchmarks/chstone/adpcm/src/adpcm.c:505]   --->   Operation 690 'add' 'add_ln505' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 691 [2/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 691 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln747 = sext i16 %apl1_9" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 692 'sext' 'sext_ln747' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 693 [1/1] (2.13ns)   --->   "%icmp_ln747 = icmp_slt  i18 %apl1_8, i18 %sext_ln747" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 693 'icmp' 'icmp_ln747' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 694 [1/1] (0.80ns)   --->   "%apl1_10 = select i1 %icmp_ln747, i16 %apl1_9, i16 %trunc_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 694 'select' 'apl1_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 695 [1/1] (0.00ns)   --->   "%store_ln449 = store i16 %apl1_10, i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:449]   --->   Operation 695 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln733_5 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 696 'zext' 'zext_ln733_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln733_6 = zext i15 %wd3_28" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 697 'zext' 'zext_ln733_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 698 [1/1] (2.13ns)   --->   "%icmp_ln745_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln733_5" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 698 'icmp' 'icmp_ln745_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 699 [1/1] (0.75ns)   --->   "%apl1_12 = select i1 %icmp_ln745_2, i18 %zext_ln733_5, i18 %apl1_11" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 699 'select' 'apl1_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln733_2 = trunc i18 %apl1_12" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 700 'trunc' 'trunc_ln733_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 701 [1/1] (1.94ns)   --->   "%apl1_13 = sub i16 0, i16 %zext_ln733_6" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 701 'sub' 'apl1_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln504, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 702 'bitconcatenate' 'shl_ln16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i36 %shl_ln16" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 703 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln511_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln504, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 704 'bitconcatenate' 'shl_ln511_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln511_1 = sext i34 %shl_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 705 'sext' 'sext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 706 [1/1] (2.71ns)   --->   "%xa1 = sub i37 %sext_ln511, i37 %sext_ln511_1" [benchmarks/chstone/adpcm/src/adpcm.c:511]   --->   Operation 706 'sub' 'xa1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln516 = sext i32 %add_ln505" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 707 'sext' 'sext_ln516' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln17 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumc_load_1, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 708 'bitconcatenate' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln516_2 = sext i38 %shl_ln17" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 709 'sext' 'sext_ln516_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln516_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumc_load_1, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 710 'bitconcatenate' 'shl_ln516_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln516_3 = sext i36 %shl_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 711 'sext' 'sext_ln516_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 712 [1/1] (2.79ns)   --->   "%sub_ln516 = sub i39 %sext_ln516_2, i39 %sext_ln516_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 712 'sub' 'sub_ln516' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 713 [1/5] (3.87ns)   --->   "%mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 713 'mul' 'mul_ln516_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln520 = sext i32 %accumd_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 714 'sext' 'sext_ln520' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (2.55ns)   --->   "%tmp35 = add i33 %sext_ln520, i33 %sext_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 715 'add' 'tmp35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln535 = store i32 %sub_ln504, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:535]   --->   Operation 716 'store' 'store_ln535' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 717 [1/1] (2.32ns)   --->   "%store_ln536 = store i32 %add_ln505, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:536]   --->   Operation 717 'store' 'store_ln536' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 25 <SV = 24> <Delay = 2.94>
ST_25 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln747_2 = sext i16 %apl1_13" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 718 'sext' 'sext_ln747_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 719 [1/1] (2.13ns)   --->   "%icmp_ln747_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln747_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 719 'icmp' 'icmp_ln747_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 720 [1/1] (0.80ns)   --->   "%apl1_14 = select i1 %icmp_ln747_2, i16 %apl1_13, i16 %trunc_ln733_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 720 'select' 'apl1_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%store_ln490 = store i16 %apl1_14, i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:490]   --->   Operation 721 'store' 'store_ln490' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i37 %xa1" [benchmarks/chstone/adpcm/src/adpcm.c:406]   --->   Operation 722 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (2.83ns)   --->   "%add_ln520 = add i39 %sub_ln516, i39 %sext_ln406" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 723 'add' 'add_ln520' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln516_6 = sext i32 %accumc_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 724 'sext' 'sext_ln516_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 725 [5/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 725 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln517_5 = sext i32 %accumd_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 726 'sext' 'sext_ln517_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 727 [5/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 727 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln516_8 = sext i32 %accumc_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 728 'sext' 'sext_ln516_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 729 [5/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 729 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln516_9 = sext i32 %accumd_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 730 'sext' 'sext_ln516_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 731 [5/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 731 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln516_10 = sext i32 %accumc_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 732 'sext' 'sext_ln516_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 733 [5/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 733 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.87>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln517_3 = sext i32 %accumd_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 734 'sext' 'sext_ln517_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [5/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 735 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 736 [4/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 736 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 737 [4/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 737 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 738 [4/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 738 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 739 [4/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 739 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln517_6 = sext i32 %accumc_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 740 'sext' 'sext_ln517_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 741 [5/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 741 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 742 [4/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 742 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln516_11 = sext i32 %accumd_load_6" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 743 'sext' 'sext_ln516_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [5/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 744 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln516_12 = sext i32 %accumc_load_7" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 745 'sext' 'sext_ln516_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [5/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 746 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln516_15 = sext i32 %accumc_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 747 'sext' 'sext_ln516_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [5/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 748 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln521_2 = sext i33 %tmp35" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 749 'sext' 'sext_ln521_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 750 [5/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 750 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.87>
ST_28 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln517_1 = sext i32 %accumd_load" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 751 'sext' 'sext_ln517_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 752 [5/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 752 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 753 [4/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 753 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 754 [3/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 754 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 755 [3/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 755 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 756 [3/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 756 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 757 [3/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 757 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 758 [4/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 758 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln517_7 = sext i32 %accumd_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 759 'sext' 'sext_ln517_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 760 [5/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 760 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [3/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 761 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 762 [4/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 762 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 763 [4/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 763 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln517_9 = sext i32 %accumc_load_8" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 764 'sext' 'sext_ln517_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 765 [5/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 765 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 766 [4/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 766 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 767 [4/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 767 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 768 [4/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 768 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 769 [3/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 769 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 770 [2/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 770 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 771 [2/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 771 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 772 [2/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 772 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 773 [2/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 773 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 774 [3/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 774 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 775 [4/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 775 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 776 [2/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 776 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 777 [3/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 777 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 778 [3/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 778 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 779 [4/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 779 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 780 [3/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 780 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 781 [3/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 781 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 782 [3/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 782 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 783 [2/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 783 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 784 [1/5] (3.87ns)   --->   "%mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 784 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 785 [1/5] (3.87ns)   --->   "%mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 785 'mul' 'mul_ln517_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 786 [1/5] (3.87ns)   --->   "%mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 786 'mul' 'mul_ln516_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 787 [1/5] (3.87ns)   --->   "%mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 787 'mul' 'mul_ln516_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 788 [2/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 788 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 789 [3/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 789 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 790 [1/5] (3.87ns)   --->   "%mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 790 'mul' 'mul_ln516_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 791 [2/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 791 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 792 [2/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 792 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 793 [3/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 793 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 794 [2/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 794 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 795 [2/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 795 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 796 [2/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 796 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 797 [1/5] (3.87ns)   --->   "%mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 797 'mul' 'mul_ln517_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln517_4 = sext i43 %mul_ln516" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 798 'sext' 'sext_ln517_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln516_7 = sext i45 %mul_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 799 'sext' 'sext_ln516_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 800 [1/5] (3.87ns)   --->   "%mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 800 'mul' 'mul_ln517_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 801 [2/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 801 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 802 [1/5] (3.87ns)   --->   "%mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 802 'mul' 'mul_ln516_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 803 [1/5] (3.87ns)   --->   "%mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 803 'mul' 'mul_ln516_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 804 [2/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 804 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 805 [1/5] (3.87ns)   --->   "%mul_ln516_6 = mul i41 %sext_ln516_15, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 805 'mul' 'mul_ln516_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 806 [1/1] (3.01ns)   --->   "%add_ln520_1 = add i45 %sext_ln517_4, i45 %mul_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 806 'add' 'add_ln520_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_10, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 807 'bitconcatenate' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln521 = sext i36 %shl_ln19" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 808 'sext' 'sext_ln521' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln521_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load_10, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 809 'bitconcatenate' 'shl_ln521_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln521_1 = sext i34 %shl_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 810 'sext' 'sext_ln521_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 811 [1/1] (2.71ns)   --->   "%sub_ln521 = sub i37 %sext_ln521, i37 %sext_ln521_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 811 'sub' 'sub_ln521' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 812 [1/5] (3.87ns)   --->   "%mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 812 'mul' 'mul_ln521' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 813 [1/1] (3.04ns)   --->   "%add_ln521_1 = add i46 %sext_ln516_7, i46 %mul_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 813 'add' 'add_ln521_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.87>
ST_32 : Operation 814 [1/5] (3.87ns)   --->   "%mul_ln517 = mul i41 %sext_ln517_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 814 'mul' 'mul_ln517' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln516_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumc_load_2, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 815 'bitconcatenate' 'shl_ln516_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln517_2 = sext i39 %shl_ln516_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 816 'sext' 'sext_ln517_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln516_5 = sext i44 %mul_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 817 'sext' 'sext_ln516_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 818 [1/5] (3.87ns)   --->   "%mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 818 'mul' 'mul_ln517_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln517_8 = sext i44 %mul_ln516_4" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 819 'sext' 'sext_ln517_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln18 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumd_load_7, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 820 'bitconcatenate' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln516_13 = sext i39 %shl_ln18" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 821 'sext' 'sext_ln516_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 822 [1/5] (3.87ns)   --->   "%mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 822 'mul' 'mul_ln517_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln517_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumd_load_8, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 823 'bitconcatenate' 'shl_ln517_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln517_10 = sext i38 %shl_ln517_1" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 824 'sext' 'sext_ln517_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln517_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_8, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 825 'bitconcatenate' 'shl_ln517_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln517_11 = sext i36 %shl_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 826 'sext' 'sext_ln517_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (2.79ns)   --->   "%sub_ln517 = sub i39 %sext_ln517_10, i39 %sext_ln517_11" [benchmarks/chstone/adpcm/src/adpcm.c:517]   --->   Operation 827 'sub' 'sub_ln517' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln520_1 = sext i40 %tmp34" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 828 'sext' 'sext_ln520_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [1/1] (3.01ns)   --->   "%add_ln520_2 = add i45 %add_ln520_1, i45 %sext_ln517_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 829 'add' 'add_ln520_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 830 [1/1] (3.01ns)   --->   "%add_ln520_4 = add i45 %mul_ln516_3, i45 %sext_ln517_8" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 830 'add' 'add_ln520_4' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 831 [1/1] (2.90ns)   --->   "%add_ln520_6 = add i41 %mul_ln516_6, i41 %sext_ln520_1" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 831 'add' 'add_ln520_6' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%sub_ln521_cast = sext i37 %sub_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 832 'sext' 'sub_ln521_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (3.04ns)   --->   "%add_ln521_2 = add i46 %add_ln521_1, i46 %sext_ln516_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 833 'add' 'add_ln521_2' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 834 [1/1] (2.93ns)   --->   "%add_ln521_4 = add i42 %mul_ln516_7, i42 %sext_ln516_13" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 834 'add' 'add_ln521_4' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 835 [1/1] (2.83ns)   --->   "%add_ln521_6 = add i39 %mul_ln521, i39 %sub_ln521_cast" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 835 'add' 'add_ln521_6' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.04>
ST_33 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln516_1 = sext i41 %mul_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 836 'sext' 'sext_ln516_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln516_14 = sext i39 %sub_ln517" [benchmarks/chstone/adpcm/src/adpcm.c:516]   --->   Operation 837 'sext' 'sext_ln516_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln520_2 = sext i39 %add_ln520" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 838 'sext' 'sext_ln520_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 839 [1/1] (3.01ns)   --->   "%add_ln520_3 = add i45 %add_ln520_2, i45 %sext_ln520_2" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 839 'add' 'add_ln520_3' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln520_4 = sext i45 %add_ln520_4" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 840 'sext' 'sext_ln520_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 841 [1/1] (3.04ns)   --->   "%add_ln520_5 = add i46 %sext_ln520_4, i46 %mul_ln517_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 841 'add' 'add_ln520_5' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln520_5 = sext i41 %add_ln520_6" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 842 'sext' 'sext_ln520_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 843 [1/1] (2.93ns)   --->   "%add_ln520_7 = add i42 %sext_ln520_5, i42 %mul_ln517_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 843 'add' 'add_ln520_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 844 [1/1] (2.93ns)   --->   "%add_ln521 = add i42 %mul_ln516_2, i42 %sext_ln516_1" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 844 'add' 'add_ln521' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln521_4 = sext i42 %add_ln521_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 845 'sext' 'sext_ln521_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 846 [1/1] (3.01ns)   --->   "%add_ln521_5 = add i45 %sext_ln521_4, i45 %mul_ln517_4" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 846 'add' 'add_ln521_5' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln521_5 = sext i39 %add_ln521_6" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 847 'sext' 'sext_ln521_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 848 [1/1] (2.83ns)   --->   "%add_ln521_7 = add i40 %sext_ln521_5, i40 %sext_ln516_14" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 848 'add' 'add_ln521_7' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.04>
ST_34 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln520_6 = sext i42 %add_ln520_7" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 849 'sext' 'sext_ln520_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 850 [1/1] (3.04ns)   --->   "%add_ln520_8 = add i46 %sext_ln520_6, i46 %add_ln520_5" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 850 'add' 'add_ln520_8' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln521_3 = sext i42 %add_ln521" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 851 'sext' 'sext_ln521_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 852 [1/1] (3.04ns)   --->   "%add_ln521_3 = add i46 %add_ln521_2, i46 %sext_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 852 'add' 'add_ln521_3' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln521_6 = sext i40 %add_ln521_7" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 853 'sext' 'sext_ln521_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 854 [1/1] (3.01ns)   --->   "%add_ln521_8 = add i45 %sext_ln521_6, i45 %add_ln521_5" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 854 'add' 'add_ln521_8' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.04>
ST_35 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln520_3 = sext i45 %add_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 855 'sext' 'sext_ln520_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (3.04ns)   --->   "%xa1_1 = add i46 %add_ln520_8, i46 %sext_ln520_3" [benchmarks/chstone/adpcm/src/adpcm.c:520]   --->   Operation 856 'add' 'xa1_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln521_7 = sext i45 %add_ln521_8" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 857 'sext' 'sext_ln521_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 858 [1/1] (3.04ns)   --->   "%xa2 = add i46 %sext_ln521_7, i46 %add_ln521_3" [benchmarks/chstone/adpcm/src/adpcm.c:521]   --->   Operation 858 'add' 'xa2' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_1, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 859 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 860 [1/1] (0.00ns)   --->   "%store_ln524 = store i32 %trunc_ln18, i32 %xout1" [benchmarks/chstone/adpcm/src/adpcm.c:524]   --->   Operation 860 'store' 'store_ln524' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 861 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 862 [1/1] (0.00ns)   --->   "%store_ln525 = store i32 %trunc_ln19, i32 %xout2" [benchmarks/chstone/adpcm/src/adpcm.c:525]   --->   Operation 862 'store' 'store_ln525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%ret_ln537 = ret" [benchmarks/chstone/adpcm/src/adpcm.c:537]   --->   Operation 863 'ret' 'ret_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'load' operation 6 bit ('il_load', benchmarks/chstone/adpcm/src/adpcm.c:428) on static variable 'il' [104]  (0.000 ns)
	'getelementptr' operation 6 bit ('qq6_code6_table_addr', benchmarks/chstone/adpcm/src/adpcm.c:428) [106]  (0.000 ns)
	'load' operation 16 bit ('qq6_code6_table_load', benchmarks/chstone/adpcm/src/adpcm.c:428) on array 'qq6_code6_table' [107]  (3.254 ns)

 <State 2>: 3.349ns
The critical path consists of the following:
	'load' operation 15 bit ('dec_deth_load', benchmarks/chstone/adpcm/src/adpcm.c:472) on static variable 'dec_deth' [333]  (0.000 ns)
	'mul' operation 29 bit ('mul_ln472', benchmarks/chstone/adpcm/src/adpcm.c:472) [337]  (3.349 ns)

 <State 3>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('mul_ln589', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [39]  (3.871 ns)

 <State 9>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('mul_ln589', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [39]  (3.871 ns)

 <State 10>: 3.046ns
The critical path consists of the following:
	'add' operation 46 bit ('add_ln589_10', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [69]  (3.046 ns)

 <State 11>: 3.046ns
The critical path consists of the following:
	'add' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:417) [72]  (3.046 ns)

 <State 12>: 3.871ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt2', benchmarks/chstone/adpcm/src/adpcm.c:420) on static variable 'dec_rlt2' [77]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln604', benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:420) [88]  (3.871 ns)

 <State 13>: 3.871ns
The critical path consists of the following:
	'load' operation 32 bit ('plt1', benchmarks/chstone/adpcm/src/adpcm.c:446) on static variable 'dec_plt1' [215]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446) [221]  (3.871 ns)

 <State 14>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446) [221]  (3.871 ns)

 <State 15>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:446) [221]  (3.871 ns)

 <State 16>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_2', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487) [448]  (3.871 ns)

 <State 17>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_2', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487) [448]  (3.871 ns)

 <State 18>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_2', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:487) [448]  (3.871 ns)

 <State 19>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln600', benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:420) [83]  (3.871 ns)

 <State 20>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln516_2', benchmarks/chstone/adpcm/src/adpcm.c:516) [520]  (3.871 ns)

 <State 21>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln516_2', benchmarks/chstone/adpcm/src/adpcm.c:516) [520]  (3.871 ns)

 <State 22>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln516_2', benchmarks/chstone/adpcm/src/adpcm.c:516) [520]  (3.871 ns)

 <State 23>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln516_2', benchmarks/chstone/adpcm/src/adpcm.c:516) [520]  (3.871 ns)

 <State 24>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln516_2', benchmarks/chstone/adpcm/src/adpcm.c:516) [520]  (3.871 ns)

 <State 25>: 2.941ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln747_2', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490) [488]  (2.136 ns)
	'select' operation 16 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:490) [489]  (0.805 ns)

 <State 26>: 3.871ns
The critical path consists of the following:
	'mul' operation 43 bit ('mul_ln516', benchmarks/chstone/adpcm/src/adpcm.c:516) [530]  (3.871 ns)

 <State 27>: 3.871ns
The critical path consists of the following:
	'mul' operation 44 bit ('mul_ln517_1', benchmarks/chstone/adpcm/src/adpcm.c:517) [526]  (3.871 ns)

 <State 28>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln517', benchmarks/chstone/adpcm/src/adpcm.c:517) [510]  (3.871 ns)

 <State 29>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln517', benchmarks/chstone/adpcm/src/adpcm.c:517) [510]  (3.871 ns)

 <State 30>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln517', benchmarks/chstone/adpcm/src/adpcm.c:517) [510]  (3.871 ns)

 <State 31>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln517', benchmarks/chstone/adpcm/src/adpcm.c:517) [510]  (3.871 ns)

 <State 32>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln517', benchmarks/chstone/adpcm/src/adpcm.c:517) [510]  (3.871 ns)

 <State 33>: 3.046ns
The critical path consists of the following:
	'add' operation 46 bit ('add_ln520_5', benchmarks/chstone/adpcm/src/adpcm.c:520) [590]  (3.046 ns)

 <State 34>: 3.046ns
The critical path consists of the following:
	'add' operation 46 bit ('add_ln520_8', benchmarks/chstone/adpcm/src/adpcm.c:520) [595]  (3.046 ns)

 <State 35>: 3.046ns
The critical path consists of the following:
	'add' operation 46 bit ('xa1', benchmarks/chstone/adpcm/src/adpcm.c:520) [596]  (3.046 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
