

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>15.2.5.2. J2 &mdash; AIC文档中心 v1.0 文档</title>
  

  
  <link rel="stylesheet" href="../../../../_static/css/theme_overrides.css" type="text/css" />
  <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../../../../_static/aic_logo.png"/>
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../../" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/doctools.js"></script>
        <script src="../../../../_static/translations.js"></script>
    
    <script type="text/javascript" src="../../../../_static/js/theme.js"></script>

    
    <link rel="index" title="索引" href="../../../../genindex.html" />
    <link rel="search" title="搜索" href="../../../../search.html" />
    <link rel="next" title="15.2.5.3. J3" href="io_j3.html" />
    <link rel="prev" title="15.2.5.1. J1" href="io_j1.html" />
    <script>
        $(function () {
/**
            var $body = $(".rst-content");
            $body.attr("oncontextmenu", "return false"); 
            $body.attr("ondragstart", "return false");
            $body.attr("onselectstart", "return false");
            $body.attr("onbeforecopy", "return false");

            if (document.selection) {
                $body.attr("onselect", "document.selection.empty()");
                $body.attr("oncopy", "document.selection.empty()");
                $body.attr("onmouseup", "document.selection.empty()");
            } else {
                $body.attr("onselect", "document.getSelection().removeAllRanges()");
                $body.attr("oncopy", "document.getSelection().removeAllRanges()");
                $body.attr("onmouseup", "document.getSelection().removeAllRanges()");
            }

            $(".wy-menu-vertical .toctree-l4.current .current.toctree-l5 > ul").wrap("<div></div>");

            $(document).keydown(function (e) {
                var $div = $(".wy-menu-vertical .toctree-l4.current .current.toctree-l5 > div");
                var scrollLeft = $div.scrollLeft();
                var step = 50;
                var code = e.keyCode;
                switch (code) {
                    case 37:
                        $div.scrollLeft(scrollLeft - step);
                        break;
                    case 39:
                        $div.scrollLeft(scrollLeft + step);
                        break;
                    case 65:
                    case 67:
                    case 83:
                    case 86:
                        var ctrlKey = navigator.platform.match("Mac") ? e.metaKey : e.ctrlKey;
                        if (ctrlKey) {
                            e.preventDefault();
                            window.event.returnValue = false;
                        }
                        break;
                    case 123:
                        e.preventDefault();
                        window.event.returnValue = false;
                        break;
                }
	    });  **/

            watermark({
                watermark_id: ".wy-nav-content",
                watermark_txt: "ArtInChip",
                watermark_font: "微软雅黑",
                watermark_fontsize: "100px",
                watermark_width: 600,
                watermark_height: 300,
                watermark_alpha: 0.1,
                watermark_rows: 0,
                watermark_y: 100,
                watermark_x_space: 0,
                watermark_y_space: 100
            });

        });

        function watermark(settings) {
            var defaultSettings = {
                watermark_id: "body",
                watermark_txt: "text",
                watermark_x: 20,
                watermark_y: 20,
                watermark_rows: 20,
                watermark_cols: 20,
                watermark_x_space: 100,
                watermark_y_space: 50,
                watermark_color: '#aaa',
                watermark_alpha: 0.4,
                watermark_fontsize: '15px',
                watermark_font: 'Times New Roman',
                watermark_width: 210,
                watermark_height: 80,
                watermark_angle: 20
            };

            for (key in settings) {
                defaultSettings[key] = settings[key];
            }

            var oTemp = document.createDocumentFragment();

            var $container = $(defaultSettings.watermark_id);

            var page_width = $container.width();
            var col_width = defaultSettings.watermark_width + defaultSettings.watermark_x_space;
            defaultSettings.watermark_cols = page_width / col_width;

            var page_height = $container.height();
            var row_height = defaultSettings.watermark_height + defaultSettings.watermark_y_space;
            defaultSettings.watermark_rows = page_height / row_height;

            var x, y;
            for (var i = 0; i < defaultSettings.watermark_rows; i++) {
                y = defaultSettings.watermark_y + (defaultSettings.watermark_y_space + defaultSettings.watermark_height) * i;
                for (var j = 0; j < defaultSettings.watermark_cols; j++) {
                    x = defaultSettings.watermark_x + (defaultSettings.watermark_width + defaultSettings.watermark_x_space) * j;
                    var mask_div = document.createElement('div');
                    mask_div.id = 'mask_div' + i + j;
                    mask_div.className = 'mask_div';
                    mask_div.appendChild(document.createTextNode(defaultSettings.watermark_txt));

                    mask_div.style.webkitTransform = "rotate(-" + defaultSettings.watermark_angle + "deg)";
                    mask_div.style.MozTransform = "rotate(-" + defaultSettings.watermark_angle + "deg)";
                    mask_div.style.msTransform = "rotate(-" + defaultSettings.watermark_angle + "deg)";
                    mask_div.style.OTransform = "rotate(-" + defaultSettings.watermark_angle + "deg)";
                    mask_div.style.transform = "rotate(-" + defaultSettings.watermark_angle + "deg)";
                    mask_div.style.visibility = "";
                    mask_div.style.position = "absolute";
                    mask_div.style.left = x + 'px';
                    mask_div.style.top = y + 'px';
                    mask_div.style.overflow = "hidden";
                    mask_div.style.zIndex = "9999";

                    mask_div.style.pointerEvents = 'none';
                    mask_div.style.opacity = defaultSettings.watermark_alpha;
                    mask_div.style.fontSize = defaultSettings.watermark_fontsize;
                    mask_div.style.fontFamily = defaultSettings.watermark_font;
                    mask_div.style.color = defaultSettings.watermark_color;
                    mask_div.style.textAlign = "center";
                    mask_div.style.width = defaultSettings.watermark_width + 'px';
                    mask_div.style.height = defaultSettings.watermark_height + 'px';
                    mask_div.style.display = "block";
                    oTemp.appendChild(mask_div);
                };
            };
            $container.append(oTemp);
        }
    </script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../../index.html" class="icon icon-home"> AIC文档中心
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../product/index.html">产品简介</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../quick-start/index.html">快速入门</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../datasheet/index.html">数据手册</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../../../index.html">芯片手册</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../about/index.html">1. 文档说明</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../introduction/index.html">2. 产品描述</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../memory_maps/index.html">3. 地址映射</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../pinmux/index.html">4. 引脚复用</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../cpu_bus/index.html">5. 处理器和总线</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../security/index.html">6. 安全</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../brom/index.html">7. 启动</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../clocks_power/index.html">8. 时钟和电源</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../memory/index.html">9. 存储</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../media/index.html">10. 多媒体</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../timers/index.html">11. 计时器</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../interface/index.html">12. 接口</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../analog/index.html">13. 模拟</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../svo/index.html">14. 伺服系统</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../index.html">15. 验证</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../sim/index.html">15.1. Simulate (SIM)</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../index.html">15.2. Field Programmable Gate Array (FPGA)</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="../overview.html">15.2.1. 概述</a></li>
<li class="toctree-l4"><a class="reference internal" href="../function.html">15.2.2. 功能描述</a></li>
<li class="toctree-l4"><a class="reference internal" href="../register.html">15.2.3. 寄存器描述</a></li>
<li class="toctree-l4"><a class="reference internal" href="fig.html">15.2.4. 接口示意图</a></li>
<li class="toctree-l4 current"><a class="reference internal" href="io.html">15.2.5. 引脚分配表</a><ul class="current">
<li class="toctree-l5"><a class="reference internal" href="io_j1.html">15.2.5.1. J1</a></li>
<li class="toctree-l5 current"><a class="current reference internal" href="#">15.2.5.2. J2</a></li>
<li class="toctree-l5"><a class="reference internal" href="io_j3.html">15.2.5.3. J3</a></li>
<li class="toctree-l5"><a class="reference internal" href="io_j4.html">15.2.5.4. J4</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../cmt/index.html">15.3. Clock Manage Test (CMT)</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../hw/index.html">硬件指南</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../luban/index.html">Linux SDK</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../lite/index.html">RTOS SDK</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../baremetal/index.html">Baremetal</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../tools/index.html">工具指南</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../3rdapp/index.html">三方应用</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../aboutus/index.html">关于我们</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">AIC文档中心</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../../../index.html">芯片手册</a> &raquo;</li>
        
          <li><a href="../../index.html"><span class="section-number">15. </span>验证</a> &raquo;</li>
        
          <li><a href="../index.html"><span class="section-number">15.2. </span>FPGA</a> &raquo;</li>
        
          <li><a href="io.html"><span class="section-number">15.2.5. </span>引脚分配表</a> &raquo;</li>
        
      <li><span class="section-number">15.2.5.2. </span>J2</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="j2">
<h1><span class="section-number">15.2.5.2. </span>J2<a class="headerlink" href="#j2" title="永久链接至标题">¶</a></h1>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 7%" />
<col style="width: 26%" />
<col style="width: 7%" />
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 24%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>J2 Pin</p></th>
<th class="head"><p>F1 Pin</p></th>
<th class="head"><p>FPGA Pin Description</p></th>
<th class="head"><p>Bank</p></th>
<th class="head"><p>SLR</p></th>
<th class="head"><p>AIC-DB-SYS</p></th>
<th class="head"><p>AIC-DB-SYS-XSPI</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>A2</p></td>
<td><p>R2</p></td>
<td><p>MGTHRXP3_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>A3</p></td>
<td><p>R1</p></td>
<td><p>MGTHRXN3_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>A6</p></td>
<td><p>U2</p></td>
<td><p>MGTHRXP2_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>A7</p></td>
<td><p>U1</p></td>
<td><p>MGTHRXN2_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>A10</p></td>
<td><p>V4</p></td>
<td><p>MGTHRXP1_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>A11</p></td>
<td><p>V3</p></td>
<td><p>MGTHRXN1_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>A14</p></td>
<td><p>W2</p></td>
<td><p>MGTHRXP0_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>A15</p></td>
<td><p>W1</p></td>
<td><p>MGTHRXN0_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>A18</p></td>
<td><p>Y8</p></td>
<td><p>MGTREFCLK0P_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>A19</p></td>
<td><p>Y7</p></td>
<td><p>MGTREFCLK0N_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>B4</p></td>
<td><p>P4</p></td>
<td><p>MGTHTXP3_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>B5</p></td>
<td><p>P3</p></td>
<td><p>MGTHTXN3_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>B8</p></td>
<td><p>T4</p></td>
<td><p>MGTHTXP2_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>B9</p></td>
<td><p>T3</p></td>
<td><p>MGTHTXN2_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>B12</p></td>
<td><p>U6</p></td>
<td><p>MGTHTXP1_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>B13</p></td>
<td><p>U5</p></td>
<td><p>MGTHTXN1_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>B16</p></td>
<td><p>W6</p></td>
<td><p>MGTHTXP0_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>B17</p></td>
<td><p>W5</p></td>
<td><p>MGTHTXN0_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>B20</p></td>
<td><p>V8</p></td>
<td><p>MGTREFCLK1P_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>B21</p></td>
<td><p>V7</p></td>
<td><p>MGTREFCLK1N_231</p></td>
<td><p>Bank231</p></td>
<td><p>SLR1</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>C2</p></td>
<td><p>AT9</p></td>
<td><p>IO_L1P_T0L_N0_DBC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-CLK-1P8</p></td>
<td><p>SDC0-CLK-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>C3</p></td>
<td><p>AT8</p></td>
<td><p>IO_L1N_T0L_N1_DBC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>JTAG-TDI-1P8</p></td>
<td><p>JTAG-TDI-1P8</p></td>
</tr>
<tr class="row-even"><td><p>C6</p></td>
<td><p>AP9</p></td>
<td><p>IO_L3P_T0L_N4_AD15P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>JTAG-TDO-1P8</p></td>
<td><p>JTAG-TDO-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>C7</p></td>
<td><p>AR8</p></td>
<td><p>IO_L3N_T0L_N5_AD15N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>GPIO3</p></td>
<td><p>GPIO3</p></td>
</tr>
<tr class="row-even"><td><p>C10</p></td>
<td><p>AP11</p></td>
<td><p>IO_L5P_T0U_N8_AD14P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>C11</p></td>
<td><p>AR11</p></td>
<td><p>IO_L5N_T0U_N9_AD14N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>C14</p></td>
<td><p>BC14</p></td>
<td><p>IO_L1P_T0L_N0_DBC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>C15</p></td>
<td><p>BD13</p></td>
<td><p>IO_L1N_T0L_N1_DBC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DCS#-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>C18</p></td>
<td><p>AW15</p></td>
<td><p>IO_L2P_T0L_N2_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>C19</p></td>
<td><p>AY15</p></td>
<td><p>IO_L2N_T0L_N3_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ5</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>C22</p></td>
<td><p>AY13</p></td>
<td><p>IO_L6P_T0U_N10_AD6P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>UART0-RX-1P8</p></td>
<td><p>UART0-RX-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>C23</p></td>
<td><p>BA13</p></td>
<td><p>IO_L6N_T0U_N11_AD6N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>UART0-TX-1P8</p></td>
<td><p>UART0-TX-1P8</p></td>
</tr>
<tr class="row-even"><td><p>C26</p></td>
<td><p>BC31</p></td>
<td><p>IO_L1P_T0L_N0_DBC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-MOSI</p></td>
<td><p>SPI-MOSI</p></td>
</tr>
<tr class="row-odd"><td><p>C27</p></td>
<td><p>BD31</p></td>
<td><p>IO_L1N_T0L_N1_DBC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-CLK</p></td>
<td><p>SPI-CLK</p></td>
</tr>
<tr class="row-even"><td><p>C29</p></td>
<td><p>BB31</p></td>
<td><p>IO_L3P_T0L_N4_AD15P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-MISO</p></td>
<td><p>SPI-MISO</p></td>
</tr>
<tr class="row-odd"><td><p>C30</p></td>
<td><p>BC32</p></td>
<td><p>IO_L3N_T0L_N5_AD15N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-nWP</p></td>
<td><p>SPI-nWP</p></td>
</tr>
<tr class="row-even"><td><p>D1</p></td>
<td><p>AN8</p></td>
<td><p>IO_L4P_T0U_N6_DBC_AD7P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-CMD-1P8</p></td>
<td><p>SDC0-CMD-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>D2</p></td>
<td><p>AP8</p></td>
<td><p>IO_L4N_T0U_N7_DBC_AD7N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-DET-1P8</p></td>
<td><p>SDC0-DET-1P8</p></td>
</tr>
<tr class="row-even"><td><p>D4</p></td>
<td><p>AM9</p></td>
<td><p>IO_L6P_T0U_N10_AD6P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>GPIO1</p></td>
<td><p>GPIO1</p></td>
</tr>
<tr class="row-odd"><td><p>D5</p></td>
<td><p>AN9</p></td>
<td><p>IO_L6N_T0U_N11_AD6N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-D1-1P8</p></td>
<td><p>SDC0-D1-1P8</p></td>
</tr>
<tr class="row-even"><td><p>D7</p></td>
<td><p>AP10</p></td>
<td><p>IO_L2P_T0L_N2_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>GPIO2</p></td>
<td><p>GPIO2</p></td>
</tr>
<tr class="row-odd"><td><p>D8</p></td>
<td><p>AR10</p></td>
<td><p>IO_L2N_T0L_N3_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>GPIO5</p></td>
<td><p>GPIO5</p></td>
</tr>
<tr class="row-even"><td><p>D12</p></td>
<td><p>BA14</p></td>
<td><p>IO_L4P_T0U_N6_DBC_AD7P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DCAS-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>D13</p></td>
<td><p>BB14</p></td>
<td><p>IO_L4N_T0U_N7_DBC_AD7N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ4</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>D16</p></td>
<td><p>BC13</p></td>
<td><p>IO_L3P_T0L_N4_AD15P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA4</p></td>
<td><p>ULPI_DATA4</p></td>
</tr>
<tr class="row-odd"><td><p>D17</p></td>
<td><p>BC12</p></td>
<td><p>IO_L3N_T0L_N5_AD15N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA0</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>D19</p></td>
<td><p>BA15</p></td>
<td><p>IO_L5P_T0U_N8_AD14P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA1</p></td>
<td><p>ULPI_DATA1</p></td>
</tr>
<tr class="row-odd"><td><p>D20</p></td>
<td><p>BB15</p></td>
<td><p>IO_L5N_T0U_N9_AD14N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_CLK</p></td>
<td><p>ULPI_CLK</p></td>
</tr>
<tr class="row-even"><td><p>D24</p></td>
<td><p>BA32</p></td>
<td><p>IO_L5P_T0U_N8_AD14P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-nHOLD</p></td>
<td><p>SPI-nHOLD</p></td>
</tr>
<tr class="row-odd"><td><p>D25</p></td>
<td><p>BB32</p></td>
<td><p>IO_L5N_T0U_N9_AD14N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DIR</p></td>
<td><p>ULPI_DIR</p></td>
</tr>
<tr class="row-even"><td><p>D27</p></td>
<td><p>BD29</p></td>
<td><p>IO_L4P_T0U_N6_DBC_AD7P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>UBOOT</p></td>
<td><p>UBOOT</p></td>
</tr>
<tr class="row-odd"><td><p>D28</p></td>
<td><p>BD30</p></td>
<td><p>IO_L4N_T0U_N7_DBC_AD7N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>SPI-nCS</p></td>
<td><p>SPI-nCS</p></td>
</tr>
<tr class="row-even"><td><p>E2</p></td>
<td><p>AL15</p></td>
<td><p>IO_L7P_T1L_N0_QBC_AD13P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-D3-1P8</p></td>
<td><p>SDC0-D3-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>E3</p></td>
<td><p>AM15</p></td>
<td><p>IO_L7N_T1L_N1_QBC_AD13N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-D0-1P8</p></td>
<td><p>SDC0-D0-1P8</p></td>
</tr>
<tr class="row-even"><td><p>E5</p></td>
<td><p>AP15</p></td>
<td><p>IO_L9P_T1L_N4_AD12P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA14</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>E6</p></td>
<td><p>AR15</p></td>
<td><p>IO_L9N_T1L_N5_AD12N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>JTAG-TMS-1P8</p></td>
<td><p>JTAG-TMS-1P8</p></td>
</tr>
<tr class="row-even"><td><p>E8</p></td>
<td><p>AP14</p></td>
<td><p>IO_L8P_T1L_N2_AD5P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>JTAG-TCK-1P8</p></td>
<td><p>JTAG-TCK-1P8</p></td>
</tr>
<tr class="row-odd"><td><p>E9</p></td>
<td><p>AP13</p></td>
<td><p>IO_L8N_T1L_N3_AD5N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>GPIO4</p></td>
<td><p>GPIO4</p></td>
</tr>
<tr class="row-even"><td><p>E11</p></td>
<td><p>BC9</p></td>
<td><p>IO_L7P_T1L_N0_QBC_AD13P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA5</p></td>
<td><p>ULPI_DATA5</p></td>
</tr>
<tr class="row-odd"><td><p>E12</p></td>
<td><p>BC8</p></td>
<td><p>IO_L7N_T1L_N1_QBC_AD13N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA6</p></td>
<td><p>ULPI_DATA6</p></td>
</tr>
<tr class="row-even"><td><p>E14</p></td>
<td><p>BA10</p></td>
<td><p>IO_L9P_T1L_N4_AD12P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_CS</p></td>
<td><p>ULPI_CS</p></td>
</tr>
<tr class="row-odd"><td><p>E15</p></td>
<td><p>BB9</p></td>
<td><p>IO_L9N_T1L_N5_AD12N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA7</p></td>
<td><p>ULPI_DATA7</p></td>
</tr>
<tr class="row-even"><td><p>E17</p></td>
<td><p>BA12</p></td>
<td><p>IO_L11P_T1U_N8_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA3</p></td>
<td><p>ULPI_DATA3</p></td>
</tr>
<tr class="row-odd"><td><p>E18</p></td>
<td><p>BB12</p></td>
<td><p>IO_L11N_T1U_N9_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA2</p></td>
<td><p>ULPI_DATA2</p></td>
</tr>
<tr class="row-even"><td><p>E20</p></td>
<td><p>BB29</p></td>
<td><p>IO_L2P_T0L_N2_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_DATA0</p></td>
<td><p>ULPI_DATA0</p></td>
</tr>
<tr class="row-odd"><td><p>E21</p></td>
<td><p>BC29</p></td>
<td><p>IO_L2N_T0L_N3_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_NXT</p></td>
<td><p>ULPI_NXT</p></td>
</tr>
<tr class="row-even"><td><p>E23</p></td>
<td><p>BA30</p></td>
<td><p>IO_L6P_T0U_N10_AD6P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_RESETB</p></td>
<td><p>ULPI_RESETB</p></td>
</tr>
<tr class="row-odd"><td><p>E24</p></td>
<td><p>BB30</p></td>
<td><p>IO_L6N_T0U_N11_AD6N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>ULPI_STP</p></td>
<td><p>ULPI_STP</p></td>
</tr>
<tr class="row-even"><td><p>E26</p></td>
<td><p>AY30</p></td>
<td><p>IO_L7P_T1L_N0_QBC_AD13P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>RESET</p></td>
<td><p>RESET</p></td>
</tr>
<tr class="row-odd"><td><p>E27</p></td>
<td><p>AY31</p></td>
<td><p>IO_L7N_T1L_N1_QBC_AD13N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ9</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>E29</p></td>
<td><p>AU30</p></td>
<td><p>IO_L11P_T1U_N8_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQM1-DDR2</p></td>
<td><p>XTAL50M_CLKP</p></td>
</tr>
<tr class="row-odd"><td><p>E30</p></td>
<td><p>AU31</p></td>
<td><p>IO_L11N_T1U_N9_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ13</p></td>
<td><p>XTAL50M_CLKN</p></td>
</tr>
<tr class="row-even"><td><p>F1</p></td>
<td><p>AR13</p></td>
<td><p>IO_L10P_T1U_N6_QBC_AD4P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA8</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F2</p></td>
<td><p>AR12</p></td>
<td><p>IO_L10N_T1U_N7_QBC_AD4N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>SDC0-D2-1P8</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F4</p></td>
<td><p>AM14</p></td>
<td><p>IO_L11P_T1U_N8_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA11</p></td>
<td><p>XTAL62M5_CLKP</p></td>
</tr>
<tr class="row-odd"><td><p>F5</p></td>
<td><p>AN14</p></td>
<td><p>IO_L11N_T1U_N9_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA2</p></td>
<td><p>XTAL62M5_CLKN</p></td>
</tr>
<tr class="row-even"><td><p>F7</p></td>
<td><p>AN13</p></td>
<td><p>IO_L12P_T1U_N10_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA7</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F8</p></td>
<td><p>AN12</p></td>
<td><p>IO_L12N_T1U_N11_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DBA0-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F10</p></td>
<td><p>BC11</p></td>
<td><p>IO_L10P_T1U_N6_QBC_AD4P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ6</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F11</p></td>
<td><p>BD10</p></td>
<td><p>IO_L10N_T1U_N7_QBC_AD4N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p><em>-</em></p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F13</p></td>
<td><p>BD9</p></td>
<td><p>IO_L8P_T1L_N2_AD5P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ15</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F14</p></td>
<td><p>BD8</p></td>
<td><p>IO_L8N_T1L_N3_AD5N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQM1-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F16</p></td>
<td><p>BB11</p></td>
<td><p>IO_L12P_T1U_N10_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ12</p></td>
<td><p>XTAL52M_CLKP</p></td>
</tr>
<tr class="row-odd"><td><p>F17</p></td>
<td><p>BB10</p></td>
<td><p>IO_L12N_T1U_N11_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA4</p></td>
<td><p>XTAL52M_CLKN</p></td>
</tr>
<tr class="row-even"><td><p>F19</p></td>
<td><p>AW29</p></td>
<td><p>IO_L9P_T1L_N4_AD12P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA5</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F20</p></td>
<td><p>AW30</p></td>
<td><p>IO_L9N_T1L_N5_AD12N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA12</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F22</p></td>
<td><p>AV33</p></td>
<td><p>IO_L10P_T1U_N6_QBC_AD4P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA10</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F23</p></td>
<td><p>AW33</p></td>
<td><p>IO_L10N_T1U_N7_QBC_AD4N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DBA2-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F25</p></td>
<td><p>AW31</p></td>
<td><p>IO_L8P_T1L_N2_AD5P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F26</p></td>
<td><p>AY32</p></td>
<td><p>IO_L8N_T1L_N3_AD5N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ6</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>F28</p></td>
<td><p>AV31</p></td>
<td><p>IO_L12P_T1U_N10_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ15</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>F29</p></td>
<td><p>AV32</p></td>
<td><p>IO_L12N_T1U_N11_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ8</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G2</p></td>
<td><p>AM12</p></td>
<td><p>IO_L13P_T2L_N0_GC_QBC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA6</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G3</p></td>
<td><p>AN11</p></td>
<td><p>IO_L13N_T2L_N1_GC_QBC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA4</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G5</p></td>
<td><p>AL12</p></td>
<td><p>IO_L14P_T2L_N2_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA13</p></td>
<td><p>XSPI1-DQS-DM</p></td>
</tr>
<tr class="row-odd"><td><p>G6</p></td>
<td><p>AM11</p></td>
<td><p>IO_L14N_T2L_N3_GC_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DRST-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G8</p></td>
<td><p>AK15</p></td>
<td><p>IO_L18P_T2U_N10_AD2P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DCS-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G9</p></td>
<td><p>AL14</p></td>
<td><p>IO_L18N_T2U_N11_AD2N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DODT-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G11</p></td>
<td><p>AK13</p></td>
<td><p>IO_L16P_T2U_N6_QBC_AD3P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ11</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G12</p></td>
<td><p>AL13</p></td>
<td><p>IO_L16N_T2U_N7_QBC_AD3N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ13</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G14</p></td>
<td><p>AW10</p></td>
<td><p>IO_L13P_T2L_N0_GC_QBC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQS1-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G15</p></td>
<td><p>AY10</p></td>
<td><p>IO_L13N_T2L_N1_GC_QBC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQS1N-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G17</p></td>
<td><p>AV9</p></td>
<td><p>IO_L15P_T2L_N4_AD11P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA8</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G18</p></td>
<td><p>AV8</p></td>
<td><p>IO_L15N_T2L_N5_AD11N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA1</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G20</p></td>
<td><p>AU10</p></td>
<td><p>IO_L17P_T2U_N8_AD10P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA7</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G21</p></td>
<td><p>AU9</p></td>
<td><p>IO_L17N_T2U_N9_AD10N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G23</p></td>
<td><p>AT32</p></td>
<td><p>IO_L13P_T2L_N0_GC_QBC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DCKE-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G24</p></td>
<td><p>AU32</p></td>
<td><p>IO_L13N_T2L_N1_GC_QBC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ4</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G26</p></td>
<td><p>AR30</p></td>
<td><p>IO_L18P_T2U_N10_AD2P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ12</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G27</p></td>
<td><p>AT30</p></td>
<td><p>IO_L18N_T2U_N11_AD2N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ11</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>G29</p></td>
<td><p>AR32</p></td>
<td><p>IO_L15P_T2L_N4_AD11P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQS1-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>G30</p></td>
<td><p>AR33</p></td>
<td><p>IO_L15N_T2L_N5_AD11N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQS1N-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H1</p></td>
<td><p>AL10</p></td>
<td><p>IO_L15P_T2L_N4_AD11P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DBA1-DDR3</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H2</p></td>
<td><p>AM10</p></td>
<td><p>IO_L15N_T2L_N5_AD11N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA12</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H4</p></td>
<td><p>AK12</p></td>
<td><p>IO_L17P_T2U_N8_AD10P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA1</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H5</p></td>
<td><p>AK11</p></td>
<td><p>IO_L17N_T2U_N9_AD10N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA9</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H7</p></td>
<td><p>AJ11</p></td>
<td><p>IO_L19P_T3L_N0_DBC_AD9P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA3</p></td>
<td><p>XSPI1-CE</p></td>
</tr>
<tr class="row-odd"><td><p>H8</p></td>
<td><p>AJ10</p></td>
<td><p>IO_L19N_T3L_N1_DBC_AD9N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DWE-DDR3</p></td>
<td><p>XSPI1-RST</p></td>
</tr>
<tr class="row-even"><td><p>H10</p></td>
<td><p>BA9</p></td>
<td><p>IO_L16P_T2U_N6_QBC_AD3P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H11</p></td>
<td><p>BA8</p></td>
<td><p>IO_L16N_T2U_N7_QBC_AD3N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ0</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H13</p></td>
<td><p>AW9</p></td>
<td><p>IO_L18P_T2U_N10_AD2P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ9</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H14</p></td>
<td><p>AW8</p></td>
<td><p>IO_L18N_T2U_N11_AD2N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ8</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H16</p></td>
<td><p>AY12</p></td>
<td><p>IO_L14P_T2L_N2_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DODT-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H17</p></td>
<td><p>AY11</p></td>
<td><p>IO_L14N_T2L_N3_GC_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA13</p></td>
<td><p>XSPI0-DQS-DM</p></td>
</tr>
<tr class="row-even"><td><p>H19</p></td>
<td><p>AV13</p></td>
<td><p>IO_L19P_T3L_N0_DBC_AD9P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA14</p></td>
<td><p>XSPI0-CE</p></td>
</tr>
<tr class="row-odd"><td><p>H20</p></td>
<td><p>AV12</p></td>
<td><p>IO_L19N_T3L_N1_DBC_AD9N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA9</p></td>
<td><p>XSPI0-RST</p></td>
</tr>
<tr class="row-even"><td><p>H22</p></td>
<td><p>AR28</p></td>
<td><p>IO_L16P_T2U_N6_QBC_AD3P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DBA0-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H23</p></td>
<td><p>AT28</p></td>
<td><p>IO_L16N_T2U_N7_QBC_AD3N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DBA1-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H25</p></td>
<td><p>AT29</p></td>
<td><p>IO_L14P_T2L_N2_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ1</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H26</p></td>
<td><p>AU29</p></td>
<td><p>IO_L14N_T2L_N3_GC_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQM0-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>H28</p></td>
<td><p>AP30</p></td>
<td><p>IO_L17P_T2U_N8_AD10P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ14</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>H29</p></td>
<td><p>AR31</p></td>
<td><p>IO_L17N_T2U_N9_AD10N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ10</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>J2</p></td>
<td><p>AG11</p></td>
<td><p>IO_L20P_T3L_N2_AD1P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA10</p></td>
<td><p>XSPI1-ADQ2</p></td>
</tr>
<tr class="row-odd"><td><p>J3</p></td>
<td><p>AH11</p></td>
<td><p>IO_L20N_T3L_N3_AD1N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA0</p></td>
<td><p>XSPI1-ADQ5</p></td>
</tr>
<tr class="row-even"><td><p>J5</p></td>
<td><p>AH13</p></td>
<td><p>IO_L23P_T3U_N8_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DBA2-DDR3</p></td>
<td><p>XSPI1-ADQ6</p></td>
</tr>
<tr class="row-odd"><td><p>J6</p></td>
<td><p>AH12</p></td>
<td><p>IO_L23N_T3U_N9_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA5</p></td>
<td><p>XSPI1-ADQ7</p></td>
</tr>
<tr class="row-even"><td><p>J8</p></td>
<td><p>AF10</p></td>
<td><p>IO_L22P_T3U_N6_DBC_AD0P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DRAS-DDR3</p></td>
<td><p>XSPI1-CLKP</p></td>
</tr>
<tr class="row-odd"><td><p>J9</p></td>
<td><p>AG10</p></td>
<td><p>IO_L22N_T3U_N7_DBC_AD0N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ7</p></td>
<td><p>XSPI1-CLKN</p></td>
</tr>
<tr class="row-even"><td><p>J11</p></td>
<td><p>AV11</p></td>
<td><p>IO_L24P_T3U_N10_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p><em>-</em></p></td>
<td><p>XSPI0-ADQ2</p></td>
</tr>
<tr class="row-odd"><td><p>J12</p></td>
<td><p>AW11</p></td>
<td><p>IO_L24N_T3U_N11_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ5</p></td>
<td><p>XSPI0-ADQ5</p></td>
</tr>
<tr class="row-even"><td><p>J14</p></td>
<td><p>AW14</p></td>
<td><p>IO_L20P_T3L_N2_AD1P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ3</p></td>
<td><p>XSPI0-ADQ6</p></td>
</tr>
<tr class="row-odd"><td><p>J15</p></td>
<td><p>AW13</p></td>
<td><p>IO_L20N_T3L_N3_AD1N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ10</p></td>
<td><p>XSPI0-ADQ7</p></td>
</tr>
<tr class="row-even"><td><p>J17</p></td>
<td><p>AU15</p></td>
<td><p>IO_L22P_T3U_N6_DBC_AD0P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ14</p></td>
<td><p>XSPI0-CLKP</p></td>
</tr>
<tr class="row-odd"><td><p>J18</p></td>
<td><p>AV14</p></td>
<td><p>IO_L22N_T3U_N7_DBC_AD0N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA15</p></td>
<td><p>XSPI0-CLKN</p></td>
</tr>
<tr class="row-even"><td><p>J20</p></td>
<td><p>AN31</p></td>
<td><p>IO_L19P_T3L_N0_DBC_AD9P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA6</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>J21</p></td>
<td><p>AP31</p></td>
<td><p>IO_L19N_T3L_N1_DBC_AD9N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DCAS#-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>J23</p></td>
<td><p>AN32</p></td>
<td><p>IO_L20P_T3L_N2_AD1P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DRAS#-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>J24</p></td>
<td><p>AP33</p></td>
<td><p>IO_L20N_T3L_N3_AD1N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DWE#-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>J26</p></td>
<td><p>AP28</p></td>
<td><p>IO_L21P_T3L_N4_AD8P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ7</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>J27</p></td>
<td><p>AP29</p></td>
<td><p>IO_L21N_T3L_N5_AD8N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DQ10</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>J29</p></td>
<td><p>AM30</p></td>
<td><p>IO_L22P_T3U_N6_DBC_AD0P_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQS0N-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>J30</p></td>
<td><p>AM31</p></td>
<td><p>IO_L22N_T3U_N7_DBC_AD0N_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DQS0N-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>K1</p></td>
<td><p>AF12</p></td>
<td><p>IO_L24P_T3U_N10_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DA15</p></td>
<td><p>XSPI1-ADQ4</p></td>
</tr>
<tr class="row-odd"><td><p>K2</p></td>
<td><p>AG12</p></td>
<td><p>IO_L24N_T3U_N11_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DCKE-DDR3</p></td>
<td><p>XSPI1-ADQ3</p></td>
</tr>
<tr class="row-even"><td><p>K4</p></td>
<td><p>AJ14</p></td>
<td><p>IO_L21P_T3L_N4_AD8P_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DCKN-DDR3</p></td>
<td><p>XSPI1-ADQ0</p></td>
</tr>
<tr class="row-odd"><td><p>K5</p></td>
<td><p>AJ13</p></td>
<td><p>IO_L21N_T3L_N5_AD8N_67</p></td>
<td><p>Bank67</p></td>
<td><p>SLR0</p></td>
<td><p>DCK-DDR3</p></td>
<td><p>XSPI1-ADQ1</p></td>
</tr>
<tr class="row-even"><td><p>K10</p></td>
<td><p>AU12</p></td>
<td><p>IO_L21P_T3L_N4_AD8P_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQS0-DDR3</p></td>
<td><p>XSPI0-ADQ4</p></td>
</tr>
<tr class="row-odd"><td><p>K11</p></td>
<td><p>AU11</p></td>
<td><p>IO_L21N_T3L_N5_AD8N_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQS0N-DDR3</p></td>
<td><p>XSPI0-ADQ3</p></td>
</tr>
<tr class="row-even"><td><p>K13</p></td>
<td><p>AT14</p></td>
<td><p>IO_L23P_T3U_N8_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DDR3-DQ1</p></td>
<td><p>XSPI0-ADQ0</p></td>
</tr>
<tr class="row-odd"><td><p>K14</p></td>
<td><p>AU14</p></td>
<td><p>IO_L23N_T3U_N9_66</p></td>
<td><p>Bank66</p></td>
<td><p>SLR0</p></td>
<td><p>DQM0-DDR3</p></td>
<td><p>XSPI0-ADQ1</p></td>
</tr>
<tr class="row-even"><td><p>K19</p></td>
<td><p>AL29</p></td>
<td><p>IO_L24P_T3U_N10_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA11</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>K20</p></td>
<td><p>AL30</p></td>
<td><p>IO_L24N_T3U_N11_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DDR2-DA2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-even"><td><p>K22</p></td>
<td><p>AM29</p></td>
<td><p>IO_L23P_T3U_N8_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DCKN-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
<tr class="row-odd"><td><p>K23</p></td>
<td><p>AN29</p></td>
<td><p>IO_L23N_T3U_N9_44</p></td>
<td><p>Bank44</p></td>
<td><p>SLR0</p></td>
<td><p>DCK-DDR2</p></td>
<td><p><em>-</em></p></td>
</tr>
</tbody>
</table>
</div>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="io_j3.html" class="btn btn-neutral float-right" title="15.2.5.3. J3" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="io_j1.html" class="btn btn-neutral float-left" title="15.2.5.1. J1" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; 版权所有 2023 广州匠芯创科技有限公司.

    </p>
  </div> 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>