// Seed: 3769160052
module module_0 (
    output tri1 id_0,
    input  wand id_1
);
  wor id_3;
  assign id_3 = id_3;
  assign id_3 = id_3 == id_3;
  parameter id_4 = -1;
  assign id_0 = id_4;
  wire [1 : 1] id_5;
  wire id_6;
  logic id_7 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    output logic id_4,
    output logic id_5,
    input tri0 id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign id_7 = id_10;
  assign id_4 = id_3;
  always id_5 <= id_6;
  always begin : LABEL_0
    id_4 <= id_9;
  end
endmodule
