# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 14:19:47  January 17, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix V"
set_global_assignment -name DEVICE 5SGXEA7K2F40C2
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:19:47  JANUARY 17, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256

set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name IP_TOOL_NAME qsys -qip qsys/synthesis/pcie_de_gen1_x8_ast128.qip -library pcie_de_gen1_x8_ast128
set_global_assignment -name IP_TOOL_VERSION 12.1 -qip qsys/synthesis/pcie_de_gen1_x8_ast128.qip -library pcie_de_gen1_x8_ast128
set_global_assignment -name IP_TOOL_ENV qsys -qip qsys/synthesis/pcie_de_gen1_x8_ast128.qip -library pcie_de_gen1_x8_ast128

set_global_assignment -name USE_SIGNALTAP_FILE top.stp


################################################################################
# PCIe PINS SECTION
################################################################################
set_location_assignment PIN_AF35 -to "refclk_clk(n)"
set_location_assignment PIN_AF34 -to refclk_clk
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to refclk_clk

#set_location_assignment PIN_AC28 -to perstn
set_location_assignment PIN_AC28 -to pcie_rstn_pin_perst
set_instance_assignment -name IO_STANDARD "2.5 V" -to pcie_rstn_pin_perst

set_location_assignment PIN_AV39 -to "hip_serial_rx_in0(n)"
set_location_assignment PIN_AV38 -to hip_serial_rx_in0
set_location_assignment PIN_AT39 -to "hip_serial_rx_in1(n)"
set_location_assignment PIN_AT38 -to hip_serial_rx_in1
set_location_assignment PIN_AP39 -to "hip_serial_rx_in2(n)"
set_location_assignment PIN_AP38 -to hip_serial_rx_in2
set_location_assignment PIN_AM39 -to "hip_serial_rx_in3(n)"
set_location_assignment PIN_AM38 -to hip_serial_rx_in3
set_location_assignment PIN_AH39 -to "hip_serial_rx_in4(n)"
set_location_assignment PIN_AH38 -to hip_serial_rx_in4
set_location_assignment PIN_AF39 -to "hip_serial_rx_in5(n)"
set_location_assignment PIN_AF38 -to hip_serial_rx_in5
set_location_assignment PIN_AD39 -to "hip_serial_rx_in6(n)"
set_location_assignment PIN_AD38 -to hip_serial_rx_in6
set_location_assignment PIN_AB39 -to "hip_serial_rx_in7(n)"
set_location_assignment PIN_AB38 -to hip_serial_rx_in7
set_location_assignment PIN_AU37 -to "hip_serial_tx_out0(n)"
set_location_assignment PIN_AU36 -to hip_serial_tx_out0
set_location_assignment PIN_AR37 -to "hip_serial_tx_out1(n)"
set_location_assignment PIN_AR36 -to hip_serial_tx_out1
set_location_assignment PIN_AN37 -to "hip_serial_tx_out2(n)"
set_location_assignment PIN_AN36 -to hip_serial_tx_out2
set_location_assignment PIN_AL37 -to "hip_serial_tx_out3(n)"
set_location_assignment PIN_AL36 -to hip_serial_tx_out3
set_location_assignment PIN_AG37 -to "hip_serial_tx_out4(n)"
set_location_assignment PIN_AG36 -to hip_serial_tx_out4
set_location_assignment PIN_AE37 -to "hip_serial_tx_out5(n)"
set_location_assignment PIN_AE36 -to hip_serial_tx_out5
set_location_assignment PIN_AC37 -to "hip_serial_tx_out6(n)"
set_location_assignment PIN_AC36 -to hip_serial_tx_out6
set_location_assignment PIN_AA37 -to "hip_serial_tx_out7(n)"
set_location_assignment PIN_AA36 -to hip_serial_tx_out7
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in0
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in1
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in2
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in3
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in4
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in5
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in6
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in7
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out0
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out1
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out2
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out3
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out4
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out5
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out6
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out7

set_location_assignment PIN_AV19 -to flash_address[0]
set_location_assignment PIN_AM16 -to flash_address[1]
set_location_assignment PIN_AL16 -to flash_address[2]
set_location_assignment PIN_AF16 -to flash_address[3]
set_location_assignment PIN_AG16 -to flash_address[4]
set_location_assignment PIN_AN17 -to flash_address[5]
set_location_assignment PIN_AM17 -to flash_address[6]
set_location_assignment PIN_AP16 -to flash_address[7]
set_location_assignment PIN_AN16 -to flash_address[8]
set_location_assignment PIN_AT17 -to flash_address[9]
set_location_assignment PIN_AR17 -to flash_address[10]
set_location_assignment PIN_AU16 -to flash_address[11]
set_location_assignment PIN_AU17 -to flash_address[12]
set_location_assignment PIN_AW16 -to flash_address[13]
set_location_assignment PIN_AV16 -to flash_address[14]
set_location_assignment PIN_AW17 -to flash_address[15]
set_location_assignment PIN_AV17 -to flash_address[16]
set_location_assignment PIN_AU6 -to flash_address[17]
set_location_assignment PIN_AT6 -to flash_address[18]
set_location_assignment PIN_AL17 -to flash_address[19]
set_location_assignment PIN_AK17 -to flash_address[20]
set_location_assignment PIN_AE16 -to flash_address[21]
set_location_assignment PIN_AE17 -to flash_address[22]
set_location_assignment PIN_AH16 -to flash_address[23]
set_location_assignment PIN_AP21 -to flash_address[24]
set_location_assignment PIN_AJ17 -to flash_address[25]
set_location_assignment PIN_AN21 -to flash_data[0]
set_location_assignment PIN_AD21 -to flash_data[1]
set_location_assignment PIN_AD20 -to flash_data[2]
set_location_assignment PIN_AG21 -to flash_data[3]
set_location_assignment PIN_AH21 -to flash_data[4]
set_location_assignment PIN_AE21 -to flash_data[5]
set_location_assignment PIN_AE20 -to flash_data[6]
set_location_assignment PIN_AL22 -to flash_data[7]
set_location_assignment PIN_AK21 -to flash_data[8]
set_location_assignment PIN_AJ21 -to flash_data[9]
set_location_assignment PIN_AJ20 -to flash_data[10]
set_location_assignment PIN_AL21 -to flash_data[11]
set_location_assignment PIN_AL20 -to flash_data[12]
set_location_assignment PIN_AN25 -to flash_data[13]
set_location_assignment PIN_AM25 -to flash_data[14]
set_location_assignment PIN_AP24 -to flash_data[15]
set_location_assignment PIN_AN24 -to flash_data[16]
set_location_assignment PIN_AC24 -to flash_data[17]
set_location_assignment PIN_AB24 -to flash_data[18]
set_location_assignment PIN_AF25 -to flash_data[19]
set_location_assignment PIN_AE25 -to flash_data[20]
set_location_assignment PIN_AE24 -to flash_data[21]
set_location_assignment PIN_AD24 -to flash_data[22]
set_location_assignment PIN_AG24 -to flash_data[23]
set_location_assignment PIN_AH24 -to flash_data[24]
set_location_assignment PIN_AK24 -to flash_data[25]
set_location_assignment PIN_AJ24 -to flash_data[26]
set_location_assignment PIN_AL24 -to flash_data[27]
set_location_assignment PIN_AL25 -to flash_data[28]
set_location_assignment PIN_AW25 -to flash_data[29]
set_location_assignment PIN_AV25 -to flash_data[30]
set_location_assignment PIN_AT24 -to flash_data[31]
set_location_assignment PIN_AM8 -to flash_clk
set_location_assignment PIN_AV14 -to nflash_ce0
set_location_assignment PIN_AW13 -to nflash_ce1
set_location_assignment PIN_AJ7 -to nflash_oe
set_location_assignment PIN_AN8 -to nflash_we
set_location_assignment PIN_AJ6 -to nflash_reset
set_location_assignment PIN_AL6 -to flash_wait0
set_location_assignment PIN_AN7 -to flash_wait1
set_location_assignment PIN_AP7 -to nflash_adv

set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[25]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[24]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[23]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[22]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[21]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[20]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[19]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[18]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_address[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[31]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[30]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[29]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[28]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[27]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[26]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[25]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[24]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[23]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[22]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[21]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[20]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[19]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[18]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_data[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_clk
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_ce0
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_ce1
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_oe
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_we
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_reset
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_wait0
set_instance_assignment -name IO_STANDARD "1.8 V" -to flash_wait1
set_instance_assignment -name IO_STANDARD "1.8 V" -to nflash_adv
################################################################################
# End of PCIe PINS SECTION
################################################################################

set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|clk_in" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SEARCH_PATH app/ -tag from_archive
set_global_assignment -name SEARCH_PATH qsys/synthesis/ -tag from_archive
set_global_assignment -name SEARCH_PATH qsys/synthesis/submodules/ -tag from_archive
set_global_assignment -name VHDL_FILE megafunc/fm_fifo128.vhd
set_global_assignment -name VHDL_FILE megafunc/buf_fifo32.vhd
set_global_assignment -name SDC_FILE top.sdc
set_global_assignment -name VHDL_FILE app/app_io.vhd
set_global_assignment -name VHDL_FILE app/tlp_rx_128.vhd
set_global_assignment -name VHDL_FILE app/tlp_tx_128.vhd
set_global_assignment -name VHDL_FILE app/config.vhd
set_global_assignment -name VHDL_FILE app/fifo_loopback.vhd
set_global_assignment -name VHDL_FILE app/tlp_fifo_loopback.vhd
set_global_assignment -name VHDL_FILE app/tlp_package.vhd
set_global_assignment -name VHDL_FILE app/util.vhd
set_global_assignment -name VHDL_FILE app/tlp_markup.vhd
set_global_assignment -name VHDL_FILE app/sync_fifo.vhd
set_global_assignment -name VHDL_FILE app/sync_fifo_control.vhd
set_global_assignment -name VHDL_FILE app/ram_dp.vhd
set_global_assignment -name VHDL_FILE app/ram_sdp.vhd
set_global_assignment -name VHDL_FILE app/counter.vhd
set_global_assignment -name VHDL_FILE flash_manager.vhd
set_global_assignment -name VHDL_FILE flash_controller.vhd
set_global_assignment -name VHDL_FILE flash_manager_regs.vhd
set_global_assignment -name VHDL_FILE fm_pkg.vhd
set_global_assignment -name VHDL_FILE top.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in0(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in0
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in1(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in1
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in2(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in2
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in3(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in3
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in4(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in4
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in5(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in5
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in6(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in6
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to "hip_serial_rx_in7(n)"
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to hip_serial_rx_in7
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in0(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in0
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in1(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in1
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in2(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in2
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in3(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in3
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in4(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in4
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in5(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in5
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in6(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in6
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to "hip_serial_rx_in7(n)"
set_instance_assignment -name XCVR_VCCA_VOLTAGE 3_0V -to hip_serial_rx_in7
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=256" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=256" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[100]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[101]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[102]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[103]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[104]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[105]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[106]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[107]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[108]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[109]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[110]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[111]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[112]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[113]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[114]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[115]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[116]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[117]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[118]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[119]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[120]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[121]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[122]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[123]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[124]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[125]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[126]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[127]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[64]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[65]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[66]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[67]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[68]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[69]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[70]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[71]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[72]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[73]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[74]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[75]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[76]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[77]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[78]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[79]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[80]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[81]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[82]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[83]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[84]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[85]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[86]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[87]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[88]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[89]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[90]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[91]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[92]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[93]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[94]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[95]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[96]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[97]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[98]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[99]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_stream_valid0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|rx_st_sop[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[100]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[101]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[102]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[103]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[104]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[105]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[106]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[107]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[108]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[109]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[110]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[111]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[112]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[113]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[114]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[115]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[116]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[117]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[118]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[119]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[120]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[121]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[122]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[123]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[124]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[125]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[126]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[127]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[32]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[33]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[34]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[35]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[36]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[37]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[38]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[39]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[40]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[41]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[42]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[43]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[44]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[45]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[46]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[47]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[48]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[49]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[50]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[51]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[52]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[53]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[54]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[55]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[56]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[57]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[58]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[59]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[60]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[61]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[62]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[63]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[64]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[65]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[66]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[67]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[68]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[69]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[70]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[71]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[72]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[73]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[74]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[75]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[76]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[77]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[78]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[79]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[80]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[81]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[82]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[83]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[84]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[85]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[86]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[87]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[88]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[89]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[90]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[91]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[92]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[93]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[94]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[95]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[96]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[97]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[98]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[99]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|app_io:g_chaining_dma.app|tlp_rx_128:tlp_rx_128|rx_stream_valid0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "pcie_de_gen1_x8_ast128:DUT|altpcied_sv_hwtcl:apps|rx_st_sop[0]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=533" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=533" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=1621" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=41180" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=10364" -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE qsys/synthesis/pcie_de_gen1_x8_ast128.qip
