Command: vcs -full64 -debug_pp -t ps -licqueue -l ../../vcs/work/log_file/elaborate.log \
-P /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas.tab /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a \
xilinx_defaultlib.uart_top_tb xilinx_defaultlib.glbl -sverilog -Mupdate -o ../../vcs/work/simv \

Doing common elaboration 
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Wed Jan 10 19:47:45 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       uart_top_tb
       glbl
TimeScale is 1 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
../../src/rtl/uart_top.v, 71
uart_top, "uart_tx #(.CLOCK_FREQ(CLOCK_FREQ), .UART_BPS(UART_BPS)) uart_tx_inst( .sys_clk (clk_out1),  .sys_rst_n (locked),  .uart_din (uart_data),  .tx_en (en),  .uart_tx (uart_tx));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
7 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/home/ICer/my_ic/project/uart_demo_prj/vcs/work/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../../../vcs/work/simv ]; then chmod -x ../../../vcs/work/simv; fi
g++  -o ../../../vcs/work/simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic \
-Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
_50117_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs \
-lerrorinf -lsnpsmalloc -lvfs /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -lvirsim -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../../../vcs/work/simv up to date
make[1]: Leaving directory '/home/ICer/my_ic/project/uart_demo_prj/vcs/work/csrc' \

CPU time: .768 seconds to compile + .299 seconds to elab + .237 seconds to link
