// Seed: 124854993
module module_0;
  wire id_1, id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd74,
    parameter id_6 = 32'd11,
    parameter id_7 = 32'd45
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  inout wire _id_7;
  input wire _id_6;
  output wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic [id_3  &  id_7 : 1] id_8;
  wire [(  id_6  )  -  -1 : -1] id_9;
  assign id_3 = id_8[1];
endmodule
