// Seed: 1791021815
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output wire id_4,
    input wand id_5,
    output tri id_6,
    input tri id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output wor id_13,
    output wire id_14,
    input wand id_15,
    input tri0 id_16,
    input wand id_17,
    input wire id_18,
    output wire id_19
);
endmodule
module module_1 (
    output wire id_0
    , id_31,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    inout tri1 id_5,
    input wand id_6,
    input wire id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10
    , id_32,
    input wand id_11,
    output wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri1 id_17,
    output wire module_1,
    input tri1 id_19,
    input supply0 id_20,
    output tri0 id_21,
    output supply0 id_22,
    input uwire id_23,
    input wire id_24,
    output tri1 id_25,
    output wand id_26,
    output tri id_27,
    input wand id_28
    , id_33,
    output supply0 id_29
);
  assign id_31 = 1;
  module_0(
      id_4,
      id_24,
      id_28,
      id_16,
      id_3,
      id_5,
      id_21,
      id_2,
      id_7,
      id_12,
      id_14,
      id_9,
      id_10,
      id_5,
      id_8,
      id_6,
      id_4,
      id_1,
      id_24,
      id_22
  );
endmodule
