#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 13:35:53 2023
# Process ID: 1527245
# Current directory: /home/ryxiao/FPGA-3D
# Command line: vivado -mode batch -source xsim_run.tcl
# Log file: /home/ryxiao/FPGA-3D/vivado.log
# Journal file: /home/ryxiao/FPGA-3D/vivado.jou
# Running On: eecs-digital-33, OS: Linux, CPU Frequency: 2238.217 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source xsim_run.tcl
# create_project -force -part xc7s50csga324-1 transform_tb transform_tb
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 13:35:57 2023...
