

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST"},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0"},
	{"ID" : "2", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0.grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105",
		"DependenceCheck" : [
			{"FromInitialState" : "ap_enable_state2_pp0_iter0_stage1", "FromInitialIteration" : "ap_enable_reg_pp0_iter0", "FromInitialOperation" : "ap_enable_operation_49", "FromInitialSV" : "1", "FromFinalState" : "ap_enable_state3_pp0_iter1_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter1", "FromFinalOperation" : "ap_enable_operation_58", "FromFinalSV" : "2", "FromAddress" : "dict_address0", "FromType" : "R", "ToInitialState" : "ap_enable_state3_pp0_iter1_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter1", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter2", "ToInitialOperation" : "ap_enable_operation_62", "ToInitialSV" : "2", "ToFinalState" : "ap_enable_state3_pp0_iter1_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter1", "ToFinalOperation" : "ap_enable_operation_62", "ToFinalSV" : "2", "ToAddress" : "dict_address0", "ToType" : "W", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "12", "II" : "2", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:90:9)", "Type" : "WAR"},
			{"FromInitialState" : "ap_enable_state3_pp0_iter1_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter1", "FromInitialOperation" : "ap_enable_operation_62", "FromInitialSV" : "2", "FromFinalState" : "ap_enable_state3_pp0_iter1_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter1", "FromFinalOperation" : "ap_enable_operation_62", "FromFinalSV" : "2", "FromAddress" : "dict_address0", "FromType" : "W", "ToInitialState" : "ap_enable_state2_pp0_iter0_stage1", "ToInitialIteration" : "ap_enable_reg_pp0_iter0", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter1", "ToInitialOperation" : "ap_enable_operation_49", "ToInitialSV" : "1", "ToFinalState" : "ap_enable_state3_pp0_iter1_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter1", "ToFinalOperation" : "ap_enable_operation_58", "ToFinalSV" : "2", "ToAddress" : "dict_address0", "ToType" : "R", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "12", "II" : "2", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:90:9)", "Type" : "RAW", "StateEnableSignalListForFifoShift" : ["ap_enable_state2_pp0_iter0_stage1"]}]},
	{"ID" : "3", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0.grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105.dict_U"},
	{"ID" : "4", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0.grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0.grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126"},
	{"ID" : "6", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzCompress_6_4_65536_6_1_4096_64_U0.grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.lzBestMatchFilter_6_65536_U0"},
	{"ID" : "8", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lzBestMatchFilter_6_65536_U0.grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135"},
	{"ID" : "9", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzBestMatchFilter_6_65536_U0.grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "10", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lzBestMatchFilter_6_65536_U0.sparsemux_13_3_32_1_1_U36"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.lzBooster_255_16384_64_U0"},
	{"ID" : "12", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lzBooster_255_16384_64_U0.grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106",
		"DependenceCheck" : [
			{"FromInitialState" : "ap_enable_state2_pp0_iter1_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter1", "FromInitialOperation" : "ap_enable_operation_39", "FromInitialSV" : "1", "FromFinalState" : "ap_enable_state2_pp0_iter1_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter1", "FromFinalOperation" : "ap_enable_operation_39", "FromFinalSV" : "1", "FromAddress" : "local_mem_address0", "FromType" : "W", "ToInitialState" : "ap_enable_state3_pp0_iter2_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter2", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter3", "ToInitialOperation" : "ap_enable_operation_51", "ToInitialSV" : "2", "ToFinalState" : "ap_enable_state4_pp0_iter3_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter3", "ToFinalOperation" : "ap_enable_operation_107", "ToFinalSV" : "3", "ToAddress" : "local_mem_address1", "ToType" : "R", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "RAW"},
			{"FromInitialState" : "ap_enable_state2_pp0_iter1_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter1", "FromInitialOperation" : "ap_enable_operation_39", "FromInitialSV" : "1", "FromFinalState" : "ap_enable_state2_pp0_iter1_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter1", "FromFinalOperation" : "ap_enable_operation_39", "FromFinalSV" : "1", "FromAddress" : "local_mem_address0", "FromType" : "W", "ToInitialState" : "ap_enable_state3_pp0_iter2_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter2", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter3", "ToInitialOperation" : "ap_enable_operation_67", "ToInitialSV" : "2", "ToFinalState" : "ap_enable_state4_pp0_iter3_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter3", "ToFinalOperation" : "ap_enable_operation_109", "ToFinalSV" : "3", "ToAddress" : "local_mem_address1", "ToType" : "R", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "RAW"},
			{"FromInitialState" : "ap_enable_state2_pp0_iter1_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter1", "FromInitialOperation" : "ap_enable_operation_39", "FromInitialSV" : "1", "FromFinalState" : "ap_enable_state2_pp0_iter1_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter1", "FromFinalOperation" : "ap_enable_operation_39", "FromFinalSV" : "1", "FromAddress" : "local_mem_address0", "FromType" : "W", "ToInitialState" : "ap_enable_state3_pp0_iter2_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter2", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter3", "ToInitialOperation" : "ap_enable_operation_101", "ToInitialSV" : "2", "ToFinalState" : "ap_enable_state4_pp0_iter3_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter3", "ToFinalOperation" : "ap_enable_operation_114", "ToFinalSV" : "3", "ToAddress" : "local_mem_address1", "ToType" : "R", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "RAW"},
			{"FromInitialState" : "ap_enable_state3_pp0_iter2_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter2", "FromInitialOperation" : "ap_enable_operation_51", "FromInitialSV" : "2", "FromFinalState" : "ap_enable_state4_pp0_iter3_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter3", "FromFinalOperation" : "ap_enable_operation_107", "FromFinalSV" : "3", "FromAddress" : "local_mem_address1", "FromType" : "R", "ToInitialState" : "ap_enable_state2_pp0_iter1_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter1", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter2", "ToInitialOperation" : "ap_enable_operation_39", "ToInitialSV" : "1", "ToFinalState" : "ap_enable_state2_pp0_iter1_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter1", "ToFinalOperation" : "ap_enable_operation_39", "ToFinalSV" : "1", "ToAddress" : "local_mem_address0", "ToType" : "W", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "WAR", "StateEnableSignalListForFifoShift" : ["ap_enable_state2_pp0_iter1_stage0", "ap_enable_state3_pp0_iter2_stage0", "ap_enable_state4_pp0_iter3_stage0"]},
			{"FromInitialState" : "ap_enable_state3_pp0_iter2_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter2", "FromInitialOperation" : "ap_enable_operation_67", "FromInitialSV" : "2", "FromFinalState" : "ap_enable_state4_pp0_iter3_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter3", "FromFinalOperation" : "ap_enable_operation_109", "FromFinalSV" : "3", "FromAddress" : "local_mem_address1", "FromType" : "R", "ToInitialState" : "ap_enable_state2_pp0_iter1_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter1", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter2", "ToInitialOperation" : "ap_enable_operation_39", "ToInitialSV" : "1", "ToFinalState" : "ap_enable_state2_pp0_iter1_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter1", "ToFinalOperation" : "ap_enable_operation_39", "ToFinalSV" : "1", "ToAddress" : "local_mem_address0", "ToType" : "W", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "WAR", "StateEnableSignalListForFifoShift" : ["ap_enable_state2_pp0_iter1_stage0", "ap_enable_state3_pp0_iter2_stage0", "ap_enable_state4_pp0_iter3_stage0"]},
			{"FromInitialState" : "ap_enable_state3_pp0_iter2_stage0", "FromInitialIteration" : "ap_enable_reg_pp0_iter2", "FromInitialOperation" : "ap_enable_operation_101", "FromInitialSV" : "2", "FromFinalState" : "ap_enable_state4_pp0_iter3_stage0", "FromFinalIteration" : "ap_enable_reg_pp0_iter3", "FromFinalOperation" : "ap_enable_operation_114", "FromFinalSV" : "3", "FromAddress" : "local_mem_address1", "FromType" : "R", "ToInitialState" : "ap_enable_state2_pp0_iter1_stage0", "ToInitialIteration" : "ap_enable_reg_pp0_iter1", "ToInitialNextIteration" : "ap_enable_reg_pp0_iter2", "ToInitialOperation" : "ap_enable_operation_39", "ToInitialSV" : "1", "ToFinalState" : "ap_enable_state2_pp0_iter1_stage0", "ToFinalIteration" : "ap_enable_reg_pp0_iter1", "ToFinalOperation" : "ap_enable_operation_39", "ToFinalSV" : "1", "ToAddress" : "local_mem_address0", "ToType" : "W", "PipelineBlock" : "ap_block_pp0", "AddressWidth" : "14", "II" : "1", "Pragma" : "(/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:574:9)", "Type" : "WAR", "StateEnableSignalListForFifoShift" : ["ap_enable_state2_pp0_iter1_stage0", "ap_enable_state3_pp0_iter2_stage0", "ap_enable_state4_pp0_iter3_stage0"]}]},
	{"ID" : "13", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzBooster_255_16384_64_U0.grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106.local_mem_U"},
	{"ID" : "14", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lzBooster_255_16384_64_U0.grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0"},
	{"ID" : "16", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart1_4096_1_U0"},
	{"ID" : "17", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart1_4096_1_U0.grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138"},
	{"ID" : "18", "Level" : "4", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart1_4096_1_U0.grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "19", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart2_U0"},
	{"ID" : "20", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart2_U0.grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91"},
	{"ID" : "21", "Level" : "4", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lz4CompressPart2_U0.grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91.flow_control_loop_pipe_sequential_init_U"},
	{"ID" : "22", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lit_outStream_U"},
	{"ID" : "23", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.lenOffset_Stream_U"},
	{"ID" : "24", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.input_size_c_U"},
	{"ID" : "25", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.lz4Compress_4096_1_U0.start_for_lz4CompressPart2_U0_U"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.compressdStream_U"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.input_size_c2_U"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.bestMatchStream_U"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.input_size_c1_U"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.boosterStream_U"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.input_size_c_U"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.start_for_lzBestMatchFilter_6_65536_U0_U"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.start_for_lzBooster_255_16384_64_U0_U"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.start_for_lz4Compress_4096_1_U0_U"}]}
set DependenceCheckSize 8
