// Seed: 1439791277
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    output tri id_4
    , id_18,
    output tri0 id_5,
    output wire id_6,
    output wire id_7,
    output tri id_8,
    input wire id_9,
    input wor id_10,
    input wor module_0,
    output uwire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input uwire id_15,
    input tri0 id_16
);
  assign id_8 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0
    , id_21,
    input tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    output logic id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wand id_14,
    input tri0 id_15,
    output logic id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri1 id_19
);
  always @(posedge 1 ^ -1 or 1'h0) begin : LABEL_0
    if (1)
      if (1) begin : LABEL_1
        id_10 = 1;
      end else id_16 <= id_21[-1];
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_14,
      id_19,
      id_19,
      id_9,
      id_14,
      id_14,
      id_14,
      id_2,
      id_12,
      id_12,
      id_9,
      id_4,
      id_9,
      id_2,
      id_11
  );
  wire id_22 = id_5;
  always id_3 = #id_23 -1 == id_12;
endmodule
