
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.50

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.35    0.01    0.06    0.06 ^ u0.u2.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00424_ (net)
                  0.01    0.00    0.06 ^ _15915_/A (XOR2_X1)
     2    4.14    0.01    0.02    0.08 v _15915_/Z (XOR2_X1)
                                         _06752_ (net)
                  0.01    0.00    0.08 v _16014_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.11 ^ _16014_/ZN (AOI21_X1)
                                         _00327_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][15]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][15]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   36.05    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   56.12    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15341_/A (BUF_X32)
     6   53.03    0.01    0.02    0.22 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.22 ^ _15342_/A (BUF_X32)
     6   50.97    0.01    0.02    0.24 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   19.85    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    1.06    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    8.70    0.02    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.02    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   20.05    0.03    0.04    0.39 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.39 ^ _16631_/A (BUF_X8)
     6   29.90    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   64.34    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   17.76    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    5.13    0.04    0.06    0.53 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.04    0.00    0.53 ^ _16684_/A (BUF_X4)
     5   29.29    0.02    0.04    0.57 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.57 ^ _16691_/A (INV_X8)
     9   25.87    0.01    0.01    0.58 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.59 v _16692_/A (OAI21_X4)
     6   13.97    0.03    0.02    0.61 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.61 ^ _16920_/A (OAI21_X2)
     2    2.81    0.01    0.02    0.63 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.63 v _17085_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.69 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.69 v _17086_/B (MUX2_X1)
     1    1.05    0.01    0.06    0.74 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.74 v _17092_/A (MUX2_X1)
     1    1.06    0.01    0.06    0.80 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.80 v _17093_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.86 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.86 v _17120_/A (MUX2_X1)
     1    6.72    0.01    0.07    0.93 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.93 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   36.05    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   56.12    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.20 ^ _15341_/A (BUF_X32)
     6   53.03    0.01    0.02    0.22 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.22 ^ _15342_/A (BUF_X32)
     6   50.97    0.01    0.02    0.24 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   19.85    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    1.06    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    8.70    0.02    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.02    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   20.05    0.03    0.04    0.39 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.39 ^ _16631_/A (BUF_X8)
     6   29.90    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   64.34    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   17.76    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    5.13    0.04    0.06    0.53 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.04    0.00    0.53 ^ _16684_/A (BUF_X4)
     5   29.29    0.02    0.04    0.57 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.57 ^ _16691_/A (INV_X8)
     9   25.87    0.01    0.01    0.58 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.59 v _16692_/A (OAI21_X4)
     6   13.97    0.03    0.02    0.61 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.61 ^ _16920_/A (OAI21_X2)
     2    2.81    0.01    0.02    0.63 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.63 v _17085_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.69 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.69 v _17086_/B (MUX2_X1)
     1    1.05    0.01    0.06    0.74 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.74 v _17092_/A (MUX2_X1)
     1    1.06    0.01    0.06    0.80 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.80 v _17093_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.86 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.86 v _17120_/A (MUX2_X1)
     1    6.72    0.01    0.07    0.93 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.93 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   16.75   -0.73 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.0701303631067276

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3532

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.7281637191772461

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0454

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.03    0.16 ^ _18259_/Z (BUF_X8)
   0.03    0.18 ^ _18260_/Z (BUF_X8)
   0.04    0.22 ^ _18261_/Z (BUF_X4)
   0.03    0.26 ^ _18262_/Z (BUF_X8)
   0.04    0.30 ^ _18263_/Z (BUF_X4)
   0.01    0.31 v _18265_/ZN (NOR2_X1)
   0.09    0.40 v _18279_/Z (MUX2_X1)
   0.05    0.45 ^ _18290_/ZN (NOR2_X4)
   0.03    0.48 ^ _18502_/Z (BUF_X8)
   0.02    0.51 ^ _18583_/Z (BUF_X16)
   0.02    0.53 ^ _18584_/Z (BUF_X32)
   0.06    0.58 ^ _29606_/S (HA_X1)
   0.03    0.62 ^ _18422_/Z (BUF_X4)
   0.01    0.63 v _18529_/ZN (INV_X8)
   0.02    0.65 v _18530_/Z (BUF_X8)
   0.05    0.71 v _19001_/Z (MUX2_X1)
   0.06    0.77 v _19002_/Z (MUX2_X1)
   0.04    0.81 ^ _19003_/ZN (OAI22_X2)
   0.03    0.84 ^ _19004_/ZN (OR4_X2)
   0.03    0.87 v _19009_/ZN (OAI221_X1)
   0.06    0.93 v _19010_/Z (MUX2_X1)
   0.00    0.93 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[7]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[7]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15915_/Z (XOR2_X1)
   0.02    0.11 ^ _16014_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][15]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][15]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9280

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1508

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.250000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.01e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.52e-01 100.0%
                          50.0%      49.9%       0.2%
