# Reading pref.tcl
# do majority_voter0_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/Quartus2LA2P2/SourceCode/majority_voter0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
<<<<<<< HEAD
# Start time: 14:24:26 on Sep 13,2022
=======
# Start time: 11:25:57 on Sep 12,2022
>>>>>>> a6a918d141912b8822ce3225a0435126f0abdc11
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/Quartus2LA2P2/SourceCode/majority_voter0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity majority_voter0
# -- Compiling architecture bdf_type of majority_voter0
<<<<<<< HEAD
# End time: 14:24:26 on Sep 13,2022, Elapsed time: 0:00:00
=======
# End time: 11:25:57 on Sep 12,2022, Elapsed time: 0:00:00
>>>>>>> a6a918d141912b8822ce3225a0435126f0abdc11
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
<<<<<<< HEAD
# Start time: 14:24:31 on Sep 13,2022
=======
# Start time: 11:26:02 on Sep 12,2022
>>>>>>> a6a918d141912b8822ce3225a0435126f0abdc11
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/Quartus2LA2P2/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
<<<<<<< HEAD
# End time: 14:24:31 on Sep 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:24:31 on Sep 13,2022
=======
# End time: 11:26:02 on Sep 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:26:02 on Sep 12,2022
>>>>>>> a6a918d141912b8822ce3225a0435126f0abdc11
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.majority_voter0(bdf_type)
# ** Note: Output correct for input = 000
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 001
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 010
#    Time: 30 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 011
#    Time: 40 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 100
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 101
#    Time: 60 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 110
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for input = 111
#    Time: 80 ns  Iteration: 0  Instance: /testbench
<<<<<<< HEAD
# End time: 14:36:40 on Sep 13,2022, Elapsed time: 0:12:09
=======
# End time: 11:36:52 on Sep 12,2022, Elapsed time: 0:10:50
>>>>>>> a6a918d141912b8822ce3225a0435126f0abdc11
# Errors: 0, Warnings: 0
