#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13df2cff0 .scope module, "RiscVCPU_tb" "RiscVCPU_tb" 2 11;
 .timescale -9 -12;
L_0x13df41400 .functor BUFZ 32, v0x13df3e1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13df41790 .functor BUFZ 32, L_0x13df414b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13df3ef60_3 .array/port v0x13df3ef60, 3;
L_0x13df41840 .functor BUFZ 32, v0x13df3ef60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13df3ef60_4 .array/port v0x13df3ef60, 4;
L_0x13df418b0 .functor BUFZ 32, v0x13df3ef60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13df40350_0 .net *"_ivl_2", 31 0, L_0x13df414b0;  1 drivers
v0x13df403e0_0 .net *"_ivl_4", 31 0, L_0x13df41610;  1 drivers
v0x13df40470_0 .net *"_ivl_5", 29 0, L_0x13df41550;  1 drivers
L_0x1300680e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13df40500_0 .net *"_ivl_7", 1 0, L_0x1300680e8;  1 drivers
v0x13df40590_0 .var "clk", 0 0;
v0x13df40660_0 .net "instruction", 31 0, L_0x13df41790;  1 drivers
v0x13df406f0_0 .net "pc", 31 0, L_0x13df41400;  1 drivers
v0x13df40790_0 .net "reg_x3", 31 0, L_0x13df41840;  1 drivers
v0x13df40840_0 .net "reg_x4", 31 0, L_0x13df418b0;  1 drivers
v0x13df40950_0 .var "reset", 0 0;
L_0x13df414b0 .array/port v0x13df3de20, L_0x13df41610;
L_0x13df41610 .concat [ 30 2 0 0], L_0x13df41550, L_0x1300680e8;
S_0x13df2c9c0 .scope module, "cpu" "RiscVCPU" 2 22, 3 1 0, S_0x13df2cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x13df3f500_0 .net "ALUControl", 3 0, v0x13df3cd20_0;  1 drivers
v0x13df3f5b0_0 .net "ALUOp", 1 0, v0x13df3cdd0_0;  1 drivers
v0x13df3f650_0 .net "Zero", 0 0, L_0x13df412e0;  1 drivers
v0x13df3f720_0 .net "alu_result", 31 0, v0x13df3c770_0;  1 drivers
v0x13df3f7f0_0 .net "branch", 0 0, v0x13df3ce60_0;  1 drivers
v0x13df3f8c0_0 .net "clk", 0 0, v0x13df40590_0;  1 drivers
v0x13df3f990_0 .net "instruction", 31 0, v0x13df3dd80_0;  1 drivers
v0x13df3fa60_0 .net "mem_read", 0 0, v0x13df3cf10_0;  1 drivers
v0x13df3faf0_0 .net "mem_write", 0 0, v0x13df3cfb0_0;  1 drivers
v0x13df3fc00_0 .net "opcode", 6 0, L_0x13df40c50;  1 drivers
v0x13df3fc90_0 .net "pc", 31 0, v0x13df3e1b0_0;  1 drivers
v0x13df3fd20_0 .net "rd", 4 0, L_0x13df40bb0;  1 drivers
v0x13df3fdf0_0 .net "read_data1", 31 0, L_0x13df40f10;  1 drivers
v0x13df3fec0_0 .net "read_data2", 31 0, L_0x13df41200;  1 drivers
v0x13df3ff90_0 .net "reg_write", 0 0, v0x13df3d140_0;  1 drivers
v0x13df40060_0 .net "reset", 0 0, v0x13df40950_0;  1 drivers
v0x13df400f0_0 .net "rs1", 4 0, L_0x13df409e0;  1 drivers
v0x13df402c0_0 .net "rs2", 4 0, L_0x13df40a90;  1 drivers
S_0x13df2c430 .scope module, "ALU" "ALU" 3 50, 4 1 0, S_0x13df2c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13df2c8b0_0 .net "A", 31 0, L_0x13df40f10;  alias, 1 drivers
v0x13df3c600_0 .net "ALUControl", 3 0, v0x13df3cd20_0;  alias, 1 drivers
v0x13df3c6b0_0 .net "B", 31 0, L_0x13df41200;  alias, 1 drivers
v0x13df3c770_0 .var "Result", 31 0;
v0x13df3c820_0 .net "Zero", 0 0, L_0x13df412e0;  alias, 1 drivers
L_0x1300680a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13df3c900_0 .net/2u *"_ivl_0", 31 0, L_0x1300680a0;  1 drivers
E_0x13df10fd0 .event anyedge, v0x13df3c600_0, v0x13df2c8b0_0, v0x13df3c6b0_0;
L_0x13df412e0 .cmp/eq 32, v0x13df3c770_0, L_0x1300680a0;
S_0x13df3ca30 .scope module, "CU" "ControlUnit" 3 40, 5 1 0, S_0x13df2c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "mem_read";
    .port_info 2 /OUTPUT 1 "mem_write";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 4 "ALUControl";
v0x13df3cd20_0 .var "ALUControl", 3 0;
v0x13df3cdd0_0 .var "ALUOp", 1 0;
v0x13df3ce60_0 .var "branch", 0 0;
v0x13df3cf10_0 .var "mem_read", 0 0;
v0x13df3cfb0_0 .var "mem_write", 0 0;
v0x13df3d090_0 .net "opcode", 6 0, L_0x13df40c50;  alias, 1 drivers
v0x13df3d140_0 .var "reg_write", 0 0;
E_0x13df3cce0 .event anyedge, v0x13df3d090_0;
S_0x13df3d290 .scope module, "ID" "InstructionDecode" 3 21, 6 1 0, S_0x13df2c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
v0x13df3d4d0_0 .net "instruction", 31 0, v0x13df3dd80_0;  alias, 1 drivers
v0x13df3d570_0 .net "opcode", 6 0, L_0x13df40c50;  alias, 1 drivers
v0x13df3d630_0 .net "rd", 4 0, L_0x13df40bb0;  alias, 1 drivers
v0x13df3d6e0_0 .net "rs1", 4 0, L_0x13df409e0;  alias, 1 drivers
v0x13df3d790_0 .net "rs2", 4 0, L_0x13df40a90;  alias, 1 drivers
L_0x13df409e0 .part v0x13df3dd80_0, 15, 5;
L_0x13df40a90 .part v0x13df3dd80_0, 20, 5;
L_0x13df40bb0 .part v0x13df3dd80_0, 7, 5;
L_0x13df40c50 .part v0x13df3dd80_0, 0, 7;
S_0x13df3d900 .scope module, "IF" "InstructionFetch" 3 14, 7 1 0, S_0x13df2c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
v0x13df3dcd0_0 .net "clk", 0 0, v0x13df40590_0;  alias, 1 drivers
v0x13df3dd80_0 .var "instruction", 31 0;
v0x13df3de20 .array "memory", 31 0, 31 0;
v0x13df3e1b0_0 .var "pc", 31 0;
v0x13df3e260_0 .net "reset", 0 0, v0x13df40950_0;  alias, 1 drivers
v0x13df3de20_0 .array/port v0x13df3de20, 0;
v0x13df3de20_1 .array/port v0x13df3de20, 1;
v0x13df3de20_2 .array/port v0x13df3de20, 2;
E_0x13df3db20/0 .event anyedge, v0x13df3e1b0_0, v0x13df3de20_0, v0x13df3de20_1, v0x13df3de20_2;
v0x13df3de20_3 .array/port v0x13df3de20, 3;
v0x13df3de20_4 .array/port v0x13df3de20, 4;
v0x13df3de20_5 .array/port v0x13df3de20, 5;
v0x13df3de20_6 .array/port v0x13df3de20, 6;
E_0x13df3db20/1 .event anyedge, v0x13df3de20_3, v0x13df3de20_4, v0x13df3de20_5, v0x13df3de20_6;
v0x13df3de20_7 .array/port v0x13df3de20, 7;
v0x13df3de20_8 .array/port v0x13df3de20, 8;
v0x13df3de20_9 .array/port v0x13df3de20, 9;
v0x13df3de20_10 .array/port v0x13df3de20, 10;
E_0x13df3db20/2 .event anyedge, v0x13df3de20_7, v0x13df3de20_8, v0x13df3de20_9, v0x13df3de20_10;
v0x13df3de20_11 .array/port v0x13df3de20, 11;
v0x13df3de20_12 .array/port v0x13df3de20, 12;
v0x13df3de20_13 .array/port v0x13df3de20, 13;
v0x13df3de20_14 .array/port v0x13df3de20, 14;
E_0x13df3db20/3 .event anyedge, v0x13df3de20_11, v0x13df3de20_12, v0x13df3de20_13, v0x13df3de20_14;
v0x13df3de20_15 .array/port v0x13df3de20, 15;
v0x13df3de20_16 .array/port v0x13df3de20, 16;
v0x13df3de20_17 .array/port v0x13df3de20, 17;
v0x13df3de20_18 .array/port v0x13df3de20, 18;
E_0x13df3db20/4 .event anyedge, v0x13df3de20_15, v0x13df3de20_16, v0x13df3de20_17, v0x13df3de20_18;
v0x13df3de20_19 .array/port v0x13df3de20, 19;
v0x13df3de20_20 .array/port v0x13df3de20, 20;
v0x13df3de20_21 .array/port v0x13df3de20, 21;
v0x13df3de20_22 .array/port v0x13df3de20, 22;
E_0x13df3db20/5 .event anyedge, v0x13df3de20_19, v0x13df3de20_20, v0x13df3de20_21, v0x13df3de20_22;
v0x13df3de20_23 .array/port v0x13df3de20, 23;
v0x13df3de20_24 .array/port v0x13df3de20, 24;
v0x13df3de20_25 .array/port v0x13df3de20, 25;
v0x13df3de20_26 .array/port v0x13df3de20, 26;
E_0x13df3db20/6 .event anyedge, v0x13df3de20_23, v0x13df3de20_24, v0x13df3de20_25, v0x13df3de20_26;
v0x13df3de20_27 .array/port v0x13df3de20, 27;
v0x13df3de20_28 .array/port v0x13df3de20, 28;
v0x13df3de20_29 .array/port v0x13df3de20, 29;
v0x13df3de20_30 .array/port v0x13df3de20, 30;
E_0x13df3db20/7 .event anyedge, v0x13df3de20_27, v0x13df3de20_28, v0x13df3de20_29, v0x13df3de20_30;
v0x13df3de20_31 .array/port v0x13df3de20, 31;
E_0x13df3db20/8 .event anyedge, v0x13df3de20_31;
E_0x13df3db20 .event/or E_0x13df3db20/0, E_0x13df3db20/1, E_0x13df3db20/2, E_0x13df3db20/3, E_0x13df3db20/4, E_0x13df3db20/5, E_0x13df3db20/6, E_0x13df3db20/7, E_0x13df3db20/8;
E_0x13df3dc80 .event posedge, v0x13df3e260_0, v0x13df3dcd0_0;
L_0x13df41550 .part v0x13df3e1b0_0, 2, 30;
S_0x13df3e380 .scope module, "RF" "RegisterFile" 3 29, 8 1 0, S_0x13df2c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x13df40f10 .functor BUFZ 32, L_0x13df40cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13df41200 .functor BUFZ 32, L_0x13df40fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13df3e6c0_0 .net *"_ivl_0", 31 0, L_0x13df40cf0;  1 drivers
v0x13df3e780_0 .net *"_ivl_10", 6 0, L_0x13df41080;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13df3e820_0 .net *"_ivl_13", 1 0, L_0x130068058;  1 drivers
v0x13df3e8d0_0 .net *"_ivl_2", 6 0, L_0x13df40d90;  1 drivers
L_0x130068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13df3e980_0 .net *"_ivl_5", 1 0, L_0x130068010;  1 drivers
v0x13df3ea70_0 .net *"_ivl_8", 31 0, L_0x13df40fc0;  1 drivers
v0x13df3eb20_0 .net "clk", 0 0, v0x13df40590_0;  alias, 1 drivers
v0x13df3ebb0_0 .net "read_data1", 31 0, L_0x13df40f10;  alias, 1 drivers
v0x13df3ec60_0 .net "read_data2", 31 0, L_0x13df41200;  alias, 1 drivers
v0x13df3ed90_0 .net "read_reg1", 4 0, L_0x13df409e0;  alias, 1 drivers
v0x13df3ee20_0 .net "read_reg2", 4 0, L_0x13df40a90;  alias, 1 drivers
v0x13df3eeb0_0 .net "reg_write", 0 0, v0x13df3d140_0;  alias, 1 drivers
v0x13df3ef60 .array "registers", 0 31, 31 0;
v0x13df3f2e0_0 .net "write_data", 31 0, v0x13df3c770_0;  alias, 1 drivers
v0x13df3f3a0_0 .net "write_reg", 4 0, L_0x13df40bb0;  alias, 1 drivers
E_0x13df3e680 .event posedge, v0x13df3dcd0_0;
L_0x13df40cf0 .array/port v0x13df3ef60, L_0x13df40d90;
L_0x13df40d90 .concat [ 5 2 0 0], L_0x13df409e0, L_0x130068010;
L_0x13df40fc0 .array/port v0x13df3ef60, L_0x13df41080;
L_0x13df41080 .concat [ 5 2 0 0], L_0x13df40a90, L_0x130068058;
    .scope S_0x13df3d900;
T_0 ;
    %wait E_0x13df3dc80;
    %load/vec4 v0x13df3e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13df3e1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13df3e1b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x13df3e1b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13df3d900;
T_1 ;
    %pushi/vec4 1114547, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 3179059, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 4293299, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 5276467, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13df3d900;
T_2 ;
    %wait E_0x13df3db20;
    %load/vec4 v0x13df3e1b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x13df3de20, 4;
    %store/vec4 v0x13df3dd80_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13df3e380;
T_3 ;
    %wait E_0x13df3e680;
    %load/vec4 v0x13df3eeb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x13df3f3a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x13df3f2e0_0;
    %load/vec4 v0x13df3f3a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13df3ef60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13df3ca30;
T_4 ;
    %wait E_0x13df3cce0;
    %load/vec4 v0x13df3d090_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3d140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13df3cdd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13df3cd20_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3d140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13df3cdd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13df3cd20_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3d140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13df3cdd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13df3cd20_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3d140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13df3cdd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13df3cd20_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3d140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13df3cdd0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13df3cd20_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13df2c430;
T_5 ;
    %wait E_0x13df10fd0;
    %load/vec4 v0x13df3c600_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x13df2c8b0_0;
    %load/vec4 v0x13df3c6b0_0;
    %add;
    %store/vec4 v0x13df3c770_0, 0, 32;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x13df2c8b0_0;
    %load/vec4 v0x13df3c6b0_0;
    %sub;
    %store/vec4 v0x13df3c770_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13df2cff0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df40590_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x13df40590_0;
    %inv;
    %store/vec4 v0x13df40590_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x13df2cff0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df40950_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df40950_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3ef60, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3ef60, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 1147443, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %pushi/vec4 4292899, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13df3de20, 4, 0;
    %delay 100000, 0;
    %vpi_call 2 60 "$display", "Register x3 = %h", &A<v0x13df3ef60, 3> {0 0 0};
    %vpi_call 2 61 "$display", "Register x4 = %h", &A<v0x13df3ef60, 4> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df3ef60, 4;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df3ef60, 4;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 64 "$display", "TEST PASSED" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 66 "$display", "TEST FAILED" {0 0 0};
T_7.1 ;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x13df2cff0;
T_8 ;
    %vpi_call 2 74 "$monitor", "Time = %0t | PC = %h | Instruction = %h | x3 = %h | x4 = %h", $time, v0x13df406f0_0, v0x13df40660_0, v0x13df40790_0, v0x13df40840_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "RiscVCPU_tb.v";
    "RiscVCPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./InstructionDecode.v";
    "./InstructionFetch.v";
    "./RegisterFile.v";
