\doxysubsection{EFM32\+GG\+\_\+\+EMU\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields}{}\label{group___e_f_m32_g_g___e_m_u___bit_fields}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae745d82c57d8a809ea004d2104610f62}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga70a8fc90caf333742d4eef6c4dd97439}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e4dcbd0b5ea427b55b1430b10036c37}{EMU\+\_\+\+CTRL\+\_\+\+EMVREG}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafba2b8a4d870e28d949516a19a6f0b7e}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga07bf4109e2e3a7a5b1bab924422b9659}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac3c9f84a6652bcd586b452695803dda6}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga67d5f6a9cc994e03f4724f4a11345896}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad99eb1cf74b408780323988ee22d519c}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga252d2f6b3ea580c3ba3f1e58a270b27c}{EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac3c9f84a6652bcd586b452695803dda6}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga656f5b263fbe04058ebee494c0a2f9e8}{EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga67d5f6a9cc994e03f4724f4a11345896}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d92659474b0bca8a48b261c935b9432}{EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad99eb1cf74b408780323988ee22d519c}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga72826dc6f1a039594c6f3b1084d7dbdc}{EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cb735f8008638ab74319c60d9b9ea38}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga06e794bbf8b6584970bc1d68ae46cec9}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad15adb623ff5ee6b901a76d5b3869968}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4814add847d0abc821d0af84633d5e07}{EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad15adb623ff5ee6b901a76d5b3869968}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0775f1f05ca598f4a663157cc1b7793}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5d92738952cbf65d0e4e26f29a892e98}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+MASK}}~0x\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad1ddc07edda82e64ecbbb7bec5a0144f}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c31fcbe1e050384f9b0d7a030a1e5c5}{EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad1ddc07edda82e64ecbbb7bec5a0144f}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga22eab73369f1a0f39ec5711ada4b633f}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga35a16c2580ace248c3e41b862b2b2451}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaee0332bcfd3bba8d8f229e9959871147}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e3d6d023e5801aee40947534d8658e7}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga343031392ed1694d3485562ac37e192d}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9cedd98e6ecd8cd1ba538141fcc709d9}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa128c64eb718454ad560e27048b46789}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c5b82c84d8012ddb19b22e455e4fd26}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0f0f839552e37609dd78c4e9e22a16e3}{EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga343031392ed1694d3485562ac37e192d}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga02a0416799df6cf5574b000ec6e23c8c}{EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9cedd98e6ecd8cd1ba538141fcc709d9}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gade59df679b6bb8ad54b26f253c8ec20c}{EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa128c64eb718454ad560e27048b46789}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga834a764cec2f2b906b09a66f962e53fa}{EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c5b82c84d8012ddb19b22e455e4fd26}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c6eefc6f0da5e245a232c0631b5ddcc}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafbffbe13b53d170e9d003e9e035de6d4}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacaa4300129885bb245dd52ea9663ce85}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad795f544b4fbb40615db56b3ed7506f1}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafa2f0f4ec4b2c0014d915d55d23e52b3}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaab6a278759d40a112c9c5bd093b6caff}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4764854bbb8e651c4d111bbe1410203e}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4573b6a3119b954ec754ad525a5da2ae}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4fe8b051cf3cc7ab7ac71016b3b0dc37}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~0x0000\+ADE8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7b7c06a243d8c2b13b7667200c6dc8d5}{EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafa2f0f4ec4b2c0014d915d55d23e52b3}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaee605c5ba1853e3edc3adc9d880c8481}{EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaab6a278759d40a112c9c5bd093b6caff}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa4f98431fa52caf9fe477e10c6ad1362}{EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4764854bbb8e651c4d111bbe1410203e}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga02eab989ebf7e66f2577b7d40fdd9e5a}{EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4573b6a3119b954ec754ad525a5da2ae}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab15970618edce7afd7a7bb2c1871e2d1}{EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4fe8b051cf3cc7ab7ac71016b3b0dc37}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5f203074a71bfce5438ec156068b0c8e}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga44325b23fa73b6501efc3fdf4979162c}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+MASK}}~0x00000101\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga275505aea6551282bfcc9aa1ec695af9}{EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7466d4920eef40f86cff74b267f523ac}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c2ac14e75ea2fe94838f23304213050}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e6f19fb02cd5c7da32160e22a32b008}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga17ecdceb909dad909b2571b5c61bdc78}{EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e6f19fb02cd5c7da32160e22a32b008}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e987d68b14b0975acca625ec3303a16}{EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacab45c0292bf75329debd4156fc257cc}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5788611397e7fed62c77411f6b96edc3}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga77ac0a521eea4c9844f50e81deffc1ad}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9911f271fa155b8c7acc9ba4f9a631a8}{EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga77ac0a521eea4c9844f50e81deffc1ad}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga76e2b48bc5a2c75c901b821d8d0bcd52}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabc411df9062e3eea92b296f6ec832f00}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+MASK}}~0x0001001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab4ec27f79c8b30ebb10b9a1718441119}{EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac599ac8b62faecbb42550bf67683c8eb}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga268217452f6d91f842699391b8e80b7e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadc77d49a42c61a743b5313c2802ee147}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2acd7cb0635e355335fd2f3e53188b5}{EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadc77d49a42c61a743b5313c2802ee147}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa043c603615cd1eb1d02da51d735d19b}{EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8e2b5d761839174b95779eb060aae973}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3b4753e44455f33829cb0b53847db91c}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga10effbb2daedd321180d37178ef9104e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga049427afe7d11b20e804dfa03d582eb4}{EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga10effbb2daedd321180d37178ef9104e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9b1ded346fa464c8332b98c23dbd8269}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9c2280aa891d3a638d42dc0e99f4132e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+MASK}}~0x\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c4dadec966def8e5904f6a002a2eaee}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga39764e5da0cb6891cfe01aae5d861feb}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1b3e671666f8af1b1eda311343630ce8}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4655ab7505897d1053d16cde19c000ed}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac5e7686532625d0ad8b4e854c76d462a}{EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c4dadec966def8e5904f6a002a2eaee}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2776e17ca46e75f9260792507502f798}{EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga39764e5da0cb6891cfe01aae5d861feb}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2f66334ef9ac0e5abbbcd45685fbb93b}{EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1b3e671666f8af1b1eda311343630ce8}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6b5f335392b8ecdb0d0b6d171a150268}{EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4655ab7505897d1053d16cde19c000ed}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8dad3522c0fd0bd1ecba541f3f546ee7}{EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab9fac6072967459b0761f0a822f0869f}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga47de3b6bf7eac5efec3986a32cfd046f}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga00284126397cbc68190c4d89548ab52e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ef6c738aaf5ffced18c2804f0d3ac53}{EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga00284126397cbc68190c4d89548ab52e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga02ade39cdf080d82d3afbcd04ae361e2}{EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabbd322ea5f26af93b32268a0008f9f3c}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaf5c1b2b0e1ecfd03761700081af3987a}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga591595de059e06749a5b4376ff1e193f}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga991f40526a98fc40bbe0097c4a1863f0}{EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga591595de059e06749a5b4376ff1e193f}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ccceb3ff90aa0454e837b309d889d1e}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga98946341fc87082faf51828d3156c7aa}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+MASK}}~0x0000006\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga664c6f3eaff93ec53de30ced0ff9dcc9}{EMU\+\_\+\+BUCTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga14cf6b75c2f57912e9c7888ee2a73f2d}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacd4a5289355e0c23f0e69382bbf1971d}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga518e60de5c769f79ce44c947c05b9cd8}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e64d833aea27e45e7e54738bfbd956b}{EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga518e60de5c769f79ce44c947c05b9cd8}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaf3b7458989b0915875fe399ec588cea0}{EMU\+\_\+\+BUCTRL\+\_\+\+STATEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa52fb0f69d3742da0321702528e59556}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga461f3a61b0aa98efacb6e1081161aa33}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9f4410913992f53913bfb7af035784f0}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7899fedcdd6bad650dbae0244cecf7d7}{EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9f4410913992f53913bfb7af035784f0}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga983ce15f487173581d552e6eddae451d}{EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4979e1d683daede61ec0cdbc95f29a00}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga51e6ee31cc3791d9d004c01e7213dcbc}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5bcab3a746169f1c2b1169527612e41b}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad21c94c89d991403f6066a7502ed7751}{EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5bcab3a746169f1c2b1169527612e41b}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac140f34c7e2e3862228ed231f1d6120a}{EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaea1ef565a0ecd9d1cdf1c8846968051c}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadc0749be5bf377dd2b7df094d1629bb3}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ca1a13c8dbd733436937be14830dbc6}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0c6206cb516e995169659a9fc7ea72f}{EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ca1a13c8dbd733436937be14830dbc6}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga462b9e4bbe5235dcde478437f8a96135}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga085a76b2d6c9537ff9619e5920b1410a}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+MASK}}~0x60\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga071a40d44ea0f9af6a03771097676479}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacdef183e7bb5f87d7eeb02c0930bd3a2}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac9ee2868546ae899f1825a9369851f50}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4279548f97db25237b4162635cc860ea}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7dca946e59e1fce9ade7c114e1a05f13}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad268d5923af0e83d0eb5bc3da0473239}{EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga071a40d44ea0f9af6a03771097676479}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2748aba9a4dc86647ebfad2d25bd4792}{EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacdef183e7bb5f87d7eeb02c0930bd3a2}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac9e2fdf9fe098a3b1bf3c421a0e85333}{EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac9ee2868546ae899f1825a9369851f50}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8da7897329dbd63fee1621b43fa01868}{EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4279548f97db25237b4162635cc860ea}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0af9e77261e7240b1ad174d2d96a2378}{EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7dca946e59e1fce9ade7c114e1a05f13}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga99b8b6cd107144899cf46fe0d4436514}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacf8cdaa24a1f713fde9264da6bb1ea5b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+MASK}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga22adaafed75964cb1f309b8d383e9c1f}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaffc6cb448693a9132afafc6ee7f84306}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8707816e4a45d49fea84a6d11d2e62d3}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3779c1b6a792989501345a548de124b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5919e5b8f7679a463259d2ad4fd7abc2}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3779c1b6a792989501345a548de124b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad76181f68196827e416cf15d1534092f}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ad68ab46ac5139fff3dda88916258e6}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafa976e3f2caf63a5ca9e2240fe902e84}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga95af5930a90bb59923bfc31157bcfe06}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3decbbffcb69d0158dd52d4816dad399}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga95af5930a90bb59923bfc31157bcfe06}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa45ba02ad9e62a706c61ca993b2a0898}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab2ab64765839effd23851b0e8f17846b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadea796dcebe9d3ec28308863e4f5c9ef}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga138f300f77fabf1a7ddbe9378e2ea41c}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5a8080f1a15dcf7134bf131a6abfd0b4}{EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga138f300f77fabf1a7ddbe9378e2ea41c}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3101639ac714a6ae0be184bcb998f78c}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaebbbe8505f0d4b5da9caf9c1a53c4dda}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+MASK}}~0x18\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaeacc3292df8db51eab9b50157b5e1eac}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad06faadccffe8b591fa15d93652cf479}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga38b30286bde09af45b7324ef0e17ff01}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4ba7e762859f909e9437a3664313262b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga93c90841b230d4318555d97bc0ad4c45}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaad34fb4d58d47eb2204fcec0907f3390}{EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaeacc3292df8db51eab9b50157b5e1eac}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae7ffcc5c16e5246ae39720c603b4124d}{EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad06faadccffe8b591fa15d93652cf479}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9649b38000a7f859d412542e190734d9}{EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga38b30286bde09af45b7324ef0e17ff01}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0aa1d3775f2a4a99b027f6050e722d03}{EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4ba7e762859f909e9437a3664313262b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga27a0e69cefaa53f7c06d11e8d65a943f}{EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga93c90841b230d4318555d97bc0ad4c45}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga605ace014d0423c0d1a7f26aa3f81397}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+RESETVALUE}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaaaaac5398525911c75b8a5d6ae7e18d6}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae22572a62f0dffb9dae9d4e54b00b2ce}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga037b3e8f896039dfaf92e62cb8da2546}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga073c51939342e62b458e76bee01df84e}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga55febe6ec3f10994576f11621d90467e}{EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga073c51939342e62b458e76bee01df84e}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9477b8b5ae5aee4c3bcbed50592474d2}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae3f00c97e4603068880774c0bc792c80}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+MASK}}~0x18\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga395550ff2eb4593a9ee8bafc4ad57d0b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5af87ba11a010a6b272d6b88eed1bfa4}{EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga395550ff2eb4593a9ee8bafc4ad57d0b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaaec6b51b61d849e804e457b620a589d1}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae8aa73f05abb5c1235d190a942c51419}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MASK}}~0x60\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b55766c2a375aa191db9e468cbb784}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1f27fd455ea35a257170426f8472af7c}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cf972ed965cbfb61a38743098b2e17b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ae957a1078e1e02293eae3152e9267d}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaae7e15af6440c95b15a686e68b447678}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa8e32517336ed744807eabe0dedd9df2}{EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b55766c2a375aa191db9e468cbb784}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabc517db7bfd9d454de3fba2169fb90a9}{EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1f27fd455ea35a257170426f8472af7c}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b0ae322b3d97ead9daa5ff6cc29a01}{EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cf972ed965cbfb61a38743098b2e17b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5c54e959ab8eccb03512f381d67e2762}{EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ae957a1078e1e02293eae3152e9267d}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6a23dbe8897e5c097789e26ee2381894}{EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaae7e15af6440c95b15a686e68b447678}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga574ef4df7ae9c26bd5535e2f7d448c9d}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+RESETVALUE}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga46876c33acab3fd19a72cd7d23bd593c}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga891f525258e196795ec3a7df57387076}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4c5972ef154e1ef16a530a2a100366d6}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d1228fa15d245a4332942d7ff9ba806}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga841fb55ce2ec3df87eb7ab341428cf8d}{EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d1228fa15d245a4332942d7ff9ba806}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9d7708b09267476e177c2f4b80e11e72}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab5a52b02a575b169f5635109372da704}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+MASK}}~0x18\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad9ad8cd72b8a36a3c14a4fd25e3817ed}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac718b1c653bad52f9a0804bb0cd63c55}{EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad9ad8cd72b8a36a3c14a4fd25e3817ed}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga50ad126db2bc01f36b0eb13571f548e1}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga58f19ce2c0dcab1c7a28ae4c62b6e4ed}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MASK}}~0x60\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8ff39dfd4a85b619a4c8c096a3dd16e6}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac60ac68e460dced3cd677febb1d3c24f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0c32c34f96690e7673b0551d37944c93}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaf88d1cb33597e7bb1740c1c7b3d80851}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaba4f8b18469550dd7eb6e1601ffb4c5f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaec7032039bc0c61617a09646dae3628a}{EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8ff39dfd4a85b619a4c8c096a3dd16e6}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6141a12e97cebe7d27107b0870b1596a}{EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac60ac68e460dced3cd677febb1d3c24f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae6ce0c73291baf3283263edcbf6b2e84}{EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0c32c34f96690e7673b0551d37944c93}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4700e8106dda733a85a6229882724f53}{EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaf88d1cb33597e7bb1740c1c7b3d80851}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac5dc05bcd5899cea5e30db55032f68f5}{EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaba4f8b18469550dd7eb6e1601ffb4c5f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga430f912ecbc8c9e4da7443dbef588a2d}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga096af0e90c9cd928861380e34f5f5d24}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3bf9cc22278d9cbd3cffee4d675c15a0}{EMU\+\_\+\+STATUS\+\_\+\+BURDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac64b670b36fa779bd12e1864fe2e5d6c}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafd483185e55b83494db2ff73c388426b}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa751f52466bd067c279bb214bbda1015}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa7d6ff385d29e0524d55c30740de9d57}{EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa751f52466bd067c279bb214bbda1015}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga62cbce56b3f60f4e732c9a8ba99cef14}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga76d9b6fd56e9d63d7affedf3d99ffdcf}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad3695e226312e8899c445a586be70ffe}{EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga14d08014db5ee06ef6409d5f9b77e87d}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac5314fd29207e719b0b1b355c4ed4f57}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga525a2be84d72a7dc285647f6c498947d}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6688f1fb482002ac7f7c70d772d4f08f}{EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga525a2be84d72a7dc285647f6c498947d}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4dd0091287480a24f8f51139ba1b2ceb}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabd8af8d70a260d94579461267b2e2436}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2079a4f35e9af8f5bef6369b6b66787}{EMU\+\_\+\+IF\+\_\+\+BURDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3f2642a362cc542558c5e8b359e32c0}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadb670fcda3c80c61663417c345f795f0}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3162752a22965f32ae4bc1d3150b394a}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae65e1693065cf756eacc081c0cb0d6fe}{EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3162752a22965f32ae4bc1d3150b394a}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga991961acee89adb8547ec8ef183cfc10}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3dcb64170906a28c2f69f7b96a351369}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga26830db4de61f383d52453a16c7cb1ea}{EMU\+\_\+\+IFS\+\_\+\+BURDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga32f11ff8acf9259e3064b28e475cc9ca}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga24c1c8c1f11e3f3f8c8a373a7c333177}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6e4af6affa8a8f7cd9a834314e0714ed}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae1af705adac94b92872aa21d2756396d}{EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6e4af6affa8a8f7cd9a834314e0714ed}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga02fcbd4f45ce2462c3c7122ed2db4ddf}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7be9597a989db8b238aea639da427931}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga67cf9bc58c77898a465a05d60cc3485e}{EMU\+\_\+\+IFC\+\_\+\+BURDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga50a90045d2d86dee5463dff0cfced456}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga30bf1e88cc2a8ce20b94008e563b5135}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c8bfe351c40490d0648db73c7901c36}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga779a0e5ada35fa0ab4b5656013a7a5a8}{EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c8bfe351c40490d0648db73c7901c36}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac805f8ef9501657f962b1d3aebc3aa34}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac336653095296f32195fe2fde2ecf1d2}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad03ba3c22bae28eaf93337be0daed432}{EMU\+\_\+\+IEN\+\_\+\+BURDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8f65d299dba105ac9644960f1f2d3256}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1c056a05144dcac4f4cfc75b3265ce8e}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1d80e8f5a3b6c5e37c498a1721d952c8}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaeefd08729a68dc70374024937a3adfe5}{EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1d80e8f5a3b6c5e37c498a1721d952c8}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae990ea7f888f4b8e5093c5983a24056b}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RESETVALUE}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae29b628ce39d28ab96bcea7b019fe25c}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+MASK}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7f1b3c44e7c4be69349e3a214ba7e02f}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8b5c1580eee4df739b839660c59770f6}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabb0630082c0d46ee3c5e643618d8a03c}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ff2634fd2dcf5caaeaec47a475213f6}{EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabb0630082c0d46ee3c5e643618d8a03c}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e8dc500cb32295b26a8218ce9e82fab}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gae8447b3c19c55ac33b518fc65f4ee8e5}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+MASK}}~0x18\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga448f909a814a1895d97867b733d1e98e}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gab0b7eabae4128a47a3a658e15f6aeaef}{EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga448f909a814a1895d97867b733d1e98e}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac630f69aa4d8301ec7f5048df30264ca}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RESETVALUE}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9469052b8b1b993e9e836a27674e1ad7}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+MASK}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8a64e109c859ea3ccbaa64936b9d4452}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga095e7089969ca26f187aea8f37d4b691}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga040c1fbfb266a51bcc4c9938fa5c7c23}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga25bcf9a04bbdb02b5ec42be30de59ea9}{EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga040c1fbfb266a51bcc4c9938fa5c7c23}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafdc70485b426f649e970266663d2e9f6}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga22650ccf2327e82e1b5a5cdd190c0e2a}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+MASK}}~0x18\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0f360605f8a6fe99d7b349fcb6340d6}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4233065262518534448362c7503c47cb}{EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0f360605f8a6fe99d7b349fcb6340d6}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}} $<$$<$ 3)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e6f19fb02cd5c7da32160e22a32b008}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT@{\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT}}
\index{\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT@{\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT}{\_EMU\_AUXCTRL\_HRCCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e6f19fb02cd5c7da32160e22a32b008} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c2ac14e75ea2fe94838f23304213050}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_HRCCLR\_MASK@{\_EMU\_AUXCTRL\_HRCCLR\_MASK}}
\index{\_EMU\_AUXCTRL\_HRCCLR\_MASK@{\_EMU\_AUXCTRL\_HRCCLR\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_HRCCLR\_MASK}{\_EMU\_AUXCTRL\_HRCCLR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c2ac14e75ea2fe94838f23304213050} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+HRCCLR \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7466d4920eef40f86cff74b267f523ac}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_HRCCLR\_SHIFT@{\_EMU\_AUXCTRL\_HRCCLR\_SHIFT}}
\index{\_EMU\_AUXCTRL\_HRCCLR\_SHIFT@{\_EMU\_AUXCTRL\_HRCCLR\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_HRCCLR\_SHIFT}{\_EMU\_AUXCTRL\_HRCCLR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7466d4920eef40f86cff74b267f523ac} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+HRCCLR \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga44325b23fa73b6501efc3fdf4979162c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_MASK@{\_EMU\_AUXCTRL\_MASK}}
\index{\_EMU\_AUXCTRL\_MASK@{\_EMU\_AUXCTRL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_MASK}{\_EMU\_AUXCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga44325b23fa73b6501efc3fdf4979162c} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+MASK~0x00000101\+UL}

Mask for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga77ac0a521eea4c9844f50e81deffc1ad}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}}
\index{\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}{\_EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga77ac0a521eea4c9844f50e81deffc1ad} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5788611397e7fed62c77411f6b96edc3}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK}}
\index{\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK}{\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5788611397e7fed62c77411f6b96edc3} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+MASK~0x100\+UL}

Bit mask for EMU\+\_\+\+REDLFXOBOOST \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gacab45c0292bf75329debd4156fc257cc}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT}}
\index{\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT@{\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT}{\_EMU\_AUXCTRL\_REDLFXOBOOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gacab45c0292bf75329debd4156fc257cc} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+SHIFT~8}

Shift value for EMU\+\_\+\+REDLFXOBOOST \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5f203074a71bfce5438ec156068b0c8e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_AUXCTRL\_RESETVALUE@{\_EMU\_AUXCTRL\_RESETVALUE}}
\index{\_EMU\_AUXCTRL\_RESETVALUE@{\_EMU\_AUXCTRL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_AUXCTRL\_RESETVALUE}{\_EMU\_AUXCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5f203074a71bfce5438ec156068b0c8e} 
\#define \+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad9ad8cd72b8a36a3c14a4fd25e3817ed}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXRANGE\_DEFAULT@{\_EMU\_BUACT\_BUEXRANGE\_DEFAULT}}
\index{\_EMU\_BUACT\_BUEXRANGE\_DEFAULT@{\_EMU\_BUACT\_BUEXRANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXRANGE\_DEFAULT}{\_EMU\_BUACT\_BUEXRANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad9ad8cd72b8a36a3c14a4fd25e3817ed} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab5a52b02a575b169f5635109372da704}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXRANGE\_MASK@{\_EMU\_BUACT\_BUEXRANGE\_MASK}}
\index{\_EMU\_BUACT\_BUEXRANGE\_MASK@{\_EMU\_BUACT\_BUEXRANGE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXRANGE\_MASK}{\_EMU\_BUACT\_BUEXRANGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab5a52b02a575b169f5635109372da704} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+MASK~0x18\+UL}

Bit mask for EMU\+\_\+\+BUEXRANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9d7708b09267476e177c2f4b80e11e72}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXRANGE\_SHIFT@{\_EMU\_BUACT\_BUEXRANGE\_SHIFT}}
\index{\_EMU\_BUACT\_BUEXRANGE\_SHIFT@{\_EMU\_BUACT\_BUEXRANGE\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXRANGE\_SHIFT}{\_EMU\_BUACT\_BUEXRANGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9d7708b09267476e177c2f4b80e11e72} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+BUEXRANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d1228fa15d245a4332942d7ff9ba806}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXTHRES\_DEFAULT@{\_EMU\_BUACT\_BUEXTHRES\_DEFAULT}}
\index{\_EMU\_BUACT\_BUEXTHRES\_DEFAULT@{\_EMU\_BUACT\_BUEXTHRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXTHRES\_DEFAULT}{\_EMU\_BUACT\_BUEXTHRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d1228fa15d245a4332942d7ff9ba806} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4c5972ef154e1ef16a530a2a100366d6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXTHRES\_MASK@{\_EMU\_BUACT\_BUEXTHRES\_MASK}}
\index{\_EMU\_BUACT\_BUEXTHRES\_MASK@{\_EMU\_BUACT\_BUEXTHRES\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXTHRES\_MASK}{\_EMU\_BUACT\_BUEXTHRES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4c5972ef154e1ef16a530a2a100366d6} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+MASK~0x7\+UL}

Bit mask for EMU\+\_\+\+BUEXTHRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga891f525258e196795ec3a7df57387076}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_BUEXTHRES\_SHIFT@{\_EMU\_BUACT\_BUEXTHRES\_SHIFT}}
\index{\_EMU\_BUACT\_BUEXTHRES\_SHIFT@{\_EMU\_BUACT\_BUEXTHRES\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_BUEXTHRES\_SHIFT}{\_EMU\_BUACT\_BUEXTHRES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga891f525258e196795ec3a7df57387076} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BUEXTHRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga46876c33acab3fd19a72cd7d23bd593c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_MASK@{\_EMU\_BUACT\_MASK}}
\index{\_EMU\_BUACT\_MASK@{\_EMU\_BUACT\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_MASK}{\_EMU\_BUACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga46876c33acab3fd19a72cd7d23bd593c} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+MASK~0x0000007\+FUL}

Mask for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0c32c34f96690e7673b0551d37944c93}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_BUMAIN@{\_EMU\_BUACT\_PWRCON\_BUMAIN}}
\index{\_EMU\_BUACT\_PWRCON\_BUMAIN@{\_EMU\_BUACT\_PWRCON\_BUMAIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_BUMAIN}{\_EMU\_BUACT\_PWRCON\_BUMAIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0c32c34f96690e7673b0551d37944c93} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN~0x00000001\+UL}

Mode BUMAIN for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8ff39dfd4a85b619a4c8c096a3dd16e6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_DEFAULT@{\_EMU\_BUACT\_PWRCON\_DEFAULT}}
\index{\_EMU\_BUACT\_PWRCON\_DEFAULT@{\_EMU\_BUACT\_PWRCON\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_DEFAULT}{\_EMU\_BUACT\_PWRCON\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8ff39dfd4a85b619a4c8c096a3dd16e6} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaf88d1cb33597e7bb1740c1c7b3d80851}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_MAINBU@{\_EMU\_BUACT\_PWRCON\_MAINBU}}
\index{\_EMU\_BUACT\_PWRCON\_MAINBU@{\_EMU\_BUACT\_PWRCON\_MAINBU}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_MAINBU}{\_EMU\_BUACT\_PWRCON\_MAINBU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaf88d1cb33597e7bb1740c1c7b3d80851} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU~0x00000002\+UL}

Mode MAINBU for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga58f19ce2c0dcab1c7a28ae4c62b6e4ed}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_MASK@{\_EMU\_BUACT\_PWRCON\_MASK}}
\index{\_EMU\_BUACT\_PWRCON\_MASK@{\_EMU\_BUACT\_PWRCON\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_MASK}{\_EMU\_BUACT\_PWRCON\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga58f19ce2c0dcab1c7a28ae4c62b6e4ed} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MASK~0x60\+UL}

Bit mask for EMU\+\_\+\+PWRCON \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaba4f8b18469550dd7eb6e1601ffb4c5f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_NODIODE@{\_EMU\_BUACT\_PWRCON\_NODIODE}}
\index{\_EMU\_BUACT\_PWRCON\_NODIODE@{\_EMU\_BUACT\_PWRCON\_NODIODE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_NODIODE}{\_EMU\_BUACT\_PWRCON\_NODIODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaba4f8b18469550dd7eb6e1601ffb4c5f} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE~0x00000003\+UL}

Mode NODIODE for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac60ac68e460dced3cd677febb1d3c24f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_NONE@{\_EMU\_BUACT\_PWRCON\_NONE}}
\index{\_EMU\_BUACT\_PWRCON\_NONE@{\_EMU\_BUACT\_PWRCON\_NONE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_NONE}{\_EMU\_BUACT\_PWRCON\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac60ac68e460dced3cd677febb1d3c24f} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga50ad126db2bc01f36b0eb13571f548e1}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_PWRCON\_SHIFT@{\_EMU\_BUACT\_PWRCON\_SHIFT}}
\index{\_EMU\_BUACT\_PWRCON\_SHIFT@{\_EMU\_BUACT\_PWRCON\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_PWRCON\_SHIFT}{\_EMU\_BUACT\_PWRCON\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga50ad126db2bc01f36b0eb13571f548e1} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+SHIFT~5}

Shift value for EMU\+\_\+\+PWRCON \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga574ef4df7ae9c26bd5535e2f7d448c9d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUACT\_RESETVALUE@{\_EMU\_BUACT\_RESETVALUE}}
\index{\_EMU\_BUACT\_RESETVALUE@{\_EMU\_BUACT\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUACT\_RESETVALUE}{\_EMU\_BUACT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga574ef4df7ae9c26bd5535e2f7d448c9d} 
\#define \+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+RESETVALUE~0x0000000\+BUL}

Default value for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae29b628ce39d28ab96bcea7b019fe25c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_MASK@{\_EMU\_BUBODBUVINCAL\_MASK}}
\index{\_EMU\_BUBODBUVINCAL\_MASK@{\_EMU\_BUBODBUVINCAL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_MASK}{\_EMU\_BUBODBUVINCAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae29b628ce39d28ab96bcea7b019fe25c} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+MASK~0x0000001\+FUL}

Mask for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga448f909a814a1895d97867b733d1e98e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT@{\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}}
\index{\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT@{\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}{\_EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga448f909a814a1895d97867b733d1e98e} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae8447b3c19c55ac33b518fc65f4ee8e5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_RANGE\_MASK@{\_EMU\_BUBODBUVINCAL\_RANGE\_MASK}}
\index{\_EMU\_BUBODBUVINCAL\_RANGE\_MASK@{\_EMU\_BUBODBUVINCAL\_RANGE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_RANGE\_MASK}{\_EMU\_BUBODBUVINCAL\_RANGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae8447b3c19c55ac33b518fc65f4ee8e5} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+MASK~0x18\+UL}

Bit mask for EMU\+\_\+\+RANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e8dc500cb32295b26a8218ce9e82fab}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT@{\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT}}
\index{\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT@{\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT}{\_EMU\_BUBODBUVINCAL\_RANGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e8dc500cb32295b26a8218ce9e82fab} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+RANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae990ea7f888f4b8e5093c5983a24056b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_RESETVALUE@{\_EMU\_BUBODBUVINCAL\_RESETVALUE}}
\index{\_EMU\_BUBODBUVINCAL\_RESETVALUE@{\_EMU\_BUBODBUVINCAL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_RESETVALUE}{\_EMU\_BUBODBUVINCAL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae990ea7f888f4b8e5093c5983a24056b} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RESETVALUE~0x0000000\+BUL}

Default value for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gabb0630082c0d46ee3c5e643618d8a03c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT@{\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}}
\index{\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT@{\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}{\_EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gabb0630082c0d46ee3c5e643618d8a03c} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8b5c1580eee4df739b839660c59770f6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_THRES\_MASK@{\_EMU\_BUBODBUVINCAL\_THRES\_MASK}}
\index{\_EMU\_BUBODBUVINCAL\_THRES\_MASK@{\_EMU\_BUBODBUVINCAL\_THRES\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_THRES\_MASK}{\_EMU\_BUBODBUVINCAL\_THRES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8b5c1580eee4df739b839660c59770f6} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+MASK~0x7\+UL}

Bit mask for EMU\+\_\+\+THRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7f1b3c44e7c4be69349e3a214ba7e02f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT@{\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT}}
\index{\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT@{\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT}{\_EMU\_BUBODBUVINCAL\_THRES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7f1b3c44e7c4be69349e3a214ba7e02f} 
\#define \+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+THRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9469052b8b1b993e9e836a27674e1ad7}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_MASK@{\_EMU\_BUBODUNREGCAL\_MASK}}
\index{\_EMU\_BUBODUNREGCAL\_MASK@{\_EMU\_BUBODUNREGCAL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_MASK}{\_EMU\_BUBODUNREGCAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9469052b8b1b993e9e836a27674e1ad7} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+MASK~0x0000001\+FUL}

Mask for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0f360605f8a6fe99d7b349fcb6340d6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT@{\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}}
\index{\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT@{\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}{\_EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0f360605f8a6fe99d7b349fcb6340d6} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga22650ccf2327e82e1b5a5cdd190c0e2a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_RANGE\_MASK@{\_EMU\_BUBODUNREGCAL\_RANGE\_MASK}}
\index{\_EMU\_BUBODUNREGCAL\_RANGE\_MASK@{\_EMU\_BUBODUNREGCAL\_RANGE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_RANGE\_MASK}{\_EMU\_BUBODUNREGCAL\_RANGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga22650ccf2327e82e1b5a5cdd190c0e2a} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+MASK~0x18\+UL}

Bit mask for EMU\+\_\+\+RANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafdc70485b426f649e970266663d2e9f6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT@{\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT}}
\index{\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT@{\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT}{\_EMU\_BUBODUNREGCAL\_RANGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafdc70485b426f649e970266663d2e9f6} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+RANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac630f69aa4d8301ec7f5048df30264ca}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_RESETVALUE@{\_EMU\_BUBODUNREGCAL\_RESETVALUE}}
\index{\_EMU\_BUBODUNREGCAL\_RESETVALUE@{\_EMU\_BUBODUNREGCAL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_RESETVALUE}{\_EMU\_BUBODUNREGCAL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac630f69aa4d8301ec7f5048df30264ca} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RESETVALUE~0x0000000\+BUL}

Default value for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga040c1fbfb266a51bcc4c9938fa5c7c23}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT@{\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}}
\index{\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT@{\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}{\_EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga040c1fbfb266a51bcc4c9938fa5c7c23} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga095e7089969ca26f187aea8f37d4b691}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_THRES\_MASK@{\_EMU\_BUBODUNREGCAL\_THRES\_MASK}}
\index{\_EMU\_BUBODUNREGCAL\_THRES\_MASK@{\_EMU\_BUBODUNREGCAL\_THRES\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_THRES\_MASK}{\_EMU\_BUBODUNREGCAL\_THRES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga095e7089969ca26f187aea8f37d4b691} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+MASK~0x7\+UL}

Bit mask for EMU\+\_\+\+THRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8a64e109c859ea3ccbaa64936b9d4452}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT@{\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT}}
\index{\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT@{\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT}{\_EMU\_BUBODUNREGCAL\_THRES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8a64e109c859ea3ccbaa64936b9d4452} 
\#define \+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+THRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5bcab3a746169f1c2b1169527612e41b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BODCAL\_DEFAULT@{\_EMU\_BUCTRL\_BODCAL\_DEFAULT}}
\index{\_EMU\_BUCTRL\_BODCAL\_DEFAULT@{\_EMU\_BUCTRL\_BODCAL\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BODCAL\_DEFAULT}{\_EMU\_BUCTRL\_BODCAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5bcab3a746169f1c2b1169527612e41b} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga51e6ee31cc3791d9d004c01e7213dcbc}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BODCAL\_MASK@{\_EMU\_BUCTRL\_BODCAL\_MASK}}
\index{\_EMU\_BUCTRL\_BODCAL\_MASK@{\_EMU\_BUCTRL\_BODCAL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BODCAL\_MASK}{\_EMU\_BUCTRL\_BODCAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga51e6ee31cc3791d9d004c01e7213dcbc} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+MASK~0x4\+UL}

Bit mask for EMU\+\_\+\+BODCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4979e1d683daede61ec0cdbc95f29a00}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BODCAL\_SHIFT@{\_EMU\_BUCTRL\_BODCAL\_SHIFT}}
\index{\_EMU\_BUCTRL\_BODCAL\_SHIFT@{\_EMU\_BUCTRL\_BODCAL\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BODCAL\_SHIFT}{\_EMU\_BUCTRL\_BODCAL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4979e1d683daede61ec0cdbc95f29a00} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+SHIFT~2}

Shift value for EMU\+\_\+\+BODCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ca1a13c8dbd733436937be14830dbc6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT@{\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}}
\index{\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT@{\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}{\_EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ca1a13c8dbd733436937be14830dbc6} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gadc0749be5bf377dd2b7df094d1629bb3}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BUMODEBODEN\_MASK@{\_EMU\_BUCTRL\_BUMODEBODEN\_MASK}}
\index{\_EMU\_BUCTRL\_BUMODEBODEN\_MASK@{\_EMU\_BUCTRL\_BUMODEBODEN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BUMODEBODEN\_MASK}{\_EMU\_BUCTRL\_BUMODEBODEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gadc0749be5bf377dd2b7df094d1629bb3} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+MASK~0x8\+UL}

Bit mask for EMU\+\_\+\+BUMODEBODEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaea1ef565a0ecd9d1cdf1c8846968051c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT@{\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT}}
\index{\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT@{\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT}{\_EMU\_BUCTRL\_BUMODEBODEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaea1ef565a0ecd9d1cdf1c8846968051c} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+BUMODEBODEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga518e60de5c769f79ce44c947c05b9cd8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_EN\_DEFAULT@{\_EMU\_BUCTRL\_EN\_DEFAULT}}
\index{\_EMU\_BUCTRL\_EN\_DEFAULT@{\_EMU\_BUCTRL\_EN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_EN\_DEFAULT}{\_EMU\_BUCTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga518e60de5c769f79ce44c947c05b9cd8} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gacd4a5289355e0c23f0e69382bbf1971d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_EN\_MASK@{\_EMU\_BUCTRL\_EN\_MASK}}
\index{\_EMU\_BUCTRL\_EN\_MASK@{\_EMU\_BUCTRL\_EN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_EN\_MASK}{\_EMU\_BUCTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gacd4a5289355e0c23f0e69382bbf1971d} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga14cf6b75c2f57912e9c7888ee2a73f2d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_EN\_SHIFT@{\_EMU\_BUCTRL\_EN\_SHIFT}}
\index{\_EMU\_BUCTRL\_EN\_SHIFT@{\_EMU\_BUCTRL\_EN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_EN\_SHIFT}{\_EMU\_BUCTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga14cf6b75c2f57912e9c7888ee2a73f2d} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga98946341fc87082faf51828d3156c7aa}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_MASK@{\_EMU\_BUCTRL\_MASK}}
\index{\_EMU\_BUCTRL\_MASK@{\_EMU\_BUCTRL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_MASK}{\_EMU\_BUCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga98946341fc87082faf51828d3156c7aa} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+MASK~0x0000006\+FUL}

Mask for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4279548f97db25237b4162635cc860ea}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_BUIN@{\_EMU\_BUCTRL\_PROBE\_BUIN}}
\index{\_EMU\_BUCTRL\_PROBE\_BUIN@{\_EMU\_BUCTRL\_PROBE\_BUIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_BUIN}{\_EMU\_BUCTRL\_PROBE\_BUIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4279548f97db25237b4162635cc860ea} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN~0x00000002\+UL}

Mode BUIN for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7dca946e59e1fce9ade7c114e1a05f13}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_BUOUT@{\_EMU\_BUCTRL\_PROBE\_BUOUT}}
\index{\_EMU\_BUCTRL\_PROBE\_BUOUT@{\_EMU\_BUCTRL\_PROBE\_BUOUT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_BUOUT}{\_EMU\_BUCTRL\_PROBE\_BUOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7dca946e59e1fce9ade7c114e1a05f13} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT~0x00000003\+UL}

Mode BUOUT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga071a40d44ea0f9af6a03771097676479}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_DEFAULT@{\_EMU\_BUCTRL\_PROBE\_DEFAULT}}
\index{\_EMU\_BUCTRL\_PROBE\_DEFAULT@{\_EMU\_BUCTRL\_PROBE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_DEFAULT}{\_EMU\_BUCTRL\_PROBE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga071a40d44ea0f9af6a03771097676479} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gacdef183e7bb5f87d7eeb02c0930bd3a2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_DISABLE@{\_EMU\_BUCTRL\_PROBE\_DISABLE}}
\index{\_EMU\_BUCTRL\_PROBE\_DISABLE@{\_EMU\_BUCTRL\_PROBE\_DISABLE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_DISABLE}{\_EMU\_BUCTRL\_PROBE\_DISABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gacdef183e7bb5f87d7eeb02c0930bd3a2} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE~0x00000000\+UL}

Mode DISABLE for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga085a76b2d6c9537ff9619e5920b1410a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_MASK@{\_EMU\_BUCTRL\_PROBE\_MASK}}
\index{\_EMU\_BUCTRL\_PROBE\_MASK@{\_EMU\_BUCTRL\_PROBE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_MASK}{\_EMU\_BUCTRL\_PROBE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga085a76b2d6c9537ff9619e5920b1410a} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+MASK~0x60\+UL}

Bit mask for EMU\+\_\+\+PROBE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga462b9e4bbe5235dcde478437f8a96135}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_SHIFT@{\_EMU\_BUCTRL\_PROBE\_SHIFT}}
\index{\_EMU\_BUCTRL\_PROBE\_SHIFT@{\_EMU\_BUCTRL\_PROBE\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_SHIFT}{\_EMU\_BUCTRL\_PROBE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga462b9e4bbe5235dcde478437f8a96135} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+SHIFT~5}

Shift value for EMU\+\_\+\+PROBE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac9ee2868546ae899f1825a9369851f50}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_PROBE\_VDDDREG@{\_EMU\_BUCTRL\_PROBE\_VDDDREG}}
\index{\_EMU\_BUCTRL\_PROBE\_VDDDREG@{\_EMU\_BUCTRL\_PROBE\_VDDDREG}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_PROBE\_VDDDREG}{\_EMU\_BUCTRL\_PROBE\_VDDDREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac9ee2868546ae899f1825a9369851f50} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG~0x00000001\+UL}

Mode VDDDREG for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ccceb3ff90aa0454e837b309d889d1e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_RESETVALUE@{\_EMU\_BUCTRL\_RESETVALUE}}
\index{\_EMU\_BUCTRL\_RESETVALUE@{\_EMU\_BUCTRL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_RESETVALUE}{\_EMU\_BUCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ccceb3ff90aa0454e837b309d889d1e} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9f4410913992f53913bfb7af035784f0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_STATEN\_DEFAULT@{\_EMU\_BUCTRL\_STATEN\_DEFAULT}}
\index{\_EMU\_BUCTRL\_STATEN\_DEFAULT@{\_EMU\_BUCTRL\_STATEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_STATEN\_DEFAULT}{\_EMU\_BUCTRL\_STATEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9f4410913992f53913bfb7af035784f0} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga461f3a61b0aa98efacb6e1081161aa33}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_STATEN\_MASK@{\_EMU\_BUCTRL\_STATEN\_MASK}}
\index{\_EMU\_BUCTRL\_STATEN\_MASK@{\_EMU\_BUCTRL\_STATEN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_STATEN\_MASK}{\_EMU\_BUCTRL\_STATEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga461f3a61b0aa98efacb6e1081161aa33} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+MASK~0x2\+UL}

Bit mask for EMU\+\_\+\+STATEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa52fb0f69d3742da0321702528e59556}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUCTRL\_STATEN\_SHIFT@{\_EMU\_BUCTRL\_STATEN\_SHIFT}}
\index{\_EMU\_BUCTRL\_STATEN\_SHIFT@{\_EMU\_BUCTRL\_STATEN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUCTRL\_STATEN\_SHIFT}{\_EMU\_BUCTRL\_STATEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa52fb0f69d3742da0321702528e59556} 
\#define \+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+SHIFT~1}

Shift value for EMU\+\_\+\+STATEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga395550ff2eb4593a9ee8bafc4ad57d0b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENRANGE\_DEFAULT@{\_EMU\_BUINACT\_BUENRANGE\_DEFAULT}}
\index{\_EMU\_BUINACT\_BUENRANGE\_DEFAULT@{\_EMU\_BUINACT\_BUENRANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENRANGE\_DEFAULT}{\_EMU\_BUINACT\_BUENRANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga395550ff2eb4593a9ee8bafc4ad57d0b} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae3f00c97e4603068880774c0bc792c80}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENRANGE\_MASK@{\_EMU\_BUINACT\_BUENRANGE\_MASK}}
\index{\_EMU\_BUINACT\_BUENRANGE\_MASK@{\_EMU\_BUINACT\_BUENRANGE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENRANGE\_MASK}{\_EMU\_BUINACT\_BUENRANGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae3f00c97e4603068880774c0bc792c80} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+MASK~0x18\+UL}

Bit mask for EMU\+\_\+\+BUENRANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9477b8b5ae5aee4c3bcbed50592474d2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENRANGE\_SHIFT@{\_EMU\_BUINACT\_BUENRANGE\_SHIFT}}
\index{\_EMU\_BUINACT\_BUENRANGE\_SHIFT@{\_EMU\_BUINACT\_BUENRANGE\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENRANGE\_SHIFT}{\_EMU\_BUINACT\_BUENRANGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9477b8b5ae5aee4c3bcbed50592474d2} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+BUENRANGE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga073c51939342e62b458e76bee01df84e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENTHRES\_DEFAULT@{\_EMU\_BUINACT\_BUENTHRES\_DEFAULT}}
\index{\_EMU\_BUINACT\_BUENTHRES\_DEFAULT@{\_EMU\_BUINACT\_BUENTHRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENTHRES\_DEFAULT}{\_EMU\_BUINACT\_BUENTHRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga073c51939342e62b458e76bee01df84e} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga037b3e8f896039dfaf92e62cb8da2546}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENTHRES\_MASK@{\_EMU\_BUINACT\_BUENTHRES\_MASK}}
\index{\_EMU\_BUINACT\_BUENTHRES\_MASK@{\_EMU\_BUINACT\_BUENTHRES\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENTHRES\_MASK}{\_EMU\_BUINACT\_BUENTHRES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga037b3e8f896039dfaf92e62cb8da2546} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+MASK~0x7\+UL}

Bit mask for EMU\+\_\+\+BUENTHRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae22572a62f0dffb9dae9d4e54b00b2ce}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_BUENTHRES\_SHIFT@{\_EMU\_BUINACT\_BUENTHRES\_SHIFT}}
\index{\_EMU\_BUINACT\_BUENTHRES\_SHIFT@{\_EMU\_BUINACT\_BUENTHRES\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_BUENTHRES\_SHIFT}{\_EMU\_BUINACT\_BUENTHRES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae22572a62f0dffb9dae9d4e54b00b2ce} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BUENTHRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaaaaac5398525911c75b8a5d6ae7e18d6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_MASK@{\_EMU\_BUINACT\_MASK}}
\index{\_EMU\_BUINACT\_MASK@{\_EMU\_BUINACT\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_MASK}{\_EMU\_BUINACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaaaaac5398525911c75b8a5d6ae7e18d6} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+MASK~0x0000007\+FUL}

Mask for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cf972ed965cbfb61a38743098b2e17b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_BUMAIN@{\_EMU\_BUINACT\_PWRCON\_BUMAIN}}
\index{\_EMU\_BUINACT\_PWRCON\_BUMAIN@{\_EMU\_BUINACT\_PWRCON\_BUMAIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_BUMAIN}{\_EMU\_BUINACT\_PWRCON\_BUMAIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cf972ed965cbfb61a38743098b2e17b} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN~0x00000001\+UL}

Mode BUMAIN for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b55766c2a375aa191db9e468cbb784}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_DEFAULT@{\_EMU\_BUINACT\_PWRCON\_DEFAULT}}
\index{\_EMU\_BUINACT\_PWRCON\_DEFAULT@{\_EMU\_BUINACT\_PWRCON\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_DEFAULT}{\_EMU\_BUINACT\_PWRCON\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b55766c2a375aa191db9e468cbb784} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ae957a1078e1e02293eae3152e9267d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_MAINBU@{\_EMU\_BUINACT\_PWRCON\_MAINBU}}
\index{\_EMU\_BUINACT\_PWRCON\_MAINBU@{\_EMU\_BUINACT\_PWRCON\_MAINBU}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_MAINBU}{\_EMU\_BUINACT\_PWRCON\_MAINBU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ae957a1078e1e02293eae3152e9267d} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU~0x00000002\+UL}

Mode MAINBU for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae8aa73f05abb5c1235d190a942c51419}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_MASK@{\_EMU\_BUINACT\_PWRCON\_MASK}}
\index{\_EMU\_BUINACT\_PWRCON\_MASK@{\_EMU\_BUINACT\_PWRCON\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_MASK}{\_EMU\_BUINACT\_PWRCON\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae8aa73f05abb5c1235d190a942c51419} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MASK~0x60\+UL}

Bit mask for EMU\+\_\+\+PWRCON \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaae7e15af6440c95b15a686e68b447678}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_NODIODE@{\_EMU\_BUINACT\_PWRCON\_NODIODE}}
\index{\_EMU\_BUINACT\_PWRCON\_NODIODE@{\_EMU\_BUINACT\_PWRCON\_NODIODE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_NODIODE}{\_EMU\_BUINACT\_PWRCON\_NODIODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaae7e15af6440c95b15a686e68b447678} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE~0x00000003\+UL}

Mode NODIODE for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1f27fd455ea35a257170426f8472af7c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_NONE@{\_EMU\_BUINACT\_PWRCON\_NONE}}
\index{\_EMU\_BUINACT\_PWRCON\_NONE@{\_EMU\_BUINACT\_PWRCON\_NONE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_NONE}{\_EMU\_BUINACT\_PWRCON\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1f27fd455ea35a257170426f8472af7c} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaaec6b51b61d849e804e457b620a589d1}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_PWRCON\_SHIFT@{\_EMU\_BUINACT\_PWRCON\_SHIFT}}
\index{\_EMU\_BUINACT\_PWRCON\_SHIFT@{\_EMU\_BUINACT\_PWRCON\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_PWRCON\_SHIFT}{\_EMU\_BUINACT\_PWRCON\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaaec6b51b61d849e804e457b620a589d1} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+SHIFT~5}

Shift value for EMU\+\_\+\+PWRCON \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga605ace014d0423c0d1a7f26aa3f81397}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_BUINACT\_RESETVALUE@{\_EMU\_BUINACT\_RESETVALUE}}
\index{\_EMU\_BUINACT\_RESETVALUE@{\_EMU\_BUINACT\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_BUINACT\_RESETVALUE}{\_EMU\_BUINACT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga605ace014d0423c0d1a7f26aa3f81397} 
\#define \+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+RESETVALUE~0x0000000\+BUL}

Default value for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad15adb623ff5ee6b901a76d5b3869968}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM2BLOCK\_DEFAULT@{\_EMU\_CTRL\_EM2BLOCK\_DEFAULT}}
\index{\_EMU\_CTRL\_EM2BLOCK\_DEFAULT@{\_EMU\_CTRL\_EM2BLOCK\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM2BLOCK\_DEFAULT}{\_EMU\_CTRL\_EM2BLOCK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad15adb623ff5ee6b901a76d5b3869968} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga06e794bbf8b6584970bc1d68ae46cec9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM2BLOCK\_MASK@{\_EMU\_CTRL\_EM2BLOCK\_MASK}}
\index{\_EMU\_CTRL\_EM2BLOCK\_MASK@{\_EMU\_CTRL\_EM2BLOCK\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM2BLOCK\_MASK}{\_EMU\_CTRL\_EM2BLOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga06e794bbf8b6584970bc1d68ae46cec9} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+MASK~0x2\+UL}

Bit mask for EMU\+\_\+\+EM2\+BLOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cb735f8008638ab74319c60d9b9ea38}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM2BLOCK\_SHIFT@{\_EMU\_CTRL\_EM2BLOCK\_SHIFT}}
\index{\_EMU\_CTRL\_EM2BLOCK\_SHIFT@{\_EMU\_CTRL\_EM2BLOCK\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM2BLOCK\_SHIFT}{\_EMU\_CTRL\_EM2BLOCK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cb735f8008638ab74319c60d9b9ea38} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+SHIFT~1}

Shift value for EMU\+\_\+\+EM2\+BLOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad1ddc07edda82e64ecbbb7bec5a0144f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM4CTRL\_DEFAULT@{\_EMU\_CTRL\_EM4CTRL\_DEFAULT}}
\index{\_EMU\_CTRL\_EM4CTRL\_DEFAULT@{\_EMU\_CTRL\_EM4CTRL\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM4CTRL\_DEFAULT}{\_EMU\_CTRL\_EM4CTRL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad1ddc07edda82e64ecbbb7bec5a0144f} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5d92738952cbf65d0e4e26f29a892e98}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM4CTRL\_MASK@{\_EMU\_CTRL\_EM4CTRL\_MASK}}
\index{\_EMU\_CTRL\_EM4CTRL\_MASK@{\_EMU\_CTRL\_EM4CTRL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM4CTRL\_MASK}{\_EMU\_CTRL\_EM4CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5d92738952cbf65d0e4e26f29a892e98} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+MASK~0x\+CUL}

Bit mask for EMU\+\_\+\+EM4\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0775f1f05ca598f4a663157cc1b7793}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EM4CTRL\_SHIFT@{\_EMU\_CTRL\_EM4CTRL\_SHIFT}}
\index{\_EMU\_CTRL\_EM4CTRL\_SHIFT@{\_EMU\_CTRL\_EM4CTRL\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EM4CTRL\_SHIFT}{\_EMU\_CTRL\_EM4CTRL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0775f1f05ca598f4a663157cc1b7793} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+SHIFT~2}

Shift value for EMU\+\_\+\+EM4\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac3c9f84a6652bcd586b452695803dda6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EMVREG\_DEFAULT@{\_EMU\_CTRL\_EMVREG\_DEFAULT}}
\index{\_EMU\_CTRL\_EMVREG\_DEFAULT@{\_EMU\_CTRL\_EMVREG\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EMVREG\_DEFAULT}{\_EMU\_CTRL\_EMVREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac3c9f84a6652bcd586b452695803dda6} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad99eb1cf74b408780323988ee22d519c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EMVREG\_FULL@{\_EMU\_CTRL\_EMVREG\_FULL}}
\index{\_EMU\_CTRL\_EMVREG\_FULL@{\_EMU\_CTRL\_EMVREG\_FULL}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EMVREG\_FULL}{\_EMU\_CTRL\_EMVREG\_FULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad99eb1cf74b408780323988ee22d519c} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL~0x00000001\+UL}

Mode FULL for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga07bf4109e2e3a7a5b1bab924422b9659}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EMVREG\_MASK@{\_EMU\_CTRL\_EMVREG\_MASK}}
\index{\_EMU\_CTRL\_EMVREG\_MASK@{\_EMU\_CTRL\_EMVREG\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EMVREG\_MASK}{\_EMU\_CTRL\_EMVREG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga07bf4109e2e3a7a5b1bab924422b9659} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+EMVREG \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga67d5f6a9cc994e03f4724f4a11345896}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EMVREG\_REDUCED@{\_EMU\_CTRL\_EMVREG\_REDUCED}}
\index{\_EMU\_CTRL\_EMVREG\_REDUCED@{\_EMU\_CTRL\_EMVREG\_REDUCED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EMVREG\_REDUCED}{\_EMU\_CTRL\_EMVREG\_REDUCED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga67d5f6a9cc994e03f4724f4a11345896} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED~0x00000000\+UL}

Mode REDUCED for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafba2b8a4d870e28d949516a19a6f0b7e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_EMVREG\_SHIFT@{\_EMU\_CTRL\_EMVREG\_SHIFT}}
\index{\_EMU\_CTRL\_EMVREG\_SHIFT@{\_EMU\_CTRL\_EMVREG\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_EMVREG\_SHIFT}{\_EMU\_CTRL\_EMVREG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafba2b8a4d870e28d949516a19a6f0b7e} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+EMVREG \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga70a8fc90caf333742d4eef6c4dd97439}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_MASK@{\_EMU\_CTRL\_MASK}}
\index{\_EMU\_CTRL\_MASK@{\_EMU\_CTRL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_MASK}{\_EMU\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga70a8fc90caf333742d4eef6c4dd97439} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+MASK~0x0000000\+FUL}

Mask for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae745d82c57d8a809ea004d2104610f62}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_CTRL\_RESETVALUE@{\_EMU\_CTRL\_RESETVALUE}}
\index{\_EMU\_CTRL\_RESETVALUE@{\_EMU\_CTRL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_CTRL\_RESETVALUE}{\_EMU\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae745d82c57d8a809ea004d2104610f62} 
\#define \+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga00284126397cbc68190c4d89548ab52e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT@{\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}}
\index{\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT@{\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}{\_EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga00284126397cbc68190c4d89548ab52e} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga47de3b6bf7eac5efec3986a32cfd046f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK@{\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK}}
\index{\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK@{\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK}{\_EMU\_EM4CONF\_BUBODRSTDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga47de3b6bf7eac5efec3986a32cfd046f} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+MASK~0x10\+UL}

Bit mask for EMU\+\_\+\+BUBODRSTDIS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab9fac6072967459b0761f0a822f0869f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT@{\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT}}
\index{\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT@{\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT}{\_EMU\_EM4CONF\_BUBODRSTDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab9fac6072967459b0761f0a822f0869f} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+SHIFT~4}

Shift value for EMU\+\_\+\+BUBODRSTDIS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga10effbb2daedd321180d37178ef9104e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BURTCWU\_DEFAULT@{\_EMU\_EM4CONF\_BURTCWU\_DEFAULT}}
\index{\_EMU\_EM4CONF\_BURTCWU\_DEFAULT@{\_EMU\_EM4CONF\_BURTCWU\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BURTCWU\_DEFAULT}{\_EMU\_EM4CONF\_BURTCWU\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga10effbb2daedd321180d37178ef9104e} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3b4753e44455f33829cb0b53847db91c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BURTCWU\_MASK@{\_EMU\_EM4CONF\_BURTCWU\_MASK}}
\index{\_EMU\_EM4CONF\_BURTCWU\_MASK@{\_EMU\_EM4CONF\_BURTCWU\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BURTCWU\_MASK}{\_EMU\_EM4CONF\_BURTCWU\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3b4753e44455f33829cb0b53847db91c} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+MASK~0x2\+UL}

Bit mask for EMU\+\_\+\+BURTCWU \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8e2b5d761839174b95779eb060aae973}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_BURTCWU\_SHIFT@{\_EMU\_EM4CONF\_BURTCWU\_SHIFT}}
\index{\_EMU\_EM4CONF\_BURTCWU\_SHIFT@{\_EMU\_EM4CONF\_BURTCWU\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_BURTCWU\_SHIFT}{\_EMU\_EM4CONF\_BURTCWU\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8e2b5d761839174b95779eb060aae973} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+SHIFT~1}

Shift value for EMU\+\_\+\+BURTCWU \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga591595de059e06749a5b4376ff1e193f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT@{\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT}}
\index{\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT@{\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT}{\_EMU\_EM4CONF\_LOCKCONF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga591595de059e06749a5b4376ff1e193f} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaf5c1b2b0e1ecfd03761700081af3987a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_LOCKCONF\_MASK@{\_EMU\_EM4CONF\_LOCKCONF\_MASK}}
\index{\_EMU\_EM4CONF\_LOCKCONF\_MASK@{\_EMU\_EM4CONF\_LOCKCONF\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_LOCKCONF\_MASK}{\_EMU\_EM4CONF\_LOCKCONF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaf5c1b2b0e1ecfd03761700081af3987a} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+MASK~0x10000\+UL}

Bit mask for EMU\+\_\+\+LOCKCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gabbd322ea5f26af93b32268a0008f9f3c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_LOCKCONF\_SHIFT@{\_EMU\_EM4CONF\_LOCKCONF\_SHIFT}}
\index{\_EMU\_EM4CONF\_LOCKCONF\_SHIFT@{\_EMU\_EM4CONF\_LOCKCONF\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_LOCKCONF\_SHIFT}{\_EMU\_EM4CONF\_LOCKCONF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gabbd322ea5f26af93b32268a0008f9f3c} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+SHIFT~16}

Shift value for EMU\+\_\+\+LOCKCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gabc411df9062e3eea92b296f6ec832f00}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_MASK@{\_EMU\_EM4CONF\_MASK}}
\index{\_EMU\_EM4CONF\_MASK@{\_EMU\_EM4CONF\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_MASK}{\_EMU\_EM4CONF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gabc411df9062e3eea92b296f6ec832f00} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+MASK~0x0001001\+FUL}

Mask for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c4dadec966def8e5904f6a002a2eaee}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_DEFAULT@{\_EMU\_EM4CONF\_OSC\_DEFAULT}}
\index{\_EMU\_EM4CONF\_OSC\_DEFAULT@{\_EMU\_EM4CONF\_OSC\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_DEFAULT}{\_EMU\_EM4CONF\_OSC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c4dadec966def8e5904f6a002a2eaee} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1b3e671666f8af1b1eda311343630ce8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_LFRCO@{\_EMU\_EM4CONF\_OSC\_LFRCO}}
\index{\_EMU\_EM4CONF\_OSC\_LFRCO@{\_EMU\_EM4CONF\_OSC\_LFRCO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_LFRCO}{\_EMU\_EM4CONF\_OSC\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1b3e671666f8af1b1eda311343630ce8} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO~0x00000001\+UL}

Mode LFRCO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4655ab7505897d1053d16cde19c000ed}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_LFXO@{\_EMU\_EM4CONF\_OSC\_LFXO}}
\index{\_EMU\_EM4CONF\_OSC\_LFXO@{\_EMU\_EM4CONF\_OSC\_LFXO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_LFXO}{\_EMU\_EM4CONF\_OSC\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4655ab7505897d1053d16cde19c000ed} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO~0x00000002\+UL}

Mode LFXO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9c2280aa891d3a638d42dc0e99f4132e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_MASK@{\_EMU\_EM4CONF\_OSC\_MASK}}
\index{\_EMU\_EM4CONF\_OSC\_MASK@{\_EMU\_EM4CONF\_OSC\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_MASK}{\_EMU\_EM4CONF\_OSC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9c2280aa891d3a638d42dc0e99f4132e} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+MASK~0x\+CUL}

Bit mask for EMU\+\_\+\+OSC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9b1ded346fa464c8332b98c23dbd8269}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_SHIFT@{\_EMU\_EM4CONF\_OSC\_SHIFT}}
\index{\_EMU\_EM4CONF\_OSC\_SHIFT@{\_EMU\_EM4CONF\_OSC\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_SHIFT}{\_EMU\_EM4CONF\_OSC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9b1ded346fa464c8332b98c23dbd8269} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+SHIFT~2}

Shift value for EMU\+\_\+\+OSC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga39764e5da0cb6891cfe01aae5d861feb}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_OSC\_ULFRCO@{\_EMU\_EM4CONF\_OSC\_ULFRCO}}
\index{\_EMU\_EM4CONF\_OSC\_ULFRCO@{\_EMU\_EM4CONF\_OSC\_ULFRCO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_OSC\_ULFRCO}{\_EMU\_EM4CONF\_OSC\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga39764e5da0cb6891cfe01aae5d861feb} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO~0x00000000\+UL}

Mode ULFRCO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga76e2b48bc5a2c75c901b821d8d0bcd52}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_RESETVALUE@{\_EMU\_EM4CONF\_RESETVALUE}}
\index{\_EMU\_EM4CONF\_RESETVALUE@{\_EMU\_EM4CONF\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_RESETVALUE}{\_EMU\_EM4CONF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga76e2b48bc5a2c75c901b821d8d0bcd52} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gadc77d49a42c61a743b5313c2802ee147}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_VREGEN\_DEFAULT@{\_EMU\_EM4CONF\_VREGEN\_DEFAULT}}
\index{\_EMU\_EM4CONF\_VREGEN\_DEFAULT@{\_EMU\_EM4CONF\_VREGEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_VREGEN\_DEFAULT}{\_EMU\_EM4CONF\_VREGEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gadc77d49a42c61a743b5313c2802ee147} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga268217452f6d91f842699391b8e80b7e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_VREGEN\_MASK@{\_EMU\_EM4CONF\_VREGEN\_MASK}}
\index{\_EMU\_EM4CONF\_VREGEN\_MASK@{\_EMU\_EM4CONF\_VREGEN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_VREGEN\_MASK}{\_EMU\_EM4CONF\_VREGEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga268217452f6d91f842699391b8e80b7e} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+VREGEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac599ac8b62faecbb42550bf67683c8eb}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_EM4CONF\_VREGEN\_SHIFT@{\_EMU\_EM4CONF\_VREGEN\_SHIFT}}
\index{\_EMU\_EM4CONF\_VREGEN\_SHIFT@{\_EMU\_EM4CONF\_VREGEN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_EM4CONF\_VREGEN\_SHIFT}{\_EMU\_EM4CONF\_VREGEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac599ac8b62faecbb42550bf67683c8eb} 
\#define \+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+VREGEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1d80e8f5a3b6c5e37c498a1721d952c8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IEN\_BURDY\_DEFAULT@{\_EMU\_IEN\_BURDY\_DEFAULT}}
\index{\_EMU\_IEN\_BURDY\_DEFAULT@{\_EMU\_IEN\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IEN\_BURDY\_DEFAULT}{\_EMU\_IEN\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1d80e8f5a3b6c5e37c498a1721d952c8} 
\#define \+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1c056a05144dcac4f4cfc75b3265ce8e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IEN\_BURDY\_MASK@{\_EMU\_IEN\_BURDY\_MASK}}
\index{\_EMU\_IEN\_BURDY\_MASK@{\_EMU\_IEN\_BURDY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IEN\_BURDY\_MASK}{\_EMU\_IEN\_BURDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1c056a05144dcac4f4cfc75b3265ce8e} 
\#define \+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8f65d299dba105ac9644960f1f2d3256}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IEN\_BURDY\_SHIFT@{\_EMU\_IEN\_BURDY\_SHIFT}}
\index{\_EMU\_IEN\_BURDY\_SHIFT@{\_EMU\_IEN\_BURDY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IEN\_BURDY\_SHIFT}{\_EMU\_IEN\_BURDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8f65d299dba105ac9644960f1f2d3256} 
\#define \+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac336653095296f32195fe2fde2ecf1d2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IEN\_MASK@{\_EMU\_IEN\_MASK}}
\index{\_EMU\_IEN\_MASK@{\_EMU\_IEN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IEN\_MASK}{\_EMU\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac336653095296f32195fe2fde2ecf1d2} 
\#define \+\_\+\+EMU\+\_\+\+IEN\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac805f8ef9501657f962b1d3aebc3aa34}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IEN\_RESETVALUE@{\_EMU\_IEN\_RESETVALUE}}
\index{\_EMU\_IEN\_RESETVALUE@{\_EMU\_IEN\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IEN\_RESETVALUE}{\_EMU\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac805f8ef9501657f962b1d3aebc3aa34} 
\#define \+\_\+\+EMU\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3162752a22965f32ae4bc1d3150b394a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IF\_BURDY\_DEFAULT@{\_EMU\_IF\_BURDY\_DEFAULT}}
\index{\_EMU\_IF\_BURDY\_DEFAULT@{\_EMU\_IF\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IF\_BURDY\_DEFAULT}{\_EMU\_IF\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3162752a22965f32ae4bc1d3150b394a} 
\#define \+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gadb670fcda3c80c61663417c345f795f0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IF\_BURDY\_MASK@{\_EMU\_IF\_BURDY\_MASK}}
\index{\_EMU\_IF\_BURDY\_MASK@{\_EMU\_IF\_BURDY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IF\_BURDY\_MASK}{\_EMU\_IF\_BURDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gadb670fcda3c80c61663417c345f795f0} 
\#define \+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3f2642a362cc542558c5e8b359e32c0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IF\_BURDY\_SHIFT@{\_EMU\_IF\_BURDY\_SHIFT}}
\index{\_EMU\_IF\_BURDY\_SHIFT@{\_EMU\_IF\_BURDY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IF\_BURDY\_SHIFT}{\_EMU\_IF\_BURDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3f2642a362cc542558c5e8b359e32c0} 
\#define \+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gabd8af8d70a260d94579461267b2e2436}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IF\_MASK@{\_EMU\_IF\_MASK}}
\index{\_EMU\_IF\_MASK@{\_EMU\_IF\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IF\_MASK}{\_EMU\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gabd8af8d70a260d94579461267b2e2436} 
\#define \+\_\+\+EMU\+\_\+\+IF\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4dd0091287480a24f8f51139ba1b2ceb}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IF\_RESETVALUE@{\_EMU\_IF\_RESETVALUE}}
\index{\_EMU\_IF\_RESETVALUE@{\_EMU\_IF\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IF\_RESETVALUE}{\_EMU\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4dd0091287480a24f8f51139ba1b2ceb} 
\#define \+\_\+\+EMU\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c8bfe351c40490d0648db73c7901c36}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFC\_BURDY\_DEFAULT@{\_EMU\_IFC\_BURDY\_DEFAULT}}
\index{\_EMU\_IFC\_BURDY\_DEFAULT@{\_EMU\_IFC\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFC\_BURDY\_DEFAULT}{\_EMU\_IFC\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c8bfe351c40490d0648db73c7901c36} 
\#define \+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga30bf1e88cc2a8ce20b94008e563b5135}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFC\_BURDY\_MASK@{\_EMU\_IFC\_BURDY\_MASK}}
\index{\_EMU\_IFC\_BURDY\_MASK@{\_EMU\_IFC\_BURDY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFC\_BURDY\_MASK}{\_EMU\_IFC\_BURDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga30bf1e88cc2a8ce20b94008e563b5135} 
\#define \+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga50a90045d2d86dee5463dff0cfced456}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFC\_BURDY\_SHIFT@{\_EMU\_IFC\_BURDY\_SHIFT}}
\index{\_EMU\_IFC\_BURDY\_SHIFT@{\_EMU\_IFC\_BURDY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFC\_BURDY\_SHIFT}{\_EMU\_IFC\_BURDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga50a90045d2d86dee5463dff0cfced456} 
\#define \+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7be9597a989db8b238aea639da427931}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFC\_MASK@{\_EMU\_IFC\_MASK}}
\index{\_EMU\_IFC\_MASK@{\_EMU\_IFC\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFC\_MASK}{\_EMU\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7be9597a989db8b238aea639da427931} 
\#define \+\_\+\+EMU\+\_\+\+IFC\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga02fcbd4f45ce2462c3c7122ed2db4ddf}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFC\_RESETVALUE@{\_EMU\_IFC\_RESETVALUE}}
\index{\_EMU\_IFC\_RESETVALUE@{\_EMU\_IFC\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFC\_RESETVALUE}{\_EMU\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga02fcbd4f45ce2462c3c7122ed2db4ddf} 
\#define \+\_\+\+EMU\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6e4af6affa8a8f7cd9a834314e0714ed}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFS\_BURDY\_DEFAULT@{\_EMU\_IFS\_BURDY\_DEFAULT}}
\index{\_EMU\_IFS\_BURDY\_DEFAULT@{\_EMU\_IFS\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFS\_BURDY\_DEFAULT}{\_EMU\_IFS\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6e4af6affa8a8f7cd9a834314e0714ed} 
\#define \+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga24c1c8c1f11e3f3f8c8a373a7c333177}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFS\_BURDY\_MASK@{\_EMU\_IFS\_BURDY\_MASK}}
\index{\_EMU\_IFS\_BURDY\_MASK@{\_EMU\_IFS\_BURDY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFS\_BURDY\_MASK}{\_EMU\_IFS\_BURDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga24c1c8c1f11e3f3f8c8a373a7c333177} 
\#define \+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga32f11ff8acf9259e3064b28e475cc9ca}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFS\_BURDY\_SHIFT@{\_EMU\_IFS\_BURDY\_SHIFT}}
\index{\_EMU\_IFS\_BURDY\_SHIFT@{\_EMU\_IFS\_BURDY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFS\_BURDY\_SHIFT}{\_EMU\_IFS\_BURDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga32f11ff8acf9259e3064b28e475cc9ca} 
\#define \+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3dcb64170906a28c2f69f7b96a351369}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFS\_MASK@{\_EMU\_IFS\_MASK}}
\index{\_EMU\_IFS\_MASK@{\_EMU\_IFS\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFS\_MASK}{\_EMU\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3dcb64170906a28c2f69f7b96a351369} 
\#define \+\_\+\+EMU\+\_\+\+IFS\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga991961acee89adb8547ec8ef183cfc10}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_IFS\_RESETVALUE@{\_EMU\_IFS\_RESETVALUE}}
\index{\_EMU\_IFS\_RESETVALUE@{\_EMU\_IFS\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_IFS\_RESETVALUE}{\_EMU\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga991961acee89adb8547ec8ef183cfc10} 
\#define \+\_\+\+EMU\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafa2f0f4ec4b2c0014d915d55d23e52b3}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_DEFAULT@{\_EMU\_LOCK\_LOCKKEY\_DEFAULT}}
\index{\_EMU\_LOCK\_LOCKKEY\_DEFAULT@{\_EMU\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_DEFAULT}{\_EMU\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafa2f0f4ec4b2c0014d915d55d23e52b3} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4764854bbb8e651c4d111bbe1410203e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_LOCK@{\_EMU\_LOCK\_LOCKKEY\_LOCK}}
\index{\_EMU\_LOCK\_LOCKKEY\_LOCK@{\_EMU\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_LOCK}{\_EMU\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4764854bbb8e651c4d111bbe1410203e} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~0x00000000\+UL}

Mode LOCK for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4573b6a3119b954ec754ad525a5da2ae}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_LOCKED@{\_EMU\_LOCK\_LOCKKEY\_LOCKED}}
\index{\_EMU\_LOCK\_LOCKKEY\_LOCKED@{\_EMU\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_LOCKED}{\_EMU\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4573b6a3119b954ec754ad525a5da2ae} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~0x00000001\+UL}

Mode LOCKED for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad795f544b4fbb40615db56b3ed7506f1}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_MASK@{\_EMU\_LOCK\_LOCKKEY\_MASK}}
\index{\_EMU\_LOCK\_LOCKKEY\_MASK@{\_EMU\_LOCK\_LOCKKEY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_MASK}{\_EMU\_LOCK\_LOCKKEY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad795f544b4fbb40615db56b3ed7506f1} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for EMU\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gacaa4300129885bb245dd52ea9663ce85}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_SHIFT@{\_EMU\_LOCK\_LOCKKEY\_SHIFT}}
\index{\_EMU\_LOCK\_LOCKKEY\_SHIFT@{\_EMU\_LOCK\_LOCKKEY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_SHIFT}{\_EMU\_LOCK\_LOCKKEY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gacaa4300129885bb245dd52ea9663ce85} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4fe8b051cf3cc7ab7ac71016b3b0dc37}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_UNLOCK@{\_EMU\_LOCK\_LOCKKEY\_UNLOCK}}
\index{\_EMU\_LOCK\_LOCKKEY\_UNLOCK@{\_EMU\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_UNLOCK}{\_EMU\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4fe8b051cf3cc7ab7ac71016b3b0dc37} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~0x0000\+ADE8\+UL}

Mode UNLOCK for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaab6a278759d40a112c9c5bd093b6caff}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_LOCKKEY\_UNLOCKED@{\_EMU\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{\_EMU\_LOCK\_LOCKKEY\_UNLOCKED@{\_EMU\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_LOCKKEY\_UNLOCKED}{\_EMU\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaab6a278759d40a112c9c5bd093b6caff} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~0x00000000\+UL}

Mode UNLOCKED for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafbffbe13b53d170e9d003e9e035de6d4}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_MASK@{\_EMU\_LOCK\_MASK}}
\index{\_EMU\_LOCK\_MASK@{\_EMU\_LOCK\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_MASK}{\_EMU\_LOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafbffbe13b53d170e9d003e9e035de6d4} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c6eefc6f0da5e245a232c0631b5ddcc}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_LOCK\_RESETVALUE@{\_EMU\_LOCK\_RESETVALUE}}
\index{\_EMU\_LOCK\_RESETVALUE@{\_EMU\_LOCK\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_LOCK\_RESETVALUE}{\_EMU\_LOCK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c6eefc6f0da5e245a232c0631b5ddcc} 
\#define \+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga35a16c2580ace248c3e41b862b2b2451}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_MASK@{\_EMU\_MEMCTRL\_MASK}}
\index{\_EMU\_MEMCTRL\_MASK@{\_EMU\_MEMCTRL\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_MASK}{\_EMU\_MEMCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga35a16c2580ace248c3e41b862b2b2451} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+MASK~0x00000007\+UL}

Mask for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c5b82c84d8012ddb19b22e455e4fd26}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_BLK123@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK123}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_BLK123@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK123}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_BLK123}{\_EMU\_MEMCTRL\_POWERDOWN\_BLK123}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c5b82c84d8012ddb19b22e455e4fd26} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123~0x00000007\+UL}

Mode BLK123 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa128c64eb718454ad560e27048b46789}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_BLK23@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK23}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_BLK23@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK23}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_BLK23}{\_EMU\_MEMCTRL\_POWERDOWN\_BLK23}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa128c64eb718454ad560e27048b46789} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23~0x00000006\+UL}

Mode BLK23 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9cedd98e6ecd8cd1ba538141fcc709d9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_BLK3@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK3}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_BLK3@{\_EMU\_MEMCTRL\_POWERDOWN\_BLK3}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_BLK3}{\_EMU\_MEMCTRL\_POWERDOWN\_BLK3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9cedd98e6ecd8cd1ba538141fcc709d9} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3~0x00000004\+UL}

Mode BLK3 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga343031392ed1694d3485562ac37e192d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT@{\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT@{\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}{\_EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga343031392ed1694d3485562ac37e192d} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e3d6d023e5801aee40947534d8658e7}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_MASK@{\_EMU\_MEMCTRL\_POWERDOWN\_MASK}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_MASK@{\_EMU\_MEMCTRL\_POWERDOWN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_MASK}{\_EMU\_MEMCTRL\_POWERDOWN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e3d6d023e5801aee40947534d8658e7} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+MASK~0x7\+UL}

Bit mask for EMU\+\_\+\+POWERDOWN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaee0332bcfd3bba8d8f229e9959871147}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT@{\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT}}
\index{\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT@{\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT}{\_EMU\_MEMCTRL\_POWERDOWN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaee0332bcfd3bba8d8f229e9959871147} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+POWERDOWN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga22eab73369f1a0f39ec5711ada4b633f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_MEMCTRL\_RESETVALUE@{\_EMU\_MEMCTRL\_RESETVALUE}}
\index{\_EMU\_MEMCTRL\_RESETVALUE@{\_EMU\_MEMCTRL\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_MEMCTRL\_RESETVALUE}{\_EMU\_MEMCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga22eab73369f1a0f39ec5711ada4b633f} 
\#define \+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gacf8cdaa24a1f713fde9264da6bb1ea5b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_MASK@{\_EMU\_PWRCONF\_MASK}}
\index{\_EMU\_PWRCONF\_MASK@{\_EMU\_PWRCONF\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_MASK}{\_EMU\_PWRCONF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gacf8cdaa24a1f713fde9264da6bb1ea5b} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+MASK~0x0000001\+FUL}

Mask for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaeacc3292df8db51eab9b50157b5e1eac}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_DEFAULT@{\_EMU\_PWRCONF\_PWRRES\_DEFAULT}}
\index{\_EMU\_PWRCONF\_PWRRES\_DEFAULT@{\_EMU\_PWRCONF\_PWRRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_DEFAULT}{\_EMU\_PWRCONF\_PWRRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaeacc3292df8db51eab9b50157b5e1eac} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaebbbe8505f0d4b5da9caf9c1a53c4dda}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_MASK@{\_EMU\_PWRCONF\_PWRRES\_MASK}}
\index{\_EMU\_PWRCONF\_PWRRES\_MASK@{\_EMU\_PWRCONF\_PWRRES\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_MASK}{\_EMU\_PWRCONF\_PWRRES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaebbbe8505f0d4b5da9caf9c1a53c4dda} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+MASK~0x18\+UL}

Bit mask for EMU\+\_\+\+PWRRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad06faadccffe8b591fa15d93652cf479}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_RES0@{\_EMU\_PWRCONF\_PWRRES\_RES0}}
\index{\_EMU\_PWRCONF\_PWRRES\_RES0@{\_EMU\_PWRCONF\_PWRRES\_RES0}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_RES0}{\_EMU\_PWRCONF\_PWRRES\_RES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad06faadccffe8b591fa15d93652cf479} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0~0x00000000\+UL}

Mode RES0 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga38b30286bde09af45b7324ef0e17ff01}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_RES1@{\_EMU\_PWRCONF\_PWRRES\_RES1}}
\index{\_EMU\_PWRCONF\_PWRRES\_RES1@{\_EMU\_PWRCONF\_PWRRES\_RES1}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_RES1}{\_EMU\_PWRCONF\_PWRRES\_RES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga38b30286bde09af45b7324ef0e17ff01} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1~0x00000001\+UL}

Mode RES1 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4ba7e762859f909e9437a3664313262b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_RES2@{\_EMU\_PWRCONF\_PWRRES\_RES2}}
\index{\_EMU\_PWRCONF\_PWRRES\_RES2@{\_EMU\_PWRCONF\_PWRRES\_RES2}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_RES2}{\_EMU\_PWRCONF\_PWRRES\_RES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4ba7e762859f909e9437a3664313262b} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2~0x00000002\+UL}

Mode RES2 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga93c90841b230d4318555d97bc0ad4c45}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_RES3@{\_EMU\_PWRCONF\_PWRRES\_RES3}}
\index{\_EMU\_PWRCONF\_PWRRES\_RES3@{\_EMU\_PWRCONF\_PWRRES\_RES3}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_RES3}{\_EMU\_PWRCONF\_PWRRES\_RES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga93c90841b230d4318555d97bc0ad4c45} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3~0x00000003\+UL}

Mode RES3 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3101639ac714a6ae0be184bcb998f78c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_PWRRES\_SHIFT@{\_EMU\_PWRCONF\_PWRRES\_SHIFT}}
\index{\_EMU\_PWRCONF\_PWRRES\_SHIFT@{\_EMU\_PWRCONF\_PWRRES\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_PWRRES\_SHIFT}{\_EMU\_PWRCONF\_PWRRES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3101639ac714a6ae0be184bcb998f78c} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+SHIFT~3}

Shift value for EMU\+\_\+\+PWRRES \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga99b8b6cd107144899cf46fe0d4436514}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_RESETVALUE@{\_EMU\_PWRCONF\_RESETVALUE}}
\index{\_EMU\_PWRCONF\_RESETVALUE@{\_EMU\_PWRCONF\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_RESETVALUE}{\_EMU\_PWRCONF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga99b8b6cd107144899cf46fe0d4436514} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga95af5930a90bb59923bfc31157bcfe06}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTMED\_DEFAULT@{\_EMU\_PWRCONF\_VOUTMED\_DEFAULT}}
\index{\_EMU\_PWRCONF\_VOUTMED\_DEFAULT@{\_EMU\_PWRCONF\_VOUTMED\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTMED\_DEFAULT}{\_EMU\_PWRCONF\_VOUTMED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga95af5930a90bb59923bfc31157bcfe06} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafa976e3f2caf63a5ca9e2240fe902e84}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTMED\_MASK@{\_EMU\_PWRCONF\_VOUTMED\_MASK}}
\index{\_EMU\_PWRCONF\_VOUTMED\_MASK@{\_EMU\_PWRCONF\_VOUTMED\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTMED\_MASK}{\_EMU\_PWRCONF\_VOUTMED\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafa976e3f2caf63a5ca9e2240fe902e84} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+MASK~0x2\+UL}

Bit mask for EMU\+\_\+\+VOUTMED \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ad68ab46ac5139fff3dda88916258e6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTMED\_SHIFT@{\_EMU\_PWRCONF\_VOUTMED\_SHIFT}}
\index{\_EMU\_PWRCONF\_VOUTMED\_SHIFT@{\_EMU\_PWRCONF\_VOUTMED\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTMED\_SHIFT}{\_EMU\_PWRCONF\_VOUTMED\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ad68ab46ac5139fff3dda88916258e6} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+SHIFT~1}

Shift value for EMU\+\_\+\+VOUTMED \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga138f300f77fabf1a7ddbe9378e2ea41c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT@{\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}}
\index{\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT@{\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}{\_EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga138f300f77fabf1a7ddbe9378e2ea41c} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gadea796dcebe9d3ec28308863e4f5c9ef}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTSTRONG\_MASK@{\_EMU\_PWRCONF\_VOUTSTRONG\_MASK}}
\index{\_EMU\_PWRCONF\_VOUTSTRONG\_MASK@{\_EMU\_PWRCONF\_VOUTSTRONG\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTSTRONG\_MASK}{\_EMU\_PWRCONF\_VOUTSTRONG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gadea796dcebe9d3ec28308863e4f5c9ef} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+MASK~0x4\+UL}

Bit mask for EMU\+\_\+\+VOUTSTRONG \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab2ab64765839effd23851b0e8f17846b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT@{\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT}}
\index{\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT@{\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT}{\_EMU\_PWRCONF\_VOUTSTRONG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab2ab64765839effd23851b0e8f17846b} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+SHIFT~2}

Shift value for EMU\+\_\+\+VOUTSTRONG \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3779c1b6a792989501345a548de124b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT@{\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}}
\index{\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT@{\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}{\_EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3779c1b6a792989501345a548de124b} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8707816e4a45d49fea84a6d11d2e62d3}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTWEAK\_MASK@{\_EMU\_PWRCONF\_VOUTWEAK\_MASK}}
\index{\_EMU\_PWRCONF\_VOUTWEAK\_MASK@{\_EMU\_PWRCONF\_VOUTWEAK\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTWEAK\_MASK}{\_EMU\_PWRCONF\_VOUTWEAK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8707816e4a45d49fea84a6d11d2e62d3} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+VOUTWEAK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaffc6cb448693a9132afafc6ee7f84306}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT@{\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT}}
\index{\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT@{\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT}{\_EMU\_PWRCONF\_VOUTWEAK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaffc6cb448693a9132afafc6ee7f84306} 
\#define \+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+VOUTWEAK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga525a2be84d72a7dc285647f6c498947d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_ROUTE\_BUVINPEN\_DEFAULT@{\_EMU\_ROUTE\_BUVINPEN\_DEFAULT}}
\index{\_EMU\_ROUTE\_BUVINPEN\_DEFAULT@{\_EMU\_ROUTE\_BUVINPEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_ROUTE\_BUVINPEN\_DEFAULT}{\_EMU\_ROUTE\_BUVINPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga525a2be84d72a7dc285647f6c498947d} 
\#define \+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for EMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac5314fd29207e719b0b1b355c4ed4f57}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_ROUTE\_BUVINPEN\_MASK@{\_EMU\_ROUTE\_BUVINPEN\_MASK}}
\index{\_EMU\_ROUTE\_BUVINPEN\_MASK@{\_EMU\_ROUTE\_BUVINPEN\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_ROUTE\_BUVINPEN\_MASK}{\_EMU\_ROUTE\_BUVINPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac5314fd29207e719b0b1b355c4ed4f57} 
\#define \+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BUVINPEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga14d08014db5ee06ef6409d5f9b77e87d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_ROUTE\_BUVINPEN\_SHIFT@{\_EMU\_ROUTE\_BUVINPEN\_SHIFT}}
\index{\_EMU\_ROUTE\_BUVINPEN\_SHIFT@{\_EMU\_ROUTE\_BUVINPEN\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_ROUTE\_BUVINPEN\_SHIFT}{\_EMU\_ROUTE\_BUVINPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga14d08014db5ee06ef6409d5f9b77e87d} 
\#define \+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BUVINPEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga76d9b6fd56e9d63d7affedf3d99ffdcf}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_ROUTE\_MASK@{\_EMU\_ROUTE\_MASK}}
\index{\_EMU\_ROUTE\_MASK@{\_EMU\_ROUTE\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_ROUTE\_MASK}{\_EMU\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga76d9b6fd56e9d63d7affedf3d99ffdcf} 
\#define \+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga62cbce56b3f60f4e732c9a8ba99cef14}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_ROUTE\_RESETVALUE@{\_EMU\_ROUTE\_RESETVALUE}}
\index{\_EMU\_ROUTE\_RESETVALUE@{\_EMU\_ROUTE\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_ROUTE\_RESETVALUE}{\_EMU\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga62cbce56b3f60f4e732c9a8ba99cef14} 
\#define \+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for EMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa751f52466bd067c279bb214bbda1015}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_STATUS\_BURDY\_DEFAULT@{\_EMU\_STATUS\_BURDY\_DEFAULT}}
\index{\_EMU\_STATUS\_BURDY\_DEFAULT@{\_EMU\_STATUS\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_STATUS\_BURDY\_DEFAULT}{\_EMU\_STATUS\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa751f52466bd067c279bb214bbda1015} 
\#define \+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for EMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gafd483185e55b83494db2ff73c388426b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_STATUS\_BURDY\_MASK@{\_EMU\_STATUS\_BURDY\_MASK}}
\index{\_EMU\_STATUS\_BURDY\_MASK@{\_EMU\_STATUS\_BURDY\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_STATUS\_BURDY\_MASK}{\_EMU\_STATUS\_BURDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gafd483185e55b83494db2ff73c388426b} 
\#define \+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+MASK~0x1\+UL}

Bit mask for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac64b670b36fa779bd12e1864fe2e5d6c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_STATUS\_BURDY\_SHIFT@{\_EMU\_STATUS\_BURDY\_SHIFT}}
\index{\_EMU\_STATUS\_BURDY\_SHIFT@{\_EMU\_STATUS\_BURDY\_SHIFT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_STATUS\_BURDY\_SHIFT}{\_EMU\_STATUS\_BURDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac64b670b36fa779bd12e1864fe2e5d6c} 
\#define \+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+SHIFT~0}

Shift value for EMU\+\_\+\+BURDY \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga096af0e90c9cd928861380e34f5f5d24}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_STATUS\_MASK@{\_EMU\_STATUS\_MASK}}
\index{\_EMU\_STATUS\_MASK@{\_EMU\_STATUS\_MASK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_STATUS\_MASK}{\_EMU\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga096af0e90c9cd928861380e34f5f5d24} 
\#define \+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+MASK~0x00000001\+UL}

Mask for EMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga430f912ecbc8c9e4da7443dbef588a2d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!\_EMU\_STATUS\_RESETVALUE@{\_EMU\_STATUS\_RESETVALUE}}
\index{\_EMU\_STATUS\_RESETVALUE@{\_EMU\_STATUS\_RESETVALUE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_EMU\_STATUS\_RESETVALUE}{\_EMU\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga430f912ecbc8c9e4da7443dbef588a2d} 
\#define \+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for EMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga275505aea6551282bfcc9aa1ec695af9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_AUXCTRL\_HRCCLR@{EMU\_AUXCTRL\_HRCCLR}}
\index{EMU\_AUXCTRL\_HRCCLR@{EMU\_AUXCTRL\_HRCCLR}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_AUXCTRL\_HRCCLR}{EMU\_AUXCTRL\_HRCCLR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga275505aea6551282bfcc9aa1ec695af9} 
\#define EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR~(0x1\+UL $<$$<$ 0)}

Hard Reset Cause Clear \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga17ecdceb909dad909b2571b5c61bdc78}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_AUXCTRL\_HRCCLR\_DEFAULT@{EMU\_AUXCTRL\_HRCCLR\_DEFAULT}}
\index{EMU\_AUXCTRL\_HRCCLR\_DEFAULT@{EMU\_AUXCTRL\_HRCCLR\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_AUXCTRL\_HRCCLR\_DEFAULT}{EMU\_AUXCTRL\_HRCCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga17ecdceb909dad909b2571b5c61bdc78} 
\#define EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2e6f19fb02cd5c7da32160e22a32b008}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+HRCCLR\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e987d68b14b0975acca625ec3303a16}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_AUXCTRL\_REDLFXOBOOST@{EMU\_AUXCTRL\_REDLFXOBOOST}}
\index{EMU\_AUXCTRL\_REDLFXOBOOST@{EMU\_AUXCTRL\_REDLFXOBOOST}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_AUXCTRL\_REDLFXOBOOST}{EMU\_AUXCTRL\_REDLFXOBOOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7e987d68b14b0975acca625ec3303a16} 
\#define EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST~(0x1\+UL $<$$<$ 8)}

Reduce LFXO Start-\/up Boost Current \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9911f271fa155b8c7acc9ba4f9a631a8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT@{EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}}
\index{EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT@{EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}{EMU\_AUXCTRL\_REDLFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9911f271fa155b8c7acc9ba4f9a631a8} 
\#define EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga77ac0a521eea4c9844f50e81deffc1ad}{\+\_\+\+EMU\+\_\+\+AUXCTRL\+\_\+\+REDLFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for EMU\+\_\+\+AUXCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac718b1c653bad52f9a0804bb0cd63c55}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_BUEXRANGE\_DEFAULT@{EMU\_BUACT\_BUEXRANGE\_DEFAULT}}
\index{EMU\_BUACT\_BUEXRANGE\_DEFAULT@{EMU\_BUACT\_BUEXRANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_BUEXRANGE\_DEFAULT}{EMU\_BUACT\_BUEXRANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac718b1c653bad52f9a0804bb0cd63c55} 
\#define EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad9ad8cd72b8a36a3c14a4fd25e3817ed}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXRANGE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga841fb55ce2ec3df87eb7ab341428cf8d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_BUEXTHRES\_DEFAULT@{EMU\_BUACT\_BUEXTHRES\_DEFAULT}}
\index{EMU\_BUACT\_BUEXTHRES\_DEFAULT@{EMU\_BUACT\_BUEXTHRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_BUEXTHRES\_DEFAULT}{EMU\_BUACT\_BUEXTHRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga841fb55ce2ec3df87eb7ab341428cf8d} 
\#define EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d1228fa15d245a4332942d7ff9ba806}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+BUEXTHRES\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae6ce0c73291baf3283263edcbf6b2e84}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_PWRCON\_BUMAIN@{EMU\_BUACT\_PWRCON\_BUMAIN}}
\index{EMU\_BUACT\_PWRCON\_BUMAIN@{EMU\_BUACT\_PWRCON\_BUMAIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_PWRCON\_BUMAIN}{EMU\_BUACT\_PWRCON\_BUMAIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae6ce0c73291baf3283263edcbf6b2e84} 
\#define EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0c32c34f96690e7673b0551d37944c93}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}} $<$$<$ 5)}

Shifted mode BUMAIN for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaec7032039bc0c61617a09646dae3628a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_PWRCON\_DEFAULT@{EMU\_BUACT\_PWRCON\_DEFAULT}}
\index{EMU\_BUACT\_PWRCON\_DEFAULT@{EMU\_BUACT\_PWRCON\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_PWRCON\_DEFAULT}{EMU\_BUACT\_PWRCON\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaec7032039bc0c61617a09646dae3628a} 
\#define EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga8ff39dfd4a85b619a4c8c096a3dd16e6}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4700e8106dda733a85a6229882724f53}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_PWRCON\_MAINBU@{EMU\_BUACT\_PWRCON\_MAINBU}}
\index{EMU\_BUACT\_PWRCON\_MAINBU@{EMU\_BUACT\_PWRCON\_MAINBU}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_PWRCON\_MAINBU}{EMU\_BUACT\_PWRCON\_MAINBU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4700e8106dda733a85a6229882724f53} 
\#define EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaf88d1cb33597e7bb1740c1c7b3d80851}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+MAINBU}} $<$$<$ 5)}

Shifted mode MAINBU for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac5dc05bcd5899cea5e30db55032f68f5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_PWRCON\_NODIODE@{EMU\_BUACT\_PWRCON\_NODIODE}}
\index{EMU\_BUACT\_PWRCON\_NODIODE@{EMU\_BUACT\_PWRCON\_NODIODE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_PWRCON\_NODIODE}{EMU\_BUACT\_PWRCON\_NODIODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac5dc05bcd5899cea5e30db55032f68f5} 
\#define EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaba4f8b18469550dd7eb6e1601ffb4c5f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NODIODE}} $<$$<$ 5)}

Shifted mode NODIODE for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6141a12e97cebe7d27107b0870b1596a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUACT\_PWRCON\_NONE@{EMU\_BUACT\_PWRCON\_NONE}}
\index{EMU\_BUACT\_PWRCON\_NONE@{EMU\_BUACT\_PWRCON\_NONE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUACT\_PWRCON\_NONE}{EMU\_BUACT\_PWRCON\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6141a12e97cebe7d27107b0870b1596a} 
\#define EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac60ac68e460dced3cd677febb1d3c24f}{\+\_\+\+EMU\+\_\+\+BUACT\+\_\+\+PWRCON\+\_\+\+NONE}} $<$$<$ 5)}

Shifted mode NONE for EMU\+\_\+\+BUACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab0b7eabae4128a47a3a658e15f6aeaef}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT@{EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}}
\index{EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT@{EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}{EMU\_BUBODBUVINCAL\_RANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab0b7eabae4128a47a3a658e15f6aeaef} 
\#define EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga448f909a814a1895d97867b733d1e98e}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ff2634fd2dcf5caaeaec47a475213f6}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUBODBUVINCAL\_THRES\_DEFAULT@{EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}}
\index{EMU\_BUBODBUVINCAL\_THRES\_DEFAULT@{EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}{EMU\_BUBODBUVINCAL\_THRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6ff2634fd2dcf5caaeaec47a475213f6} 
\#define EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gabb0630082c0d46ee3c5e643618d8a03c}{\+\_\+\+EMU\+\_\+\+BUBODBUVINCAL\+\_\+\+THRES\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+BUBODBUVINCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4233065262518534448362c7503c47cb}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT@{EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}}
\index{EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT@{EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}{EMU\_BUBODUNREGCAL\_RANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4233065262518534448362c7503c47cb} 
\#define EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0f360605f8a6fe99d7b349fcb6340d6}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+RANGE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga25bcf9a04bbdb02b5ec42be30de59ea9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUBODUNREGCAL\_THRES\_DEFAULT@{EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}}
\index{EMU\_BUBODUNREGCAL\_THRES\_DEFAULT@{EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}{EMU\_BUBODUNREGCAL\_THRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga25bcf9a04bbdb02b5ec42be30de59ea9} 
\#define EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga040c1fbfb266a51bcc4c9938fa5c7c23}{\+\_\+\+EMU\+\_\+\+BUBODUNREGCAL\+\_\+\+THRES\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+BUBODUNREGCAL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga983ce15f487173581d552e6eddae451d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_BODCAL@{EMU\_BUCTRL\_BODCAL}}
\index{EMU\_BUCTRL\_BODCAL@{EMU\_BUCTRL\_BODCAL}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_BODCAL}{EMU\_BUCTRL\_BODCAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga983ce15f487173581d552e6eddae451d} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL~(0x1\+UL $<$$<$ 2)}

Enable BOD calibration mode \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad21c94c89d991403f6066a7502ed7751}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_BODCAL\_DEFAULT@{EMU\_BUCTRL\_BODCAL\_DEFAULT}}
\index{EMU\_BUCTRL\_BODCAL\_DEFAULT@{EMU\_BUCTRL\_BODCAL\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_BODCAL\_DEFAULT}{EMU\_BUCTRL\_BODCAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad21c94c89d991403f6066a7502ed7751} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5bcab3a746169f1c2b1169527612e41b}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BODCAL\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac140f34c7e2e3862228ed231f1d6120a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_BUMODEBODEN@{EMU\_BUCTRL\_BUMODEBODEN}}
\index{EMU\_BUCTRL\_BUMODEBODEN@{EMU\_BUCTRL\_BUMODEBODEN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_BUMODEBODEN}{EMU\_BUCTRL\_BUMODEBODEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac140f34c7e2e3862228ed231f1d6120a} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN~(0x1\+UL $<$$<$ 3)}

Enable brown out detection on BU\+\_\+\+VIN when in backup mode \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0c6206cb516e995169659a9fc7ea72f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT@{EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}}
\index{EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT@{EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}{EMU\_BUCTRL\_BUMODEBODEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa0c6206cb516e995169659a9fc7ea72f} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ca1a13c8dbd733436937be14830dbc6}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+BUMODEBODEN\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga664c6f3eaff93ec53de30ced0ff9dcc9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_EN@{EMU\_BUCTRL\_EN}}
\index{EMU\_BUCTRL\_EN@{EMU\_BUCTRL\_EN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_EN}{EMU\_BUCTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga664c6f3eaff93ec53de30ced0ff9dcc9} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

Enable backup mode \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e64d833aea27e45e7e54738bfbd956b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_EN\_DEFAULT@{EMU\_BUCTRL\_EN\_DEFAULT}}
\index{EMU\_BUCTRL\_EN\_DEFAULT@{EMU\_BUCTRL\_EN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_EN\_DEFAULT}{EMU\_BUCTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e64d833aea27e45e7e54738bfbd956b} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga518e60de5c769f79ce44c947c05b9cd8}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8da7897329dbd63fee1621b43fa01868}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_PROBE\_BUIN@{EMU\_BUCTRL\_PROBE\_BUIN}}
\index{EMU\_BUCTRL\_PROBE\_BUIN@{EMU\_BUCTRL\_PROBE\_BUIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_PROBE\_BUIN}{EMU\_BUCTRL\_PROBE\_BUIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8da7897329dbd63fee1621b43fa01868} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4279548f97db25237b4162635cc860ea}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUIN}} $<$$<$ 5)}

Shifted mode BUIN for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0af9e77261e7240b1ad174d2d96a2378}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_PROBE\_BUOUT@{EMU\_BUCTRL\_PROBE\_BUOUT}}
\index{EMU\_BUCTRL\_PROBE\_BUOUT@{EMU\_BUCTRL\_PROBE\_BUOUT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_PROBE\_BUOUT}{EMU\_BUCTRL\_PROBE\_BUOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0af9e77261e7240b1ad174d2d96a2378} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7dca946e59e1fce9ade7c114e1a05f13}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+BUOUT}} $<$$<$ 5)}

Shifted mode BUOUT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad268d5923af0e83d0eb5bc3da0473239}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_PROBE\_DEFAULT@{EMU\_BUCTRL\_PROBE\_DEFAULT}}
\index{EMU\_BUCTRL\_PROBE\_DEFAULT@{EMU\_BUCTRL\_PROBE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_PROBE\_DEFAULT}{EMU\_BUCTRL\_PROBE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad268d5923af0e83d0eb5bc3da0473239} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga071a40d44ea0f9af6a03771097676479}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2748aba9a4dc86647ebfad2d25bd4792}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_PROBE\_DISABLE@{EMU\_BUCTRL\_PROBE\_DISABLE}}
\index{EMU\_BUCTRL\_PROBE\_DISABLE@{EMU\_BUCTRL\_PROBE\_DISABLE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_PROBE\_DISABLE}{EMU\_BUCTRL\_PROBE\_DISABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2748aba9a4dc86647ebfad2d25bd4792} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gacdef183e7bb5f87d7eeb02c0930bd3a2}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+DISABLE}} $<$$<$ 5)}

Shifted mode DISABLE for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac9e2fdf9fe098a3b1bf3c421a0e85333}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_PROBE\_VDDDREG@{EMU\_BUCTRL\_PROBE\_VDDDREG}}
\index{EMU\_BUCTRL\_PROBE\_VDDDREG@{EMU\_BUCTRL\_PROBE\_VDDDREG}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_PROBE\_VDDDREG}{EMU\_BUCTRL\_PROBE\_VDDDREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac9e2fdf9fe098a3b1bf3c421a0e85333} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac9ee2868546ae899f1825a9369851f50}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+PROBE\+\_\+\+VDDDREG}} $<$$<$ 5)}

Shifted mode VDDDREG for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaf3b7458989b0915875fe399ec588cea0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_STATEN@{EMU\_BUCTRL\_STATEN}}
\index{EMU\_BUCTRL\_STATEN@{EMU\_BUCTRL\_STATEN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_STATEN}{EMU\_BUCTRL\_STATEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaf3b7458989b0915875fe399ec588cea0} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+STATEN~(0x1\+UL $<$$<$ 1)}

Enable backup mode status export \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7899fedcdd6bad650dbae0244cecf7d7}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUCTRL\_STATEN\_DEFAULT@{EMU\_BUCTRL\_STATEN\_DEFAULT}}
\index{EMU\_BUCTRL\_STATEN\_DEFAULT@{EMU\_BUCTRL\_STATEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUCTRL\_STATEN\_DEFAULT}{EMU\_BUCTRL\_STATEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7899fedcdd6bad650dbae0244cecf7d7} 
\#define EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9f4410913992f53913bfb7af035784f0}{\+\_\+\+EMU\+\_\+\+BUCTRL\+\_\+\+STATEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for EMU\+\_\+\+BUCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5af87ba11a010a6b272d6b88eed1bfa4}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_BUENRANGE\_DEFAULT@{EMU\_BUINACT\_BUENRANGE\_DEFAULT}}
\index{EMU\_BUINACT\_BUENRANGE\_DEFAULT@{EMU\_BUINACT\_BUENRANGE\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_BUENRANGE\_DEFAULT}{EMU\_BUINACT\_BUENRANGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5af87ba11a010a6b272d6b88eed1bfa4} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga395550ff2eb4593a9ee8bafc4ad57d0b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENRANGE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga55febe6ec3f10994576f11621d90467e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_BUENTHRES\_DEFAULT@{EMU\_BUINACT\_BUENTHRES\_DEFAULT}}
\index{EMU\_BUINACT\_BUENTHRES\_DEFAULT@{EMU\_BUINACT\_BUENTHRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_BUENTHRES\_DEFAULT}{EMU\_BUINACT\_BUENTHRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga55febe6ec3f10994576f11621d90467e} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga073c51939342e62b458e76bee01df84e}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+BUENTHRES\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b0ae322b3d97ead9daa5ff6cc29a01}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_PWRCON\_BUMAIN@{EMU\_BUINACT\_PWRCON\_BUMAIN}}
\index{EMU\_BUINACT\_PWRCON\_BUMAIN@{EMU\_BUINACT\_PWRCON\_BUMAIN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_PWRCON\_BUMAIN}{EMU\_BUINACT\_PWRCON\_BUMAIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b0ae322b3d97ead9daa5ff6cc29a01} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga5cf972ed965cbfb61a38743098b2e17b}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+BUMAIN}} $<$$<$ 5)}

Shifted mode BUMAIN for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa8e32517336ed744807eabe0dedd9df2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_PWRCON\_DEFAULT@{EMU\_BUINACT\_PWRCON\_DEFAULT}}
\index{EMU\_BUINACT\_PWRCON\_DEFAULT@{EMU\_BUINACT\_PWRCON\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_PWRCON\_DEFAULT}{EMU\_BUINACT\_PWRCON\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa8e32517336ed744807eabe0dedd9df2} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2b55766c2a375aa191db9e468cbb784}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5c54e959ab8eccb03512f381d67e2762}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_PWRCON\_MAINBU@{EMU\_BUINACT\_PWRCON\_MAINBU}}
\index{EMU\_BUINACT\_PWRCON\_MAINBU@{EMU\_BUINACT\_PWRCON\_MAINBU}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_PWRCON\_MAINBU}{EMU\_BUINACT\_PWRCON\_MAINBU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5c54e959ab8eccb03512f381d67e2762} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga7ae957a1078e1e02293eae3152e9267d}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+MAINBU}} $<$$<$ 5)}

Shifted mode MAINBU for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6a23dbe8897e5c097789e26ee2381894}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_PWRCON\_NODIODE@{EMU\_BUINACT\_PWRCON\_NODIODE}}
\index{EMU\_BUINACT\_PWRCON\_NODIODE@{EMU\_BUINACT\_PWRCON\_NODIODE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_PWRCON\_NODIODE}{EMU\_BUINACT\_PWRCON\_NODIODE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6a23dbe8897e5c097789e26ee2381894} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaae7e15af6440c95b15a686e68b447678}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NODIODE}} $<$$<$ 5)}

Shifted mode NODIODE for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gabc517db7bfd9d454de3fba2169fb90a9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_BUINACT\_PWRCON\_NONE@{EMU\_BUINACT\_PWRCON\_NONE}}
\index{EMU\_BUINACT\_PWRCON\_NONE@{EMU\_BUINACT\_PWRCON\_NONE}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_BUINACT\_PWRCON\_NONE}{EMU\_BUINACT\_PWRCON\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gabc517db7bfd9d454de3fba2169fb90a9} 
\#define EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1f27fd455ea35a257170426f8472af7c}{\+\_\+\+EMU\+\_\+\+BUINACT\+\_\+\+PWRCON\+\_\+\+NONE}} $<$$<$ 5)}

Shifted mode NONE for EMU\+\_\+\+BUINACT \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga72826dc6f1a039594c6f3b1084d7dbdc}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EM2BLOCK@{EMU\_CTRL\_EM2BLOCK}}
\index{EMU\_CTRL\_EM2BLOCK@{EMU\_CTRL\_EM2BLOCK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EM2BLOCK}{EMU\_CTRL\_EM2BLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga72826dc6f1a039594c6f3b1084d7dbdc} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK~(0x1\+UL $<$$<$ 1)}

Energy Mode 2 Block \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga4814add847d0abc821d0af84633d5e07}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EM2BLOCK\_DEFAULT@{EMU\_CTRL\_EM2BLOCK\_DEFAULT}}
\index{EMU\_CTRL\_EM2BLOCK\_DEFAULT@{EMU\_CTRL\_EM2BLOCK\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EM2BLOCK\_DEFAULT}{EMU\_CTRL\_EM2BLOCK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga4814add847d0abc821d0af84633d5e07} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad15adb623ff5ee6b901a76d5b3869968}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM2\+BLOCK\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c31fcbe1e050384f9b0d7a030a1e5c5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EM4CTRL\_DEFAULT@{EMU\_CTRL\_EM4CTRL\_DEFAULT}}
\index{EMU\_CTRL\_EM4CTRL\_DEFAULT@{EMU\_CTRL\_EM4CTRL\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EM4CTRL\_DEFAULT}{EMU\_CTRL\_EM4CTRL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7c31fcbe1e050384f9b0d7a030a1e5c5} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad1ddc07edda82e64ecbbb7bec5a0144f}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EM4\+CTRL\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e4dcbd0b5ea427b55b1430b10036c37}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EMVREG@{EMU\_CTRL\_EMVREG}}
\index{EMU\_CTRL\_EMVREG@{EMU\_CTRL\_EMVREG}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EMVREG}{EMU\_CTRL\_EMVREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga1e4dcbd0b5ea427b55b1430b10036c37} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EMVREG~(0x1\+UL $<$$<$ 0)}

Energy Mode Voltage Regulator Control \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga252d2f6b3ea580c3ba3f1e58a270b27c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EMVREG\_DEFAULT@{EMU\_CTRL\_EMVREG\_DEFAULT}}
\index{EMU\_CTRL\_EMVREG\_DEFAULT@{EMU\_CTRL\_EMVREG\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EMVREG\_DEFAULT}{EMU\_CTRL\_EMVREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga252d2f6b3ea580c3ba3f1e58a270b27c} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gac3c9f84a6652bcd586b452695803dda6}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d92659474b0bca8a48b261c935b9432}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EMVREG\_FULL@{EMU\_CTRL\_EMVREG\_FULL}}
\index{EMU\_CTRL\_EMVREG\_FULL@{EMU\_CTRL\_EMVREG\_FULL}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EMVREG\_FULL}{EMU\_CTRL\_EMVREG\_FULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3d92659474b0bca8a48b261c935b9432} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad99eb1cf74b408780323988ee22d519c}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+FULL}} $<$$<$ 0)}

Shifted mode FULL for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga656f5b263fbe04058ebee494c0a2f9e8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_CTRL\_EMVREG\_REDUCED@{EMU\_CTRL\_EMVREG\_REDUCED}}
\index{EMU\_CTRL\_EMVREG\_REDUCED@{EMU\_CTRL\_EMVREG\_REDUCED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_CTRL\_EMVREG\_REDUCED}{EMU\_CTRL\_EMVREG\_REDUCED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga656f5b263fbe04058ebee494c0a2f9e8} 
\#define EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga67d5f6a9cc994e03f4724f4a11345896}{\+\_\+\+EMU\+\_\+\+CTRL\+\_\+\+EMVREG\+\_\+\+REDUCED}} $<$$<$ 0)}

Shifted mode REDUCED for EMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga8dad3522c0fd0bd1ecba541f3f546ee7}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_BUBODRSTDIS@{EMU\_EM4CONF\_BUBODRSTDIS}}
\index{EMU\_EM4CONF\_BUBODRSTDIS@{EMU\_EM4CONF\_BUBODRSTDIS}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_BUBODRSTDIS}{EMU\_EM4CONF\_BUBODRSTDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga8dad3522c0fd0bd1ecba541f3f546ee7} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS~(0x1\+UL $<$$<$ 4)}

Disable reset from Backup BOD in EM4 \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ef6c738aaf5ffced18c2804f0d3ac53}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT@{EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}}
\index{EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT@{EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}{EMU\_EM4CONF\_BUBODRSTDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0ef6c738aaf5ffced18c2804f0d3ac53} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga00284126397cbc68190c4d89548ab52e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BUBODRSTDIS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa043c603615cd1eb1d02da51d735d19b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_BURTCWU@{EMU\_EM4CONF\_BURTCWU}}
\index{EMU\_EM4CONF\_BURTCWU@{EMU\_EM4CONF\_BURTCWU}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_BURTCWU}{EMU\_EM4CONF\_BURTCWU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa043c603615cd1eb1d02da51d735d19b} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU~(0x1\+UL $<$$<$ 1)}

Backup RTC EM4 wakeup enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga049427afe7d11b20e804dfa03d582eb4}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_BURTCWU\_DEFAULT@{EMU\_EM4CONF\_BURTCWU\_DEFAULT}}
\index{EMU\_EM4CONF\_BURTCWU\_DEFAULT@{EMU\_EM4CONF\_BURTCWU\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_BURTCWU\_DEFAULT}{EMU\_EM4CONF\_BURTCWU\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga049427afe7d11b20e804dfa03d582eb4} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga10effbb2daedd321180d37178ef9104e}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+BURTCWU\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga02ade39cdf080d82d3afbcd04ae361e2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_LOCKCONF@{EMU\_EM4CONF\_LOCKCONF}}
\index{EMU\_EM4CONF\_LOCKCONF@{EMU\_EM4CONF\_LOCKCONF}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_LOCKCONF}{EMU\_EM4CONF\_LOCKCONF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga02ade39cdf080d82d3afbcd04ae361e2} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF~(0x1\+UL $<$$<$ 16)}

EM4 configuration lock enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga991f40526a98fc40bbe0097c4a1863f0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_LOCKCONF\_DEFAULT@{EMU\_EM4CONF\_LOCKCONF\_DEFAULT}}
\index{EMU\_EM4CONF\_LOCKCONF\_DEFAULT@{EMU\_EM4CONF\_LOCKCONF\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_LOCKCONF\_DEFAULT}{EMU\_EM4CONF\_LOCKCONF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga991f40526a98fc40bbe0097c4a1863f0} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga591595de059e06749a5b4376ff1e193f}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+LOCKCONF\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gac5e7686532625d0ad8b4e854c76d462a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_OSC\_DEFAULT@{EMU\_EM4CONF\_OSC\_DEFAULT}}
\index{EMU\_EM4CONF\_OSC\_DEFAULT@{EMU\_EM4CONF\_OSC\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_OSC\_DEFAULT}{EMU\_EM4CONF\_OSC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gac5e7686532625d0ad8b4e854c76d462a} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga2c4dadec966def8e5904f6a002a2eaee}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2f66334ef9ac0e5abbbcd45685fbb93b}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_OSC\_LFRCO@{EMU\_EM4CONF\_OSC\_LFRCO}}
\index{EMU\_EM4CONF\_OSC\_LFRCO@{EMU\_EM4CONF\_OSC\_LFRCO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_OSC\_LFRCO}{EMU\_EM4CONF\_OSC\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2f66334ef9ac0e5abbbcd45685fbb93b} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1b3e671666f8af1b1eda311343630ce8}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFRCO}} $<$$<$ 2)}

Shifted mode LFRCO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6b5f335392b8ecdb0d0b6d171a150268}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_OSC\_LFXO@{EMU\_EM4CONF\_OSC\_LFXO}}
\index{EMU\_EM4CONF\_OSC\_LFXO@{EMU\_EM4CONF\_OSC\_LFXO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_OSC\_LFXO}{EMU\_EM4CONF\_OSC\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6b5f335392b8ecdb0d0b6d171a150268} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4655ab7505897d1053d16cde19c000ed}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+LFXO}} $<$$<$ 2)}

Shifted mode LFXO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga2776e17ca46e75f9260792507502f798}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_OSC\_ULFRCO@{EMU\_EM4CONF\_OSC\_ULFRCO}}
\index{EMU\_EM4CONF\_OSC\_ULFRCO@{EMU\_EM4CONF\_OSC\_ULFRCO}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_OSC\_ULFRCO}{EMU\_EM4CONF\_OSC\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga2776e17ca46e75f9260792507502f798} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga39764e5da0cb6891cfe01aae5d861feb}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+OSC\+\_\+\+ULFRCO}} $<$$<$ 2)}

Shifted mode ULFRCO for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab4ec27f79c8b30ebb10b9a1718441119}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_VREGEN@{EMU\_EM4CONF\_VREGEN}}
\index{EMU\_EM4CONF\_VREGEN@{EMU\_EM4CONF\_VREGEN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_VREGEN}{EMU\_EM4CONF\_VREGEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab4ec27f79c8b30ebb10b9a1718441119} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN~(0x1\+UL $<$$<$ 0)}

EM4 voltage regulator enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2acd7cb0635e355335fd2f3e53188b5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_EM4CONF\_VREGEN\_DEFAULT@{EMU\_EM4CONF\_VREGEN\_DEFAULT}}
\index{EMU\_EM4CONF\_VREGEN\_DEFAULT@{EMU\_EM4CONF\_VREGEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_EM4CONF\_VREGEN\_DEFAULT}{EMU\_EM4CONF\_VREGEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2acd7cb0635e355335fd2f3e53188b5} 
\#define EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gadc77d49a42c61a743b5313c2802ee147}{\+\_\+\+EMU\+\_\+\+EM4\+CONF\+\_\+\+VREGEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+EM4\+CONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad03ba3c22bae28eaf93337be0daed432}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IEN\_BURDY@{EMU\_IEN\_BURDY}}
\index{EMU\_IEN\_BURDY@{EMU\_IEN\_BURDY}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IEN\_BURDY}{EMU\_IEN\_BURDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad03ba3c22bae28eaf93337be0daed432} 
\#define EMU\+\_\+\+IEN\+\_\+\+BURDY~(0x1\+UL $<$$<$ 0)}

Backup functionality ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaeefd08729a68dc70374024937a3adfe5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IEN\_BURDY\_DEFAULT@{EMU\_IEN\_BURDY\_DEFAULT}}
\index{EMU\_IEN\_BURDY\_DEFAULT@{EMU\_IEN\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IEN\_BURDY\_DEFAULT}{EMU\_IEN\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaeefd08729a68dc70374024937a3adfe5} 
\#define EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga1d80e8f5a3b6c5e37c498a1721d952c8}{\+\_\+\+EMU\+\_\+\+IEN\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2079a4f35e9af8f5bef6369b6b66787}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IF\_BURDY@{EMU\_IF\_BURDY}}
\index{EMU\_IF\_BURDY@{EMU\_IF\_BURDY}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IF\_BURDY}{EMU\_IF\_BURDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa2079a4f35e9af8f5bef6369b6b66787} 
\#define EMU\+\_\+\+IF\+\_\+\+BURDY~(0x1\+UL $<$$<$ 0)}

Backup functionality ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae65e1693065cf756eacc081c0cb0d6fe}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IF\_BURDY\_DEFAULT@{EMU\_IF\_BURDY\_DEFAULT}}
\index{EMU\_IF\_BURDY\_DEFAULT@{EMU\_IF\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IF\_BURDY\_DEFAULT}{EMU\_IF\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae65e1693065cf756eacc081c0cb0d6fe} 
\#define EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3162752a22965f32ae4bc1d3150b394a}{\+\_\+\+EMU\+\_\+\+IF\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga67cf9bc58c77898a465a05d60cc3485e}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IFC\_BURDY@{EMU\_IFC\_BURDY}}
\index{EMU\_IFC\_BURDY@{EMU\_IFC\_BURDY}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IFC\_BURDY}{EMU\_IFC\_BURDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga67cf9bc58c77898a465a05d60cc3485e} 
\#define EMU\+\_\+\+IFC\+\_\+\+BURDY~(0x1\+UL $<$$<$ 0)}

Clear Backup functionality ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga779a0e5ada35fa0ab4b5656013a7a5a8}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IFC\_BURDY\_DEFAULT@{EMU\_IFC\_BURDY\_DEFAULT}}
\index{EMU\_IFC\_BURDY\_DEFAULT@{EMU\_IFC\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IFC\_BURDY\_DEFAULT}{EMU\_IFC\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga779a0e5ada35fa0ab4b5656013a7a5a8} 
\#define EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c8bfe351c40490d0648db73c7901c36}{\+\_\+\+EMU\+\_\+\+IFC\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga26830db4de61f383d52453a16c7cb1ea}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IFS\_BURDY@{EMU\_IFS\_BURDY}}
\index{EMU\_IFS\_BURDY@{EMU\_IFS\_BURDY}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IFS\_BURDY}{EMU\_IFS\_BURDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga26830db4de61f383d52453a16c7cb1ea} 
\#define EMU\+\_\+\+IFS\+\_\+\+BURDY~(0x1\+UL $<$$<$ 0)}

Set Backup functionality ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae1af705adac94b92872aa21d2756396d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_IFS\_BURDY\_DEFAULT@{EMU\_IFS\_BURDY\_DEFAULT}}
\index{EMU\_IFS\_BURDY\_DEFAULT@{EMU\_IFS\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_IFS\_BURDY\_DEFAULT}{EMU\_IFS\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae1af705adac94b92872aa21d2756396d} 
\#define EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga6e4af6affa8a8f7cd9a834314e0714ed}{\+\_\+\+EMU\+\_\+\+IFS\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga7b7c06a243d8c2b13b7667200c6dc8d5}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_LOCK\_LOCKKEY\_DEFAULT@{EMU\_LOCK\_LOCKKEY\_DEFAULT}}
\index{EMU\_LOCK\_LOCKKEY\_DEFAULT@{EMU\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_LOCK\_LOCKKEY\_DEFAULT}{EMU\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga7b7c06a243d8c2b13b7667200c6dc8d5} 
\#define EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gafa2f0f4ec4b2c0014d915d55d23e52b3}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa4f98431fa52caf9fe477e10c6ad1362}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_LOCK\_LOCKKEY\_LOCK@{EMU\_LOCK\_LOCKKEY\_LOCK}}
\index{EMU\_LOCK\_LOCKKEY\_LOCK@{EMU\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_LOCK\_LOCKKEY\_LOCK}{EMU\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa4f98431fa52caf9fe477e10c6ad1362} 
\#define EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4764854bbb8e651c4d111bbe1410203e}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)}

Shifted mode LOCK for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga02eab989ebf7e66f2577b7d40fdd9e5a}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_LOCK\_LOCKKEY\_LOCKED@{EMU\_LOCK\_LOCKKEY\_LOCKED}}
\index{EMU\_LOCK\_LOCKKEY\_LOCKED@{EMU\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_LOCK\_LOCKKEY\_LOCKED}{EMU\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga02eab989ebf7e66f2577b7d40fdd9e5a} 
\#define EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4573b6a3119b954ec754ad525a5da2ae}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)}

Shifted mode LOCKED for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gab15970618edce7afd7a7bb2c1871e2d1}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_LOCK\_LOCKKEY\_UNLOCK@{EMU\_LOCK\_LOCKKEY\_UNLOCK}}
\index{EMU\_LOCK\_LOCKKEY\_UNLOCK@{EMU\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_LOCK\_LOCKKEY\_UNLOCK}{EMU\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gab15970618edce7afd7a7bb2c1871e2d1} 
\#define EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4fe8b051cf3cc7ab7ac71016b3b0dc37}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)}

Shifted mode UNLOCK for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaee605c5ba1853e3edc3adc9d880c8481}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_LOCK\_LOCKKEY\_UNLOCKED@{EMU\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{EMU\_LOCK\_LOCKKEY\_UNLOCKED@{EMU\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_LOCK\_LOCKKEY\_UNLOCKED}{EMU\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaee605c5ba1853e3edc3adc9d880c8481} 
\#define EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaab6a278759d40a112c9c5bd093b6caff}{\+\_\+\+EMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)}

Shifted mode UNLOCKED for EMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga834a764cec2f2b906b09a66f962e53fa}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_MEMCTRL\_POWERDOWN\_BLK123@{EMU\_MEMCTRL\_POWERDOWN\_BLK123}}
\index{EMU\_MEMCTRL\_POWERDOWN\_BLK123@{EMU\_MEMCTRL\_POWERDOWN\_BLK123}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_MEMCTRL\_POWERDOWN\_BLK123}{EMU\_MEMCTRL\_POWERDOWN\_BLK123}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga834a764cec2f2b906b09a66f962e53fa} 
\#define EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga3c5b82c84d8012ddb19b22e455e4fd26}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK123}} $<$$<$ 0)}

Shifted mode BLK123 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gade59df679b6bb8ad54b26f253c8ec20c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_MEMCTRL\_POWERDOWN\_BLK23@{EMU\_MEMCTRL\_POWERDOWN\_BLK23}}
\index{EMU\_MEMCTRL\_POWERDOWN\_BLK23@{EMU\_MEMCTRL\_POWERDOWN\_BLK23}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_MEMCTRL\_POWERDOWN\_BLK23}{EMU\_MEMCTRL\_POWERDOWN\_BLK23}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gade59df679b6bb8ad54b26f253c8ec20c} 
\#define EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa128c64eb718454ad560e27048b46789}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK23}} $<$$<$ 0)}

Shifted mode BLK23 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga02a0416799df6cf5574b000ec6e23c8c}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_MEMCTRL\_POWERDOWN\_BLK3@{EMU\_MEMCTRL\_POWERDOWN\_BLK3}}
\index{EMU\_MEMCTRL\_POWERDOWN\_BLK3@{EMU\_MEMCTRL\_POWERDOWN\_BLK3}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_MEMCTRL\_POWERDOWN\_BLK3}{EMU\_MEMCTRL\_POWERDOWN\_BLK3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga02a0416799df6cf5574b000ec6e23c8c} 
\#define EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga9cedd98e6ecd8cd1ba538141fcc709d9}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+BLK3}} $<$$<$ 0)}

Shifted mode BLK3 for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0f0f839552e37609dd78c4e9e22a16e3}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_MEMCTRL\_POWERDOWN\_DEFAULT@{EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}}
\index{EMU\_MEMCTRL\_POWERDOWN\_DEFAULT@{EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}{EMU\_MEMCTRL\_POWERDOWN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0f0f839552e37609dd78c4e9e22a16e3} 
\#define EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga343031392ed1694d3485562ac37e192d}{\+\_\+\+EMU\+\_\+\+MEMCTRL\+\_\+\+POWERDOWN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+MEMCTRL \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaad34fb4d58d47eb2204fcec0907f3390}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_PWRRES\_DEFAULT@{EMU\_PWRCONF\_PWRRES\_DEFAULT}}
\index{EMU\_PWRCONF\_PWRRES\_DEFAULT@{EMU\_PWRCONF\_PWRRES\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_PWRRES\_DEFAULT}{EMU\_PWRCONF\_PWRRES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaad34fb4d58d47eb2204fcec0907f3390} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaeacc3292df8db51eab9b50157b5e1eac}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gae7ffcc5c16e5246ae39720c603b4124d}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_PWRRES\_RES0@{EMU\_PWRCONF\_PWRRES\_RES0}}
\index{EMU\_PWRCONF\_PWRRES\_RES0@{EMU\_PWRCONF\_PWRRES\_RES0}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_PWRRES\_RES0}{EMU\_PWRCONF\_PWRRES\_RES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gae7ffcc5c16e5246ae39720c603b4124d} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gad06faadccffe8b591fa15d93652cf479}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES0}} $<$$<$ 3)}

Shifted mode RES0 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga9649b38000a7f859d412542e190734d9}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_PWRRES\_RES1@{EMU\_PWRCONF\_PWRRES\_RES1}}
\index{EMU\_PWRCONF\_PWRRES\_RES1@{EMU\_PWRCONF\_PWRRES\_RES1}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_PWRRES\_RES1}{EMU\_PWRCONF\_PWRRES\_RES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga9649b38000a7f859d412542e190734d9} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga38b30286bde09af45b7324ef0e17ff01}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES1}} $<$$<$ 3)}

Shifted mode RES1 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga0aa1d3775f2a4a99b027f6050e722d03}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_PWRRES\_RES2@{EMU\_PWRCONF\_PWRRES\_RES2}}
\index{EMU\_PWRCONF\_PWRRES\_RES2@{EMU\_PWRCONF\_PWRRES\_RES2}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_PWRRES\_RES2}{EMU\_PWRCONF\_PWRRES\_RES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga0aa1d3775f2a4a99b027f6050e722d03} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga4ba7e762859f909e9437a3664313262b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES2}} $<$$<$ 3)}

Shifted mode RES2 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga27a0e69cefaa53f7c06d11e8d65a943f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_PWRRES\_RES3@{EMU\_PWRCONF\_PWRRES\_RES3}}
\index{EMU\_PWRCONF\_PWRRES\_RES3@{EMU\_PWRCONF\_PWRRES\_RES3}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_PWRRES\_RES3}{EMU\_PWRCONF\_PWRRES\_RES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga27a0e69cefaa53f7c06d11e8d65a943f} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga93c90841b230d4318555d97bc0ad4c45}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+PWRRES\+\_\+\+RES3}} $<$$<$ 3)}

Shifted mode RES3 for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad76181f68196827e416cf15d1534092f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTMED@{EMU\_PWRCONF\_VOUTMED}}
\index{EMU\_PWRCONF\_VOUTMED@{EMU\_PWRCONF\_VOUTMED}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTMED}{EMU\_PWRCONF\_VOUTMED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad76181f68196827e416cf15d1534092f} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED~(0x1\+UL $<$$<$ 1)}

BU\+\_\+\+VOUT medium enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3decbbffcb69d0158dd52d4816dad399}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTMED\_DEFAULT@{EMU\_PWRCONF\_VOUTMED\_DEFAULT}}
\index{EMU\_PWRCONF\_VOUTMED\_DEFAULT@{EMU\_PWRCONF\_VOUTMED\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTMED\_DEFAULT}{EMU\_PWRCONF\_VOUTMED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3decbbffcb69d0158dd52d4816dad399} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga95af5930a90bb59923bfc31157bcfe06}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTMED\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa45ba02ad9e62a706c61ca993b2a0898}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTSTRONG@{EMU\_PWRCONF\_VOUTSTRONG}}
\index{EMU\_PWRCONF\_VOUTSTRONG@{EMU\_PWRCONF\_VOUTSTRONG}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTSTRONG}{EMU\_PWRCONF\_VOUTSTRONG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa45ba02ad9e62a706c61ca993b2a0898} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG~(0x1\+UL $<$$<$ 2)}

BU\+\_\+\+VOUT strong enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5a8080f1a15dcf7134bf131a6abfd0b4}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT@{EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}}
\index{EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT@{EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}{EMU\_PWRCONF\_VOUTSTRONG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5a8080f1a15dcf7134bf131a6abfd0b4} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga138f300f77fabf1a7ddbe9378e2ea41c}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTSTRONG\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga22adaafed75964cb1f309b8d383e9c1f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTWEAK@{EMU\_PWRCONF\_VOUTWEAK}}
\index{EMU\_PWRCONF\_VOUTWEAK@{EMU\_PWRCONF\_VOUTWEAK}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTWEAK}{EMU\_PWRCONF\_VOUTWEAK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga22adaafed75964cb1f309b8d383e9c1f} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK~(0x1\+UL $<$$<$ 0)}

BU\+\_\+\+VOUT weak enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga5919e5b8f7679a463259d2ad4fd7abc2}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_PWRCONF\_VOUTWEAK\_DEFAULT@{EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}}
\index{EMU\_PWRCONF\_VOUTWEAK\_DEFAULT@{EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}{EMU\_PWRCONF\_VOUTWEAK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga5919e5b8f7679a463259d2ad4fd7abc2} 
\#define EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa3779c1b6a792989501345a548de124b}{\+\_\+\+EMU\+\_\+\+PWRCONF\+\_\+\+VOUTWEAK\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+PWRCONF \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gad3695e226312e8899c445a586be70ffe}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_ROUTE\_BUVINPEN@{EMU\_ROUTE\_BUVINPEN}}
\index{EMU\_ROUTE\_BUVINPEN@{EMU\_ROUTE\_BUVINPEN}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_ROUTE\_BUVINPEN}{EMU\_ROUTE\_BUVINPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gad3695e226312e8899c445a586be70ffe} 
\#define EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN~(0x1\+UL $<$$<$ 0)}

BU\+\_\+\+VIN Pin Enable \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga6688f1fb482002ac7f7c70d772d4f08f}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_ROUTE\_BUVINPEN\_DEFAULT@{EMU\_ROUTE\_BUVINPEN\_DEFAULT}}
\index{EMU\_ROUTE\_BUVINPEN\_DEFAULT@{EMU\_ROUTE\_BUVINPEN\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_ROUTE\_BUVINPEN\_DEFAULT}{EMU\_ROUTE\_BUVINPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga6688f1fb482002ac7f7c70d772d4f08f} 
\#define EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_ga525a2be84d72a7dc285647f6c498947d}{\+\_\+\+EMU\+\_\+\+ROUTE\+\_\+\+BUVINPEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_ga3bf9cc22278d9cbd3cffee4d675c15a0}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_STATUS\_BURDY@{EMU\_STATUS\_BURDY}}
\index{EMU\_STATUS\_BURDY@{EMU\_STATUS\_BURDY}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_STATUS\_BURDY}{EMU\_STATUS\_BURDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_ga3bf9cc22278d9cbd3cffee4d675c15a0} 
\#define EMU\+\_\+\+STATUS\+\_\+\+BURDY~(0x1\+UL $<$$<$ 0)}

Backup mode ready \Hypertarget{group___e_f_m32_g_g___e_m_u___bit_fields_gaa7d6ff385d29e0524d55c30740de9d57}\index{EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}!EMU\_STATUS\_BURDY\_DEFAULT@{EMU\_STATUS\_BURDY\_DEFAULT}}
\index{EMU\_STATUS\_BURDY\_DEFAULT@{EMU\_STATUS\_BURDY\_DEFAULT}!EFM32GG\_EMU\_BitFields@{EFM32GG\_EMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{EMU\_STATUS\_BURDY\_DEFAULT}{EMU\_STATUS\_BURDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___e_m_u___bit_fields_gaa7d6ff385d29e0524d55c30740de9d57} 
\#define EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___e_m_u___bit_fields_gaa751f52466bd067c279bb214bbda1015}{\+\_\+\+EMU\+\_\+\+STATUS\+\_\+\+BURDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for EMU\+\_\+\+STATUS 