
/*********************************************************************************************
 *
 * INTEL CONFIDENTIAL
 *
 * Copyright (C) 2022 Intel Corporation
 *
 * This software and the related documents ("Material") are Intel copyrighted materials,
 * and your use of them is governed by the express license under which they were provided
 * to you ("License"). Unless the License provides otherwise, you may not use, modify,
 * copy, publish, distribute, disclose or transmit this software or the related documents
 * without Intel's prior written permission.
 * This software and the related documents are provided as is, with no express or implied
 * warranties, other than those that are expressly stated in the License.
 * No license under any patent, copyright, trade secret or other intellectual property
 * right is granted to or conferred upon you by disclosure or delivery of the Materials,
 * either expressly, by implication, inducement, estoppel or otherwise. Any license under
 * such intellectual property rights must be expressed and approved by Intel in writing.
 *
 *********************************************************************************************/
/**
 * @file    vex_jesd_dnrt.c
 * @brief   HOST Configuration code for sending the data from VEX to JESD and receving it back.
 * @details 1. Configuration of VEX, JESD and Common Module for sending data from VEX to JESD
 and receving it back to VEX for all the Sample Rates
 2. Evaluate the result written by VEX for the test case evaluation.
 * @TC Description:
 1. 32K samples (1K vectors) for given data rate will be streamed to JESD from
 configured VEX core.
 2. With JESD NSIP loop back enabled the data looped back at sample interface
 was expected to reach the other VEX core where comparison will be performed.
 4. VEX core on which comparison algo was running will update the comparison result for
 every vector comparison and once the total 1K vector comparison was done HOST will
 read the result.
 5. Host will be waiting on a memory location where VEX will update the number of vectors
 it was processed.
 6. The supported Sample rates are
 0.25IQ, 0.5IQ, 1IQ, 2IQ, 4IQ, 8IQ, 4R, 8R, 16R
 */

/*********************************************************************************************
 * LOCAL INCLUDE STATEMENTS                    *
 *********************************************************************************************/
#define HIVE_MULTIPLE_PROGRAMS
#include "srp.h"
#include <stdio.h>
#include <stdbool.h>
#include <srp_vex.h>
#include "logger.h"

//#include "srp_jesd_nsip_hbi_map_regs.h"
#include "nsip_hbi.h"
#include "ve32_tile_strm2cio.h"
#include "ve32_tile_cio2strm.h"
#include "ve32_cell.h"
//#include "srp_vexa_vexabc_regs.h"
#include "srp_block_ids.h"
#include "cli.h"
#include "init.h"
#include "all_comps.h"
//#include "flow2_common_utils.h"

#include<time.h> 

#include "vex_fw/sim_m64/jesd_tx.map.h"
//test
#define CIO2STRM_OFFSET (VEXABC0_C2S_VE32_TILE_CIO2STRM_BASE - VEXABC0_SC_VE32_CELL_BASE)
#define STRM2CIO_OFFSET (VEXABC0_S2C_VE32_TILE_STRM2CIO_BASE - VEXABC0_SC_VE32_CELL_BASE)

enum jesdUsecasenum{UC0B, UC1A,UC1D,UC0A,UC1C,UC3C,UC3D,UC4A,UC4B,UC4D,UC5A,UC5C};

typedef struct jesdConfig_t {
	int jesdUsecase;
	int jesdTxncs;
	int jesdEn;
	int jesdTestmode;
	int jesdFecCrc;
	int jesdBitordertx;
	int jesdBitorderrx;
	int jesdShth;
	int jesdEmbth;
}jesdConfig_t;

struct  flow_params_t {
	int vexCount;
	int nsipCount;
	jesdConfig_t jesdConfig;
}flow_params;

//roshan uncommenting below 2 lines, for testing, 01/12/23
int vexCount = 1;
int nsipCount = 1;

/***********************************************
 * LOCAL/PRIVATE TYPEDEFS (structs, enums)     *
 ***********************************************/
typedef struct register_config_tbl_s {
	uint32_t offset;
	uint32_t value;
	uint32_t mask;
	char *name;
} register_config_tbl_t;

/***********************************************
 * LOCAL/PRIVATE MACROS AND DEFINES            *
 ***********************************************/

//#define printf LOG_PRINT

#define NUM_TOTAL_VEC_PER_STREAM 64

#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
#define NUM_OF_ELEMENTS_PER_VEC 32

#define APB_OFFSET_GEN(apb_num) (apb_num * 0x20000)

#define CIO2STRM_INT_EN_VALUE 0x3F
#define CIO2STRM_FIFO_STATUS_CTL_VALUE 0x00000001
#define CIO2STRM_WORD_CNT_CTL_VALUE 0x00000001
#define STRM2CIO_INT_ENABLE_VALUE 0xF
#define STRM2CIO_FIFO_STATUS_CTL_VALUE 0x00000001
#define STRM2CIO_WORD_CNT_CTL_VALUE 0x00000001
#define NSIP_HBI_INT_CSR_INT_VALUE 0xFFFFF
#define FIFO_CONTROL_VALUE 0x00000184
#define CREDIT_CS_VALUE 0x8
#define MISC_CTRL_VALUE 0x0
#define CSR_INT_VALUE 0xFFFFFFFF


/***********************************************
 * GLOBAL DATA DEFINITIONS (consts, vars)      *
 ***********************************************/
// The last entry should be CIO2STRM_STRM_DEST0_OFFSET

//For U_0b which has 2 VEX tables +16 streams +2 ports(40[1st 8 streams] & 41[next 8 streams])
// VEX0 table-1

static register_config_tbl_t g_cio2strm_0_config_tbl[] = {
/*
	 // INT Enable
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, \
		"CIO2STRM_INT_ENABLE"},
	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
	//Enables the single stream from vex core to CRUX
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000FF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0xFFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[0]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[0] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x1000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x1FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x2000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x2FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x3000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x3FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x4000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x4FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0x5000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0x5FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},


	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET, 0x6000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0x6FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0x7000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0x7FFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"}, 
*/
};


// VEX1 table-1
static register_config_tbl_t g_cio2strm_1_config_tbl[] = {
/*		
	// INT Enable
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, \
		"CIO2STRM_INT_ENABLE"},
	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
	//Enables the single stream from vex core to CRUX
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000FF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x100000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0x11FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[0]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[0] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x120000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x13FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x140000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x15FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x160000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x17FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x180000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x19FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0x1A0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0x1BFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET, 0x1C0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0x1DFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0x1E0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0x1FFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},
*/
};

//For U_1a/0a which has 1 VEX table + 8 streams(Port 40[1st 4 streams] &41[next 8 streams])
// changing this to 1 port for UC 1a/0a Port 40[All 8 streams] - same can be reused for 5c 
// VEX0 table1
static register_config_tbl_t g_cio2strm_config_tbl[] = {
	
	// INT Enable
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, "CIO2STRM_INT_ENABLE"},

	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
		
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
		
	// Enables the single stream from vex core to CRUX -0x1 
	// Enabling 8 streams - 0xff
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000ff, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x00000000, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, "CIO2STRM_MEM_ADDR_LOW0"},
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0x1FFFF, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, "CIO2STRM_MEM_ADDR_HIGH0"},
    //MEM_OFFSET[0]- is in bytes
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
        "CIO2STRM_MEM_OFFSET0"},
    //STRM_DEST[0] - mapped to JESD_0
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
        "CIO2STRM_STRM_DEST0"},
	
	
	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x20000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW1"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x3FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH1"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET1"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST1"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x40000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW2"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x5FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH2"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET2"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST2"},
		
	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x60000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW3"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x7FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH3"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET3"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST3"},
		
	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x80000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW4"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x9FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH4"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET4"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST4"},
		
	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0xA0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW5"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0xBFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH5"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET5"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST5"},
		
	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET,  0xC0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW6"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0xDFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH6"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET6"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST6"},
		
	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0xE0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW7"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0xFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH7"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET7"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST7"},
	
};


//U-1a==1 VEX entry; U-0b== 2 VEX entries; U-1d==2 VEX entries;U-0a==1 VEX entry;U-1c==1 VEX entry ;U-5c==1 VEX entry
static register_config_tbl_t* vexConfigArray[8] = {	g_cio2strm_config_tbl, g_cio2strm_config_tbl, g_cio2strm_config_tbl,
													g_cio2strm_0_config_tbl, g_cio2strm_1_config_tbl, g_cio2strm_0_config_tbl, g_cio2strm_1_config_tbl,
													g_cio2strm_config_tbl};
static int vexConfigArraySize[8] = {	ARRAY_SIZE(g_cio2strm_config_tbl),ARRAY_SIZE(g_cio2strm_config_tbl),ARRAY_SIZE(g_cio2strm_config_tbl),
										ARRAY_SIZE(g_cio2strm_0_config_tbl),ARRAY_SIZE(g_cio2strm_1_config_tbl),ARRAY_SIZE(g_cio2strm_0_config_tbl),ARRAY_SIZE(g_cio2strm_1_config_tbl),
										ARRAY_SIZE(g_cio2strm_config_tbl)};

static int vexCountStartIdxTbl[2];

//NSIP table-0
static register_config_tbl_t g_cm_0_config_tbl[] = {
	// NSIP Interrupt enable registers
    {JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, \
		"CM_0_INT_HIGH_EN"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, \
		"CM_0_INT_LOW_EN"},

	// B2H Registers
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET, FIFO_CONTROL_VALUE, \
		NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "H2B_FIFO_CONTROL"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, \
		"B2H_CREDIT_CS"},	
		//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
    // These are for Buffer S0
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET, 0x80000000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},

	/*
    // These are for Buffer S1
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL1_OFFSET, 0x80008000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL1_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S2
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL2_OFFSET, 0x80010000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL2_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S3
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL3_OFFSET, 0x80018000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL3_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	*/
};

//NSIP table-1 
static register_config_tbl_t g_cm_1_config_tbl[] = {
// NSIP Interrupt enable registers
    {JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, \
		"CM_0_INT_HIGH_EN"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, \
		"CM_0_INT_LOW_EN"},

	// B2H Registers
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET, FIFO_CONTROL_VALUE, \
		NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "H2B_FIFO_CONTROL"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, \
		"B2H_CREDIT_CS"},	
		//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
	/*
    // These are for Buffer S4
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL4_OFFSET, 0x80020000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL4_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},

    // These are for Buffer S5
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL5_OFFSET, 0x80028000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL5_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S6
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL6_OFFSET, 0x80030000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL6_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S7
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL7_OFFSET, 0x80038000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL7_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	*/
};


//U-1a==2 NSIP entries; U-0b== 2 NSIP entries; U-1d==2 NSIP entries; U-0A==2 NSIP entries ; U-5c==2 NSIP entries;
static register_config_tbl_t* nsipConfigArray[2] = {g_cm_0_config_tbl, g_cm_1_config_tbl};
static int nsipConfigArraySize[2] = {ARRAY_SIZE(g_cm_0_config_tbl),ARRAY_SIZE(g_cm_1_config_tbl)};

//static int nsipConfigArraySize[2] = {ARRAY_SIZE(g_cm_0_config_tbl),ARRAY_SIZE(g_cm_1_config_tbl)};
register_config_tbl_t g_vex_noc_config[] = {
	{0x94, 0, 0, "NOC_CLK_GATE"},
	{0x98, 0, 0, "NOC_SOFT_RESET"}
};

/*
   register_config_tbl_t g_jesd_reset_config[] = {
   {0x184, 0, 0, "JESD_SOFT_RESET"},
   {0x184, 0, 0, "JESD_SOFT_RESET"}
   };
   */

/***********************************************
 * STATIC FUNCTION PROTOTYPES                  *
 ***********************************************/
int configure_jesd_host(int, int [], int, int[], int, int);



/***********************************************
 * STATIC FUNCTION DEFINATIONS                 *
 ***********************************************/
/**
 * @brief           Function for noc reset
 * @param [in]      srp
 * @return          status value
 */

static int release_reset_abc_noc (void *srp)
{
int i, rv = 0, flags = 0;
for (i = 0; i < ARRAY_SIZE(g_vex_noc_config); i++)
{
	rv = srp_dev_block_write32(srp,
			SRP_BLOCK_VEX_CFG_CTRL,
			0,
			g_vex_noc_config[i].offset,
			&g_vex_noc_config[i].value,
			1,
			flags);

	}
	return rv;
}


/***********************************************
 * GLOBAL FUNCTION DEFINITIONS                 *
 ***********************************************/

/**
 * @brief           Function configuring all the required registers from host
 * @param [in]      Vex Id, Jesd Id, APB Id and SYS_RATE_IQ_P5
 * @return          status
 */
// static register_config_tbl_t* ptr;
int configure_jesd_host(int vexCount, int vexId[], int nsipCount, int nsipId[], int apb_num, int cm_num)
{
	int vexIdx,j,k,rv = 0;
	int i=0;
	int nsipIdx = 0;
	
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (j = 0; j < vexConfigArraySize[vexIdx]; j++)
		{

			if (rv = write_reg(SRP_BLOCK_VEX_CORE, vexId[vexIdx], vexConfigArray[vexIdx][j].offset, vexConfigArray[vexIdx][j].value, \
						vexConfigArray[vexIdx][j].mask, vexConfigArray[vexIdx][j].name))
				return rv;
		}
		printf("INFO: Vex %d cio2strm configuration completed", vexIdx);
	}
/*
	for (nsipIdx = 0; nsipIdx < nsipCount; nsipIdx++)
	{
		printf("nsipId[%d] = %d\n", nsipIdx, nsipId[nsipIdx]);
		printf("nsipConfigArraySize[%d] = %d\n", nsipIdx, nsipConfigArraySize[nsipIdx]);
		for (i = 0; i<nsipConfigArraySize[nsipIdx]; i++)
		{
			printf("looped %d, %d, %d + %d, 0x%x, 0x%x, %s\n", SRP_BLOCK_JESD_NSIP_HBI, nsipId[nsipIdx], APB_OFFSET_GEN(apb_num), nsipConfigArray[nsipIdx][i].offset, nsipConfigArray[nsipIdx][i].value, nsipConfigArray[nsipIdx][i].mask, nsipConfigArray[nsipIdx][i].name);
			if (rv = write_reg(SRP_BLOCK_JESD_NSIP_HBI, nsipId[nsipIdx], (APB_OFFSET_GEN(apb_num) + nsipConfigArray[nsipIdx][i].offset), nsipConfigArray[nsipIdx][i].value, \
						nsipConfigArray[nsipIdx][i].mask, nsipConfigArray[nsipIdx][i].name))
			{
				printf("INFO: ### loading jesd0 b2h config done");
				return rv;
				
			}
		}
		printf("INFO: ### JESD0 NSIP %d, nsipIdx DONE completed", nsipIdx);
	}
*/
	//Hardcoding nsip registers for usecase 5c, for now, will update automation later 08/12/23
	printf("###vexcount is = %d\n", vexCount);
	printf("###nsipCount is = %d\n", nsipCount);
	
	// NSIP Interrupt enable registers
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INTR_INT_HIGH_EN_DEFAULT, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_RD_MASK, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, "NSIP_HBI_INTR_INT_HIGH_EN");
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INTR_INT_LOW_EN_DEFAULT, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_RD_MASK, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, "NSIP_HBI_INTR_INT_LOW_EN");
	
	// B2H Registers
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET,NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL_DEFAULT , FIFO_CONTROL_VALUE, FIFO_CONTROL_VALUE, NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_RD_MASK, NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET");
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, NSIP_HBI_H2B_CREDIT_READY_CS_DEFAULT, CREDIT_CS_VALUE, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_RD_MASK, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET");
	
	//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
	// These are for Buffer S0
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x80000000, 0x80000000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET");
	
	// These are for Buffer S1 //0x80000000 + 0x4000000
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL1_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x80020000, 0x80020000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL1_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL1_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL1_OFFSET");
	
	// These are for Buffer S2
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL2_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x80040000, 0x80040000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL2_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL2_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL2_OFFSET");
	
	// These are for Buffer S3
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL3_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x80060000, 0x80060000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL3_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL3_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL3_OFFSET");
	
	// These are for Buffer S4
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL4_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x80080000, 0x80080000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL4_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL4_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL4_OFFSET");
	
	// These are for Buffer S5
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL5_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x800a0000, 0x800a0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL5_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL5_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL5_OFFSET");
	
	// These are for Buffer S6
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL6_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x800c0000, 0x800c0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL6_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL6_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL6_OFFSET");
	
	// These are for Buffer S7
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL7_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_DEFAULT, 0x800e0000, 0x800e0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL7_OFFSET");
	// Mask was set for total 2K flits in words
	write_read_expect_18a(JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL7_OFFSET, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_DEFAULT, 0x1ffff, 0x1ffff, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_RD_MASK, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL7_OFFSET");
	
	return rv;
}

static void delay(unsigned int milliseconds){

	clock_t start = clock();

	while((clock() - start) * 1000 / CLOCKS_PER_SEC < milliseconds);
}

//Modified code Added on 18/10/23
//Commanon parameters & diff parameters added for U-0b,U-1a,U-1d, U-0a
// JESD TX reg
static int program_tx_ip_registers()
{
	int i=0;
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	printf("JESD TX IP CONFIG : program_tx_ip_registers \n");
	//for(i=0; i<sizeof(base_address_tx) / sizeof(base_address_tx[0]); i++)
	for(i=0; i<1; i++)
	{ 
		// Common reg config for UC 
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SUBCLASS_OFFSET, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SUBCLASS_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_FEC_OFFSET, JESD_XIP_204C_TX_MEM_TX_FEC_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_FEC_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_FEC_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_FEC_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CRC3_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CRC3_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CRC12_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CRC12_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_OFFSET, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_E_OFFSET, JESD_XIP_204C_TX_MEM_TX_E_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_E_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_E_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_E_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CF_OFFSET, JESD_XIP_204C_TX_MEM_TX_CF_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CF_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CF_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CF_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_HD_OFFSET, JESD_XIP_204C_TX_MEM_TX_HD_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_HD_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_HD_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_HD_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CMD_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CMD_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_OFFSET, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_S_OFFSET, JESD_XIP_204C_TX_MEM_TX_S_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_S_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_S_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_S_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SONIF_OFFSET, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_DEFAULT, 0x00000100, 0x00000100, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SONIF_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_N_OFFSET, JESD_XIP_204C_TX_MEM_TX_N_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_N_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_N_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_N_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_NTOTAL_OFFSET, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_NTOTAL_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CS_OFFSET, JESD_XIP_204C_TX_MEM_TX_CS_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CS_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CS_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CS_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_OFFSET");

		// UC specific params - LMF reg config
		if (flow_params.jesdConfig.jesdUsecase == UC0B )
		{
			printf("JESD tx path - UC 0B -LMFS -4-32-16-1 - IQ bandwidth -2Gsps\n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000001f, 0x0000001f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1D )
		{
			printf("JESD tx path - UC 1D -LMFS -4-32-16-1 - IQ bandwidth -2Gsps\n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000001f, 0x0000001f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1A)
		{
			printf("JESD tx path - UC 1A -LMFS -4-16-8-1 \n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC0A)
		{
			printf("JESD tx path - UC 0A -LMFS -2-16-16-1 \n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");	
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1C)
		{
			printf("JESD tx path - UC 1C -LMFS -2-16-16-1 \n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC5C)
		{
			printf("JESD tx path - UC 5C -LMFS -4-16-8-1 \n");
			
			//pos/neg =1/0
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x00000010, 0x00000010, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		}
		else
		{
			printf("JESD tx path for Default test i.e. - UC 0B -LMFS -4-32-16-1 \n");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");

			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000001f, 0x0000001f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
			write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
			
		}
	
	}
}
// JESD CMN CSR reg
//For 16G usecases JESD CMN CSR reg == 0xa(U-0B;U-1A;U-0A)
//For 32G usecases JESD CMN CSR reg == 0x5(U-1D)
//18A For 16G usecases JESD CMN CSR reg == 0x6(U-5C)

static int program_cmn_csr_registers()
{
	int i=0;
	uint32_t base_address_cmn[] = {JESDABC_M0_CMN_CSR_BASE,  JESDABC_M1_CMN_CSR_BASE,  JESDABC_M2_CMN_CSR_BASE,  JESDABC_M3_CMN_CSR_BASE};
	printf("JESD CMN CSR CONFIG : program_cmn_csr_registers \n");
	//for(i=0; i<sizeof(base_address_cmn) / sizeof(base_address_cmn[0]); i++)
	for(i=0; i<1; i++)
	{ 		
		if (flow_params.jesdConfig.jesdUsecase == UC0B)
		{
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}
		 
		else if (flow_params.jesdConfig.jesdUsecase == UC1A )
		{	   
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC0A )
		{
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}

		else if(flow_params.jesdConfig.jesdUsecase == UC1D)
		{  
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1C )
		{
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC5C )
		{
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}

		else
		{
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
		}
	}
}

// JESD TX glue reg
static int program_tx_glue_registers()
{
	int i=0;
	uint32_t base_address_tx_glue[] = {JESDABC_M0_TX_GLUE_BASE,  JESDABC_M1_TX_GLUE_BASE,  JESDABC_M2_TX_GLUE_BASE,  JESDABC_M3_TX_GLUE_BASE};
	printf("JESD TX GLUE CONFIG : program_tx_glue_registers \n");
	//for(i=0; i<sizeof(base_address_tx_glue) / sizeof(base_address_tx_glue[0]); i++)
	for(i=0; i<1; i++)	
	{ 		
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00001000, 0x00001000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00003000, 0x00003000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00005000, 0x00005000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00007000, 0x00007000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
		
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
		
		/*
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00010000, 0x00010000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00014000, 0x00014000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00018000, 0x00018000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0001c000, 0x0001c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
		
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00003fff, 0x00003fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
		*/
		
		// changing to 1 memory block/stream 8 streams*4kb - 32kb -> 0x1
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_OFFSET, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_OFFSET");
		//0x2
		
		// changing this for 8 streams - total 8 buffers -0xFF
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_OFFSET, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_DEFAULT, 0x000000ff, 0x000000ff, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_RD_MASK, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_OFFSET");
		// 0xffff,
		
		//Soni =1 , TX_SONI: Specify SonI – 1. Valid values are only:0x0:
		// SMPL_WIDTH: 0= 16-bit, 1= 12-bit 
		// SMPL_SHIFT_SIZE: 512/(32*SonI).16: SonI = 1; 
		// conv dp cfg :0x30
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_CONV_DP_CFG_OFFSET, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_DEFAULT, 0x00000030, 0x00000030, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_CONV_DP_CFG_OFFSET");
		
		//(Pos+Neg)*(SMPL_SHIFT_SIZE/SonI) – 1 
		//(1+0)*(16/1) -1 = 16 -1 = 0xf
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");

		//Check value for tx datapath en 
		// trig1 - after trig0 , trig 0 -tsb level trigger
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_OFFSET, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_DEFAULT, 0x00000120, 0x00000120, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_OFFSET");
	
		//changing to 0xc0000fff -> fff trig fill level size -4kb, trigger on half full (2kb), trigger en
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_OFFSET, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_DEFAULT, 0xc0000fff, 0xc0000fff, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_RD_MASK, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_OFFSET");
		//0x1fff

		// cfg update - twice ? 
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET");
		
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_OFFSET, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_RD_MASK, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_WR_MASK, "JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET");

		if (flow_params.jesdConfig.jesdUsecase == UC0B)
		{
			printf("### txglue- 0b \n");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00009000, 0x00009000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000b000, 0x0000b000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000d000, 0x0000d000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000f000, 0x0000f000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");

			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1D)
		{
			printf("### txglue- 1d \n");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00009000, 0x00009000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000b000, 0x0000b000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000d000, 0x0000d000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000f000, 0x0000f000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");

			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1A)
		{
			printf("### txglue- 1a \n");
			write_read_expect_18a(base_address_tx_glue[i] + JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT,0x0000000f,0x0000000f,JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK,JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK,"JESD_JESDABC_TX_GLUE_MEM_RD_CFG");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC0A)
		{
			printf("### txglue- 0a \n");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000001f, 0x0000001f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC1C)
		{	
			printf("### txglue- 1c \n");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000001f, 0x0000001f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC5C)
		{	  
			printf("### txglue- 5c \n");
			//write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}
		else
		{
			printf("### txglue- else loop \n");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00009000, 0x00009000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000b000, 0x0000b000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000d000, 0x0000d000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000f000, 0x0000f000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");

			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}	
	}
}

// JESD enable reg
static int program_enable_registers()
{
	int i,j = 0;
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	printf("JESD ENABLE : program_enable_registers \n");
	//for(i=0; i<sizeof(base_address_tx) / sizeof(base_address_tx[0]); i++)
	for(i=0; i<1; i++)
	{ 
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET");
	}
	//for(j=0; i<sizeof(base_address_rx) / sizeof(base_address_rx[0]); j++)
	for(i=0; i<1; i++)
	{ 
		write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET");
	}
}

static void configure_jesd_block()
{
	uint32_t tx_gb_empty_reg = 0;
	uint32_t tx_gb_full_reg = 0;
	uint32_t rx_gb_empty_reg = 0;
	uint32_t rx_gb_full_reg = 0;

	// function calls - Reg seq usecase
	program_tx_ip_registers();
	program_cmn_csr_registers();
	program_tx_glue_registers();

	printf("Giving delay of 10 milli seconds \n");
	delay(10);
	//program_enable_registers();

	int i,j=0;
	uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};


	for(i=0; i<1; i++)
	{
		tx_gb_empty_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
		tx_gb_full_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
	}
	for(j=0; j<1; j++)
	{
		rx_gb_empty_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
		rx_gb_full_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
	}

	printf(" Before jesd enable value for JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", tx_gb_empty_reg);
	printf(" Before jesd enable value for JL_N_TX_GB_FULL_REG ---------is 0x%x \n", tx_gb_full_reg);
	printf(" Before jesd enable value for JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", rx_gb_empty_reg);
	printf(" Before jesd enable value for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", rx_gb_full_reg);

	program_enable_registers();
	
	//enable tx capture
	write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_DEFAULT, 0x2, 0x2, JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_OFFSET");

	//enable sysref
	//enabled in the main()
	//system("frioPciWrite -F s5a3 -P 0x20000 0x02");
	//system("frioPciWrite -F s5a1 -P 0x20000 0x90");
	//system("frioPciWrite -F s5b1 -P 0x20000 0x90");
}

#define PARSEBUF 160
///
/**
 * I2C:,rw,bus,address,NBYTES,{DATA}
 * @param parg
 * @param flow_ptr
 * @return
 */
int parseVexCnt( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i=0;
	int rr;
	int bus=0;
	int rtype=0;
	srp_uint64_t address;
	srp_uint32_t nBytes;
	srp_uint32_t nBytesRead=0;
	//	int slen=0;
	int vidx=0;
	srp_int32_t val=0x1;
	srp_uint8_t *vals;
	srp_dev_hdl_t devHdl=NULL;
	int ll;
	char *p;
#if(0)
	const char *direction[2];
	direction[0] = "WRITE";
	direction[1] = "READ";
#endif
	char buffer[PARSEBUF];
	/*  ########## VEXCNT ######## */
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	printf("1022\n");
	printf("buffer is %s\n", buffer);
	printf("1024\n");
	printf("parg is %s\n", parg);
	strcpy(buffer, parg);
	p = strtok (buffer, ",");
	printf("1026\n");
	rr = strcmp(p, "VEXCNT:");
	printf("1028\n");
	if ( rr == 0 )
	{
		printf("1027\n");
		while ( p != NULL)
		{
			p = strtok (NULL, ",");

			if ( p != NULL )
			{
				switch (i)
				{
					case 0:
						/* ### rType ### */
						flow_ptr->vexCount=atoi(p);
						if ( rtype >1)
						{
							printf("ERROR:, parseVexCnt,  Mode rtype=%d\n", rtype);
							return 1;
						}

						break;

					default:
						break;
				}
				i++;
			}
		}

#if(0)
		printf("DEBUG:,parseVexCnt, rtype=%s, bus=%d, address=%lx, nBytes=%d,nBytesRead=%d {%d", direction[rtype] ,bus,address, nBytes,nBytesRead,vals[0] );
		for (int ll=1;ll<nBytesRead;ll++)
		{
			printf(",%d", vals[ll]);
		}
		printf("}\n");
#endif
		result=2;
	}
	return result;
}


///
/**
 * I2C:,rw,bus,address,NBYTES,{DATA}
 * @param parg
 * @param flow_ptr
 * @return
 */
int parseNsipCnt( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i=0;
	int rr;
	int bus=0;
	int rtype=0;
	srp_uint64_t address;
	srp_uint32_t nBytes;
	srp_uint32_t nBytesRead=0;
	//	int slen=0;
	int nsipidx=0;
	srp_int32_t val=0x1;
	srp_uint8_t *vals;
	srp_dev_hdl_t devHdl=NULL;
#if(0)
	const char *direction[2];
	direction[0] = "WRITE";
	direction[1] = "READ";
#endif
	char buffer[PARSEBUF];
	char *p;
	int ll;
	int vidx=0;

	/*  ########## NSIPCNT ######## */
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	strcpy(buffer, parg);
	p = strtok (buffer, ",");
	rr = strcmp(p, "NSIPCNT:");
	if ( rr == 0 )
	{
		while ( p != NULL)
		{
			p = strtok (NULL, ",");

			if ( p != NULL )
			{
				switch (i)
				{
					case 0:
						/* ### rType ### */
						flow_ptr->nsipCount=atoi(p);
						if ( rtype >1)
						{
							printf("ERROR:, parseNsipCnt,  Mode rtype=%d\n", rtype);
							return 1;
						}

						break;

					default:
						break;
				}
				i++;
			}
		}

#if(0)
		printf("DEBUG:,parseVexCnt, rtype=%s, bus=%d, address=%lx, nBytes=%d,nBytesRead=%d {%d", direction[rtype] ,bus,address, nBytes,nBytesRead,vals[0] );
		for (int ll=1;ll<nBytesRead;ll++)
		{
			printf(",%d", vals[ll]);
		}
		printf("}\n");
#endif
		result=2;
	}
	return result;
}


/**
 * Parse JESD parameters
 * JESD:,
jesdUsecase: 3A,3B,3C,3D,4A,4B,4D,5A
Tx N & CS: 	0 - 160 default
1-  151
2-  142
Tx Rx FB Enable: 	001  	Tx En=0 & Rx En=0 & Fb En=1
010		Tx En=0 & Rx En=1 & Fb En=0	
011		Tx En=0 & Rx En=1 & Fb En=1
100		Tx En=1 & Rx En=0 & Fb En=0
101		Tx En=1 & Rx En=0 & Fb En=1
110		Tx En=1 & Rx En=1 & Fb En=0
111		Tx En=1 & Rx En=1 & Fb En=1

Bit Order=3;

TestMode: 	
0  Tx=0 Rx=0 Fb=0  Test mode off  
1  Tx=0 Rx=1 Fb=0  Short pattern Rx
2  Tx=1 Rx=1 Fb=1  Short Pattern  
3  Tx=1 Rx=0 Fb=1  Short pattern Tx 
4  Tx=3 Rx=0 Fb=3  Long pattern   


FEC & CRC :
00  Tx FEC=1 & CRC12=0  Rx FEC=1 & CRC12=0  - Tx FEC Rx FEC
01 	Tx FEC=0 & CRC12=1  Rx FEC=1 & CRC12=0  - Tx CRC Rx FEC
10	Tx FEC=1 & CRC12=0  Rx FEC=0 & CRC12=1  - Tx FEC Rx CRC
11	Tx FEC=0 & CRC12=1  Rx FEC=0 & CRC12=1  - Tx CRC Rx CRC

SH Error Threshold :
EMB Error Threshold :


 **/
int parseJesd( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i = 0;
	int rr;
	char *ucnum;
	char buffer[PARSEBUF];
	int flag=0;
	int ll=0;
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	/*  ########## JESD ######## */
	if ( flow_ptr->jesdConfig.jesdUsecase == 0)
		ucnum = "0B";
	printf("DEBUG:,DEFAULT: Usecase=%s, N_CS=%d, TX_RX_FB En=%d, Testmode=%d, FEC_CRC=%d, Bit_order_Tx=%d, Bit_order_Rx=%d, SHErrTh= %d, EMBErrThr= %d\n", ucnum,  flow_ptr->jesdConfig.jesdTxncs, flow_ptr->jesdConfig.jesdEn, flow_ptr->jesdConfig.jesdTestmode, flow_ptr->jesdConfig.jesdFecCrc, flow_ptr->jesdConfig.jesdBitordertx,flow_ptr->jesdConfig.jesdBitorderrx, flow_ptr->jesdConfig.jesdShth, flow_ptr->jesdConfig.jesdEmbth );
	strcpy(buffer, parg);
	char *p = strtok (buffer, ",");
	char *ptr;
	i=0;
	int actstrlen=0;
	int iManipulate=1;
	rr = strcmp(p, "JESD:");
	int j = 0;
	int count=0;
	int k=0;
	if ( rr == 0 )
	{
		while ( p != NULL)
		{
			actstrlen+=strlen(p);		
			k=0;
			while( ((buffer[actstrlen+k]=='\0') && (buffer[actstrlen+k+1]==',') )
					|| ( (buffer[actstrlen+k]==',') && (buffer[actstrlen+k+1]==',') ) )
			{
				iManipulate++;
				i++;
				k++;
			}
			actstrlen+=iManipulate;
			iManipulate=1;
			p = strtok (NULL, ",");
			if ( p != NULL )
			{
				switch (i)
				{
					case 0:
						/* USECASE NUMBER */
                        	if(strcmp (p, "0B")==0 || strcmp (p, "0b") ==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC0B;
							ucnum="0B";
							vexCountStartIdxTbl[1]=3;
							
						}
                        	else if(strcmp(p, "1A")==0 || strcmp (p, "1a")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC1A;
							ucnum="1A";
							vexCountStartIdxTbl[0]=0;
						}
						
						else if(strcmp (p, "1D")==0 || strcmp (p, "1d") ==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC1D;
							ucnum="1D";
							vexCountStartIdxTbl[1]=5;
						}
						else if(strcmp(p, "0A")==0 || strcmp (p, "0a")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC0A;
							ucnum="0A";
							vexCountStartIdxTbl[0]=1;
						}
						else if(strcmp(p, "1C")==0 || strcmp (p, "1c")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC1C;
							ucnum="1C";
							vexCountStartIdxTbl[0]=2;
						}
						else if(strcmp(p, "3D")==0 || strcmp (p, "3d")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC3D;	
							ucnum="3D";
						}
						else if(strcmp(p, "4A")==0 || strcmp (p, "4a")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC4A;	
							ucnum="4A";
						}
						else if(strcmp(p, "4B")==0 || strcmp (p, "4b")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC4B;	
							ucnum="4B";
						}
						else if(strcmp(p, "4D")==0 || strcmp (p, "4d")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC4D;	
							ucnum="4D";
						}
						else if(strcmp(p, "5A")==0 || strcmp (p, "5a")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC5A;
							ucnum="5A";
						}
						else if(strcmp(p, "5C")==0 || strcmp (p, "5c")==0)
						{ 
							flow_ptr->jesdConfig.jesdUsecase=UC5C;
							ucnum="5C";
							vexCountStartIdxTbl[0]=0;
						}
						else
						{
							printf("ERROR:, parseJESD. Usecase number value out of range. Usecase number=%s\n",p);
							ucnum = p;
							return 1;
						}
						break;
					case 1:
						/*Value of N & CS*/
						flow_ptr->jesdConfig.jesdTxncs = atoi(p);
						if ( flow_ptr->jesdConfig.jesdTxncs < 0 ||  flow_ptr->jesdConfig.jesdTxncs > 2)
						{
							printf("ERROR:, parseJESD. N_CS value out of range. N_CS=%d\n",flow_ptr->jesdConfig.jesdTxncs);
							return 1;
						}
						break;
					case 2:
						/*Tx,Rx or Fb En*/
						flow_ptr->jesdConfig.jesdEn = atoi(p);
						if ( flow_ptr->jesdConfig.jesdEn == 000)
						{
							printf("ERROR:, parseJESD. Invalid Value of Enable. En=%d\n",flow_ptr->jesdConfig.jesdEn);
							return 1;
						}
						break;
					case 3: 
						/* Test Mode */
						flow_ptr->jesdConfig.jesdTestmode = atoi(p);
						if ( flow_ptr->jesdConfig.jesdTestmode < 0 && flow_ptr->jesdConfig.jesdTestmode > 4)
						{
							printf("ERROR:, parseJESD. Testmode value out of range. Testmode=%d\n",flow_ptr->jesdConfig.jesdTestmode);
							return 1;
						}
						break;
					case 4:
						/* FEC CRC */
						flow_ptr->jesdConfig.jesdFecCrc = atoi(p);
						if ( flow_ptr->jesdConfig.jesdFecCrc != 0 && flow_ptr->jesdConfig.jesdFecCrc != 1 && flow_ptr->jesdConfig.jesdFecCrc != 2 && flow_ptr->jesdConfig.jesdFecCrc != 3)
						{
							printf("ERROR:, parseJESD. FEC_ CRC value out of range. FEC_CRC=%d\n",flow_ptr->jesdConfig.jesdFecCrc);
							return 1;
						}
						break;
					case 5:
						/* Bit Order Tx */
						flow_ptr->jesdConfig.jesdBitordertx = atoi(p);
						if ( flow_ptr->jesdConfig.jesdBitordertx < 0 && flow_ptr->jesdConfig.jesdBitordertx > 7)
						{
							printf("ERROR:, parseJESD. Bit Order Tx value out of range. BitOrdertx=%d\n",flow_ptr->jesdConfig.jesdBitordertx);
							return 1;
						}
						break;
					case 6:
						/* Bit Order Rx */
						flow_ptr->jesdConfig.jesdBitorderrx = atoi(p);
						if ( flow_ptr->jesdConfig.jesdBitorderrx < 0 && flow_ptr->jesdConfig.jesdBitorderrx > 7)
						{
							printf("ERROR:, parseJESD. Bit Order rx value out of range. BitOrderrx=%d\n",flow_ptr->jesdConfig.jesdBitorderrx);
							return 1;
						}
						break;
					case 7:
						/* SH Error Threshold */
						flow_ptr->jesdConfig.jesdShth = atoi(p);
						if ( flow_ptr->jesdConfig.jesdShth == 0 )
						{
							printf("ERROR:, parseJESD. Invalid Value of SH Error Threshold. ShErrThr=%d\n",flow_ptr->jesdConfig.jesdShth);
							return 1;
						}
						break;
					case 8:
						/* EMB Error Threshold */
						flow_ptr->jesdConfig.jesdEmbth = atoi(p);
						if ( flow_ptr->jesdConfig.jesdEmbth == 0 )
						{
							printf("ERROR:, parseJESD. Invalid Value of EMB Error Threshold. EMBErrThr=%d\n",flow_ptr->jesdConfig.jesdEmbth);
							return 1;
						}
						i=-1;
						break;
				}
				flag=1;
				i++;
			}
		}
		printf("DEBUG:,POST: Usecase=%s, N_CS=%d, TX_RX_FB En=%d, Testmode=%d, FEC_CRC=%d, Bit_order_Tx=%d, Bit_order_Rx=%d, SHErrTh= %d, EMBErrThr= %d\n", ucnum, flow_ptr->jesdConfig.jesdTxncs, flow_ptr->jesdConfig.jesdEn, flow_ptr->jesdConfig.jesdTestmode, flow_ptr->jesdConfig.jesdFecCrc, flow_ptr->jesdConfig.jesdBitordertx,flow_ptr->jesdConfig.jesdBitorderrx, flow_ptr->jesdConfig.jesdShth, flow_ptr->jesdConfig.jesdEmbth );
	}
	return result;
}

/**
 * Parse command line options of the form OPT:
 * This is called my main with the command line positional arguments
 * @param carg - Single option
 * @param flow_ptr - Parameters
 * @return
 */
int  parseOpts( char* carg, struct flow_params_t *flow_ptr )
{
	int rr=0;
	printf("parseOpts\n");
	rr=parseVexCnt(  carg, flow_ptr )|rr;
	rr=parseNsipCnt(  carg, flow_ptr )|rr;
	rr=parseJesd(  carg, flow_ptr )|rr;
	if ((rr !=0) && (rr !=2))
	{
		printf("ERROR:, Parsing command line option, {%s}\n",carg);
		rr=-1;
	}
	return rr;
}


void assign_defaults(struct flow_params_t *flow_ptr)
{
	flow_ptr->vexCount = 1;
	flow_ptr->nsipCount = 1;

	/*JESD */
	flow_ptr->jesdConfig.jesdUsecase	=	UC5C;
	flow_ptr->jesdConfig.jesdTxncs		=	0;
	flow_ptr->jesdConfig.jesdEn			=	111;
	flow_ptr->jesdConfig.jesdTestmode	=	0;
	flow_ptr->jesdConfig.jesdFecCrc		=	0;
	flow_ptr->jesdConfig.jesdBitordertx	=	3;
	flow_ptr->jesdConfig.jesdBitorderrx	=	0;
	flow_ptr->jesdConfig.jesdShth		=	16;
	flow_ptr->jesdConfig.jesdEmbth		=	8;
}

int
main(int argc, const char *argv[])
{
	int rv = 0;
	int flags = 0;
	void *vex_hdl;
	srp_vex_config_t vex_params;
	srp_vex_t srp_vex_hdl;
	int lc, i, j;
	int vexId[40], nsipId[2], apb_num, host_flag = 1, cm_num = 0, port_num = 0;
	volatile unsigned int b2h_flit_cnt = 0, h2b_flit_cnt = 0, host_result = 0, host_vec_processed = 0, host_blocks_processed = 0;
	int total_streams_0 = 8;
	int total_streams_1 = 16;
	int dmem_offset = 0x4000;
	int vex_tx_offset_val[] = {HIVE_ADDR_jesd_tx_g_dest_buffer0_base, HIVE_ADDR_jesd_tx_g_dest_buffer1_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer2_base, HIVE_ADDR_jesd_tx_g_dest_buffer3_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer4_base, HIVE_ADDR_jesd_tx_g_dest_buffer5_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer6_base, HIVE_ADDR_jesd_tx_g_dest_buffer7_base,
									HIVE_ADDR_jesd_tx_g_timeout_cycles};

//Added for U-1A
    unsigned v1_vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,1024};
								   
//Added for U-5C
    unsigned v0_vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,2048};
//Added for U-0B
	unsigned v2_vex_tx_val_kargs[] = {0x00000, 0x20000,
		0x40000, 0x60000,
		0x80000, 0xA0000,
		0xC0000, 0xE0000,
		2048};
	unsigned v2_vex_tx_val_kargs_1[] = {0x100000, 0x120000,
		0x140000, 0x160000,
		0x180000, 0x1A0000,
		0x1C0000, 0x1E0000,
		2048};

//Added for U-1D
	unsigned vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,
								   1024};
    unsigned vex_tx_val_kargs_1[] = {0x100000, 0x120000,
                                   0x140000, 0x160000,
								   0x180000, 0x1A0000,
								   0x1C0000, 0x1E0000,
								   1024};
								   
//Added for U-0A
    unsigned v1_vex_tx_val_kargs1[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,4096};
								   
//Added for U-1C
    unsigned v1_vex_tx_val_kargs2[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,4096};
								   
								   
	
//Added for U-1A,U-0A,U-1C,,U-0B,U-1D,U-5C
	unsigned *vex_tx_val_kargs_tbl[8]={ v1_vex_tx_val_kargs, 
										v1_vex_tx_val_kargs1, v1_vex_tx_val_kargs2,
										v2_vex_tx_val_kargs, v2_vex_tx_val_kargs_1, 
										vex_tx_val_kargs, vex_tx_val_kargs_1,
										v0_vex_tx_val_kargs}; 


	unsigned vex_tx_buffer_addr[] = {HIVE_ADDR_jesd_tx_vbuffer_0, HIVE_ADDR_jesd_tx_vbuffer_1,
									HIVE_ADDR_jesd_tx_vbuffer_2, HIVE_ADDR_jesd_tx_vbuffer_3,
									HIVE_ADDR_jesd_tx_vbuffer_4, HIVE_ADDR_jesd_tx_vbuffer_5,
									HIVE_ADDR_jesd_tx_vbuffer_6, HIVE_ADDR_jesd_tx_vbuffer_7};
									
	unsigned val_inp[NUM_TOTAL_VEC_PER_STREAM][NUM_OF_ELEMENTS_PER_VEC] = {0};
	unsigned int add_val[1];
	
//Added for U-1A,U-0B,U-1D,U-1C,U-5C
	unsigned int vex_start_stop[8][2]={	{0,8},{0,8},{0,8},
										{0,8},{8,16},{0,8},{8,16},
										{0,8}};
	int rr=0;
	int vexIdx;
	int k=0;

    int vexCount = 1;
	int nsipCount = 1;
    printf("Number of command-line arguments: %d\n", argc);

    printf("Command-line arguments:\n");
    for (i = 0; i < argc-1; i++) {
    	printf("1313\n");
        if (argv[i] != NULL) {
            printf("argv[%d] = %s\n", i, argv[i]);
        } else {
            printf("argv[%d] is NULL\n", i);
        }
    	printf("1319\n");
    }

	assign_defaults(&flow_params);
	optind=0;
	for(; optind < argc-1; optind++)
	{
		rr = parseOpts( argv[optind],  &flow_params )|rr;
	}
	init(); /* Initialize the srp*/
	//subsys_reset_cycle();
	vex_reset_cycle();
	//jesd_reset_cycle();
	crux_reset_cycle();

	sleep(2);
	//system("source jesd_config.sh"); //vijay

	LOG_PRINT("INFO: logger beginning\n");

	//vexCount = 1;
	vexCount = flow_params.vexCount;
	printf("Vex count is %d\n", vexCount);
	//for(i=0; i<vexCount; i++)
	for (j=0, i = vexCountStartIdxTbl[vexCount-1]; i < vexCount+vexCountStartIdxTbl[vexCount-1]; j++, i++)
	{
		// vexId[i] = i - vexCountStartIdxTbl[vexCount-1];
		vexId[i] = j;
	}

	//nsipCount = 2;
    nsipCount = flow_params.nsipCount;
	printf("Nsip count is %d\n", nsipCount);
	for(i=0; i<nsipCount; i++)
	{
		nsipId[i] = i;
	}

	port_num= 0;
	apb_num = 0;
	cm_num = 0;
	printf("vex id: %d , nsipId : %d , apb_num: %d, cm_num: %d\n",vexId[0], nsipId, apb_num, cm_num);

	memset(&vex_params, 0, sizeof(vex_params));
	memset(&srp_vex_hdl, 0, sizeof(srp_vex_hdl));

	//if (rv = o_configure_jesd_host(vexCount, vexId, nsipId, apb_num, cm_num))
	if (rv = configure_jesd_host(vexCount, vexId, nsipCount, nsipId, apb_num, cm_num))
	{
		printf ("ERROR: configure_jesd_host\n");
		return rv;
	}

	vex_hdl = &srp_vex_hdl;

	if ((rv = srp_vex_config(srp, &vex_hdl, &vex_params)))
		return rv;

	/*resetting the VEC NOC*/
	if (rv = release_reset_abc_noc(srp))
	{
		printf("ERROR: reset_abc failed\n");
		return rv;
	}

	printf("Host: start vex tx program load \n");

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		if ((rv = srp_vex_loader(vex_hdl, vexId[vexIdx], "vex_fw/sim_m64/jesd_tx.fw")))
			return rv;
	}

	printf("Host: vex program load - done\n");


	/* Loading the host parameters to VEX_0  Rx core*/
	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (lc = 0; lc < ARRAY_SIZE(vex_tx_offset_val); lc++)
		{
			if ((rv = srp_dev_block_write32(srp,
							SRP_BLOCK_VEX_CORE,
							vexId[vexIdx],
							dmem_offset + vex_tx_offset_val[lc],
							&vex_tx_val_kargs_tbl[vexIdx][lc],
							1,
							flags)))
				return rv;
			//sleep(1);
		}   // for (lc = 0; lc < ARRAY_SIZE(offset_val); lc++) ends
	}

	printf("Vijay 1\n");

	/* Input Vector Generation VEX_1*/
	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (lc = vex_start_stop[vexIdx][0]; lc < vex_start_stop[vexIdx][1] ; lc++)
		{
			for (i = 0; i < NUM_TOTAL_VEC_PER_STREAM; i++)
			{
				for (j = 0; j < NUM_OF_ELEMENTS_PER_VEC; j++)
				{
					val_inp[i][j] = (((((i * 2 * NUM_OF_ELEMENTS_PER_VEC) + (j * 2)) + 1) << 16) |((i * 2* NUM_OF_ELEMENTS_PER_VEC) + (j *2)));
					val_inp[i][j] = val_inp[i][j] & 0x0FFF0FFF;
					val_inp[i][j] = val_inp[i][j] | (lc << 28 | lc << 12);
					//val_inp[i][j] = 0xb2b2a5a5;

				}
			}

			if ((rv = srp_vex_memid_store(vex_hdl,
							vexId[vexIdx],
							SRP_VEX_VMEM,
							vex_tx_buffer_addr[lc - vex_start_stop[vexIdx][0]],/*local_addr*/
							val_inp[0],
							(NUM_TOTAL_VEC_PER_STREAM * NUM_OF_ELEMENTS_PER_VEC * sizeof(int)))))
				return rv;
		}

	}

	printf("Vijay 2\n");

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		printf("Host: vex %d program start\n",vexIdx);
		srp_vex_start(vex_hdl, vexId[vexIdx], 0); // vex_0 start
	}
	configure_jesd_block();

	printf("Host: vex program start - done\n");

	/*Signal VEX_0 to start continuous flow*/

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		if ((rv = srp_dev_block_write32(srp,
						SRP_BLOCK_VEX_CORE,
						vexId[vexIdx],
						dmem_offset + HIVE_ADDR_jesd_tx_g_host_indicator,
						&host_flag,
						1,
						flags)))
			return rv;
	}
	/*Signal VEX_1 to start continuous flow*/
	
	//enable sysref
	system("frioPciWrite -F s5a3 -P 0x20000 0x02");
	system("frioPciWrite -F s5a1 -P 0x20000 0x90");
	system("frioPciWrite -F s5b1 -P 0x20000 0x90");
	printf("SYSREF Done\n");

	//system("srpRamTest -s 64KB -W 0x63.0.0x30000 0"); // Vijay: Just for testing, remove it
	
	//===============================================================
	//dump tsb buffer, roshan 29/12/23
	//===============================================================
	//uncommenting dumping rsb
	uint32_t value38 = 0;
	uint32_t value39 = 0;
	uint32_t value40 = 0;
	uint32_t value41 = 0;
	uint32_t value42 = 0;
	uint32_t value43 = 0;
	uint32_t value44 = 0;
	uint32_t value45 = 0;
	int fill_level0 = 0;
	int fill_level1 = 0;
	int fill_level2 = 0;
	int fill_level3 = 0;
	int fill_level4 = 0;
	int fill_level5 = 0;
	int fill_level6 = 0;
	int fill_level7 = 0;
	uint32_t stream0_buffer = 0;
	uint32_t stream1_buffer = 0;
	uint32_t stream2_buffer = 0;
	uint32_t stream3_buffer = 0;
	uint32_t stream4_buffer = 0;
	uint32_t stream5_buffer = 0;
	uint32_t stream6_buffer = 0;
	uint32_t stream7_buffer = 0;
	uint32_t stream8_buffer = 0;
	uint32_t stream9_buffer = 0;
	uint32_t stream10_buffer = 0;
	uint32_t stream11_buffer = 0;
	uint32_t stream12_buffer = 0;
	uint32_t stream13_buffer = 0;
	uint32_t stream14_buffer = 0;
	uint32_t stream15_buffer = 0;
	//i = 0;
	int flit_count = 0;
	
	value38 = 0;
	value38  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS_OFFSET, "JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS");
	printf("\n#######TSB buffer 0 fill status register value is 0x%x \n", value38);
	fill_level0 = (value38 & 0x02);
	printf("#######JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS register's buffer full value is 0x%x \n", fill_level0);
	int wr_addr = 0x0;
	
	if(value38 == 0)
	{
		printf("#######buffer is not full\n");
	}
	else
	{
		printf("###############buffer 0 is full\n");
		printf("###TSB buffer0 0-3 flits \n");
		//for(flit_count=0; flit_count<63; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x0000;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
	}
		
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer1 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x100;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
	
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer2 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x200;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
		
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer3 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x300;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}	
	
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer4 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x400;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
	
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer5 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x500;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
	
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer6 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x600;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
	
	flit_count = 0;
	wr_addr = 0x0;
	printf("\n\n###TSB buffer7 0-3 flits \n");
	//for(flit_count=0; flit_count<64; flit_count++)
	for(flit_count=0; flit_count<4; flit_count++)
	{
		wr_addr = flit_count | 0x700;
		//printf("###flit count is %d\n",flit_count);
		//printf("current offset address is %x\n",wr_addr);
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
		write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
		stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
		stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
		printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
	}
	//===================================================
	
	//dump imp registers
	uint32_t value51 = 0;
	uint32_t value52 = 0;
	uint32_t value53 = 0;
	uint32_t value54 = 0;
	uint32_t value55 = 0;
	uint32_t value56 = 0;
	uint32_t value57 = 0;
	uint32_t value58 = 0;
	uint32_t value59 = 0;
	uint32_t value60 = 0;
	uint32_t value61 = 0;
	uint32_t value62 = 0;
	uint32_t value63 = 0;
	uint32_t value64 = 0;
	uint32_t value65 = 0;
	uint32_t value66 = 0;
	uint32_t value67 = 0;
	uint32_t value68 = 0;
	uint32_t value69 = 0;
	uint32_t value70 = 0;
	uint32_t value71 = 0;
	uint32_t value72 = 0;
	uint32_t value73 = 0;
	uint32_t value74 = 0;
	uint32_t value75 = 0;
	uint32_t value76 = 0;
	value51  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL");
	value52  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0");
	value53  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1");
	value54  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2");
	value55  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3");
	value56  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4");
	value57  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5");
	value58  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6");
	value59  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7");
	
	value60  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0");
	value61  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1");
	value62  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2");
	value63  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3");
	value64  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4");
	value65  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0");
	value66  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0");
	value67  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0");
	
	value68  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_OFFSET, "JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT");
	value69  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_OFFSET, "JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED");
	value70  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_CONV_DP_CFG_OFFSET, "JESDABC_TX_GLUE_MEM_CONV_DP_CFG");
	value71  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, "JESDABC_TX_GLUE_MEM_RD_CFG");
	value72  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN");
	value73  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
	value74  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_OFFSET, "JESDABC_TX_GLUE_MEM_PHM_FOVR_EN");
	value75  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_OFFSET, "JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN");
	value76  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS_OFFSET, "JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS");
	
	printf("\n\n");
	printf("Dumping all registers after tsb trigger enable\n");
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_DEBUG_MODE_SEL is 0x%x \n",value51);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0 is 0x%x \n",value52);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1 is 0x%x \n",value53);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2 is 0x%x \n",value54);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3 is 0x%x \n",value55);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4 is 0x%x \n",value56);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5 is 0x%x \n",value57);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6 is 0x%x \n",value58);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7 is 0x%x \n",value59);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0 is 0x%x \n",value60);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1 is 0x%x \n",value61);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2 is 0x%x \n",value62);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3 is 0x%x \n",value63);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4 is 0x%x \n",value64);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5 is 0x%x \n",value65);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6 is 0x%x \n",value66);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7 is 0x%x \n",value67);
	printf("Present value of JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT is 0x%x \n",value68);
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED is 0x%x \n",value69);
	printf("Present value of JESDABC_TX_GLUE_MEM_CONV_DP_CFG is 0x%x \n",value70);
	printf("Present value of JESDABC_TX_GLUE_MEM_RD_CFG is 0x%x \n",value71);
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN is 0x%x \n",value72);
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_CFG_UPD is 0x%x \n",value73);
	printf("Present value of JESDABC_TX_GLUE_MEM_PHM_FOVR_EN is 0x%x \n",value74);
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN is 0x%x \n",value75);
	printf("Present value of JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS is 0x%x \n",value76);
	
	return rv;
}   // main ends

