<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DMA_block_design_processing_system7_0_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_auto_pc_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_axi_dma_0_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_trafficgen_0_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_trafficgen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_auto_us_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_xbar_0_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_block_design_auto_pc_1_synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="DMA_block_design_processing_system7_0_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_pc_0_synth_1"/>
		<Parent Id="DMA_block_design_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="DMA_block_design_axi_dma_0_0_synth_1"/>
		<Parent Id="DMA_block_design_trafficgen_0_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_us_0_synth_1"/>
		<Parent Id="DMA_block_design_xbar_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="DMA_block_design_processing_system7_0_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_pc_0_synth_1"/>
		<Parent Id="DMA_block_design_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="DMA_block_design_axi_dma_0_0_synth_1"/>
		<Parent Id="DMA_block_design_trafficgen_0_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_us_0_synth_1"/>
		<Parent Id="DMA_block_design_xbar_0_synth_1"/>
		<Parent Id="DMA_block_design_auto_pc_1_synth_1"/>
	</Run>
</Runs>

