
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103486                       # Number of seconds simulated
sim_ticks                                103486148991                       # Number of ticks simulated
final_tick                               633123866301                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226106                       # Simulator instruction rate (inst/s)
host_op_rate                                   285586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7056806                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913724                       # Number of bytes of host memory used
host_seconds                                 14664.73                       # Real time elapsed on the host
sim_insts                                  3315782616                       # Number of instructions simulated
sim_ops                                    4188046516                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1811840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2124032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       790016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4730752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1580288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1580288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14155                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16594                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6172                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36959                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12346                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12346                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17508044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20524795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7634026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45713867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15270527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15270527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15270527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17508044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20524795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7634026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60984393                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248168224                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411885                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435431                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1920637                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8817018                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137529                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236262                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87010                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193754209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120541405                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411885                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373791                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25475786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5747406                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7494067                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854951                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1920221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230519538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.002051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205043752     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725502      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140311      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310960      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951653      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107936      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757986      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1932215      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549223      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230519538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086280                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485725                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191427602                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9859440                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25335090                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108463                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3788939                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650245                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6538                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145473602                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51744                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3788939                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191683407                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6376230                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2340625                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25188344                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1141981                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145260571                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1309                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419175                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        32713                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203262855                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677002111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677002111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34812149                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33747                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17667                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3597004                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13982398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293754                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694674                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144746347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137442788                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82869                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20239374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41329541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230519538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172477063     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24490619     10.62%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12386168      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989737      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571760      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584887      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3188214      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778857      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52233      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230519538                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961517     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146214     11.45%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168897     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113952954     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016641      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653031      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804082      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137442788                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553829                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276628                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009288                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506764611                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165020151                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133623772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138719416                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152467                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830798                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139708                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3788939                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5654583                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281077                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144780093                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13982398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849274                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17666                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12582                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2217158                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134852010                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519152                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590778                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21322600                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243139                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803448                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543390                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133626241                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133623772                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79400228                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213722335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538440                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371511                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22323075                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1944838                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226730599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540140                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176944914     78.04%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324293     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836698      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819794      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657518      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544881      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534212      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096769      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971520      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226730599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971520                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368548517                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293367857                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17648686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.481682                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.481682                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402952                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402952                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609740980                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184122334                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138182464                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248168224                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22654302                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18359249                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073344                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9008723                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8532915                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2542628                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93563                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191412016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125988794                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22654302                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11075543                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27601293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6375872                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4143600                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11977817                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2072840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227412548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199811255     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2569606      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2025758      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4751981      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1024752      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1590652      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1219851      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767302      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13651391      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227412548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091286                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507675                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189295852                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6322625                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27490816                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91276                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4211975                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3898989                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44250                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154524937                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81596                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4211975                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189817603                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1613223                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3262534                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27028966                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1478243                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154379471                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21634                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        283843                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       553751                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       185267                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217141749                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720451642                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720451642                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176216637                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40925112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39044                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21965                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4871367                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15020232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7463751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138339                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659260                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153267895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143879635                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       145380                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25739200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53716139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227412548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632681                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165405949     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26562289     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12880381      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8620531      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7971252      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2681751      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2764873      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       392186      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133336      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227412548                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         412730     58.86%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144472     20.60%     79.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143984     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120836449     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2179865      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17069      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13444143      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7402109      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143879635                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579767                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             701186                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004873                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516018384                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179046609                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140188594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144580821                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3423096                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          494                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210760                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4211975                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1041379                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98876                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153306917                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        56200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15020232                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7463751                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21950                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          494                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303260                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141262518                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12981632                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2617117                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20382398                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20021854                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7400766                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569221                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140189592                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140188594                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83027925                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229272853                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564893                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362136                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103233670                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126780699                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26527291                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076290                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223200573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169969647     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25051374     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10935891      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6212140      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4502915      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1765827      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1368310      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       985284      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2409185      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223200573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103233670                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126780699                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18850127                       # Number of memory references committed
system.switch_cpus1.commit.loads             11597136                       # Number of loads committed
system.switch_cpus1.commit.membars              17070                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18215804                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114234093                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2581022                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2409185                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374099378                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310828079                       # The number of ROB writes
system.switch_cpus1.timesIdled                3095657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20755676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103233670                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126780699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103233670                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.403947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.403947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415983                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415983                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636282361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195218302                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142691631                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34140                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248168224                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22438684                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18191491                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064891                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9198367                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8500370                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2434977                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97398                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194369780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125096183                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22438684                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10935347                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27539895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6298482                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3748024                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12011061                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2063169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229864649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       202324754     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1918479      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3484021      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3225929      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2048998      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1684795      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          964526      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          996665      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13216482      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229864649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090417                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.504078                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192395369                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5740678                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27474640                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47230                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4206727                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3895551                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153576184                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4206727                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192887155                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1237003                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3379920                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26999889                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1153950                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153445368                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        186478                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       499793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217630214                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    714774083                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    714774083                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179166793                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38463421                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35281                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17640                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4273668                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14491273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7496131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86920                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668166                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152442907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143954442                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       121646                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22990433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48391787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    229864649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626257                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299271                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167792753     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26262968     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14141502      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7168148      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8539131      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2766334      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2588805      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       457062      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       147946      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229864649                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         433798     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151283     20.76%     80.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143803     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121057394     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2064332      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17641      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13342880      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7472195      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143954442                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580068                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             728884                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005063                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    518624063                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175468838                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140848294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144683326                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280845                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2811418                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97052                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4206727                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         840084                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118991                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152478187                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14491273                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7496131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17640                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          218                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1101930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1150501                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2252431                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141882904                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12872400                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2071538                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20344427                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20030917                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7472027                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571721                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140848334                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140848294                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81278353                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226423010                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567552                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358967                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104346216                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128480610                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23997939                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2091128                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225657922                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369056                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171551463     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24907458     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12920055      5.73%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4149032      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5706220      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1912690      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1105965      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       978486      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2426553      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225657922                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104346216                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128480610                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19078934                       # Number of memory references committed
system.switch_cpus2.commit.loads             11679855                       # Number of loads committed
system.switch_cpus2.commit.membars              17640                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18544830                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115751083                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2649869                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2426553                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           375709918                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309163854                       # The number of ROB writes
system.switch_cpus2.timesIdled                3010438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18303575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104346216                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128480610                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104346216                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.378316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.378316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420466                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420466                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638141213                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197099445                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141711409                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35280                       # number of misc regfile writes
system.l2.replacements                          36961                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1903922                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69729                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.304593                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           691.427217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.702322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5960.201304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.999254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5277.596634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.696255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2547.838723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7995.528842                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5731.459267                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4537.550182                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.181891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.077754                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.244004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.174910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138475                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        59151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34541                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  176340                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54837                       # number of Writeback hits
system.l2.Writeback_hits::total                 54837                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        59151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176340                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82648                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        59151                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34541                       # number of overall hits
system.l2.overall_hits::total                  176340                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14155                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16594                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6172                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36959                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14155                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6172                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36959                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14155                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16594                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6172                       # number of overall misses
system.l2.overall_misses::total                 36959                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1618455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2329433942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2042048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2730527359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2043524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1037562423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6103227751                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1618455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2329433942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2042048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2730527359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2043524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1037562423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6103227751                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1618455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2329433942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2042048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2730527359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2043524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1037562423                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6103227751                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        40713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              213299                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54837                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54837                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96803                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        40713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213299                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96803                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        40713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213299                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.146225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.219077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.151598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173273                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.219077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.151598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173273                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.219077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.151598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147132.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164566.156270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164549.075509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       145966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168107.975211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165135.088909                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147132.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164566.156270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164549.075509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       145966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168107.975211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165135.088909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147132.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164566.156270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164549.075509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       145966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168107.975211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165135.088909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12346                       # number of writebacks
system.l2.writebacks::total                     12346                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16594                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36959                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36959                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36959                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       977152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1505102462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1763723968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    678140407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3950454103                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       977152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1505102462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1763723968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    678140407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3950454103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       977152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1505102462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1763723968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    678140407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3950454103                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.219077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151598                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173273                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.219077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.151598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.219077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.151598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        88832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106330.092688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106286.848741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109873.688756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106887.472686                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        88832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106330.092688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106286.848741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109873.688756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106887.472686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        88832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106330.092688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106286.848741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109873.688756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106887.472686                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.491618                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011862589                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846464.578467                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.491618                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016813                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877390                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854939                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854939                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854939                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854939                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1932611                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1932611                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1932611                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1932611                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1932611                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1932611                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854951                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854951                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854951                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854951                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161050.916667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161050.916667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161050.916667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161050.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161050.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161050.916667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1721955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1721955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1721955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1721955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1721955                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1721955                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156541.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156541.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156541.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156541.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156541.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156541.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96803                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191000923                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97059                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1967.884720                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.592779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.407221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916378                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083622                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10415920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10415920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677251                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18093171                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18093171                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18093171                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18093171                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398448                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           61                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36367246106                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36367246106                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4682719                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4682719                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36371928825                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36371928825                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36371928825                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36371928825                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036844                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036844                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021551                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021551                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021551                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021551                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91272.251601                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91272.251601                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76765.885246                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76765.885246                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91270.031103                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91270.031103                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91270.031103                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91270.031103                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22754                       # number of writebacks
system.cpu0.dcache.writebacks::total            22754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301645                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301645                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301706                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301706                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96803                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96803                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96803                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7980934498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7980934498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7980934498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7980934498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7980934498                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7980934498                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005235                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005235                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005235                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005235                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82445.115317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82445.115317                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82445.115317                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82445.115317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82445.115317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82445.115317                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997095                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017147952                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071584.423625                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997095                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11977803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11977803                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11977803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11977803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11977803                       # number of overall hits
system.cpu1.icache.overall_hits::total       11977803                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2481219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2481219                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2481219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2481219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2481219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2481219                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11977817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11977817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11977817                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11977817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11977817                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11977817                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177229.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177229.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177229.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2150348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2150348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2150348                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165411.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75745                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180806908                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76001                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2379.006960                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.228272                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.771728                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903235                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096765                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9727469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9727469                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7218852                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7218852                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21648                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21648                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17070                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17070                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16946321                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16946321                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16946321                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16946321                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181342                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181342                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181342                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181342                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18571710093                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18571710093                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18571710093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18571710093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18571710093                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18571710093                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9908811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9908811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7218852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7218852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17070                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17070                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17127663                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17127663                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17127663                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17127663                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018301                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018301                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010588                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102412.624174                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102412.624174                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102412.624174                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102412.624174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102412.624174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102412.624174                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21551                       # number of writebacks
system.cpu1.dcache.writebacks::total            21551                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105597                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105597                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75745                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75745                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75745                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6778032398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6778032398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6778032398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6778032398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6778032398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6778032398                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89484.882144                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89484.882144                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89484.882144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89484.882144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89484.882144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89484.882144                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996825                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015058898                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192351.831533                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996825                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12011046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12011046                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12011046                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12011046                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12011046                       # number of overall hits
system.cpu2.icache.overall_hits::total       12011046                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2484662                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2484662                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2484662                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2484662                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2484662                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2484662                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12011061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12011061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12011061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12011061                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12011061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12011061                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165644.133333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2175239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2175239                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155374.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40713                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169259223                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40969                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4131.397471                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.008147                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.991853                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910188                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089812                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9670384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9670384                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7365569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7365569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17640                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17640                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17640                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17640                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17035953                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17035953                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17035953                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17035953                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122456                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122456                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122456                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122456                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122456                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122456                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12634475441                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12634475441                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12634475441                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12634475441                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12634475441                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12634475441                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9792840                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9792840                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7365569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7365569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17158409                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17158409                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17158409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17158409                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012505                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103175.634032                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103175.634032                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103175.634032                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103175.634032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103175.634032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103175.634032                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10532                       # number of writebacks
system.cpu2.dcache.writebacks::total            10532                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81743                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81743                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81743                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81743                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40713                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40713                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40713                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3351347996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3351347996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3351347996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3351347996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3351347996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3351347996                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82316.409894                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82316.409894                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82316.409894                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82316.409894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82316.409894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82316.409894                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
