Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 16:35:59 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.321        0.000                      0                  511        0.059        0.000                      0                  511        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.321        0.000                      0                  511        0.059        0.000                      0                  511        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.667ns (47.872%)  route 2.904ns (52.128%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.766    10.308    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.329    10.637 r  mouse_ctrl_inst/MC1/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.637    mouse_ctrl_inst/MC1/y_pos[3]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    mouse_ctrl_inst/MC1/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.667ns (47.881%)  route 2.903ns (52.119%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.765    10.307    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.329    10.636 r  mouse_ctrl_inst/MC1/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.636    mouse_ctrl_inst/MC1/y_pos[0]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032    14.959    mouse_ctrl_inst/MC1/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.667ns (48.695%)  route 2.810ns (51.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.672    10.214    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.329    10.543 r  mouse_ctrl_inst/MC1/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.543    mouse_ctrl_inst/MC1/y_pos[1]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    14.956    mouse_ctrl_inst/MC1/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.667ns (48.721%)  route 2.807ns (51.279%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.669    10.211    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.329    10.540 r  mouse_ctrl_inst/MC1/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.540    mouse_ctrl_inst/MC1/y_pos[2]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    mouse_ctrl_inst/MC1/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.667ns (48.953%)  route 2.781ns (51.047%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.643    10.185    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.329    10.514 r  mouse_ctrl_inst/MC1/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.514    mouse_ctrl_inst/MC1/y_pos[4]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431    14.772    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[4]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    14.954    mouse_ctrl_inst/MC1/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.667ns (48.980%)  route 2.778ns (51.020%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 r  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.640    10.182    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.329    10.511 r  mouse_ctrl_inst/MC1/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.511    mouse_ctrl_inst/MC1/y_pos[5]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431    14.772    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[5]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    14.956    mouse_ctrl_inst/MC1/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 2.667ns (49.001%)  route 2.776ns (50.999%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 r  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.637    10.180    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.329    10.509 r  mouse_ctrl_inst/MC1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.509    mouse_ctrl_inst/MC1/y_pos[7]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431    14.772    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[7]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    14.957    mouse_ctrl_inst/MC1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.667ns (49.046%)  route 2.771ns (50.954%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 r  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.632    10.175    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.329    10.504 r  mouse_ctrl_inst/MC1/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.504    mouse_ctrl_inst/MC1/y_pos[6]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431    14.772    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[6]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    14.956    mouse_ctrl_inst/MC1/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.667ns (49.057%)  route 2.770ns (50.943%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.631    10.174    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y23         LUT5 (Prop_lut5_I4_O)        0.329    10.503 r  mouse_ctrl_inst/MC1/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.503    mouse_ctrl_inst/MC1/y_pos[9]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430    14.771    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[9]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031    14.955    mouse_ctrl_inst/MC1/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.667ns (49.066%)  route 2.769ns (50.934%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.545     5.066    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.391     6.913    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.037 r  mouse_ctrl_inst/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/y_pos[3]_i_5_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[1]
                         net (fo=3, routed)           0.748     8.783    mouse_ctrl_inst/MC1/plusOp10[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.086 r  mouse_ctrl_inst/MC1/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     9.086    mouse_ctrl_inst/MC1/i__carry__0_i_4__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.543 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.630    10.173    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    10.502 r  mouse_ctrl_inst/MC1/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.502    mouse_ctrl_inst/MC1/y_pos[11]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430    14.771    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[11]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032    14.956    mouse_ctrl_inst/MC1/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.251     1.828    mouse_ctrl_inst/MC1/y_pos[7]
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[7]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.070     1.769    mouse_ctrl_inst/MC1/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.255     1.832    mouse_ctrl_inst/MC1/y_pos[5]
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.066     1.765    mouse_ctrl_inst/MC1/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/y_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.931%)  route 0.287ns (67.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.551     1.434    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_ctrl_inst/MC1/y_pos_reg[9]/Q
                         net (fo=4, routed)           0.287     1.862    mouse_ctrl_inst/MC1/y_pos[9]
    SLICE_X36Y22         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.819     1.946    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[9]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.066     1.763    mouse_ctrl_inst/MC1/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.264%)  route 0.296ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.551     1.434    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_ctrl_inst/MC1/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.296     1.871    mouse_ctrl_inst/MC1/y_pos[8]
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[8]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.072     1.771    mouse_ctrl_inst/MC1/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.550     1.433    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mouse_ctrl_inst/MC1/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mouse_ctrl_inst/MC1/x_new_reg/Q
                         net (fo=12, routed)          0.186     1.747    mouse_ctrl_inst/MC1/x_new_reg_n_0
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.816     1.943    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDRE (Hold_fdre_C_CE)       -0.070     1.624    mouse_ctrl_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.550     1.433    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mouse_ctrl_inst/MC1/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mouse_ctrl_inst/MC1/x_new_reg/Q
                         net (fo=12, routed)          0.186     1.747    mouse_ctrl_inst/MC1/x_new_reg_n_0
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.816     1.943    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDRE (Hold_fdre_C_CE)       -0.070     1.624    mouse_ctrl_inst/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.550     1.433    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mouse_ctrl_inst/MC1/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mouse_ctrl_inst/MC1/x_new_reg/Q
                         net (fo=12, routed)          0.186     1.747    mouse_ctrl_inst/MC1/x_new_reg_n_0
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.816     1.943    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDRE (Hold_fdre_C_CE)       -0.070     1.624    mouse_ctrl_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.550     1.433    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mouse_ctrl_inst/MC1/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mouse_ctrl_inst/MC1/x_new_reg/Q
                         net (fo=12, routed)          0.186     1.747    mouse_ctrl_inst/MC1/x_new_reg_n_0
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.816     1.943    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDRE (Hold_fdre_C_CE)       -0.070     1.624    mouse_ctrl_inst/MC1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.790%)  route 0.125ns (40.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.125     1.703    mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X30Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.748 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000     1.748    mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.591    mouse_ctrl_inst/MC1/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.076     1.653    mouse_ctrl_inst/MC1/Inst_Ps2Interface/out[2]
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.698 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.698    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_29
    SLICE_X33Y27         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.819     1.946    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     1.540    mouse_ctrl_inst/MC1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y28   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y28   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   mouse_ctrl_inst/MC1/left_down_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   mouse_ctrl_inst/MC1/right_down_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   mouse_ctrl_inst/MC1/y_sign_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   mouse_ctrl_inst/MC1/y_inc_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/C



