<stg><name>xFGradientX3x3<0, 0></name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:0 %b2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2_val

]]></Node>
<StgValue><ssdm name="b2_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:1 %b0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0_val

]]></Node>
<StgValue><ssdm name="b0_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:2 %m2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m2_val

]]></Node>
<StgValue><ssdm name="m2_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:3 %m0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m0_val

]]></Node>
<StgValue><ssdm name="m0_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:4 %t2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2_val

]]></Node>
<StgValue><ssdm name="t2_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:5 %t0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0_val

]]></Node>
<StgValue><ssdm name="t0_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry_ifconv:6 %M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m0_val_read, i1 0

]]></Node>
<StgValue><ssdm name="M00"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="9">
<![CDATA[
entry_ifconv:7 %zext_ln59 = zext i9 %M00

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry_ifconv:8 %M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m2_val_read, i1 0

]]></Node>
<StgValue><ssdm name="M01"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="9">
<![CDATA[
entry_ifconv:9 %zext_ln60 = zext i9 %M01

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:10 %zext_ln61 = zext i8 %t2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:11 %zext_ln61_1 = zext i8 %b2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:12 %A00 = add i9 %zext_ln61_1, i9 %zext_ln61

]]></Node>
<StgValue><ssdm name="A00"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:14 %zext_ln62 = zext i8 %t0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:15 %zext_ln62_1 = zext i8 %b0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:16 %S00 = add i9 %zext_ln62_1, i9 %zext_ln62

]]></Node>
<StgValue><ssdm name="S00"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:18 %out_pix = sub i10 %zext_ln60, i10 %zext_ln59

]]></Node>
<StgValue><ssdm name="out_pix"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="9">
<![CDATA[
entry_ifconv:13 %zext_ln61_2 = zext i9 %A00

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="9">
<![CDATA[
entry_ifconv:17 %zext_ln62_2 = zext i9 %S00

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:19 %sext_ln64 = sext i10 %out_pix

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:20 %out_pix_5 = sub i11 %sext_ln64, i11 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="out_pix_5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:21 %out_pix_4 = add i11 %out_pix_5, i11 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="out_pix_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:22 %trunc_ln69 = trunc i11 %out_pix_4

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %out_pix_4, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %out_pix_4, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:25 %icmp_ln74 = icmp_sgt  i3 %tmp_2, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %xor_ln72 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln72"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:27 %select_ln72 = select i1 %xor_ln72, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln72 = or i1 %tmp, i1 %icmp_ln74

]]></Node>
<StgValue><ssdm name="or_ln72"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:29 %select_ln72_1 = select i1 %or_ln72, i8 %select_ln72, i8 %trunc_ln69

]]></Node>
<StgValue><ssdm name="select_ln72_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8">
<![CDATA[
entry_ifconv:30 %ret_ln80 = ret i8 %select_ln72_1

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="t0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t0_val"/></StgValue>
</port>
<port id="38" name="t2_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t2_val"/></StgValue>
</port>
<port id="39" name="m0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m0_val"/></StgValue>
</port>
<port id="40" name="m2_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m2_val"/></StgValue>
</port>
<port id="41" name="b0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b0_val"/></StgValue>
</port>
<port id="42" name="b2_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b2_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_Read.ap_auto.i8" to="b2_val_read" fromId="43" toId="3">
</dataflow>
<dataflow id="45" from="b2_val" to="b2_val_read" fromId="42" toId="3">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i8" to="b0_val_read" fromId="43" toId="4">
</dataflow>
<dataflow id="47" from="b0_val" to="b0_val_read" fromId="41" toId="4">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i8" to="m2_val_read" fromId="43" toId="5">
</dataflow>
<dataflow id="49" from="m2_val" to="m2_val_read" fromId="40" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i8" to="m0_val_read" fromId="43" toId="6">
</dataflow>
<dataflow id="51" from="m0_val" to="m0_val_read" fromId="39" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i8" to="t2_val_read" fromId="43" toId="7">
</dataflow>
<dataflow id="53" from="t2_val" to="t2_val_read" fromId="38" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i8" to="t0_val_read" fromId="43" toId="8">
</dataflow>
<dataflow id="55" from="t0_val" to="t0_val_read" fromId="37" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="M00" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="m0_val_read" to="M00" fromId="6" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="M00" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="M00" to="zext_ln59" fromId="9" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="M01" fromId="56" toId="11">
</dataflow>
<dataflow id="63" from="m2_val_read" to="M01" fromId="5" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_59" to="M01" fromId="59" toId="11">
</dataflow>
<dataflow id="65" from="M01" to="zext_ln60" fromId="11" toId="12">
</dataflow>
<dataflow id="66" from="t2_val_read" to="zext_ln61" fromId="7" toId="13">
</dataflow>
<dataflow id="67" from="b2_val_read" to="zext_ln61_1" fromId="3" toId="14">
</dataflow>
<dataflow id="68" from="zext_ln61_1" to="A00" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="zext_ln61" to="A00" fromId="13" toId="15">
</dataflow>
<dataflow id="70" from="t0_val_read" to="zext_ln62" fromId="8" toId="16">
</dataflow>
<dataflow id="71" from="b0_val_read" to="zext_ln62_1" fromId="4" toId="17">
</dataflow>
<dataflow id="72" from="zext_ln62_1" to="S00" fromId="17" toId="18">
</dataflow>
<dataflow id="73" from="zext_ln62" to="S00" fromId="16" toId="18">
</dataflow>
<dataflow id="74" from="zext_ln60" to="out_pix" fromId="12" toId="19">
</dataflow>
<dataflow id="75" from="zext_ln59" to="out_pix" fromId="10" toId="19">
</dataflow>
<dataflow id="76" from="A00" to="zext_ln61_2" fromId="15" toId="20">
</dataflow>
<dataflow id="77" from="S00" to="zext_ln62_2" fromId="18" toId="21">
</dataflow>
<dataflow id="78" from="out_pix" to="sext_ln64" fromId="19" toId="22">
</dataflow>
<dataflow id="79" from="sext_ln64" to="out_pix_5" fromId="22" toId="23">
</dataflow>
<dataflow id="80" from="zext_ln62_2" to="out_pix_5" fromId="21" toId="23">
</dataflow>
<dataflow id="81" from="out_pix_5" to="out_pix_4" fromId="23" toId="24">
</dataflow>
<dataflow id="82" from="zext_ln61_2" to="out_pix_4" fromId="20" toId="24">
</dataflow>
<dataflow id="83" from="out_pix_4" to="trunc_ln69" fromId="24" toId="25">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp" fromId="84" toId="26">
</dataflow>
<dataflow id="86" from="out_pix_4" to="tmp" fromId="24" toId="26">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp" fromId="87" toId="26">
</dataflow>
<dataflow id="90" from="_ssdm_op_PartSelect.i3.i11.i32.i32" to="tmp_2" fromId="89" toId="27">
</dataflow>
<dataflow id="91" from="out_pix_4" to="tmp_2" fromId="24" toId="27">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp_2" fromId="92" toId="27">
</dataflow>
<dataflow id="94" from="StgValue_87" to="tmp_2" fromId="87" toId="27">
</dataflow>
<dataflow id="95" from="tmp_2" to="icmp_ln74" fromId="27" toId="28">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln74" fromId="96" toId="28">
</dataflow>
<dataflow id="98" from="tmp" to="xor_ln72" fromId="26" toId="29">
</dataflow>
<dataflow id="100" from="StgValue_99" to="xor_ln72" fromId="99" toId="29">
</dataflow>
<dataflow id="101" from="xor_ln72" to="select_ln72" fromId="29" toId="30">
</dataflow>
<dataflow id="103" from="StgValue_102" to="select_ln72" fromId="102" toId="30">
</dataflow>
<dataflow id="105" from="StgValue_104" to="select_ln72" fromId="104" toId="30">
</dataflow>
<dataflow id="106" from="tmp" to="or_ln72" fromId="26" toId="31">
</dataflow>
<dataflow id="107" from="icmp_ln74" to="or_ln72" fromId="28" toId="31">
</dataflow>
<dataflow id="108" from="or_ln72" to="select_ln72_1" fromId="31" toId="32">
</dataflow>
<dataflow id="109" from="select_ln72" to="select_ln72_1" fromId="30" toId="32">
</dataflow>
<dataflow id="110" from="trunc_ln69" to="select_ln72_1" fromId="25" toId="32">
</dataflow>
<dataflow id="111" from="select_ln72_1" to="ret_ln80" fromId="32" toId="33">
</dataflow>
</dataflows>


</stg>
