// Seed: 2206384615
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3
);
  assign id_2 = 1'b0 ? id_3 : !id_3 - id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6
);
  assign id_0 = id_4 + id_3 + id_2;
  tri0 id_8;
  wire id_9;
  assign id_8 = 1'b0;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
