# WEEK 6

| Day | Topic | Completed | Link |
|-----|-------|-----------|------|
| Day 1 | Inception of open-source EDA, OpenLANE and Sky130 PDK | âœ… | [Day 1](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_1) |
| Day 2 | Good floorplan vs bad floorplan and introduction to library cells |  | [Day 2](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_2) |
| Day 3 | Design library cell using Magic Layout and ngspice characterization |  | [Day 3](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_3) |
| Day 4 | Pre-layout timing analysis and importance of good clock tree |  | [Day 4](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_4) |
| Day 5 | Final steps for RTL2GDS using tritonRoute and openSTA |  | [Day 5](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_5) |


[Week 6 Deliverables](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/Deliverables)




