{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506762592868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506762592872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 10:09:52 2017 " "Processing started: Sat Sep 30 10:09:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506762592872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762592872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762592872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506762593197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506762593197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_fifos_avalon_mm_interface " "Found entity 1: usb_fifos_avalon_mm_interface" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_ft232h " "Found entity 1: usb_ft232h" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft_232h " "Found entity 1: ft_232h" {  } { { "../ft232h.sv" "" { Text "D:/FilmScannerFPGA/ft232h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv 2 2 " "Found 2 design units, including 2 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_step " "Found entity 1: pipeline_step" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603468 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline " "Found entity 2: pipeline" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_transmitter " "Found entity 1: ft232h_transmitter" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_receiver " "Found entity 1: ft232h_receiver" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_fifos_interface " "Found entity 1: ft232h_fifos_interface" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.sv" "" { Text "D:/FilmScannerFPGA/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_rxfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft_rxfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_rxfifo " "Found entity 1: ft_rxfifo" {  } { { "ft_rxfifo.v" "" { Text "D:/FilmScannerFPGA/quartus/ft_rxfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603480 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_clk control.sv(20) " "Verilog HDL Implicit Net warning at control.sv(20): created implicit net for \"data_clk\"" {  } { { "../control.sv" "" { Text "D:/FilmScannerFPGA/control.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506762603544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_data film_scanner.sv(70) " "Verilog HDL or VHDL warning at film_scanner.sv(70): object \"wr_data\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603544 "|film_scanner"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_clk film_scanner.sv(71) " "Verilog HDL or VHDL warning at film_scanner.sv(71): object \"wr_clk\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603544 "|film_scanner"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_req film_scanner.sv(72) " "Verilog HDL or VHDL warning at film_scanner.sv(72): object \"wr_req\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603545 "|film_scanner"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_req film_scanner.sv(79) " "Verilog HDL or VHDL warning at film_scanner.sv(79): object \"rd_req\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603545 "|film_scanner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_data 0 film_scanner.sv(77) " "Net \"rd_data\" at film_scanner.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_used 0 film_scanner.sv(81) " "Net \"rd_used\" at film_scanner.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_m film_scanner.sv(35) " "Output port \"mtr_m\" at film_scanner.sv(35) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_step film_scanner.sv(29) " "Output port \"mtr_step\" at film_scanner.sv(29) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nrst film_scanner.sv(30) " "Output port \"mtr_nrst\" at film_scanner.sv(30) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_slp film_scanner.sv(31) " "Output port \"mtr_slp\" at film_scanner.sv(31) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_decay film_scanner.sv(32) " "Output port \"mtr_decay\" at film_scanner.sv(32) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_dir film_scanner.sv(33) " "Output port \"mtr_dir\" at film_scanner.sv(33) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506762603547 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "D:/FilmScannerFPGA/film_scanner.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603605 ""}  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506762603605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762603658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762603658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timing.sv(139) " "Verilog HDL or VHDL warning at ccd_timing.sv(139): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603663 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(66) " "Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603663 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(171) " "Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603663 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(172) " "Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603663 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(186) " "Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603663 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timing.sv(202) " "Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603664 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(205) " "Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603664 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603667 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont0 " "Elaborating entity \"control\" for hierarchy \"control:cont0\"" {  } { { "../film_scanner.sv" "cont0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_clk control.sv(20) " "Verilog HDL or VHDL warning at control.sv(20): object \"data_clk\" assigned a value but never read" {  } { { "../control.sv" "" { Text "D:/FilmScannerFPGA/control.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506762603669 "|film_scanner|control:cont0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 control.sv(95) " "Verilog HDL assignment warning at control.sv(95): truncated value with size 32 to match size of target (6)" {  } { { "../control.sv" "" { Text "D:/FilmScannerFPGA/control.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506762603669 "|film_scanner|control:cont0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_232h ft_232h:ft0 " "Elaborating entity \"ft_232h\" for hierarchy \"ft_232h:ft0\"" {  } { { "../film_scanner.sv" "ft0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_rxfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst " "Elaborating entity \"ft_rxfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\"" {  } { { "../ft232h.sv" "ft_rxfifo_inst" { Text "D:/FilmScannerFPGA/ft232h.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "dcfifo_component" { Text "D:/FilmScannerFPGA/quartus/ft_rxfifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "" { Text "D:/FilmScannerFPGA/quartus/ft_rxfifo.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762603975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506762603975 ""}  } { { "ft_rxfifo.v" "" { Text "D:/FilmScannerFPGA/quartus/ft_rxfifo.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506762603975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_olh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_olh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_olh1 " "Found entity 1: dcfifo_olh1" {  } { { "db/dcfifo_olh1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_olh1 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated " "Elaborating entity \"dcfifo_olh1\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_olh1.tdf" "rdptr_g_gray2bin" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_olh1.tdf" "rdptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_olh1.tdf" "wrptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4941 " "Found entity 1: altsyncram_4941" {  } { { "db/altsyncram_4941.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_4941.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4941 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|altsyncram_4941:fifo_ram " "Elaborating entity \"altsyncram_4941\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|altsyncram_4941:fifo_ram\"" {  } { { "db/dcfifo_olh1.tdf" "fifo_ram" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_pu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_olh1.tdf" "rdfull_reg" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_olh1.tdf" "rs_brp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_7u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_olh1.tdf" "rs_dgwp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe12" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_7u7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|alt_synch_pipe_7u7:ws_dgrp\"" {  } { { "db/dcfifo_olh1.tdf" "ws_dgrp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_olh1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_olh1.tdf" "rdempty_eq_comp1_msb" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_f66:rdfull_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|cmpr_f66:rdfull_eq_comp\"" {  } { { "db/dcfifo_olh1.tdf" "rdfull_eq_comp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506762604401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762604401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_olh1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_olh1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_fifos_interface ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int " "Elaborating entity \"ft232h_fifos_interface\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\"" {  } { { "../ft232h.sv" "usb_ft232h_fifo_int" { Text "D:/FilmScannerFPGA/ft232h.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_receiver ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst " "Elaborating entity \"ft232h_receiver\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "rx_inst" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst " "Elaborating entity \"pipeline\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "pipe_inst" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_step ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step " "Elaborating entity \"pipeline_step\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "pipeline_generate\[1\].pl_step" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_transmitter ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst " "Elaborating entity \"ft232h_transmitter\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "tx_inst" { Text "D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762604410 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 81 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506762604741 "|film_scanner|pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1506762604741 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1506762604741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1506762605072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs GND " "Pin \"adc_cs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|adc_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sclk GND " "Pin \"adc_sclk\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|adc_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p1 GND " "Pin \"ccd_p1\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ccd_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p2 VCC " "Pin \"ccd_p2\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ccd_p2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_sh GND " "Pin \"ccd_sh\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ccd_sh"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_rs GND " "Pin \"ccd_rs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ccd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_cp GND " "Pin \"ccd_cp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ccd_cp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_step GND " "Pin \"mtr_step\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_step"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst GND " "Pin \"mtr_nrst\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_slp GND " "Pin \"mtr_slp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_slp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay GND " "Pin \"mtr_decay\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_dir GND " "Pin \"mtr_dir\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] GND " "Pin \"mtr_m\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] GND " "Pin \"mtr_m\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] GND " "Pin \"mtr_m\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506762605183 "|film_scanner|ft_nrst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506762605183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506762605263 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506762605892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506762606074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506762606074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506762606152 "|film_scanner|adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506762606152 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506762606152 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506762606152 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506762606152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506762606153 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506762606153 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1506762606153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506762606153 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1506762606153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506762606153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506762606195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 10:10:06 2017 " "Processing ended: Sat Sep 30 10:10:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506762606195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506762606195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506762606195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506762606195 ""}
