{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623427051124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623427051130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 11:57:31 2021 " "Processing started: Fri Jun 11 11:57:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623427051130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623427051130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_3bit_Cnt -c Lab3_3bit_Cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_3bit_Cnt -c Lab3_3bit_Cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623427051130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623427051531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623427051531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_3bit_cnt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3_3bit_cnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_3bit_Cnt " "Found entity 1: Lab3_3bit_Cnt" {  } { { "Lab3_3bit_Cnt.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623427059747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623427059747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_3bit_Cnt " "Elaborating entity \"Lab3_3bit_Cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623427059801 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "Lab3_3bit_Cnt.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { { 192 80 112 224 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623427059897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab2_decoder.bdf 1 1 " "Using design file lab2_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_Decoder " "Found entity 1: Lab2_Decoder" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623427059933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623427059933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_Decoder Lab2_Decoder:inst73 " "Elaborating entity \"Lab2_Decoder\" for hierarchy \"Lab2_Decoder:inst73\"" {  } { { "Lab3_3bit_Cnt.bdf" "inst73" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { { 912 760 912 1072 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623427059934 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/lab2_decoder.bdf" { { 80 640 688 112 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623427059935 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst30 " "Primitive \"VCC\" of instance \"inst30\" not used" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/lab2_decoder.bdf" { { 544 816 848 560 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623427059935 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst1~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst1~1\"" {  } { { "Lab3_3bit_Cnt.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { { 472 456 520 552 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623427060242 "|Lab3_3bit_Cnt|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "Lab3_3bit_Cnt.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { { 352 384 448 432 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623427060242 "|Lab3_3bit_Cnt|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~1\"" {  } { { "Lab3_3bit_Cnt.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Lab3/3 bit counter/Lab3_3bit_Cnt.bdf" { { 608 400 464 688 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623427060242 "|Lab3_3bit_Cnt|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623427060242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623427060300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623427060614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623427060614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623427060641 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623427060641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623427060641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623427060641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623427060658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 11:57:40 2021 " "Processing ended: Fri Jun 11 11:57:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623427060658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623427060658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623427060658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623427060658 ""}
