$date
	Mon Mar 19 11:40:43 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$scope module dut $end
$var wire 1 ! _address0 $end
$var wire 1 " _address1 $end
$var wire 1 # addr0010 $end
$var wire 1 $ addr0011 $end
$var wire 1 % addr0110 $end
$var wire 1 & addr0111 $end
$var wire 1 ' address0 $end
$var wire 1 ( address1 $end
$var wire 1 ) in0 $end
$var wire 1 * in1 $end
$var wire 1 + in2 $end
$var wire 1 , in3 $end
$var wire 1 - or01 $end
$var wire 1 . or012 $end
$var wire 1 / orIn0 $end
$var wire 1 0 orIn1 $end
$var wire 1 1 orIn2 $end
$var wire 1 2 orIn3 $end
$var wire 1 3 out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
z/
x.
x-
1,
1+
1*
0)
0(
0'
z&
z%
z$
x#
z"
z!
$end
#10000
1!
1"
#30000
0&
0$
0%
0/
#40000
1#
#60000
02
01
00
#90000
0-
#120000
0.
#150000
03
#200000
1)
#230000
1/
#260000
1-
#290000
1.
#320000
13
#400000
0*
1'
#410000
0!
#430000
1%
#440000
0#
#470000
0/
#500000
0-
#530000
0.
#560000
03
#600000
1*
#630000
10
#660000
1-
#690000
1.
#720000
13
#800000
0+
1(
0'
#810000
0"
1!
#830000
0%
#840000
1$
#860000
00
#890000
0-
#920000
0.
#950000
03
#1000000
1+
#1030000
11
#1060000
1.
#1090000
13
#1200000
0,
1'
#1210000
0!
#1230000
1&
#1240000
0$
#1270000
01
#1300000
0.
#1330000
03
#1400000
1,
#1430000
12
#1460000
13
#1600000
