Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.uut.inst_rom_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 365000, Instance: tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 385000, Instance: tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 405000, Instance: tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 875000, Instance: tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895000, Instance: tb.uut.data_ram_module.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
