
---------- Begin Simulation Statistics ----------
final_tick                               705533770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125349                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717156                       # Number of bytes of host memory used
host_op_rate                                   230918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   797.77                       # Real time elapsed on the host
host_tick_rate                              884377708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.705534                       # Number of seconds simulated
sim_ticks                                705533770000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.055338                       # CPI: cycles per instruction
system.cpu.discardedOps                          4314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       483844818                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141737                       # IPC: instructions per cycle
system.cpu.numCycles                        705533770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       221688952                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5246877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10510696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10527727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            607                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658362                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650101                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650404                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649072                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987493                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2705                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75856876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856907                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856907                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10525164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10525164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10525204                       # number of overall misses
system.cpu.dcache.overall_misses::total      10525204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1109315658999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1109315658999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1109315658999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1109315658999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382111                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121845                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105396.520092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105396.520092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105396.119543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105396.119543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5261696                       # number of writebacks
system.cpu.dcache.writebacks::total           5261696                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260627                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5264537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5264537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5264571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5264571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 541668878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 541668878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 541672550000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 541672550000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102890.126520                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102890.126520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102890.159521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102890.159521                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2042754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47808.966862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47808.966862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44583.164300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44583.164300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73814122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73814122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10524138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109266606999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109266606999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105402.134312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105402.134312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260587                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260587                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541624919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541624919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102901.048931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102901.048931                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3672000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3672000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       108000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       108000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2042.062060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81121546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5264572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.408954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2042.062060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91646751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91646751                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45069754                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086165                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32134048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32134048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32134048                       # number of overall hits
system.cpu.icache.overall_hits::total        32134048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          600                       # number of overall misses
system.cpu.icache.overall_misses::total           600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60533000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60533000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32134648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32134648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32134648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32134648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100888.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100888.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100888.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100888.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59333000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98888.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98888.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98888.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98888.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32134048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32134048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32134648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32134648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100888.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100888.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98888.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98888.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.106845                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32134648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53557.746667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.106845                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.231497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.231497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.277832                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32135248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32135248                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 705533770000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1307                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1337                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  30                       # number of overall hits
system.l2.overall_hits::.cpu.data                1307                       # number of overall hits
system.l2.overall_hits::total                    1337                       # number of overall hits
system.l2.demand_misses::.cpu.inst                570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263265                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263835                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               570                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263265                       # number of overall misses
system.l2.overall_misses::total               5263835                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525848045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525904903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56858000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525848045000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525904903000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5264572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5265172                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5264572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5265172                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999746                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999746                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99750.877193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99909.095400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99909.078267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99750.877193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99909.095400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99909.078267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5246637                       # number of writebacks
system.l2.writebacks::total                   5246637                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263830                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420582561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420627842000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420582561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420627842000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999745                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79720.070423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79909.105988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79909.085590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79720.070423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79909.105988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79909.085590                       # average overall mshr miss latency
system.l2.replacements                        5247470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5261696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5261696                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5261696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5261696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5262990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5262990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525819450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525819450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99908.882593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99908.882593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420559650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420559650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79908.882593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79908.882593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.950000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99750.877193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99750.877193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79720.070423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79720.070423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28595000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28595000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103981.818182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103981.818182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22911000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22911000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.266405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.266405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84231.617647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84231.617647                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16244.957758                       # Cycle average of tags in use
system.l2.tags.total_refs                    10527474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.029032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.692232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16241.236494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991514                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8849                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26318818                       # Number of tag accesses
system.l2.tags.data_accesses                 26318818                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5246637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001618806500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15625534                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4919224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5246637                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263830                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5246637                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5246637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.075945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.075830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        327432    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.224916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           323842     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.00%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3106      0.95%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              479      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336885120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335784768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  705533732000                       # Total gap between requests
system.mem_ctrls.avgGap                      67126.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336848768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335783488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 51524.110603522211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477438192.646682262421                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 475928300.356196999550                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263262                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5246637                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16128250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150779107000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17260614116250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28394.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28647.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3289843.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336848768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336885120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335784768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335784768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263262                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263830                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5246637                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5246637                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        51524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477438193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477489717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        51524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        51524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    475930115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       475930115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    475930115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        51524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477438193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       953419831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263830                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5246617                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       328945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       328970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327980                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52098422750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319150000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150795235250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9897.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28647.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4807593                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4879397                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       823456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   816.884467                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   698.031524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.492953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32311      3.92%      3.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        32887      3.99%      7.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        56621      6.88%     14.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41240      5.01%     19.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        24592      2.99%     22.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        54817      6.66%     29.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        38571      4.68%     34.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34763      4.22%     38.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       507654     61.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       823456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336885120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335783488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.489717                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              475.928300                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2940916020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1563130140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18793772340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13694878800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55693759680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 166308245070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 130875919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  389870621250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.589596                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 335730951750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23559120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 346243698250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2938566960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1561885380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789973860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13692461940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55693759680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 166172412360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 130990304640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  389839364820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.545295                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 336030161500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23559120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 345944488500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5246637                       # Transaction distribution
system.membus.trans_dist::CleanEvict              229                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5262990                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5262990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15774526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15774526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672669888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672669888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263830                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31497244000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27696387250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10508333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263551                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           600                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1021                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1231                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15791668                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15792899                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        40384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673681152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673721536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5247470                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335784768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10512642                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10511790     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    849      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10512642                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 705533770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21051181000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1801998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15793718997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
