// Seed: 1211482087
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3
);
  logic id_5;
  ;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd53
) (
    output tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri _id_6,
    input wand id_7,
    input supply0 id_8,
    input uwire id_9,
    output wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    inout uwire id_15,
    output tri0 id_16,
    output supply0 id_17,
    output supply1 id_18,
    output wand id_19,
    output wire id_20,
    input uwire id_21,
    input tri1 id_22,
    input supply0 id_23,
    output supply1 id_24
);
  logic [-1 : id_6] id_26;
  module_0 modCall_1 (
      id_14,
      id_20,
      id_18,
      id_8
  );
endmodule
