{"vcs1":{"timestamp_begin":1684328665.762681186, "rt":1.55, "ut":0.41, "st":0.22}}
{"vcselab":{"timestamp_begin":1684328667.403880582, "rt":1.34, "ut":0.48, "st":0.16}}
{"link":{"timestamp_begin":1684328668.814561003, "rt":0.49, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328665.111979714}
{"VCS_COMP_START_TIME": 1684328665.111979714}
{"VCS_COMP_END_TIME": 1684328672.001641207}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330832}}
{"stitch_vcselab": {"peak_mem": 211944}}
