#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Fri Nov 25 08:24:05 2011
# Process ID: 3088
# Log file: C:/Users/XergioAleX/Documents/Xilinx Projects/algoc/planAhead_run_2/planAhead.log
# Journal file: C:/Users/XergioAleX/Documents/Xilinx Projects/algoc/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/Users/XergioAleX/Documents/Xilinx Projects/algoc/pa.fromHdl.tcl}
# create_project -name algoc -dir "C:/Users/XergioAleX/Documents/Xilinx Projects/algoc/planAhead_run_2" -part xc5vlx30ff324-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top algoc $srcset
# set_param project.paUcfFile  "algoc.ucf"
# set hdlfile [add_files [list {algoc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "algoc.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx30ff324-1
exit
