#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  4 15:33:08 2018
# Process ID: 24736
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/parta1_4/xsim_script.tcl}
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog/xsim.log
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/parta1_4/xsim_script.tcl
# xsim {parta1_4} -autoloadwcfg -tclbatch {parta1_4.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source parta1_4.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 1 / 27 [n/a] @ "4028795000"
// RTL Simulation : 2 / 27 [n/a] @ "6906655000"
// RTL Simulation : 3 / 27 [n/a] @ "14157555000"
// RTL Simulation : 4 / 27 [n/a] @ "18303815000"
// RTL Simulation : 5 / 27 [n/a] @ "21265675000"
// RTL Simulation : 6 / 27 [n/a] @ "28728255000"
// RTL Simulation : 7 / 27 [n/a] @ "32227715000"
// RTL Simulation : 8 / 27 [n/a] @ "34727575000"
// RTL Simulation : 9 / 27 [n/a] @ "41025915000"
// RTL Simulation : 10 / 27 [n/a] @ "41121855000"
// RTL Simulation : 11 / 27 [n/a] @ "41190395000"
// RTL Simulation : 12 / 27 [n/a] @ "41363055000"
// RTL Simulation : 13 / 27 [n/a] @ "41461795000"
// RTL Simulation : 14 / 27 [n/a] @ "41532335000"
// RTL Simulation : 15 / 27 [n/a] @ "41710035000"
// RTL Simulation : 16 / 27 [n/a] @ "41793375000"
// RTL Simulation : 17 / 27 [n/a] @ "41852915000"
// RTL Simulation : 18 / 27 [n/a] @ "42002895000"
// RTL Simulation : 19 / 27 [n/a] @ "49580595000"
// RTL Simulation : 20 / 27 [n/a] @ "54993695000"
// RTL Simulation : 21 / 27 [n/a] @ "68632275000"
// RTL Simulation : 22 / 27 [n/a] @ "76431175000"
// RTL Simulation : 23 / 27 [n/a] @ "82002275000"
// RTL Simulation : 24 / 27 [n/a] @ "96039015000"
// RTL Simulation : 25 / 27 [n/a] @ "102621315000"
// RTL Simulation : 26 / 27 [n/a] @ "107323415000"
// RTL Simulation : 27 / 27 [n/a] @ "119170275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 119170315 ns : File "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog/parta1_4.autotb.v" Line 523
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:19 . Memory (MB): peak = 213.207 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct  4 15:35:35 2018...
