<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de ssi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__structs_2include_2hardware_2structs_2ssi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_structs/include/hardware/structs/ssi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__structs_2include_2hardware_2structs_2ssi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_SSI_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_SSI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html">hardware/regs/ssi.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_ssi</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/ssi.h.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="foldopen" id="foldopen00026" data-start="{" data-end="};">
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structssi__hw__t.html">   26</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c7bb570b5100e291459742dbce26f02">SSI_CTRLR0_OFFSET</a>) <span class="comment">// SSI_CTRLR0</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="comment">// Control register 0</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// 0x01000000 [24]    SSTE         (0) Slave select toggle enable</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0x00600000 [22:21] SPI_FRF      (0x0) SPI frame format</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0x001f0000 [20:16] DFS_32       (0x00) Data frame size in 32b transfer mode +</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="comment">// 0x0000f000 [15:12] CFS          (0x0) Control frame size +</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <span class="comment">// 0x00000800 [11]    SRL          (0) Shift register loop (test mode)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="comment">// 0x00000400 [10]    SLV_OE       (0) Slave output enable</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="comment">// 0x00000300 [9:8]   TMOD         (0x0) Transfer mode</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="comment">// 0x00000080 [7]     SCPOL        (0) Serial clock polarity</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="comment">// 0x00000040 [6]     SCPH         (0) Serial clock phase</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// 0x00000030 [5:4]   FRF          (0x0) Frame format</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// 0x0000000f [3:0]   DFS          (0x0) Data frame size</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a72d3c28453b22dc1a48c8b74cc3c3b6b">   40</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ctrlr0;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a694545d5d1c85372ad8f6faa7c15eccc">SSI_CTRLR1_OFFSET</a>) <span class="comment">// SSI_CTRLR1</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    <span class="comment">// Master Control register 1</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="comment">// 0x0000ffff [15:0]  NDF          (0x0000) Number of data frames</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a3fbfc8c1d883f46056ef3794d8c2281a">   45</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ctrlr1;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aefdf51bf893adafbe79caa5e01fcdd2a">SSI_SSIENR_OFFSET</a>) <span class="comment">// SSI_SSIENR</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// SSI Enable</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="comment">// 0x00000001 [0]     SSI_EN       (0) SSI enable</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a60700351234f9d4c821ed142a0936cf9">   50</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ssienr;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa448696af153a965df3ba51e5bea49bd">SSI_MWCR_OFFSET</a>) <span class="comment">// SSI_MWCR</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// Microwire Control</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">// 0x00000004 [2]     MHS          (0) Microwire handshaking</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// 0x00000002 [1]     MDD          (0) Microwire control</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// 0x00000001 [0]     MWMOD        (0) Microwire transfer mode</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a0aa3cde7db55e7fab7377860173c5de3">   57</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> mwcr;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60549e80001b8fa1ff65d03916728113">SSI_SER_OFFSET</a>) <span class="comment">// SSI_SER</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// Slave enable</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// 0x00000001 [0]     SER          (0) For each bit: +</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a9ab8bbe64d7da1d00df3dc0a8e551ade">   62</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ser;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac55e7e301dc498d69e1affed2b2cd769">SSI_BAUDR_OFFSET</a>) <span class="comment">// SSI_BAUDR</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">// Baud rate</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// 0x0000ffff [15:0]  SCKDV        (0x0000) SSI clock divider</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a34c380a8760a65f9ee665b7e06ac7e93">   67</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> baudr;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35fa7211b74510622f7ca1be31a5792c">SSI_TXFTLR_OFFSET</a>) <span class="comment">// SSI_TXFTLR</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">// TX FIFO threshold level</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="comment">// 0x000000ff [7:0]   TFT          (0x00) Transmit FIFO threshold</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a2339ff5444a12b0f2af7e0f7e55149cb">   72</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> txftlr;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaee60c82cb55c871ede71a0bcacf38c4">SSI_RXFTLR_OFFSET</a>) <span class="comment">// SSI_RXFTLR</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// RX FIFO threshold level</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// 0x000000ff [7:0]   RFT          (0x00) Receive FIFO threshold</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a5d5dd8bc5b32510aa648761e7f06b280">   77</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rxftlr;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b426f09968ae02e4ec1191cd21d8b45">SSI_TXFLR_OFFSET</a>) <span class="comment">// SSI_TXFLR</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// TX FIFO level</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="comment">// 0x000000ff [7:0]   TFTFL        (0x00) Transmit FIFO level</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#adc2a6f8d0b7ff7c66caa13b1cb6c9b8a">   82</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> txflr;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af489facc2f0c42186fb4c56ee69a2198">SSI_RXFLR_OFFSET</a>) <span class="comment">// SSI_RXFLR</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// RX FIFO level</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 0x000000ff [7:0]   RXTFL        (0x00) Receive FIFO level</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#aeccbfd93d6b08ce3e08050176483d8fd">   87</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rxflr;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9310f8fafd1dac74effb81fe1e196e80">SSI_SR_OFFSET</a>) <span class="comment">// SSI_SR</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="comment">// Status register</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// 0x00000040 [6]     DCOL         (0) Data collision error</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// 0x00000020 [5]     TXE          (0) Transmission error</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 0x00000010 [4]     RFF          (0) Receive FIFO full</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// 0x00000008 [3]     RFNE         (0) Receive FIFO not empty</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0x00000004 [2]     TFE          (0) Transmit FIFO empty</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// 0x00000002 [1]     TFNF         (0) Transmit FIFO not full</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">// 0x00000001 [0]     BUSY         (0) SSI busy flag</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#aeaed9b7fe262c3a91209106f875faaa7">   98</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> sr;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a25c53bbff52da52ba19e8374e6254959">SSI_IMR_OFFSET</a>) <span class="comment">// SSI_IMR</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">// Interrupt mask</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// 0x00000020 [5]     MSTIM        (0) Multi-master contention interrupt mask</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// 0x00000010 [4]     RXFIM        (0) Receive FIFO full interrupt mask</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// 0x00000008 [3]     RXOIM        (0) Receive FIFO overflow interrupt mask</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// 0x00000004 [2]     RXUIM        (0) Receive FIFO underflow interrupt mask</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 0x00000002 [1]     TXOIM        (0) Transmit FIFO overflow interrupt mask</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// 0x00000001 [0]     TXEIM        (0) Transmit FIFO empty interrupt mask</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a2a6ff340f146c17fce16f572a770a7cc">  108</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> imr;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab4a2b0cadb34529e0018372549419f2b">SSI_ISR_OFFSET</a>) <span class="comment">// SSI_ISR</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// Interrupt status</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// 0x00000020 [5]     MSTIS        (0) Multi-master contention interrupt status</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="comment">// 0x00000010 [4]     RXFIS        (0) Receive FIFO full interrupt status</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// 0x00000008 [3]     RXOIS        (0) Receive FIFO overflow interrupt status</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// 0x00000004 [2]     RXUIS        (0) Receive FIFO underflow interrupt status</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">// 0x00000002 [1]     TXOIS        (0) Transmit FIFO overflow interrupt status</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// 0x00000001 [0]     TXEIS        (0) Transmit FIFO empty interrupt status</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a3dc9c26759b8d42c5ae23e4a6fe37f7a">  118</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> <a class="code hl_enumvalue" href="pio__types_8h.html#a79ae533555e4c4c96a036032b461dd44aba8eaeec35b54c67fea9bb1645a489a8">isr</a>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c79f8789f5f3c3e245c94eb0845ebe7">SSI_RISR_OFFSET</a>) <span class="comment">// SSI_RISR</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// Raw interrupt status</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// 0x00000020 [5]     MSTIR        (0) Multi-master contention raw interrupt status</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="comment">// 0x00000010 [4]     RXFIR        (0) Receive FIFO full raw interrupt status</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="comment">// 0x00000008 [3]     RXOIR        (0) Receive FIFO overflow raw interrupt status</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">// 0x00000004 [2]     RXUIR        (0) Receive FIFO underflow raw interrupt status</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// 0x00000002 [1]     TXOIR        (0) Transmit FIFO overflow raw interrupt status</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// 0x00000001 [0]     TXEIR        (0) Transmit FIFO empty raw interrupt status</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#abed7dd51f7c4d2485b3e7e7a11094d4e">  128</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> risr;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ffe385f3dd3700643d8ab9327b3f760">SSI_TXOICR_OFFSET</a>) <span class="comment">// SSI_TXOICR</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// TX FIFO overflow interrupt clear</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// 0x00000001 [0]     TXOICR       (0) Clear-on-read transmit FIFO overflow interrupt</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#ad8663eac5f911844a0dabe52b24fb926">  133</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> txoicr;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee0784c35739379ae3374208f86230e2">SSI_RXOICR_OFFSET</a>) <span class="comment">// SSI_RXOICR</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// RX FIFO overflow interrupt clear</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// 0x00000001 [0]     RXOICR       (0) Clear-on-read receive FIFO overflow interrupt</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a2ecc6d8100e1e199f21deea4a0d2b4d1">  138</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rxoicr;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a206b8bc7b3f83a37141fa83b45fca7">SSI_RXUICR_OFFSET</a>) <span class="comment">// SSI_RXUICR</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// RX FIFO underflow interrupt clear</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">// 0x00000001 [0]     RXUICR       (0) Clear-on-read receive FIFO underflow interrupt</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#af30522669e4a3e1612802bebe8336a7c">  143</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rxuicr;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aebfa22ce0329c42c3501a4d170c0a111">SSI_MSTICR_OFFSET</a>) <span class="comment">// SSI_MSTICR</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// Multi-master interrupt clear</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="comment">// 0x00000001 [0]     MSTICR       (0) Clear-on-read multi-master contention interrupt</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a60ec2eb8d9e7fc19febe9e82f2b3affe">  148</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> msticr;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae1e1dffd90253dad323d8aec88046c5a">SSI_ICR_OFFSET</a>) <span class="comment">// SSI_ICR</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="comment">// Interrupt clear</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="comment">// 0x00000001 [0]     ICR          (0) Clear-on-read all active interrupts</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a47f9cd43a413d8550e56bdeaf71a418e">  153</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> icr;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a80aac42d68d79a2c0228c4c199341eb6">SSI_DMACR_OFFSET</a>) <span class="comment">// SSI_DMACR</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// DMA control</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="comment">// 0x00000002 [1]     TDMAE        (0) Transmit DMA enable</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="comment">// 0x00000001 [0]     RDMAE        (0) Receive DMA enable</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a2dffe0222f6bb0f50980e84bce8fcbfa">  159</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dmacr;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0b5db44039e443347a212cc7d1fa6d4a">SSI_DMATDLR_OFFSET</a>) <span class="comment">// SSI_DMATDLR</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="comment">// DMA TX data level</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="comment">// 0x000000ff [7:0]   DMATDL       (0x00) Transmit data watermark level</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#ae269b56aa1d89d04f24787068678bb62">  164</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dmatdlr;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb65890589faba640b0e7cab60eed649">SSI_DMARDLR_OFFSET</a>) <span class="comment">// SSI_DMARDLR</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="comment">// DMA RX data level</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">// 0x000000ff [7:0]   DMARDL       (0x00) Receive data watermark level (DMARDLR+1)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a7bab4e975cf1b48c629964d86a5e036e">  169</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dmardlr;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affec38268b4526c49e8d09b2052466f0">SSI_IDR_OFFSET</a>) <span class="comment">// SSI_IDR</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="comment">// Identification register</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">// 0xffffffff [31:0]  IDCODE       (0x51535049) Peripheral dentification code</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#aa0fbf9ea468efc84023632eb0943f41b">  174</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> idr;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7574d8cc800ff855780a296dc34daf47">SSI_SSI_VERSION_ID_OFFSET</a>) <span class="comment">// SSI_SSI_VERSION_ID</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="comment">// Version ID</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="comment">// 0xffffffff [31:0]  SSI_COMP_VERSION (0x3430312a) SNPS component version (format X</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a29004557c83487ee823918492cc5ad31">  179</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> ssi_version_id;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb23f17709ff57b1d15c307cd91c5b22">SSI_DR0_OFFSET</a>) <span class="comment">// SSI_DR0</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// Data Register 0 (of 36)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="comment">// 0xffffffff [31:0]  DR           (0x00000000) First data register of 36</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a7f404b47ce77d9d022aea7068e17b487">  184</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dr0;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a5128be29a784be7a0a106001c5292d4b">  186</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0[35];</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa65aed328ec56d487ba5cc9e120dc181">SSI_RX_SAMPLE_DLY_OFFSET</a>) <span class="comment">// SSI_RX_SAMPLE_DLY</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">// RX sample delay</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="comment">// 0x000000ff [7:0]   RSD          (0x00) RXD sample delay (in SCLK cycles)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a6e80f8b880f9f393b9ecad180e9c0792">  191</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rx_sample_dly;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a112b70049cf15163cb0d568de9804f16">SSI_SPI_CTRLR0_OFFSET</a>) <span class="comment">// SSI_SPI_CTRLR0</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">// SPI control</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="comment">// 0xff000000 [31:24] XIP_CMD      (0x03) SPI Command to send in XIP mode (INST_L = 8-bit) or to...</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="comment">// 0x00040000 [18]    SPI_RXDS_EN  (0) Read data strobe enable</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">// 0x00020000 [17]    INST_DDR_EN  (0) Instruction DDR transfer enable</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="comment">// 0x00010000 [16]    SPI_DDR_EN   (0) SPI DDR transfer enable</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="comment">// 0x0000f800 [15:11] WAIT_CYCLES  (0x00) Wait cycles between control frame transmit and data...</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="comment">// 0x00000300 [9:8]   INST_L       (0x0) Instruction length (0/4/8/16b)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// 0x0000003c [5:2]   ADDR_L       (0x0) Address length (0b-60b in 4b increments)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="comment">// 0x00000003 [1:0]   TRANS_TYPE   (0x0) Address and instruction transfer format</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a3acedfa0a51a11527e8d7bb7f551fa13">  203</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> spi_ctrlr0;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e23695211b3f2e1dc6c7c14b1dffa26">SSI_TXD_DRIVE_EDGE_OFFSET</a>) <span class="comment">// SSI_TXD_DRIVE_EDGE</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="comment">// TX drive edge</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="comment">// 0x000000ff [7:0]   TDE          (0x00) TXD drive edge</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="structssi__hw__t.html#a0583ce69b0fc97e697af44151e94957c">  208</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> txd_drive_edge;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>} <a class="code hl_struct" href="structssi__hw__t.html">ssi_hw_t</a>;</div>
</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__structs_2include_2hardware_2structs_2ssi_8h.html#a9b3353b1c5b3a5876c76395a1c2617c4">  211</a></span><span class="preprocessor">#define ssi_hw ((ssi_hw_t *)XIP_SSI_BASE)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structssi__hw__t.html">ssi_hw_t</a>) == 0x00fc, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_SSI_H</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html">ssi.h</a></div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a0b5db44039e443347a212cc7d1fa6d4a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0b5db44039e443347a212cc7d1fa6d4a">SSI_DMATDLR_OFFSET</a></div><div class="ttdeci">#define SSI_DMATDLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:625</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a112b70049cf15163cb0d568de9804f16"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a112b70049cf15163cb0d568de9804f16">SSI_SPI_CTRLR0_OFFSET</a></div><div class="ttdeci">#define SSI_SPI_CTRLR0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:709</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a25c53bbff52da52ba19e8374e6254959"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a25c53bbff52da52ba19e8374e6254959">SSI_IMR_OFFSET</a></div><div class="ttdeci">#define SSI_IMR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:391</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a2ffe385f3dd3700643d8ab9327b3f760"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ffe385f3dd3700643d8ab9327b3f760">SSI_TXOICR_OFFSET</a></div><div class="ttdeci">#define SSI_TXOICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:554</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a35fa7211b74510622f7ca1be31a5792c"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35fa7211b74510622f7ca1be31a5792c">SSI_TXFTLR_OFFSET</a></div><div class="ttdeci">#define SSI_TXFTLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:273</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a3a206b8bc7b3f83a37141fa83b45fca7"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a206b8bc7b3f83a37141fa83b45fca7">SSI_RXUICR_OFFSET</a></div><div class="ttdeci">#define SSI_RXUICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:574</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a3e23695211b3f2e1dc6c7c14b1dffa26"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e23695211b3f2e1dc6c7c14b1dffa26">SSI_TXD_DRIVE_EDGE_OFFSET</a></div><div class="ttdeci">#define SSI_TXD_DRIVE_EDGE_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:795</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a60549e80001b8fa1ff65d03916728113"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60549e80001b8fa1ff65d03916728113">SSI_SER_OFFSET</a></div><div class="ttdeci">#define SSI_SER_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:250</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a694545d5d1c85372ad8f6faa7c15eccc"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a694545d5d1c85372ad8f6faa7c15eccc">SSI_CTRLR1_OFFSET</a></div><div class="ttdeci">#define SSI_CTRLR1_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:189</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a6b426f09968ae02e4ec1191cd21d8b45"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b426f09968ae02e4ec1191cd21d8b45">SSI_TXFLR_OFFSET</a></div><div class="ttdeci">#define SSI_TXFLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:301</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a7574d8cc800ff855780a296dc34daf47"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7574d8cc800ff855780a296dc34daf47">SSI_SSI_VERSION_ID_OFFSET</a></div><div class="ttdeci">#define SSI_SSI_VERSION_ID_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:667</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a7c79f8789f5f3c3e245c94eb0845ebe7"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c79f8789f5f3c3e245c94eb0845ebe7">SSI_RISR_OFFSET</a></div><div class="ttdeci">#define SSI_RISR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:499</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a80aac42d68d79a2c0228c4c199341eb6"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a80aac42d68d79a2c0228c4c199341eb6">SSI_DMACR_OFFSET</a></div><div class="ttdeci">#define SSI_DMACR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:603</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a8c7bb570b5100e291459742dbce26f02"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c7bb570b5100e291459742dbce26f02">SSI_CTRLR0_OFFSET</a></div><div class="ttdeci">#define SSI_CTRLR0_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:79</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_a9310f8fafd1dac74effb81fe1e196e80"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9310f8fafd1dac74effb81fe1e196e80">SSI_SR_OFFSET</a></div><div class="ttdeci">#define SSI_SR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:329</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aa448696af153a965df3ba51e5bea49bd"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa448696af153a965df3ba51e5bea49bd">SSI_MWCR_OFFSET</a></div><div class="ttdeci">#define SSI_MWCR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:217</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aa65aed328ec56d487ba5cc9e120dc181"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa65aed328ec56d487ba5cc9e120dc181">SSI_RX_SAMPLE_DLY_OFFSET</a></div><div class="ttdeci">#define SSI_RX_SAMPLE_DLY_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:695</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aaee60c82cb55c871ede71a0bcacf38c4"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaee60c82cb55c871ede71a0bcacf38c4">SSI_RXFTLR_OFFSET</a></div><div class="ttdeci">#define SSI_RXFTLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:287</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_ab4a2b0cadb34529e0018372549419f2b"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab4a2b0cadb34529e0018372549419f2b">SSI_ISR_OFFSET</a></div><div class="ttdeci">#define SSI_ISR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:445</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_ac55e7e301dc498d69e1affed2b2cd769"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac55e7e301dc498d69e1affed2b2cd769">SSI_BAUDR_OFFSET</a></div><div class="ttdeci">#define SSI_BAUDR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:259</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_adb65890589faba640b0e7cab60eed649"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb65890589faba640b0e7cab60eed649">SSI_DMARDLR_OFFSET</a></div><div class="ttdeci">#define SSI_DMARDLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:639</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_ae1e1dffd90253dad323d8aec88046c5a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae1e1dffd90253dad323d8aec88046c5a">SSI_ICR_OFFSET</a></div><div class="ttdeci">#define SSI_ICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:594</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aebfa22ce0329c42c3501a4d170c0a111"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aebfa22ce0329c42c3501a4d170c0a111">SSI_MSTICR_OFFSET</a></div><div class="ttdeci">#define SSI_MSTICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:584</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aee0784c35739379ae3374208f86230e2"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee0784c35739379ae3374208f86230e2">SSI_RXOICR_OFFSET</a></div><div class="ttdeci">#define SSI_RXOICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:564</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_aefdf51bf893adafbe79caa5e01fcdd2a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aefdf51bf893adafbe79caa5e01fcdd2a">SSI_SSIENR_OFFSET</a></div><div class="ttdeci">#define SSI_SSIENR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:203</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_af489facc2f0c42186fb4c56ee69a2198"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af489facc2f0c42186fb4c56ee69a2198">SSI_RXFLR_OFFSET</a></div><div class="ttdeci">#define SSI_RXFLR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:315</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_afb23f17709ff57b1d15c307cd91c5b22"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb23f17709ff57b1d15c307cd91c5b22">SSI_DR0_OFFSET</a></div><div class="ttdeci">#define SSI_DR0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:681</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2ssi_8h_html_affec38268b4526c49e8d09b2052466f0"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affec38268b4526c49e8d09b2052466f0">SSI_IDR_OFFSET</a></div><div class="ttdeci">#define SSI_IDR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/ssi.h:653</div></div>
<div class="ttc" id="apio__types_8h_html_a79ae533555e4c4c96a036032b461dd44aba8eaeec35b54c67fea9bb1645a489a8"><div class="ttname"><a href="pio__types_8h.html#a79ae533555e4c4c96a036032b461dd44aba8eaeec35b54c67fea9bb1645a489a8">mov::isr</a></div><div class="ttdeci">@ isr</div></div>
<div class="ttc" id="astructssi__hw__t_html"><div class="ttname"><a href="structssi__hw__t.html">ssi_hw_t</a></div><div class="ttdef"><b>Definição</b> hardware_structs/include/hardware/structs/ssi.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_519578c92a94c221750fe2f676450158.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_2ab73e23d05a66084d7e97c97400bbce.html">include</a></li><li class="navelem"><a class="el" href="dir_2ebfd2cfe85b5f65b8c479450ca76d68.html">hardware</a></li><li class="navelem"><a class="el" href="dir_50758e3d52fdfb177ad98847c6ec1efb.html">structs</a></li><li class="navelem"><a class="el" href="hardware__structs_2include_2hardware_2structs_2ssi_8h.html">ssi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
