#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x157f612b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x157f74210 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x157fab820 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x157fb4aa0_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x157fbe4e0_0 .var "out", 31 0;
S_0x157faa5b0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbe5a0_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x157fbe640_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbe6f0_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x157fbe7a0_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbe850_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x157fbe930_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x157fa8ab0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbea70_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x157fbeb20_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbebd0_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x157fbec80_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x157fbed30_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x157f8f940 .event posedge, v0x157fbea70_0;
S_0x157f95490 .scope module, "sra_tb" "sra_tb" 7 1;
 .timescale 0 0;
v0x157fcb900_0 .net "active", 0 0, L_0x157fd41f0;  1 drivers
v0x157fcb9b0_0 .var "clk", 0 0;
v0x157fcbac0_0 .var "clk_enable", 0 0;
v0x157fcbb50_0 .net "data_address", 31 0, v0x157fc98e0_0;  1 drivers
v0x157fcbbe0_0 .net "data_read", 0 0, L_0x157fd3830;  1 drivers
v0x157fcbc70_0 .var "data_readdata", 31 0;
v0x157fcbd00_0 .net "data_write", 0 0, L_0x157fd32c0;  1 drivers
v0x157fcbd90_0 .net "data_writedata", 31 0, v0x157fc26f0_0;  1 drivers
v0x157fcbe60_0 .net "instr_address", 31 0, L_0x157fd4320;  1 drivers
v0x157fcbf70_0 .var "instr_readdata", 31 0;
v0x157fcc000_0 .net "register_v0", 31 0, L_0x157fd1b70;  1 drivers
v0x157fcc0d0_0 .var "reset", 0 0;
S_0x157fbee90 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x157f95490;
 .timescale 0 0;
v0x157fbf060_0 .var "expected", 31 0;
v0x157fbf120_0 .var "funct", 5 0;
v0x157fbf1d0_0 .var "i", 4 0;
v0x157fbf290_0 .var "imm", 15 0;
v0x157fbf340_0 .var "imm_instr", 31 0;
v0x157fbf430_0 .var "opcode", 5 0;
v0x157fbf4e0_0 .var "r_instr", 31 0;
v0x157fbf590_0 .var "rd", 4 0;
v0x157fbf640_0 .var "rs", 4 0;
v0x157fbf750_0 .var "rt", 4 0;
v0x157fbf800_0 .var "shamt", 4 0;
v0x157fbf8b0_0 .var "test", 31 0;
E_0x157fa8ff0 .event posedge, v0x157fc2a00_0;
S_0x157fbf960 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x157f95490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x157fccd30 .functor OR 1, L_0x157fcc9e0, L_0x157fccbf0, C4<0>, C4<0>;
L_0x157fcce20 .functor BUFZ 1, L_0x157fcc4d0, C4<0>, C4<0>, C4<0>;
L_0x157fcd250 .functor AND 1, L_0x157fcc4d0, L_0x157fcd3a0, C4<1>, C4<1>;
L_0x157fcd520 .functor OR 1, L_0x157fcd250, L_0x157fcd2c0, C4<0>, C4<0>;
L_0x157fcd650 .functor OR 1, L_0x157fcd520, L_0x157fcd0d0, C4<0>, C4<0>;
L_0x157fcd770 .functor OR 1, L_0x157fcd650, L_0x157fcea10, C4<0>, C4<0>;
L_0x157fcd820 .functor OR 1, L_0x157fcd770, L_0x157fce4a0, C4<0>, C4<0>;
L_0x157fce3b0 .functor AND 1, L_0x157fcdec0, L_0x157fcdfe0, C4<1>, C4<1>;
L_0x157fce4a0 .functor OR 1, L_0x157fcdc60, L_0x157fce3b0, C4<0>, C4<0>;
L_0x157fcea10 .functor AND 1, L_0x157fce190, L_0x157fce6c0, C4<1>, C4<1>;
L_0x157fcef70 .functor OR 1, L_0x157fce8b0, L_0x157fcebe0, C4<0>, C4<0>;
L_0x157fccff0 .functor OR 1, L_0x157fcf360, L_0x157fcf610, C4<0>, C4<0>;
L_0x157fcf940 .functor AND 1, L_0x157fcee30, L_0x157fccff0, C4<1>, C4<1>;
L_0x157fcfb40 .functor OR 1, L_0x157fcf7d0, L_0x157fcfc80, C4<0>, C4<0>;
L_0x157fcffd0 .functor OR 1, L_0x157fcfb40, L_0x157fcfeb0, C4<0>, C4<0>;
L_0x157fcfa30 .functor AND 1, L_0x157fcc4d0, L_0x157fcffd0, C4<1>, C4<1>;
L_0x157fcfd60 .functor AND 1, L_0x157fcc4d0, L_0x157fd01c0, C4<1>, C4<1>;
L_0x157fd0080 .functor AND 1, L_0x157fcc4d0, L_0x157fce290, C4<1>, C4<1>;
L_0x157fd0c80 .functor AND 1, v0x157fc97c0_0, v0x157fcb600_0, C4<1>, C4<1>;
L_0x157fd0cf0 .functor AND 1, L_0x157fd0c80, L_0x157fcd820, C4<1>, C4<1>;
L_0x157fd0e20 .functor OR 1, L_0x157fce4a0, L_0x157fcea10, C4<0>, C4<0>;
L_0x157fd1be0 .functor BUFZ 32, L_0x157fd17d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x157fd1cd0 .functor BUFZ 32, L_0x157fd1a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x157fd2c40 .functor AND 1, v0x157fcbac0_0, L_0x157fcfa30, C4<1>, C4<1>;
L_0x157fd2cb0 .functor AND 1, L_0x157fd2c40, v0x157fc97c0_0, C4<1>, C4<1>;
L_0x157fd14f0 .functor AND 1, L_0x157fd2cb0, L_0x157fd2e90, C4<1>, C4<1>;
L_0x157fd3170 .functor AND 1, v0x157fc97c0_0, v0x157fcb600_0, C4<1>, C4<1>;
L_0x157fd32c0 .functor AND 1, L_0x157fd3170, L_0x157fcd9f0, C4<1>, C4<1>;
L_0x157fd2f30 .functor OR 1, L_0x157fd3370, L_0x157fd3410, C4<0>, C4<0>;
L_0x157fd37c0 .functor AND 1, L_0x157fd2f30, L_0x157fd3020, C4<1>, C4<1>;
L_0x157fd3830 .functor OR 1, L_0x157fcd0d0, L_0x157fd37c0, C4<0>, C4<0>;
L_0x157fd41f0 .functor BUFZ 1, v0x157fc97c0_0, C4<0>, C4<0>, C4<0>;
L_0x157fd4320 .functor BUFZ 32, v0x157fc9850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157fc4a90_0 .net *"_ivl_100", 31 0, L_0x157fce620;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc4b20_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc4bb0_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x157fc4c40_0 .net *"_ivl_106", 0 0, L_0x157fce190;  1 drivers
v0x157fc4cd0_0 .net *"_ivl_109", 5 0, L_0x157fce810;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x157fc4d70_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x157fc4e20_0 .net *"_ivl_112", 0 0, L_0x157fce6c0;  1 drivers
v0x157fc4ec0_0 .net *"_ivl_116", 31 0, L_0x157fceb40;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc4f70_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x157fc5080_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x157fc5130_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x157fc51e0_0 .net *"_ivl_122", 0 0, L_0x157fce8b0;  1 drivers
v0x157fc5280_0 .net *"_ivl_124", 31 0, L_0x157fced50;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc5330_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x157fc53e0_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x157fc5490_0 .net *"_ivl_130", 0 0, L_0x157fcebe0;  1 drivers
v0x157fc5530_0 .net *"_ivl_134", 31 0, L_0x157fcf0c0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc56c0_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc5750_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x157fc5800_0 .net *"_ivl_140", 0 0, L_0x157fcee30;  1 drivers
v0x157fc58a0_0 .net *"_ivl_143", 5 0, L_0x157fcf470;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x157fc5950_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x157fc5a00_0 .net *"_ivl_146", 0 0, L_0x157fcf360;  1 drivers
v0x157fc5aa0_0 .net *"_ivl_149", 5 0, L_0x157fcf730;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x157fc5b50_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x157fc5c00_0 .net *"_ivl_152", 0 0, L_0x157fcf610;  1 drivers
v0x157fc5ca0_0 .net *"_ivl_155", 0 0, L_0x157fccff0;  1 drivers
v0x157fc5d40_0 .net *"_ivl_159", 1 0, L_0x157fcfaa0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x157fc5df0_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x157fc5ea0_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x157fc5f50_0 .net *"_ivl_162", 0 0, L_0x157fcf7d0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x157fc5ff0_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x157fc60a0_0 .net *"_ivl_166", 0 0, L_0x157fcfc80;  1 drivers
v0x157fc55d0_0 .net *"_ivl_169", 0 0, L_0x157fcfb40;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x157fc6330_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x157fc63c0_0 .net *"_ivl_172", 0 0, L_0x157fcfeb0;  1 drivers
v0x157fc6450_0 .net *"_ivl_175", 0 0, L_0x157fcffd0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x157fc64e0_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x157fc6580_0 .net *"_ivl_180", 0 0, L_0x157fd01c0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x157fc6620_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x157fc66d0_0 .net *"_ivl_186", 0 0, L_0x157fce290;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x157fc6770_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x157fc6820_0 .net *"_ivl_197", 4 0, L_0x157fd08b0;  1 drivers
v0x157fc68d0_0 .net *"_ivl_199", 4 0, L_0x157fd0740;  1 drivers
v0x157fc6980_0 .net *"_ivl_20", 31 0, L_0x157fcc840;  1 drivers
v0x157fc6a30_0 .net *"_ivl_200", 4 0, L_0x157fd07e0;  1 drivers
v0x157fc6ae0_0 .net *"_ivl_205", 0 0, L_0x157fd0c80;  1 drivers
v0x157fc6b80_0 .net *"_ivl_209", 0 0, L_0x157fd0e20;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x157fc6c20_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x157fc6cd0_0 .net *"_ivl_212", 31 0, L_0x157fcfe10;  1 drivers
v0x157fc6d80_0 .net *"_ivl_214", 31 0, L_0x157fd0950;  1 drivers
v0x157fc6e30_0 .net *"_ivl_216", 31 0, L_0x157fd11c0;  1 drivers
v0x157fc6ee0_0 .net *"_ivl_218", 31 0, L_0x157fd1080;  1 drivers
v0x157fc6f90_0 .net *"_ivl_227", 0 0, L_0x157fd2c40;  1 drivers
v0x157fc7030_0 .net *"_ivl_229", 0 0, L_0x157fd2cb0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc70d0_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x157fc7180_0 .net *"_ivl_230", 31 0, L_0x157fd2df0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc7230_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x157fc72e0_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x157fc7390_0 .net *"_ivl_236", 0 0, L_0x157fd2e90;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x157fc7430_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x157fc74e0_0 .net *"_ivl_241", 0 0, L_0x157fd3170;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x157fc7580_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x157fc7630_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x157fc76e0_0 .net *"_ivl_255", 0 0, L_0x157fd3020;  1 drivers
v0x157fc6140_0 .net *"_ivl_257", 0 0, L_0x157fd37c0;  1 drivers
v0x157fc61e0_0 .net *"_ivl_26", 0 0, L_0x157fcc9e0;  1 drivers
v0x157fc6280_0 .net *"_ivl_261", 15 0, L_0x157fd3c60;  1 drivers
v0x157fc7770_0 .net *"_ivl_262", 17 0, L_0x157fd34f0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157fc7820_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x157fc78d0_0 .net *"_ivl_268", 15 0, L_0x157fd3f10;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157fc7980_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x157fc7a30_0 .net *"_ivl_273", 0 0, L_0x157fd3e40;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x157fc7ae0_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc7b90_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x157fc7c40_0 .net *"_ivl_278", 13 0, L_0x157fd3fb0;  1 drivers
v0x157fc7cf0_0 .net *"_ivl_28", 31 0, L_0x157fccb00;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc7da0_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x157fc7e50_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x157fc7f00_0 .net *"_ivl_34", 0 0, L_0x157fccbf0;  1 drivers
v0x157fc7fa0_0 .net *"_ivl_4", 31 0, L_0x157fcc3a0;  1 drivers
v0x157fc8050_0 .net *"_ivl_41", 2 0, L_0x157fcced0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x157fc8100_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x157fc81b0_0 .net *"_ivl_47", 2 0, L_0x157fcd1b0;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x157fc8260_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x157fc8310_0 .net *"_ivl_53", 0 0, L_0x157fcd3a0;  1 drivers
v0x157fc83b0_0 .net *"_ivl_55", 0 0, L_0x157fcd250;  1 drivers
v0x157fc8450_0 .net *"_ivl_57", 0 0, L_0x157fcd520;  1 drivers
v0x157fc84f0_0 .net *"_ivl_59", 0 0, L_0x157fcd650;  1 drivers
v0x157fc8590_0 .net *"_ivl_61", 0 0, L_0x157fcd770;  1 drivers
v0x157fc8630_0 .net *"_ivl_65", 2 0, L_0x157fcd930;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x157fc86e0_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc8790_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x157fc8840_0 .net *"_ivl_70", 31 0, L_0x157fcdbc0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc88f0_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x157fc89a0_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x157fc8a50_0 .net *"_ivl_76", 0 0, L_0x157fcdc60;  1 drivers
v0x157fc8af0_0 .net *"_ivl_78", 31 0, L_0x157fcde20;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc8ba0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc8c50_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x157fc8d00_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x157fc8db0_0 .net *"_ivl_84", 0 0, L_0x157fcdec0;  1 drivers
v0x157fc8e50_0 .net *"_ivl_87", 0 0, L_0x157fcdd80;  1 drivers
v0x157fc8f00_0 .net *"_ivl_88", 31 0, L_0x157fce090;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc8fb0_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x157fc9060_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x157fc9110_0 .net *"_ivl_94", 0 0, L_0x157fcdfe0;  1 drivers
v0x157fc91b0_0 .net *"_ivl_97", 0 0, L_0x157fce3b0;  1 drivers
v0x157fc9250_0 .net "active", 0 0, L_0x157fd41f0;  alias, 1 drivers
v0x157fc92f0_0 .net "alu_op1", 31 0, L_0x157fd1be0;  1 drivers
v0x157fc9390_0 .net "alu_op2", 31 0, L_0x157fd1cd0;  1 drivers
v0x157fc9430_0 .net "alui_instr", 0 0, L_0x157fcd2c0;  1 drivers
v0x157fc94d0_0 .net "b_flag", 0 0, v0x157fc05b0_0;  1 drivers
v0x157fc9580_0 .net "b_imm", 17 0, L_0x157fd3d20;  1 drivers
v0x157fc9610_0 .net "b_offset", 31 0, L_0x157fd4110;  1 drivers
v0x157fc96a0_0 .net "clk", 0 0, v0x157fcb9b0_0;  1 drivers
v0x157fc9730_0 .net "clk_enable", 0 0, v0x157fcbac0_0;  1 drivers
v0x157fc97c0_0 .var "cpu_active", 0 0;
v0x157fc9850_0 .var "curr_addr", 31 0;
v0x157fc98e0_0 .var "data_address", 31 0;
v0x157fc9980_0 .net "data_read", 0 0, L_0x157fd3830;  alias, 1 drivers
v0x157fc9a20_0 .net "data_readdata", 31 0, v0x157fcbc70_0;  1 drivers
v0x157fc9b00_0 .net "data_write", 0 0, L_0x157fd32c0;  alias, 1 drivers
v0x157fc9ba0_0 .net "data_writedata", 31 0, v0x157fc26f0_0;  alias, 1 drivers
v0x157fc9c40_0 .var "delay_slot", 31 0;
v0x157fc9ce0_0 .net "effective_addr", 31 0, v0x157fc0970_0;  1 drivers
v0x157fc9d80_0 .net "funct_code", 5 0, L_0x157fcc300;  1 drivers
v0x157fc9e30_0 .net "hi_out", 31 0, v0x157fc2ab0_0;  1 drivers
v0x157fc9ef0_0 .net "hl_reg_enable", 0 0, L_0x157fd14f0;  1 drivers
v0x157fc9fc0_0 .net "instr_address", 31 0, L_0x157fd4320;  alias, 1 drivers
v0x157fca060_0 .net "instr_opcode", 5 0, L_0x157fcc1e0;  1 drivers
v0x157fca100_0 .net "instr_readdata", 31 0, v0x157fcbf70_0;  1 drivers
v0x157fca1d0_0 .net "j_imm", 0 0, L_0x157fcef70;  1 drivers
v0x157fca270_0 .net "j_reg", 0 0, L_0x157fcf940;  1 drivers
v0x157fca310_0 .net "link_const", 0 0, L_0x157fce4a0;  1 drivers
v0x157fca3b0_0 .net "link_reg", 0 0, L_0x157fcea10;  1 drivers
v0x157fca450_0 .net "lo_out", 31 0, v0x157fc31e0_0;  1 drivers
v0x157fca4f0_0 .net "load_data", 31 0, v0x157fc1a60_0;  1 drivers
v0x157fca5a0_0 .net "load_instr", 0 0, L_0x157fcd0d0;  1 drivers
v0x157fca630_0 .net "lw", 0 0, L_0x157fcc5f0;  1 drivers
v0x157fca6d0_0 .net "mfhi", 0 0, L_0x157fcfd60;  1 drivers
v0x157fca770_0 .net "mflo", 0 0, L_0x157fd0080;  1 drivers
v0x157fca810_0 .net "movefrom", 0 0, L_0x157fccd30;  1 drivers
v0x157fca8b0_0 .net "muldiv", 0 0, L_0x157fcfa30;  1 drivers
v0x157fca950_0 .var "next_delay_slot", 31 0;
v0x157fcaa00_0 .net "partial_store", 0 0, L_0x157fd2f30;  1 drivers
v0x157fcaaa0_0 .net "r_format", 0 0, L_0x157fcc4d0;  1 drivers
v0x157fcab40_0 .net "reg_a_read_data", 31 0, L_0x157fd17d0;  1 drivers
v0x157fcac00_0 .net "reg_a_read_index", 4 0, L_0x157fd0660;  1 drivers
v0x157fcacb0_0 .net "reg_b_read_data", 31 0, L_0x157fd1a80;  1 drivers
v0x157fcad40_0 .net "reg_b_read_index", 4 0, L_0x157fd02a0;  1 drivers
v0x157fcae00_0 .net "reg_dst", 0 0, L_0x157fcce20;  1 drivers
v0x157fcae90_0 .net "reg_write", 0 0, L_0x157fcd820;  1 drivers
v0x157fcaf30_0 .net "reg_write_data", 31 0, L_0x157fd1450;  1 drivers
v0x157fcaff0_0 .net "reg_write_enable", 0 0, L_0x157fd0cf0;  1 drivers
v0x157fcb0a0_0 .net "reg_write_index", 4 0, L_0x157fd0b20;  1 drivers
v0x157fcb150_0 .net "register_v0", 31 0, L_0x157fd1b70;  alias, 1 drivers
v0x157fcb200_0 .net "reset", 0 0, v0x157fcc0d0_0;  1 drivers
v0x157fcb290_0 .net "result", 31 0, v0x157fc0dc0_0;  1 drivers
v0x157fcb340_0 .net "result_hi", 31 0, v0x157fc0760_0;  1 drivers
v0x157fcb410_0 .net "result_lo", 31 0, v0x157fc08c0_0;  1 drivers
v0x157fcb4e0_0 .net "sb", 0 0, L_0x157fd3370;  1 drivers
v0x157fcb570_0 .net "sh", 0 0, L_0x157fd3410;  1 drivers
v0x157fcb600_0 .var "state", 0 0;
v0x157fcb6a0_0 .net "store_instr", 0 0, L_0x157fcd9f0;  1 drivers
v0x157fcb740_0 .net "sw", 0 0, L_0x157fcc760;  1 drivers
E_0x157fbf3d0/0 .event edge, v0x157fc05b0_0, v0x157fc9c40_0, v0x157fc9610_0, v0x157fca1d0_0;
E_0x157fbf3d0/1 .event edge, v0x157fc0810_0, v0x157fca270_0, v0x157fc3ea0_0;
E_0x157fbf3d0 .event/or E_0x157fbf3d0/0, E_0x157fbf3d0/1;
E_0x157fbfcf0 .event edge, v0x157fc23d0_0, v0x157fc0970_0;
L_0x157fcc1e0 .part v0x157fcbf70_0, 26, 6;
L_0x157fcc300 .part v0x157fcbf70_0, 0, 6;
L_0x157fcc3a0 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x148088010;
L_0x157fcc4d0 .cmp/eq 32, L_0x157fcc3a0, L_0x148088058;
L_0x157fcc5f0 .cmp/eq 6, L_0x157fcc1e0, L_0x1480880a0;
L_0x157fcc760 .cmp/eq 6, L_0x157fcc1e0, L_0x1480880e8;
L_0x157fcc840 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x148088130;
L_0x157fcc9e0 .cmp/eq 32, L_0x157fcc840, L_0x148088178;
L_0x157fccb00 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x1480881c0;
L_0x157fccbf0 .cmp/eq 32, L_0x157fccb00, L_0x148088208;
L_0x157fcced0 .part L_0x157fcc1e0, 3, 3;
L_0x157fcd0d0 .cmp/eq 3, L_0x157fcced0, L_0x148088250;
L_0x157fcd1b0 .part L_0x157fcc1e0, 3, 3;
L_0x157fcd2c0 .cmp/eq 3, L_0x157fcd1b0, L_0x148088298;
L_0x157fcd3a0 .reduce/nor L_0x157fcfa30;
L_0x157fcd930 .part L_0x157fcc1e0, 3, 3;
L_0x157fcd9f0 .cmp/eq 3, L_0x157fcd930, L_0x1480882e0;
L_0x157fcdbc0 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x148088328;
L_0x157fcdc60 .cmp/eq 32, L_0x157fcdbc0, L_0x148088370;
L_0x157fcde20 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x1480883b8;
L_0x157fcdec0 .cmp/eq 32, L_0x157fcde20, L_0x148088400;
L_0x157fcdd80 .part v0x157fcbf70_0, 20, 1;
L_0x157fce090 .concat [ 1 31 0 0], L_0x157fcdd80, L_0x148088448;
L_0x157fcdfe0 .cmp/eq 32, L_0x157fce090, L_0x148088490;
L_0x157fce620 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x1480884d8;
L_0x157fce190 .cmp/eq 32, L_0x157fce620, L_0x148088520;
L_0x157fce810 .part v0x157fcbf70_0, 0, 6;
L_0x157fce6c0 .cmp/eq 6, L_0x157fce810, L_0x148088568;
L_0x157fceb40 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x1480885b0;
L_0x157fce8b0 .cmp/eq 32, L_0x157fceb40, L_0x1480885f8;
L_0x157fced50 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x148088640;
L_0x157fcebe0 .cmp/eq 32, L_0x157fced50, L_0x148088688;
L_0x157fcf0c0 .concat [ 6 26 0 0], L_0x157fcc1e0, L_0x1480886d0;
L_0x157fcee30 .cmp/eq 32, L_0x157fcf0c0, L_0x148088718;
L_0x157fcf470 .part v0x157fcbf70_0, 0, 6;
L_0x157fcf360 .cmp/eq 6, L_0x157fcf470, L_0x148088760;
L_0x157fcf730 .part v0x157fcbf70_0, 0, 6;
L_0x157fcf610 .cmp/eq 6, L_0x157fcf730, L_0x1480887a8;
L_0x157fcfaa0 .part L_0x157fcc300, 3, 2;
L_0x157fcf7d0 .cmp/eq 2, L_0x157fcfaa0, L_0x1480887f0;
L_0x157fcfc80 .cmp/eq 6, L_0x157fcc300, L_0x148088838;
L_0x157fcfeb0 .cmp/eq 6, L_0x157fcc300, L_0x148088880;
L_0x157fd01c0 .cmp/eq 6, L_0x157fcc300, L_0x1480888c8;
L_0x157fce290 .cmp/eq 6, L_0x157fcc300, L_0x148088910;
L_0x157fd0660 .part v0x157fcbf70_0, 21, 5;
L_0x157fd02a0 .part v0x157fcbf70_0, 16, 5;
L_0x157fd08b0 .part v0x157fcbf70_0, 11, 5;
L_0x157fd0740 .part v0x157fcbf70_0, 16, 5;
L_0x157fd07e0 .functor MUXZ 5, L_0x157fd0740, L_0x157fd08b0, L_0x157fcce20, C4<>;
L_0x157fd0b20 .functor MUXZ 5, L_0x157fd07e0, L_0x148088958, L_0x157fce4a0, C4<>;
L_0x157fcfe10 .arith/sum 32, v0x157fc9c40_0, L_0x1480889a0;
L_0x157fd0950 .functor MUXZ 32, v0x157fc0dc0_0, v0x157fc1a60_0, L_0x157fcd0d0, C4<>;
L_0x157fd11c0 .functor MUXZ 32, L_0x157fd0950, v0x157fc31e0_0, L_0x157fd0080, C4<>;
L_0x157fd1080 .functor MUXZ 32, L_0x157fd11c0, v0x157fc2ab0_0, L_0x157fcfd60, C4<>;
L_0x157fd1450 .functor MUXZ 32, L_0x157fd1080, L_0x157fcfe10, L_0x157fd0e20, C4<>;
L_0x157fd2df0 .concat [ 1 31 0 0], v0x157fcb600_0, L_0x148088ac0;
L_0x157fd2e90 .cmp/eq 32, L_0x157fd2df0, L_0x148088b08;
L_0x157fd3370 .cmp/eq 6, L_0x157fcc1e0, L_0x148088b50;
L_0x157fd3410 .cmp/eq 6, L_0x157fcc1e0, L_0x148088b98;
L_0x157fd3020 .reduce/nor v0x157fcb600_0;
L_0x157fd3c60 .part v0x157fcbf70_0, 0, 16;
L_0x157fd34f0 .concat [ 16 2 0 0], L_0x157fd3c60, L_0x148088c28;
L_0x157fd3f10 .part L_0x157fd34f0, 0, 16;
L_0x157fd3d20 .concat [ 2 16 0 0], L_0x148088c70, L_0x157fd3f10;
L_0x157fd3e40 .part L_0x157fd3d20, 17, 1;
L_0x157fd3fb0 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x157fd3e40, C4<>;
L_0x157fd4110 .concat [ 18 14 0 0], L_0x157fd3d20, L_0x157fd3fb0;
S_0x157fbfd20 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x157fc0080_0 .net *"_ivl_10", 15 0, L_0x157fd25d0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x157fc0140_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x157fc01f0_0 .net *"_ivl_17", 15 0, L_0x157fd2710;  1 drivers
v0x157fc02b0_0 .net *"_ivl_5", 0 0, L_0x157fd1f20;  1 drivers
v0x157fc0360_0 .net *"_ivl_6", 15 0, L_0x157fcf510;  1 drivers
v0x157fc0450_0 .net *"_ivl_9", 15 0, L_0x157fd22d0;  1 drivers
v0x157fc0500_0 .net "addr_rt", 4 0, L_0x157fd2980;  1 drivers
v0x157fc05b0_0 .var "b_flag", 0 0;
v0x157fc0650_0 .net "funct", 5 0, L_0x157fd0f10;  1 drivers
v0x157fc0760_0 .var "hi", 31 0;
v0x157fc0810_0 .net "instructionword", 31 0, v0x157fcbf70_0;  alias, 1 drivers
v0x157fc08c0_0 .var "lo", 31 0;
v0x157fc0970_0 .var "memaddroffset", 31 0;
v0x157fc0a20_0 .var "multresult", 63 0;
v0x157fc0ad0_0 .net "op1", 31 0, L_0x157fd1be0;  alias, 1 drivers
v0x157fc0b80_0 .net "op2", 31 0, L_0x157fd1cd0;  alias, 1 drivers
v0x157fc0c30_0 .net "opcode", 5 0, L_0x157fd1e80;  1 drivers
v0x157fc0dc0_0 .var "result", 31 0;
v0x157fc0e50_0 .net "shamt", 4 0, L_0x157fd28e0;  1 drivers
v0x157fc0f00_0 .net/s "sign_op1", 31 0, L_0x157fd1be0;  alias, 1 drivers
v0x157fc0fc0_0 .net/s "sign_op2", 31 0, L_0x157fd1cd0;  alias, 1 drivers
v0x157fc1050_0 .net "simmediatedata", 31 0, L_0x157fd2670;  1 drivers
v0x157fc10e0_0 .net "simmediatedatas", 31 0, L_0x157fd2670;  alias, 1 drivers
v0x157fc1170_0 .net "uimmediatedata", 31 0, L_0x157fd27b0;  1 drivers
v0x157fc1200_0 .net "unsign_op1", 31 0, L_0x157fd1be0;  alias, 1 drivers
v0x157fc12d0_0 .net "unsign_op2", 31 0, L_0x157fd1cd0;  alias, 1 drivers
v0x157fc13b0_0 .var "unsigned_result", 31 0;
E_0x157fbfff0/0 .event edge, v0x157fc0c30_0, v0x157fc0650_0, v0x157fc0b80_0, v0x157fc0e50_0;
E_0x157fbfff0/1 .event edge, v0x157fc0ad0_0, v0x157fc0a20_0, v0x157fc0500_0, v0x157fc1050_0;
E_0x157fbfff0/2 .event edge, v0x157fc1170_0, v0x157fc13b0_0;
E_0x157fbfff0 .event/or E_0x157fbfff0/0, E_0x157fbfff0/1, E_0x157fbfff0/2;
L_0x157fd1e80 .part v0x157fcbf70_0, 26, 6;
L_0x157fd0f10 .part v0x157fcbf70_0, 0, 6;
L_0x157fd1f20 .part v0x157fcbf70_0, 15, 1;
LS_0x157fcf510_0_0 .concat [ 1 1 1 1], L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20;
LS_0x157fcf510_0_4 .concat [ 1 1 1 1], L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20;
LS_0x157fcf510_0_8 .concat [ 1 1 1 1], L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20;
LS_0x157fcf510_0_12 .concat [ 1 1 1 1], L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20, L_0x157fd1f20;
L_0x157fcf510 .concat [ 4 4 4 4], LS_0x157fcf510_0_0, LS_0x157fcf510_0_4, LS_0x157fcf510_0_8, LS_0x157fcf510_0_12;
L_0x157fd22d0 .part v0x157fcbf70_0, 0, 16;
L_0x157fd25d0 .concat [ 16 0 0 0], L_0x157fd22d0;
L_0x157fd2670 .concat [ 16 16 0 0], L_0x157fd25d0, L_0x157fcf510;
L_0x157fd2710 .part v0x157fcbf70_0, 0, 16;
L_0x157fd27b0 .concat [ 16 16 0 0], L_0x157fd2710, L_0x148088a78;
L_0x157fd28e0 .part v0x157fcbf70_0, 6, 5;
L_0x157fd2980 .part v0x157fcbf70_0, 16, 5;
S_0x157fc1500 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x157fc17a0_0 .net "address", 31 0, v0x157fc0970_0;  alias, 1 drivers
v0x157fc1850_0 .net "datafromMem", 31 0, v0x157fcbc70_0;  alias, 1 drivers
v0x157fc18f0_0 .net "instr_word", 31 0, v0x157fcbf70_0;  alias, 1 drivers
v0x157fc19c0_0 .net "opcode", 5 0, L_0x157fd2a80;  1 drivers
v0x157fc1a60_0 .var "out_transformed", 31 0;
v0x157fc1b50_0 .net "regword", 31 0, L_0x157fd1a80;  alias, 1 drivers
v0x157fc1c00_0 .net "whichbyte", 1 0, L_0x157fd2b20;  1 drivers
E_0x157fc1740/0 .event edge, v0x157fc19c0_0, v0x157fc1850_0, v0x157fc1c00_0, v0x157fc0810_0;
E_0x157fc1740/1 .event edge, v0x157fc1b50_0;
E_0x157fc1740 .event/or E_0x157fc1740/0, E_0x157fc1740/1;
L_0x157fd2a80 .part v0x157fcbf70_0, 26, 6;
L_0x157fd2b20 .part v0x157fc0970_0, 0, 2;
S_0x157fc1d30 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x157fc1fd0_0 .net *"_ivl_1", 1 0, L_0x157fd3a20;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x157fc2090_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x157fc2140_0 .net "bytenum", 2 0, L_0x157fd36d0;  1 drivers
v0x157fc2200_0 .net "dataword", 31 0, v0x157fcbc70_0;  alias, 1 drivers
v0x157fc22c0_0 .net "eff_addr", 31 0, v0x157fc0970_0;  alias, 1 drivers
v0x157fc23d0_0 .net "opcode", 5 0, L_0x157fcc1e0;  alias, 1 drivers
v0x157fc2460_0 .net "regbyte", 7 0, L_0x157fd3b00;  1 drivers
v0x157fc2510_0 .net "reghalfword", 15 0, L_0x157fd3ba0;  1 drivers
v0x157fc25c0_0 .net "regword", 31 0, L_0x157fd1a80;  alias, 1 drivers
v0x157fc26f0_0 .var "storedata", 31 0;
E_0x157fc1f70/0 .event edge, v0x157fc23d0_0, v0x157fc1b50_0, v0x157fc2140_0, v0x157fc2460_0;
E_0x157fc1f70/1 .event edge, v0x157fc1850_0, v0x157fc2510_0;
E_0x157fc1f70 .event/or E_0x157fc1f70/0, E_0x157fc1f70/1;
L_0x157fd3a20 .part v0x157fc0970_0, 0, 2;
L_0x157fd36d0 .concat [ 2 1 0 0], L_0x157fd3a20, L_0x148088be0;
L_0x157fd3b00 .part L_0x157fd1a80, 0, 8;
L_0x157fd3ba0 .part L_0x157fd1a80, 0, 16;
S_0x157fc27c0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x157fc2a00_0 .net "clk", 0 0, v0x157fcb9b0_0;  alias, 1 drivers
v0x157fc2ab0_0 .var "data", 31 0;
v0x157fc2b60_0 .net "data_in", 31 0, v0x157fc0760_0;  alias, 1 drivers
v0x157fc2c30_0 .net "data_out", 31 0, v0x157fc2ab0_0;  alias, 1 drivers
v0x157fc2cd0_0 .net "enable", 0 0, L_0x157fd14f0;  alias, 1 drivers
v0x157fc2db0_0 .net "reset", 0 0, v0x157fcc0d0_0;  alias, 1 drivers
S_0x157fc2ed0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x157fc3150_0 .net "clk", 0 0, v0x157fcb9b0_0;  alias, 1 drivers
v0x157fc31e0_0 .var "data", 31 0;
v0x157fc3270_0 .net "data_in", 31 0, v0x157fc08c0_0;  alias, 1 drivers
v0x157fc3340_0 .net "data_out", 31 0, v0x157fc31e0_0;  alias, 1 drivers
v0x157fc33e0_0 .net "enable", 0 0, L_0x157fd14f0;  alias, 1 drivers
v0x157fc34b0_0 .net "reset", 0 0, v0x157fcc0d0_0;  alias, 1 drivers
S_0x157fc35c0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x157fbf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x157fd17d0 .functor BUFZ 32, L_0x157fd1360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x157fd1a80 .functor BUFZ 32, L_0x157fd18c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157fc4250_2 .array/port v0x157fc4250, 2;
L_0x157fd1b70 .functor BUFZ 32, v0x157fc4250_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157fc38f0_0 .net *"_ivl_0", 31 0, L_0x157fd1360;  1 drivers
v0x157fc39b0_0 .net *"_ivl_10", 6 0, L_0x157fd1960;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157fc3a50_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x157fc3af0_0 .net *"_ivl_2", 6 0, L_0x157fd16b0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157fc3ba0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x157fc3c90_0 .net *"_ivl_8", 31 0, L_0x157fd18c0;  1 drivers
v0x157fc3d40_0 .net "r_clk", 0 0, v0x157fcb9b0_0;  alias, 1 drivers
v0x157fc3e10_0 .net "r_clk_enable", 0 0, v0x157fcbac0_0;  alias, 1 drivers
v0x157fc3ea0_0 .net "read_data1", 31 0, L_0x157fd17d0;  alias, 1 drivers
v0x157fc3fb0_0 .net "read_data2", 31 0, L_0x157fd1a80;  alias, 1 drivers
v0x157fc4040_0 .net "read_reg1", 4 0, L_0x157fd0660;  alias, 1 drivers
v0x157fc40f0_0 .net "read_reg2", 4 0, L_0x157fd02a0;  alias, 1 drivers
v0x157fc41a0_0 .net "register_v0", 31 0, L_0x157fd1b70;  alias, 1 drivers
v0x157fc4250 .array "registers", 0 31, 31 0;
v0x157fc45f0_0 .net "reset", 0 0, v0x157fcc0d0_0;  alias, 1 drivers
v0x157fc46c0_0 .net "write_control", 0 0, L_0x157fd0cf0;  alias, 1 drivers
v0x157fc4750_0 .net "write_data", 31 0, L_0x157fd1450;  alias, 1 drivers
v0x157fc48e0_0 .net "write_reg", 4 0, L_0x157fd0b20;  alias, 1 drivers
L_0x157fd1360 .array/port v0x157fc4250, L_0x157fd16b0;
L_0x157fd16b0 .concat [ 5 2 0 0], L_0x157fd0660, L_0x1480889e8;
L_0x157fd18c0 .array/port v0x157fc4250, L_0x157fd1960;
L_0x157fd1960 .concat [ 5 2 0 0], L_0x157fd02a0, L_0x148088a30;
    .scope S_0x157fa8ab0;
T_0 ;
    %wait E_0x157f8f940;
    %load/vec4 v0x157fbed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x157fbeb20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x157fbebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x157fbec80_0;
    %assign/vec4 v0x157fbeb20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x157fc35c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157fc4250, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x157fc35c0;
T_2 ;
    %wait E_0x157fa8ff0;
    %load/vec4 v0x157fc45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x157fc3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x157fc46c0_0;
    %load/vec4 v0x157fc48e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x157fc4750_0;
    %load/vec4 v0x157fc48e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157fc4250, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x157fbfd20;
T_3 ;
    %wait E_0x157fbfff0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %load/vec4 v0x157fc0c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x157fc0650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x157fc0fc0_0;
    %ix/getv 4, v0x157fc0e50_0;
    %shiftl 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x157fc0fc0_0;
    %ix/getv 4, v0x157fc0e50_0;
    %shiftr 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x157fc0fc0_0;
    %ix/getv 4, v0x157fc0e50_0;
    %shiftr/s 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x157fc0fc0_0;
    %load/vec4 v0x157fc1200_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x157fc0fc0_0;
    %load/vec4 v0x157fc1200_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x157fc0fc0_0;
    %load/vec4 v0x157fc1200_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x157fc0f00_0;
    %pad/s 64;
    %load/vec4 v0x157fc0fc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x157fc0a20_0, 0, 64;
    %load/vec4 v0x157fc0a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x157fc0760_0, 0, 32;
    %load/vec4 v0x157fc0a20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x157fc08c0_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x157fc1200_0;
    %pad/u 64;
    %load/vec4 v0x157fc12d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x157fc0a20_0, 0, 64;
    %load/vec4 v0x157fc0a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x157fc0760_0, 0, 32;
    %load/vec4 v0x157fc0a20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x157fc08c0_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0fc0_0;
    %mod/s;
    %store/vec4 v0x157fc0760_0, 0, 32;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0fc0_0;
    %div/s;
    %store/vec4 v0x157fc08c0_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %mod;
    %store/vec4 v0x157fc0760_0, 0, 32;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %div;
    %store/vec4 v0x157fc08c0_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x157fc0ad0_0;
    %store/vec4 v0x157fc0760_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x157fc0ad0_0;
    %store/vec4 v0x157fc08c0_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0fc0_0;
    %add;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %add;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %sub;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %and;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %or;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %xor;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %or;
    %inv;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc12d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x157fc0500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0fc0_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc0b80_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x157fc0f00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fc05b0_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc10e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc1170_0;
    %and;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc1170_0;
    %or;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x157fc1200_0;
    %load/vec4 v0x157fc1170_0;
    %xor;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x157fc1170_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x157fc13b0_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x157fc0f00_0;
    %load/vec4 v0x157fc1050_0;
    %add;
    %store/vec4 v0x157fc0970_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x157fc13b0_0;
    %store/vec4 v0x157fc0dc0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x157fc1500;
T_4 ;
    %wait E_0x157fc1740;
    %load/vec4 v0x157fc19c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x157fc1850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x157fc1850_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x157fc1850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x157fc1850_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x157fc18f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x157fc1b50_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x157fc1b50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x157fc1b50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x157fc1c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1b50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc1b50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x157fc1850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x157fc1b50_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc1a60_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x157fc2ed0;
T_5 ;
    %wait E_0x157fa8ff0;
    %load/vec4 v0x157fc34b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x157fc31e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x157fc33e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x157fc3270_0;
    %assign/vec4 v0x157fc31e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x157fc27c0;
T_6 ;
    %wait E_0x157fa8ff0;
    %load/vec4 v0x157fc2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x157fc2ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x157fc2cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x157fc2b60_0;
    %assign/vec4 v0x157fc2ab0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x157fc1d30;
T_7 ;
    %wait E_0x157fc1f70;
    %load/vec4 v0x157fc23d0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x157fc25c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x157fc26f0_0, 4, 8;
    %load/vec4 v0x157fc25c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x157fc26f0_0, 4, 8;
    %load/vec4 v0x157fc25c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x157fc26f0_0, 4, 8;
    %load/vec4 v0x157fc25c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x157fc26f0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x157fc23d0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x157fc2140_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x157fc2460_0;
    %load/vec4 v0x157fc2200_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x157fc2200_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x157fc2460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc2200_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x157fc2200_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x157fc2460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fc2200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x157fc2200_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x157fc2460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x157fc23d0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x157fc2140_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x157fc2510_0;
    %load/vec4 v0x157fc2200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x157fc2200_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x157fc2510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fc26f0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x157fbf960;
T_8 ;
    %wait E_0x157fbfcf0;
    %load/vec4 v0x157fca060_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x157fc9ce0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x157fc98e0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x157fbf960;
T_9 ;
    %wait E_0x157fbf3d0;
    %load/vec4 v0x157fc94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x157fc9c40_0;
    %load/vec4 v0x157fc9610_0;
    %add;
    %store/vec4 v0x157fca950_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x157fca1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x157fc9c40_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x157fca100_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x157fca950_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x157fca270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x157fcab40_0;
    %store/vec4 v0x157fca950_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x157fc9c40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x157fca950_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x157fbf960;
T_10 ;
    %wait E_0x157fa8ff0;
    %load/vec4 v0x157fc9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x157fcb200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x157fc9850_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x157fc9c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x157fc97c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157fcb600_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x157fc97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x157fcb600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x157fcb600_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x157fcb600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157fcb600_0, 0;
    %load/vec4 v0x157fc9c40_0;
    %assign/vec4 v0x157fc9850_0, 0;
    %load/vec4 v0x157fca950_0;
    %assign/vec4 v0x157fc9c40_0, 0;
    %load/vec4 v0x157fc9850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157fc97c0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x157f95490;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fcb9b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x157fcb9b0_0;
    %inv;
    %store/vec4 v0x157fcb9b0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x157f95490;
T_12 ;
    %fork t_1, S_0x157fbee90;
    %jmp t_0;
    .scope S_0x157fbee90;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fcc0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157fcbac0_0, 0, 1;
    %wait E_0x157fa8ff0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157fcc0d0_0, 0, 1;
    %wait E_0x157fa8ff0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x157fcbc70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x157fbf430_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x157fbf640_0, 0, 5;
    %load/vec4 v0x157fbf1d0_0;
    %store/vec4 v0x157fbf750_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x157fbf290_0, 0, 16;
    %load/vec4 v0x157fbf430_0;
    %load/vec4 v0x157fbf640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fbf340_0, 0, 32;
    %load/vec4 v0x157fbf340_0;
    %store/vec4 v0x157fcbf70_0, 0, 32;
    %load/vec4 v0x157fcbc70_0;
    %load/vec4 v0x157fbf1d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x157fcbc70_0, 0, 32;
    %wait E_0x157fa8ff0;
    %delay 2, 0;
    %load/vec4 v0x157fcbd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x157fcbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x157fbf1d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x157fbf430_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x157fbf120_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x157fbf1d0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x157fbf800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x157fbf640_0, 0, 5;
    %load/vec4 v0x157fbf1d0_0;
    %store/vec4 v0x157fbf750_0, 0, 5;
    %load/vec4 v0x157fbf1d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x157fbf590_0, 0, 5;
    %load/vec4 v0x157fbf430_0;
    %load/vec4 v0x157fbf640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fbf4e0_0, 0, 32;
    %load/vec4 v0x157fbf4e0_0;
    %store/vec4 v0x157fcbf70_0, 0, 32;
    %wait E_0x157fa8ff0;
    %delay 2, 0;
    %load/vec4 v0x157fbf1d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x157fbf8b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x157fbf430_0, 0, 6;
    %load/vec4 v0x157fbf1d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x157fbf640_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x157fbf750_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x157fbf290_0, 0, 16;
    %load/vec4 v0x157fbf430_0;
    %load/vec4 v0x157fbf640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x157fbf290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x157fbf340_0, 0, 32;
    %load/vec4 v0x157fbf340_0;
    %store/vec4 v0x157fcbf70_0, 0, 32;
    %wait E_0x157fa8ff0;
    %delay 2, 0;
    %load/vec4 v0x157fbf8b0_0;
    %load/vec4 v0x157fbf1d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x157fbf8b0_0, 0, 32;
    %load/vec4 v0x157fbf8b0_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x157fbf1d0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x157fbf060_0, 0, 32;
    %load/vec4 v0x157fcc000_0;
    %load/vec4 v0x157fbf060_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x157fbf060_0, v0x157fcc000_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x157fbf1d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157fbf1d0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x157f95490;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sra_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
