eagle_s20
13 33 491 484 46110 0 0
32.361 0.274 test_camera eagle_s20 EG4S20BG256 Detail NA 13 4
clock: clk_24m
15 0 0 0

clock: u_pll/pll_inst.clkc[0]
23 46008 464 3
Setup check
33 3
Endpoint: u_vga_sync/reg2_syn_103
33 32.361000 694 3
Timing path: u_vga_sync/reg1_syn_101.clk->u_vga_sync/reg2_syn_103
u_vga_sync/reg1_syn_101.clk
u_vga_sync/reg2_syn_103
35 32.361000 43.696000 11.335000 6 7
u_vga_sync/counter_vs[1] u_vga_sync/counter_vs[1]_syn_79.b[0]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_84 u_vga_sync/read_addr_b3[3]_syn_90.fci
u_vga_sync/read_addr_b3[3]_syn_2[12] u_vga_sync/reg2_syn_103.d[1]

Timing path: u_vga_sync/reg1_syn_89.clk->u_vga_sync/reg2_syn_103
u_vga_sync/reg1_syn_89.clk
u_vga_sync/reg2_syn_103
85 32.362000 43.696000 11.334000 6 7
u_vga_sync/counter_vs[2] u_vga_sync/counter_vs[1]_syn_79.a[1]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_84 u_vga_sync/read_addr_b3[3]_syn_90.fci
u_vga_sync/read_addr_b3[3]_syn_2[12] u_vga_sync/reg2_syn_103.d[1]

Timing path: u_vga_sync/reg1_syn_92.clk->u_vga_sync/reg2_syn_103
u_vga_sync/reg1_syn_92.clk
u_vga_sync/reg2_syn_103
135 32.399000 43.696000 11.297000 6 7
u_vga_sync/counter_vs[3] u_vga_sync/counter_vs[1]_syn_79.b[1]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_84 u_vga_sync/read_addr_b3[3]_syn_90.fci
u_vga_sync/read_addr_b3[3]_syn_2[12] u_vga_sync/reg2_syn_103.d[1]


Endpoint: u_img/inst_syn_71
185 32.371000 234 3
Timing path: u_vga_sync/reg0_syn_51.clk->u_img/inst_syn_71
u_vga_sync/reg0_syn_51.clk
u_img/inst_syn_71
187 32.371000 43.562000 11.191000 6 8
u_vga_sync/counter_hs[6] u_vga_sync/counter_hs[5]_syn_57.a[1]
u_vga_sync/counter_hs[5]_syn_48 u_vga_sync/counter_hs[5]_syn_58.fci
u_vga_sync/counter_hs[5]_syn_4[4] u_vga_sync/lt8_syn_58.a[1]
u_vga_sync/lt8_syn_20 u_vga_sync/lt8_syn_61.fci
u_vga_sync/lt8_syn_24 u_vga_sync/lt8_syn_63.fci
u_vga_sync/img_ack_n2 u_camera_reader/reg1_syn_95.a[0]
vga_g[0]_syn_4 vga_g[0]_syn_172.a[0]
u_vga_sync/img_ack_n_dup_13 u_img/inst_syn_71.ceb

Timing path: u_vga_sync/reg0_syn_51.clk->u_img/inst_syn_71
u_vga_sync/reg0_syn_51.clk
u_img/inst_syn_71
239 32.554000 43.562000 11.008000 6 8
u_vga_sync/counter_hs[5] u_vga_sync/counter_hs[5]_syn_57.b[0]
u_vga_sync/counter_hs[5]_syn_4[2] u_vga_sync/lt8_syn_55.a[1]
u_vga_sync/lt8_syn_16 u_vga_sync/lt8_syn_58.fci
u_vga_sync/lt8_syn_20 u_vga_sync/lt8_syn_61.fci
u_vga_sync/lt8_syn_24 u_vga_sync/lt8_syn_63.fci
u_vga_sync/img_ack_n2 u_camera_reader/reg1_syn_95.a[0]
vga_g[0]_syn_4 vga_g[0]_syn_172.a[0]
u_vga_sync/img_ack_n_dup_13 u_img/inst_syn_71.ceb

Timing path: u_vga_sync/reg0_syn_51.clk->u_img/inst_syn_71
u_vga_sync/reg0_syn_51.clk
u_img/inst_syn_71
291 32.561000 43.562000 11.001000 6 8
u_vga_sync/counter_hs[5] u_vga_sync/counter_hs[5]_syn_57.b[0]
u_vga_sync/counter_hs[5]_syn_48 u_vga_sync/counter_hs[5]_syn_58.fci
u_vga_sync/counter_hs[5]_syn_4[4] u_vga_sync/lt8_syn_58.a[1]
u_vga_sync/lt8_syn_20 u_vga_sync/lt8_syn_61.fci
u_vga_sync/lt8_syn_24 u_vga_sync/lt8_syn_63.fci
u_vga_sync/img_ack_n2 u_camera_reader/reg1_syn_95.a[0]
vga_g[0]_syn_4 vga_g[0]_syn_172.a[0]
u_vga_sync/img_ack_n_dup_13 u_img/inst_syn_71.ceb


Endpoint: u_vga_sync/reg2_syn_100
343 32.426000 532 3
Timing path: u_vga_sync/reg1_syn_101.clk->u_vga_sync/reg2_syn_100
u_vga_sync/reg1_syn_101.clk
u_vga_sync/reg2_syn_100
345 32.426000 43.696000 11.270000 6 6
u_vga_sync/counter_vs[1] u_vga_sync/counter_vs[1]_syn_79.b[0]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_2[10] u_vga_sync/reg2_syn_100.d[1]

Timing path: u_vga_sync/reg1_syn_89.clk->u_vga_sync/reg2_syn_100
u_vga_sync/reg1_syn_89.clk
u_vga_sync/reg2_syn_100
393 32.427000 43.696000 11.269000 6 6
u_vga_sync/counter_vs[2] u_vga_sync/counter_vs[1]_syn_79.a[1]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_2[10] u_vga_sync/reg2_syn_100.d[1]

Timing path: u_vga_sync/reg1_syn_92.clk->u_vga_sync/reg2_syn_100
u_vga_sync/reg1_syn_92.clk
u_vga_sync/reg2_syn_100
441 32.464000 43.696000 11.232000 6 6
u_vga_sync/counter_vs[3] u_vga_sync/counter_vs[1]_syn_79.b[1]
u_vga_sync/counter_vs[1]_syn_70 u_vga_sync/counter_vs[1]_syn_80.fci
u_vga_sync/counter_vs[1]_syn_4[4] u_vga_sync/mult0_syn_3.a[5]
u_vga_sync/read_addr_b4[9] u_vga_sync/read_addr_b3[3]_syn_88.e[1]
u_vga_sync/read_addr_b3[3]_syn_80 u_vga_sync/read_addr_b3[3]_syn_89.fci
u_vga_sync/read_addr_b3[3]_syn_2[10] u_vga_sync/reg2_syn_100.d[1]



Hold check
489 3
Endpoint: u_img/inst_syn_91
491 0.274000 6 3
Timing path: u_vga_sync/reg2_syn_88.clk->u_img/inst_syn_91
u_vga_sync/reg2_syn_88.clk
u_img/inst_syn_91
493 0.274000 2.183000 2.457000 1 1
u_vga_sync/read_addr[11] u_img/inst_syn_91.csb[1]

Timing path: u_vga_sync/reg2_syn_88.clk->u_img/inst_syn_91
u_vga_sync/reg2_syn_88.clk
u_img/inst_syn_91
531 0.466000 2.183000 2.649000 1 1
u_vga_sync/read_addr[10] u_img/inst_syn_91.csb[0]

Timing path: u_camera_init/sel2_syn_1486.clk->u_img/inst_syn_91
u_camera_init/sel2_syn_1486.clk
u_img/inst_syn_91
569 0.950000 2.183000 3.133000 1 2
u_vga_sync/read_addr[14] u_camera_init/sel2_syn_1590.c[0]
u_vga_sync/read_addr[12]_syn_30 u_img/inst_syn_91.csb[2]


Endpoint: u_img/inst_syn_375
609 0.303000 13 3
Timing path: u_vga_sync/reg2_syn_84.clk->u_img/inst_syn_375
u_vga_sync/reg2_syn_84.clk
u_img/inst_syn_375
611 0.303000 2.246000 2.549000 1 1
u_vga_sync/read_addr[2] u_img/inst_syn_375.addrb[2]

Timing path: u_vga_sync/reg2_syn_103.clk->u_img/inst_syn_375
u_vga_sync/reg2_syn_103.clk
u_img/inst_syn_375
649 0.381000 2.246000 2.627000 1 1
u_vga_sync/read_addr[12] u_img/inst_syn_375.addrb[12]

Timing path: u_vga_sync/reg2_syn_84.clk->u_img/inst_syn_375
u_vga_sync/reg2_syn_84.clk
u_img/inst_syn_375
687 0.583000 2.246000 2.829000 1 1
u_vga_sync/read_addr[0] u_img/inst_syn_375.addrb[0]


Endpoint: u_vga_sync/counter_hs[5]_syn_57
725 0.330000 1 1
Timing path: u_vga_sync/read_addr[9]_syn_108.clk->u_vga_sync/counter_hs[5]_syn_57
u_vga_sync/read_addr[9]_syn_108.clk
u_vga_sync/counter_hs[5]_syn_57
727 0.330000 2.028000 2.358000 0 1
u_vga_sync/read_addr[9]_syn_5[5] u_vga_sync/counter_hs[5]_syn_57.mi[1]



Period check
765 61
Endpoint: u_img/inst_syn_377.clkb
769 38.200000 1 0

Endpoint: u_img/inst_syn_375.clkb
770 38.200000 1 0

Endpoint: u_img/inst_syn_373.clkb
771 38.200000 1 0

Endpoint: u_img/inst_syn_371.clkb
772 38.200000 1 0

Endpoint: u_img/inst_syn_369.clkb
773 38.200000 1 0

Endpoint: u_img/inst_syn_367.clkb
774 38.200000 1 0

Endpoint: u_img/inst_syn_365.clkb
775 38.200000 1 0

Endpoint: u_img/inst_syn_363.clkb
776 38.200000 1 0

Endpoint: u_img/inst_syn_359.clkb
777 38.200000 1 0

Endpoint: u_img/inst_syn_357.clkb
778 38.200000 1 0

Endpoint: u_img/inst_syn_355.clkb
779 38.200000 1 0

Endpoint: u_img/inst_syn_353.clkb
780 38.200000 1 0

Endpoint: u_img/inst_syn_351.clkb
781 38.200000 1 0

Endpoint: u_img/inst_syn_349.clkb
782 38.200000 1 0

Endpoint: u_img/inst_syn_347.clkb
783 38.200000 1 0

Endpoint: u_img/inst_syn_345.clkb
784 38.200000 1 0

Endpoint: u_img/inst_syn_361.clkb
785 38.200000 1 0

Endpoint: u_img/inst_syn_343.clkb
786 38.200000 1 0

Endpoint: u_img/inst_syn_341.clkb
787 38.200000 1 0

Endpoint: u_img/inst_syn_339.clkb
788 38.200000 1 0

Endpoint: u_img/inst_syn_337.clkb
789 38.200000 1 0

Endpoint: u_img/inst_syn_335.clkb
790 38.200000 1 0

Endpoint: u_img/inst_syn_333.clkb
791 38.200000 1 0

Endpoint: u_img/inst_syn_331.clkb
792 38.200000 1 0

Endpoint: u_img/inst_syn_329.clkb
793 38.200000 1 0

Endpoint: u_img/inst_syn_327.clkb
794 38.200000 1 0

Endpoint: u_img/inst_syn_325.clkb
795 38.200000 1 0

Endpoint: u_img/inst_syn_323.clkb
796 38.200000 1 0

Endpoint: u_img/inst_syn_321.clkb
797 38.200000 1 0

Endpoint: u_img/inst_syn_311.clkb
798 38.200000 1 0

Endpoint: u_img/inst_syn_301.clkb
799 38.200000 1 0

Endpoint: u_img/inst_syn_291.clkb
800 38.200000 1 0

Endpoint: u_img/inst_syn_281.clkb
801 38.200000 1 0

Endpoint: u_img/inst_syn_271.clkb
802 38.200000 1 0

Endpoint: u_img/inst_syn_261.clkb
803 38.200000 1 0

Endpoint: u_img/inst_syn_251.clkb
804 38.200000 1 0

Endpoint: u_img/inst_syn_241.clkb
805 38.200000 1 0

Endpoint: u_img/inst_syn_231.clkb
806 38.200000 1 0

Endpoint: u_img/inst_syn_221.clkb
807 38.200000 1 0

Endpoint: u_img/inst_syn_211.clkb
808 38.200000 1 0

Endpoint: u_img/inst_syn_201.clkb
809 38.200000 1 0

Endpoint: u_img/inst_syn_191.clkb
810 38.200000 1 0

Endpoint: u_img/inst_syn_181.clkb
811 38.200000 1 0

Endpoint: u_img/inst_syn_171.clkb
812 38.200000 1 0

Endpoint: u_img/inst_syn_161.clkb
813 38.200000 1 0

Endpoint: u_img/inst_syn_151.clkb
814 38.200000 1 0

Endpoint: u_img/inst_syn_141.clkb
815 38.200000 1 0

Endpoint: u_img/inst_syn_131.clkb
816 38.200000 1 0

Endpoint: u_img/inst_syn_121.clkb
817 38.200000 1 0

Endpoint: u_img/inst_syn_111.clkb
818 38.200000 1 0

Endpoint: u_img/inst_syn_101.clkb
819 38.200000 1 0

Endpoint: u_img/inst_syn_91.clkb
820 38.200000 1 0

Endpoint: u_img/inst_syn_81.clkb
821 38.200000 1 0

Endpoint: u_img/inst_syn_71.clkb
822 38.200000 1 0

Endpoint: u_img/inst_syn_61.clkb
823 38.200000 1 0

Endpoint: u_img/inst_syn_51.clkb
824 38.200000 1 0

Endpoint: u_img/inst_syn_41.clkb
825 38.200000 1 0

Endpoint: u_img/inst_syn_31.clkb
826 38.200000 1 0

Endpoint: u_img/inst_syn_21.clkb
827 38.200000 1 0

Endpoint: u_img/inst_syn_11.clkb
828 38.200000 1 0

Endpoint: u_img/inst_syn_1.clkb
829 38.200000 1 0



clock: u_pll/pll_inst.clkc[1]
832 0 0 0

clock: u_pll/pll_inst.clkc[2]
840 102 20 2
Setup check
850 3
Endpoint: u_camera_init/reg3_syn_34
850 246.420000 5 3
Timing path: u_camera_init/reg3_syn_39.clk->u_camera_init/reg3_syn_34
u_camera_init/reg3_syn_39.clk
u_camera_init/reg3_syn_34
852 246.420000 251.873000 5.453000 2 3
u_camera_init/divider2[1] u_camera_init/add2_syn_56.a[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[4] u_camera_init/reg3_syn_34.mi[1]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/reg3_syn_34
u_camera_init/reg3_syn_37.clk
u_camera_init/reg3_syn_34
890 246.422000 251.873000 5.451000 2 3
u_camera_init/divider2[0] u_camera_init/add2_syn_56.b[0]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[4] u_camera_init/reg3_syn_34.mi[1]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/reg3_syn_34
u_camera_init/reg3_syn_37.clk
u_camera_init/reg3_syn_34
928 246.488000 251.873000 5.385000 2 3
u_camera_init/divider2[2] u_camera_init/add2_syn_56.b[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[4] u_camera_init/reg3_syn_34.mi[1]


Endpoint: u_camera_init/reg3_syn_31
966 246.458000 7 3
Timing path: u_camera_init/reg3_syn_39.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_39.clk
u_camera_init/reg3_syn_31
968 246.458000 251.830000 5.372000 2 3
u_camera_init/divider2[1] u_camera_init/add2_syn_56.a[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[6] u_camera_init/reg3_syn_31.mi[0]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_37.clk
u_camera_init/reg3_syn_31
1006 246.531000 251.830000 5.299000 2 3
u_camera_init/divider2[0] u_camera_init/add2_syn_56.b[0]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[6] u_camera_init/reg3_syn_31.mi[0]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_37.clk
u_camera_init/reg3_syn_31
1044 246.597000 251.830000 5.233000 2 3
u_camera_init/divider2[2] u_camera_init/add2_syn_56.b[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[6] u_camera_init/reg3_syn_31.mi[0]


Endpoint: u_camera_init/add2_syn_56
1082 246.816000 9 3
Timing path: u_camera_init/reg3_syn_39.clk->u_camera_init/add2_syn_56
u_camera_init/reg3_syn_39.clk
u_camera_init/add2_syn_56
1084 246.816000 251.830000 5.014000 2 4
u_camera_init/divider2[1] u_camera_init/add2_syn_56.a[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/add2_syn_53 u_camera_init/add2_syn_58.fci
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/add2_syn_56
u_camera_init/reg3_syn_37.clk
u_camera_init/add2_syn_56
1124 246.889000 251.830000 4.941000 2 4
u_camera_init/divider2[0] u_camera_init/add2_syn_56.b[0]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/add2_syn_53 u_camera_init/add2_syn_58.fci
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/add2_syn_56
u_camera_init/reg3_syn_37.clk
u_camera_init/add2_syn_56
1164 246.955000 251.830000 4.875000 2 4
u_camera_init/divider2[2] u_camera_init/add2_syn_56.b[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/add2_syn_53 u_camera_init/add2_syn_58.fci
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]



Hold check
1204 3
Endpoint: u_camera_init/add2_syn_56
1206 1.091000 9 3
Timing path: u_camera_init/add2_syn_56.clk->u_camera_init/add2_syn_56
u_camera_init/add2_syn_56.clk
u_camera_init/add2_syn_56
1208 1.091000 2.090000 3.181000 1 2
u_camera_init/divider2[7] u_camera_init/add2_syn_58.a[0]
u_camera_init/divider2_b[7] u_camera_init/add2_syn_56.mi[0]

Timing path: u_camera_init/add2_syn_56.clk->u_camera_init/add2_syn_56
u_camera_init/add2_syn_56.clk
u_camera_init/add2_syn_56
1244 1.282000 2.090000 3.372000 1 2
u_camera_init/divider2[8] u_camera_init/add2_syn_58.b[0]
u_camera_init/divider2_b[7] u_camera_init/add2_syn_56.mi[0]

Timing path: u_camera_init/reg3_syn_34.clk->u_camera_init/add2_syn_56
u_camera_init/reg3_syn_34.clk
u_camera_init/add2_syn_56
1280 1.324000 2.090000 3.414000 2 3
u_camera_init/divider2[4] u_camera_init/add2_syn_57.b[0]
u_camera_init/add2_syn_53 u_camera_init/add2_syn_58.fci
u_camera_init/divider2_b[7] u_camera_init/add2_syn_56.mi[0]


Endpoint: u_camera_init/reg3_syn_31
1318 1.150000 5 3
Timing path: u_camera_init/reg3_syn_34.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_34.clk
u_camera_init/reg3_syn_31
1320 1.150000 2.135000 3.285000 1 2
u_camera_init/divider2[4] u_camera_init/add2_syn_57.b[0]
u_camera_init/divider2_b[3] u_camera_init/reg3_syn_31.mi[1]

Timing path: u_camera_init/reg3_syn_31.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_31.clk
u_camera_init/reg3_syn_31
1356 1.292000 2.135000 3.427000 1 2
u_camera_init/divider2[3] u_camera_init/add2_syn_57.a[0]
u_camera_init/divider2_b[3] u_camera_init/reg3_syn_31.mi[1]

Timing path: u_camera_init/reg3_syn_37.clk->u_camera_init/reg3_syn_31
u_camera_init/reg3_syn_37.clk
u_camera_init/reg3_syn_31
1392 1.566000 2.135000 3.701000 2 3
u_camera_init/divider2[2] u_camera_init/add2_syn_56.b[1]
u_camera_init/add2_syn_49 u_camera_init/add2_syn_57.fci
u_camera_init/divider2_b[3] u_camera_init/reg3_syn_31.mi[1]


Endpoint: u_camera_init/add2_syn_56
1430 1.248000 9 3
Timing path: u_camera_init/add2_syn_56.clk->u_camera_init/add2_syn_56
u_camera_init/add2_syn_56.clk
u_camera_init/add2_syn_56
1432 1.248000 2.090000 3.338000 1 2
u_camera_init/divider2[7] u_camera_init/add2_syn_58.a[0]
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]

Timing path: u_camera_init/add2_syn_56.clk->u_camera_init/add2_syn_56
u_camera_init/add2_syn_56.clk
u_camera_init/add2_syn_56
1468 1.390000 2.090000 3.480000 1 2
u_camera_init/divider2[8] u_camera_init/add2_syn_58.b[0]
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]

Timing path: u_camera_init/reg3_syn_34.clk->u_camera_init/add2_syn_56
u_camera_init/reg3_syn_34.clk
u_camera_init/add2_syn_56
1504 1.469000 2.090000 3.559000 2 3
u_camera_init/divider2[4] u_camera_init/add2_syn_57.b[0]
u_camera_init/add2_syn_53 u_camera_init/add2_syn_58.fci
u_camera_init/divider2_b[8] u_camera_init/add2_syn_56.mi[1]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_pll/pll_inst.clkc[0] (24.0MHz)               9.239ns     108.237MHz        0.138ns        92        0.000ns
	  u_pll/pll_inst.clkc[2] (4.0MHz)                3.180ns     314.465MHz        0.066ns        22        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: No clock constraint on 4 clock net(s): 
	cam_pclk_dup_1
	u_camera_init/divider2[7]_syn_2
	u_camera_init/divider2[8]_syn_4
	u_camera_reader/wrreq_syn_8

