/**
 * \file IfxMcds4p2p_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_MCDS/V0.2.1.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Mcds4p2p_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Mcds4p2p_Registers
 * 
 */
#ifndef IFXMCDS4P2P_BF_H
#define IFXMCDS4P2P_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Mcds4p2p_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_MCDS4P2P_CLC_Bits.DISR */
#define IFX_MCDS4P2P_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_CLC_Bits.DISR */
#define IFX_MCDS4P2P_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_CLC_Bits.DISR */
#define IFX_MCDS4P2P_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_CLC_Bits.DISS */
#define IFX_MCDS4P2P_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_CLC_Bits.DISS */
#define IFX_MCDS4P2P_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_CLC_Bits.DISS */
#define IFX_MCDS4P2P_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_CLC_Bits.EDIS */
#define IFX_MCDS4P2P_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_CLC_Bits.EDIS */
#define IFX_MCDS4P2P_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_CLC_Bits.EDIS */
#define IFX_MCDS4P2P_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.TGS */
#define IFX_MCDS4P2P_OCS_TGS_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.TGS */
#define IFX_MCDS4P2P_OCS_TGS_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.TGS */
#define IFX_MCDS4P2P_OCS_TGS_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.TGB */
#define IFX_MCDS4P2P_OCS_TGB_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.TGB */
#define IFX_MCDS4P2P_OCS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.TGB */
#define IFX_MCDS4P2P_OCS_TGB_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.TG_P */
#define IFX_MCDS4P2P_OCS_TG_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.TG_P */
#define IFX_MCDS4P2P_OCS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.TG_P */
#define IFX_MCDS4P2P_OCS_TG_P_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.SUS */
#define IFX_MCDS4P2P_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.SUS */
#define IFX_MCDS4P2P_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.SUS */
#define IFX_MCDS4P2P_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.SUS_P */
#define IFX_MCDS4P2P_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.SUS_P */
#define IFX_MCDS4P2P_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.SUS_P */
#define IFX_MCDS4P2P_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_OCS_Bits.SUSSTA */
#define IFX_MCDS4P2P_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_OCS_Bits.SUSSTA */
#define IFX_MCDS4P2P_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_OCS_Bits.SUSSTA */
#define IFX_MCDS4P2P_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_MCDS4P2P_ID_Bits.MOD_REV */
#define IFX_MCDS4P2P_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_MCDS4P2P_ID_Bits.MOD_REV */
#define IFX_MCDS4P2P_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_MCDS4P2P_ID_Bits.MOD_REV */
#define IFX_MCDS4P2P_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ID_Bits.MOD_TYPE */
#define IFX_MCDS4P2P_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_MCDS4P2P_ID_Bits.MOD_TYPE */
#define IFX_MCDS4P2P_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_MCDS4P2P_ID_Bits.MOD_TYPE */
#define IFX_MCDS4P2P_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_ID_Bits.MOD_NUM */
#define IFX_MCDS4P2P_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_MCDS4P2P_ID_Bits.MOD_NUM */
#define IFX_MCDS4P2P_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_MCDS4P2P_ID_Bits.MOD_NUM */
#define IFX_MCDS4P2P_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TMUX0 */
#define IFX_MCDS4P2P_MUX_TMUX0_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TMUX0 */
#define IFX_MCDS4P2P_MUX_TMUX0_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TMUX0 */
#define IFX_MCDS4P2P_MUX_TMUX0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM0_EN */
#define IFX_MCDS4P2P_MUX_TM0_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM0_EN */
#define IFX_MCDS4P2P_MUX_TM0_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM0_EN */
#define IFX_MCDS4P2P_MUX_TM0_EN_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM0_P */
#define IFX_MCDS4P2P_MUX_TM0_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM0_P */
#define IFX_MCDS4P2P_MUX_TM0_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM0_P */
#define IFX_MCDS4P2P_MUX_TM0_P_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TMUX1 */
#define IFX_MCDS4P2P_MUX_TMUX1_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TMUX1 */
#define IFX_MCDS4P2P_MUX_TMUX1_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TMUX1 */
#define IFX_MCDS4P2P_MUX_TMUX1_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM1_EN */
#define IFX_MCDS4P2P_MUX_TM1_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM1_EN */
#define IFX_MCDS4P2P_MUX_TM1_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM1_EN */
#define IFX_MCDS4P2P_MUX_TM1_EN_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM1_P */
#define IFX_MCDS4P2P_MUX_TM1_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM1_P */
#define IFX_MCDS4P2P_MUX_TM1_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM1_P */
#define IFX_MCDS4P2P_MUX_TM1_P_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TMUX2 */
#define IFX_MCDS4P2P_MUX_TMUX2_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TMUX2 */
#define IFX_MCDS4P2P_MUX_TMUX2_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TMUX2 */
#define IFX_MCDS4P2P_MUX_TMUX2_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM2_EN */
#define IFX_MCDS4P2P_MUX_TM2_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM2_EN */
#define IFX_MCDS4P2P_MUX_TM2_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM2_EN */
#define IFX_MCDS4P2P_MUX_TM2_EN_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM2_P */
#define IFX_MCDS4P2P_MUX_TM2_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM2_P */
#define IFX_MCDS4P2P_MUX_TM2_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM2_P */
#define IFX_MCDS4P2P_MUX_TM2_P_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TMUX3 */
#define IFX_MCDS4P2P_MUX_TMUX3_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TMUX3 */
#define IFX_MCDS4P2P_MUX_TMUX3_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TMUX3 */
#define IFX_MCDS4P2P_MUX_TMUX3_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM3_EN */
#define IFX_MCDS4P2P_MUX_TM3_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM3_EN */
#define IFX_MCDS4P2P_MUX_TM3_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM3_EN */
#define IFX_MCDS4P2P_MUX_TM3_EN_OFF (27u)

/** \brief Length for Ifx_MCDS4P2P_MUX_Bits.TM3_P */
#define IFX_MCDS4P2P_MUX_TM3_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUX_Bits.TM3_P */
#define IFX_MCDS4P2P_MUX_TM3_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUX_Bits.TM3_P */
#define IFX_MCDS4P2P_MUX_TM3_P_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX0 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX0_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX0 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX0_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX0 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX1 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX1_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX1 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX1_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX1 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX1_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX2 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX2_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX2 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX2_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX2 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX2_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX3 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX3_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX3 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX3_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX3 */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX3_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.PPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_PPUMUX_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.PPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_PPUMUX_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.PPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_PPUMUX_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_SPUMUX_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_SPUMUX_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SPUMUX */
#define IFX_MCDS4P2P_MUXTCRC_SPUMUX_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX_P */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX_P */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.TCMUX_P */
#define IFX_MCDS4P2P_MUXTCRC_TCMUX_P_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR0 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR0 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR0 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR0_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR1 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR1 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR1 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR1_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR2 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR2_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR2 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR2_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR2 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR2_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR3 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR3_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR3 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR3_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR3 */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR3_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR_P */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR_P */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.SRIRDWR_P */
#define IFX_MCDS4P2P_MUXTCRC_SRIRDWR_P_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.RC */
#define IFX_MCDS4P2P_MUXTCRC_RC_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.RC */
#define IFX_MCDS4P2P_MUXTCRC_RC_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.RC */
#define IFX_MCDS4P2P_MUXTCRC_RC_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.RC_P */
#define IFX_MCDS4P2P_MUXTCRC_RC_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.RC_P */
#define IFX_MCDS4P2P_MUXTCRC_RC_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.RC_P */
#define IFX_MCDS4P2P_MUXTCRC_RC_P_OFF (27u)

/** \brief Length for Ifx_MCDS4P2P_MUXTCRC_Bits.PERF_EN */
#define IFX_MCDS4P2P_MUXTCRC_PERF_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXTCRC_Bits.PERF_EN */
#define IFX_MCDS4P2P_MUXTCRC_PERF_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXTCRC_Bits.PERF_EN */
#define IFX_MCDS4P2P_MUXTCRC_PERF_EN_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_MUXLOCK_Bits.LOCK */
#define IFX_MCDS4P2P_MUXLOCK_LOCK_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MUXLOCK_Bits.LOCK */
#define IFX_MCDS4P2P_MUXLOCK_LOCK_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MUXLOCK_Bits.LOCK */
#define IFX_MCDS4P2P_MUXLOCK_LOCK_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT0 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT0_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT0 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT0_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT0 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER0SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER0SR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER0SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER0SR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER0SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER0SR_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT1 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT1_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT1 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT1_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT1 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT1_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER1SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER1SR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER1SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER1SR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER1SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER1SR_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT2 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT2_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT2 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT2_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT2 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT2_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER2SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER2SR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER2SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER2SR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER2SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER2SR_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT3 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT3_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT3 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT3_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMEOUT3 */
#define IFX_MCDS4P2P_PALTIMER_TIMEOUT3_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER3SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER3SR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER3SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER3SR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMER3SR */
#define IFX_MCDS4P2P_PALTIMER_TIMER3SR_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_PALTIMER_Bits.TIMERDIS */
#define IFX_MCDS4P2P_PALTIMER_TIMERDIS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PALTIMER_Bits.TIMERDIS */
#define IFX_MCDS4P2P_PALTIMER_TIMERDIS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PALTIMER_Bits.TIMERDIS */
#define IFX_MCDS4P2P_PALTIMER_TIMERDIS_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN00 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN01 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN02 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN03 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN04 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN05 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN06 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN07 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN08 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN09 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN10 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN11 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN12 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN13 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN14 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN15 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN16 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN17 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN18 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN19 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN20 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN21 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN22 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN23 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN24 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN25 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN26 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN27 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN28 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN29 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN30 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDA_Bits.EN31 */
#define IFX_MCDS4P2P_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_MCDS4P2P_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_VM_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD00 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD01 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD02 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD03 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD04 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD05 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD06 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.RD07 */
#define IFX_MCDS4P2P_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR00 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR01 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR02 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR03 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR04 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR05 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR06 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_ACCEN_PRS_Bits.WR07 */
#define IFX_MCDS4P2P_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.STATE */
#define IFX_MCDS4P2P_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.STATE */
#define IFX_MCDS4P2P_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.STATE */
#define IFX_MCDS4P2P_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.SWEN */
#define IFX_MCDS4P2P_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.SWEN */
#define IFX_MCDS4P2P_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.SWEN */
#define IFX_MCDS4P2P_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.VM */
#define IFX_MCDS4P2P_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.VM */
#define IFX_MCDS4P2P_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.VM */
#define IFX_MCDS4P2P_PROT_VM_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.VMEN */
#define IFX_MCDS4P2P_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.VMEN */
#define IFX_MCDS4P2P_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.VMEN */
#define IFX_MCDS4P2P_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.PRS */
#define IFX_MCDS4P2P_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.PRS */
#define IFX_MCDS4P2P_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.PRS */
#define IFX_MCDS4P2P_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.PRSEN */
#define IFX_MCDS4P2P_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.PRSEN */
#define IFX_MCDS4P2P_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.PRSEN */
#define IFX_MCDS4P2P_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.TAGID */
#define IFX_MCDS4P2P_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.TAGID */
#define IFX_MCDS4P2P_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.TAGID */
#define IFX_MCDS4P2P_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.ODEF */
#define IFX_MCDS4P2P_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.ODEF */
#define IFX_MCDS4P2P_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.ODEF */
#define IFX_MCDS4P2P_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_PROT_Bits.OWEN */
#define IFX_MCDS4P2P_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_PROT_Bits.OWEN */
#define IFX_MCDS4P2P_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_PROT_Bits.OWEN */
#define IFX_MCDS4P2P_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLA_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLA_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLA_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_MCDS4P2P_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLB_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLB_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLB_Bits.KRST */
#define IFX_MCDS4P2P_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_RST_CTRLB_Bits.STATCLR */
#define IFX_MCDS4P2P_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_CTRLB_Bits.STATCLR */
#define IFX_MCDS4P2P_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_CTRLB_Bits.STATCLR */
#define IFX_MCDS4P2P_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_RST_STAT_Bits.KRST */
#define IFX_MCDS4P2P_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_STAT_Bits.KRST */
#define IFX_MCDS4P2P_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_STAT_Bits.KRST */
#define IFX_MCDS4P2P_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_RST_STAT_Bits.GRST0 */
#define IFX_MCDS4P2P_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_STAT_Bits.GRST0 */
#define IFX_MCDS4P2P_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_STAT_Bits.GRST0 */
#define IFX_MCDS4P2P_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_RST_STAT_Bits.GRST1 */
#define IFX_MCDS4P2P_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_STAT_Bits.GRST1 */
#define IFX_MCDS4P2P_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_STAT_Bits.GRST1 */
#define IFX_MCDS4P2P_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_RST_STAT_Bits.GRST2 */
#define IFX_MCDS4P2P_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_STAT_Bits.GRST2 */
#define IFX_MCDS4P2P_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_STAT_Bits.GRST2 */
#define IFX_MCDS4P2P_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_RST_STAT_Bits.GRST3 */
#define IFX_MCDS4P2P_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_RST_STAT_Bits.GRST3 */
#define IFX_MCDS4P2P_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_RST_STAT_Bits.GRST3 */
#define IFX_MCDS4P2P_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_FIFONOW_Bits.NOW */
#define IFX_MCDS4P2P_FIFONOW_NOW_LEN (26u)

/** \brief Mask for Ifx_MCDS4P2P_FIFONOW_Bits.NOW */
#define IFX_MCDS4P2P_FIFONOW_NOW_MSK (0x3ffffffu)

/** \brief Offset for Ifx_MCDS4P2P_FIFONOW_Bits.NOW */
#define IFX_MCDS4P2P_FIFONOW_NOW_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_FIFOBOT_Bits.BOTTOM */
#define IFX_MCDS4P2P_FIFOBOT_BOTTOM_LEN (19u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOBOT_Bits.BOTTOM */
#define IFX_MCDS4P2P_FIFOBOT_BOTTOM_MSK (0x7ffffu)

/** \brief Offset for Ifx_MCDS4P2P_FIFOBOT_Bits.BOTTOM */
#define IFX_MCDS4P2P_FIFOBOT_BOTTOM_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_FIFOPRE_Bits.PRE */
#define IFX_MCDS4P2P_FIFOPRE_PRE_LEN (27u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOPRE_Bits.PRE */
#define IFX_MCDS4P2P_FIFOPRE_PRE_MSK (0x7ffffffu)

/** \brief Offset for Ifx_MCDS4P2P_FIFOPRE_Bits.PRE */
#define IFX_MCDS4P2P_FIFOPRE_PRE_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_FIFOTOP_Bits.TOP */
#define IFX_MCDS4P2P_FIFOTOP_TOP_LEN (20u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOTOP_Bits.TOP */
#define IFX_MCDS4P2P_FIFOTOP_TOP_MSK (0xfffffu)

/** \brief Offset for Ifx_MCDS4P2P_FIFOTOP_Bits.TOP */
#define IFX_MCDS4P2P_FIFOTOP_TOP_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.TRG */
#define IFX_MCDS4P2P_FIFOCTL_TRG_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.TRG */
#define IFX_MCDS4P2P_FIFOCTL_TRG_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.TRG */
#define IFX_MCDS4P2P_FIFOCTL_TRG_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.FFE */
#define IFX_MCDS4P2P_FIFOCTL_FFE_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.FFE */
#define IFX_MCDS4P2P_FIFOCTL_FFE_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.FFE */
#define IFX_MCDS4P2P_FIFOCTL_FFE_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.TME */
#define IFX_MCDS4P2P_FIFOCTL_TME_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.TME */
#define IFX_MCDS4P2P_FIFOCTL_TME_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.TME */
#define IFX_MCDS4P2P_FIFOCTL_TME_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE_P */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE_P */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.DMC_MODE_P */
#define IFX_MCDS4P2P_FIFOCTL_DMC_MODE_P_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.TRDIS */
#define IFX_MCDS4P2P_FIFOCTL_TRDIS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.TRDIS */
#define IFX_MCDS4P2P_FIFOCTL_TRDIS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.TRDIS */
#define IFX_MCDS4P2P_FIFOCTL_TRDIS_OFF (9u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.TRON */
#define IFX_MCDS4P2P_FIFOCTL_TRON_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.TRON */
#define IFX_MCDS4P2P_FIFOCTL_TRON_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.TRON */
#define IFX_MCDS4P2P_FIFOCTL_TRON_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.TROFF */
#define IFX_MCDS4P2P_FIFOCTL_TROFF_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.TROFF */
#define IFX_MCDS4P2P_FIFOCTL_TROFF_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.TROFF */
#define IFX_MCDS4P2P_FIFOCTL_TROFF_OFF (11u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.FLSH */
#define IFX_MCDS4P2P_FIFOCTL_FLSH_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.FLSH */
#define IFX_MCDS4P2P_FIFOCTL_FLSH_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.FLSH */
#define IFX_MCDS4P2P_FIFOCTL_FLSH_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.CLR */
#define IFX_MCDS4P2P_FIFOCTL_CLR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.CLR */
#define IFX_MCDS4P2P_FIFOCTL_CLR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.CLR */
#define IFX_MCDS4P2P_FIFOCTL_CLR_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.SET */
#define IFX_MCDS4P2P_FIFOCTL_SET_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.SET */
#define IFX_MCDS4P2P_FIFOCTL_SET_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.SET */
#define IFX_MCDS4P2P_FIFOCTL_SET_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_LEN (7u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_MSK (0x7fu)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO_P */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_P_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO_P */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_P_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOCTL_Bits.CTTO_P */
#define IFX_MCDS4P2P_FIFOCTL_CTTO_P_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.COUNT */
#define IFX_MCDS4P2P_FIFOOVRCNT_COUNT_LEN (8u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.COUNT */
#define IFX_MCDS4P2P_FIFOOVRCNT_COUNT_MSK (0xffu)

/** \brief Offset for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.COUNT */
#define IFX_MCDS4P2P_FIFOOVRCNT_COUNT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.CLR */
#define IFX_MCDS4P2P_FIFOOVRCNT_CLR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.CLR */
#define IFX_MCDS4P2P_FIFOOVRCNT_CLR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_FIFOOVRCNT_Bits.CLR */
#define IFX_MCDS4P2P_FIFOOVRCNT_CLR_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_TBUFFLV_Bits.CURLVL */
#define IFX_MCDS4P2P_TBUFFLV_CURLVL_LEN (11u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFFLV_Bits.CURLVL */
#define IFX_MCDS4P2P_TBUFFLV_CURLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_MCDS4P2P_TBUFFLV_Bits.CURLVL */
#define IFX_MCDS4P2P_TBUFFLV_CURLVL_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TBUFFLV_Bits.MAXLVL */
#define IFX_MCDS4P2P_TBUFFLV_MAXLVL_LEN (11u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFFLV_Bits.MAXLVL */
#define IFX_MCDS4P2P_TBUFFLV_MAXLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_MCDS4P2P_TBUFFLV_Bits.MAXLVL */
#define IFX_MCDS4P2P_TBUFFLV_MAXLVL_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TBUFFLV_Bits.WRAP */
#define IFX_MCDS4P2P_TBUFFLV_WRAP_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFFLV_Bits.WRAP */
#define IFX_MCDS4P2P_TBUFFLV_WRAP_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TBUFFLV_Bits.WRAP */
#define IFX_MCDS4P2P_TBUFFLV_WRAP_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL0 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL0_LEN (10u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL0 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL0_MSK (0x3ffu)

/** \brief Offset for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL0 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL1 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL1_LEN (10u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL1 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL1_MSK (0x3ffu)

/** \brief Offset for Ifx_MCDS4P2P_TBUFWMLV_Bits.WMLVL1 */
#define IFX_MCDS4P2P_TBUFWMLV_WMLVL1_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TBUFRDNOW_Bits.RDNOW */
#define IFX_MCDS4P2P_TBUFRDNOW_RDNOW_LEN (10u)

/** \brief Mask for Ifx_MCDS4P2P_TBUFRDNOW_Bits.RDNOW */
#define IFX_MCDS4P2P_TBUFRDNOW_RDNOW_MSK (0x3ffu)

/** \brief Offset for Ifx_MCDS4P2P_TBUFRDNOW_Bits.RDNOW */
#define IFX_MCDS4P2P_TBUFRDNOW_RDNOW_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_TSUREFCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUREFCNT_COUNT_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TSUREFCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUREFCNT_COUNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TSUREFCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUREFCNT_COUNT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TSUPRSCL_Bits.RELOAD */
#define IFX_MCDS4P2P_TSUPRSCL_RELOAD_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TSUPRSCL_Bits.RELOAD */
#define IFX_MCDS4P2P_TSUPRSCL_RELOAD_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TSUPRSCL_Bits.RELOAD */
#define IFX_MCDS4P2P_TSUPRSCL_RELOAD_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TSUEMUCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUEMUCNT_COUNT_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TSUEMUCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUEMUCNT_COUNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TSUEMUCNT_Bits.COUNT */
#define IFX_MCDS4P2P_TSUEMUCNT_COUNT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_MCXEVT_EIQ0_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_MCXEVT_EIQ0_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_MCXEVT_EIQ0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_MCXEVT_EIQ1_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_MCXEVT_EIQ1_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_MCXEVT_EIQ1_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_MCXEVT_EIQ2_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_MCXEVT_EIQ2_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_MCXEVT_EIQ2_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_MCXEVT_EIQ3_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_MCXEVT_EIQ3_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_MCXEVT_EIQ3_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_MCXEVT_EIQ4_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_MCXEVT_EIQ4_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_MCXEVT_EIQ4_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_MCXEVT_EIQ5_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_MCXEVT_EIQ5_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_MCXEVT_EIQ5_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_MCXEVT_EIQ6_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_MCXEVT_EIQ6_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_MCXEVT_EIQ6_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_MCXEVT_EIQ7_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_MCXEVT_EIQ7_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_MCXEVT_EIQ7_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_MCXEVT_EIQ8_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_MCXEVT_EIQ8_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_MCXEVT_EIQ8_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_MCXEVT_EIQ9_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_MCXEVT_EIQ9_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_MCXEVT_EIQ9_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_MCXEVT_EIQ10_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_MCXEVT_EIQ10_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_MCXEVT_EIQ10_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_MCXEVT_EIQ11_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_MCXEVT_EIQ11_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_MCXEVT_EIQ11_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_MCXEVT_EIQ12_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_MCXEVT_EIQ12_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_MCXEVT_EIQ12_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_MCXEVT_EIQ13_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_MCXEVT_EIQ13_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_MCXEVT_EIQ13_OFF (26u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_MCXEVT_EIQ14_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_MCXEVT_EIQ14_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_MCXEVT_EIQ14_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_MCXEVT_EIQ15_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_MCXEVT_EIQ15_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_MCXEVT_EIQ15_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIS0 */
#define IFX_MCDS4P2P_MCXACT_AIS0_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIS0 */
#define IFX_MCDS4P2P_MCXACT_AIS0_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIS0 */
#define IFX_MCDS4P2P_MCXACT_AIS0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_MCXACT_AIQ0_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_MCXACT_AIQ0_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_MCXACT_AIQ0_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.LV0 */
#define IFX_MCDS4P2P_MCXACT_LV0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.LV0 */
#define IFX_MCDS4P2P_MCXACT_LV0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.LV0 */
#define IFX_MCDS4P2P_MCXACT_LV0_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIS1 */
#define IFX_MCDS4P2P_MCXACT_AIS1_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIS1 */
#define IFX_MCDS4P2P_MCXACT_AIS1_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIS1 */
#define IFX_MCDS4P2P_MCXACT_AIS1_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_MCXACT_AIQ1_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_MCXACT_AIQ1_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_MCXACT_AIQ1_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.LV1 */
#define IFX_MCDS4P2P_MCXACT_LV1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.LV1 */
#define IFX_MCDS4P2P_MCXACT_LV1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.LV1 */
#define IFX_MCDS4P2P_MCXACT_LV1_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIS2 */
#define IFX_MCDS4P2P_MCXACT_AIS2_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIS2 */
#define IFX_MCDS4P2P_MCXACT_AIS2_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIS2 */
#define IFX_MCDS4P2P_MCXACT_AIS2_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_MCXACT_AIQ2_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_MCXACT_AIQ2_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_MCXACT_AIQ2_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.LV2 */
#define IFX_MCDS4P2P_MCXACT_LV2_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.LV2 */
#define IFX_MCDS4P2P_MCXACT_LV2_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.LV2 */
#define IFX_MCDS4P2P_MCXACT_LV2_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIS3 */
#define IFX_MCDS4P2P_MCXACT_AIS3_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIS3 */
#define IFX_MCDS4P2P_MCXACT_AIS3_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIS3 */
#define IFX_MCDS4P2P_MCXACT_AIS3_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_MCXACT_AIQ3_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_MCXACT_AIQ3_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_MCXACT_AIQ3_OFF (29u)

/** \brief Length for Ifx_MCDS4P2P_MCXACT_Bits.LV3 */
#define IFX_MCDS4P2P_MCXACT_LV3_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCXACT_Bits.LV3 */
#define IFX_MCDS4P2P_MCXACT_LV3_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCXACT_Bits.LV3 */
#define IFX_MCDS4P2P_MCXACT_LV3_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.INC0 */
#define IFX_MCDS4P2P_MCX_CCL_INC0_LEN (7u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.INC0 */
#define IFX_MCDS4P2P_MCX_CCL_INC0_MSK (0x7fu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.INC0 */
#define IFX_MCDS4P2P_MCX_CCL_INC0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV0 */
#define IFX_MCDS4P2P_MCX_CCL_ILV0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV0 */
#define IFX_MCDS4P2P_MCX_CCL_ILV0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV0 */
#define IFX_MCDS4P2P_MCX_CCL_ILV0_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR0 */
#define IFX_MCDS4P2P_MCX_CCL_CLR0_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR0 */
#define IFX_MCDS4P2P_MCX_CCL_CLR0_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR0 */
#define IFX_MCDS4P2P_MCX_CCL_CLR0_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV0 */
#define IFX_MCDS4P2P_MCX_CCL_CLV0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV0 */
#define IFX_MCDS4P2P_MCX_CCL_CLV0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV0 */
#define IFX_MCDS4P2P_MCX_CCL_CLV0_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.INC1 */
#define IFX_MCDS4P2P_MCX_CCL_INC1_LEN (7u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.INC1 */
#define IFX_MCDS4P2P_MCX_CCL_INC1_MSK (0x7fu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.INC1 */
#define IFX_MCDS4P2P_MCX_CCL_INC1_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV1 */
#define IFX_MCDS4P2P_MCX_CCL_ILV1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV1 */
#define IFX_MCDS4P2P_MCX_CCL_ILV1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.ILV1 */
#define IFX_MCDS4P2P_MCX_CCL_ILV1_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR1 */
#define IFX_MCDS4P2P_MCX_CCL_CLR1_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR1 */
#define IFX_MCDS4P2P_MCX_CCL_CLR1_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.CLR1 */
#define IFX_MCDS4P2P_MCX_CCL_CLR1_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV1 */
#define IFX_MCDS4P2P_MCX_CCL_CLV1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV1 */
#define IFX_MCDS4P2P_MCX_CCL_CLV1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CCL_Bits.CLV1 */
#define IFX_MCDS4P2P_MCX_CCL_CLV1_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_MCX_LMT_Bits.LIMIT */
#define IFX_MCDS4P2P_MCX_LMT_LIMIT_LEN (16u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_LMT_Bits.LIMIT */
#define IFX_MCDS4P2P_MCX_LMT_LIMIT_MSK (0xffffu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_LMT_Bits.LIMIT */
#define IFX_MCDS4P2P_MCX_LMT_LIMIT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD0 */
#define IFX_MCDS4P2P_MCX_LMT_MOD0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD0 */
#define IFX_MCDS4P2P_MCX_LMT_MOD0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD0 */
#define IFX_MCDS4P2P_MCX_LMT_MOD0_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD1 */
#define IFX_MCDS4P2P_MCX_LMT_MOD1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD1 */
#define IFX_MCDS4P2P_MCX_LMT_MOD1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_MCX_LMT_Bits.MOD1 */
#define IFX_MCDS4P2P_MCX_LMT_MOD1_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_MCX_CNT_Bits.COUNT */
#define IFX_MCDS4P2P_MCX_CNT_COUNT_LEN (16u)

/** \brief Mask for Ifx_MCDS4P2P_MCX_CNT_Bits.COUNT */
#define IFX_MCDS4P2P_MCX_CNT_COUNT_MSK (0xffffu)

/** \brief Offset for Ifx_MCDS4P2P_MCX_CNT_Bits.COUNT */
#define IFX_MCDS4P2P_MCX_CNT_COUNT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.NESTED_EXCP */
#define IFX_MCDS4P2P_TCDCTS_NESTED_EXCP_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.NESTED_EXCP */
#define IFX_MCDS4P2P_TCDCTS_NESTED_EXCP_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.NESTED_EXCP */
#define IFX_MCDS4P2P_TCDCTS_NESTED_EXCP_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.IEN */
#define IFX_MCDS4P2P_TCDCTS_IEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.IEN */
#define IFX_MCDS4P2P_TCDCTS_IEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.IEN */
#define IFX_MCDS4P2P_TCDCTS_IEN_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.VM */
#define IFX_MCDS4P2P_TCDCTS_VM_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.VM */
#define IFX_MCDS4P2P_TCDCTS_VM_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.VM */
#define IFX_MCDS4P2P_TCDCTS_VM_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.PRS */
#define IFX_MCDS4P2P_TCDCTS_PRS_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.PRS */
#define IFX_MCDS4P2P_TCDCTS_PRS_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.PRS */
#define IFX_MCDS4P2P_TCDCTS_PRS_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.NR */
#define IFX_MCDS4P2P_TCDCTS_NR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.NR */
#define IFX_MCDS4P2P_TCDCTS_NR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.NR */
#define IFX_MCDS4P2P_TCDCTS_NR_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.DBGEN */
#define IFX_MCDS4P2P_TCDCTS_DBGEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.DBGEN */
#define IFX_MCDS4P2P_TCDCTS_DBGEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.DBGEN */
#define IFX_MCDS4P2P_TCDCTS_DBGEN_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.CLKDIV */
#define IFX_MCDS4P2P_TCDCTS_CLKDIV_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.CLKDIV */
#define IFX_MCDS4P2P_TCDCTS_CLKDIV_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.CLKDIV */
#define IFX_MCDS4P2P_TCDCTS_CLKDIV_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.ERR_SRI_BUS */
#define IFX_MCDS4P2P_TCDCTS_ERR_SRI_BUS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.ERR_SRI_BUS */
#define IFX_MCDS4P2P_TCDCTS_ERR_SRI_BUS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.ERR_SRI_BUS */
#define IFX_MCDS4P2P_TCDCTS_ERR_SRI_BUS_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TCDCTS_Bits.ARR */
#define IFX_MCDS4P2P_TCDCTS_ARR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCTS_Bits.ARR */
#define IFX_MCDS4P2P_TCDCTS_ARR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCDCTS_Bits.ARR */
#define IFX_MCDS4P2P_TCDCTS_ARR_OFF (17u)

/** \brief Length for Ifx_MCDS4P2P_TCCIP_Bits.CURRENT */
#define IFX_MCDS4P2P_TCCIP_CURRENT_LEN (31u)

/** \brief Mask for Ifx_MCDS4P2P_TCCIP_Bits.CURRENT */
#define IFX_MCDS4P2P_TCCIP_CURRENT_MSK (0x7fffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCCIP_Bits.CURRENT */
#define IFX_MCDS4P2P_TCCIP_CURRENT_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_TCCFT_Bits.VSHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_VSHRT_FCT_LEN (10u)

/** \brief Mask for Ifx_MCDS4P2P_TCCFT_Bits.VSHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_VSHRT_FCT_MSK (0x3ffu)

/** \brief Offset for Ifx_MCDS4P2P_TCCFT_Bits.VSHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_VSHRT_FCT_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCCFT_Bits.SHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_SHRT_FCT_LEN (10u)

/** \brief Mask for Ifx_MCDS4P2P_TCCFT_Bits.SHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_SHRT_FCT_MSK (0x3ffu)

/** \brief Offset for Ifx_MCDS4P2P_TCCFT_Bits.SHRT_FCT */
#define IFX_MCDS4P2P_TCCFT_SHRT_FCT_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TCADRALIAS_Bits.PTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_PTUALIAS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCADRALIAS_Bits.PTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_PTUALIAS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCADRALIAS_Bits.PTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_PTUALIAS_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCADRALIAS_Bits.DTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_DTUALIAS_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCADRALIAS_Bits.DTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_DTUALIAS_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCADRALIAS_Bits.DTUALIAS */
#define IFX_MCDS4P2P_TCADRALIAS_DTUALIAS_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_TCADRALIAS_Bits.FGACLTEN */
#define IFX_MCDS4P2P_TCADRALIAS_FGACLTEN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCADRALIAS_Bits.FGACLTEN */
#define IFX_MCDS4P2P_TCADRALIAS_FGACLTEN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCADRALIAS_Bits.FGACLTEN */
#define IFX_MCDS4P2P_TCADRALIAS_FGACLTEN_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_TCDCUBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCDCUBND_BOUND_LEN (18u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCUBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCDCUBND_BOUND_MSK (0x3ffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCDCUBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCDCUBND_BOUND_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCDCURNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCDCURNG_RANGE_LEN (18u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCURNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCDCURNG_RANGE_MSK (0x3ffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCDCURNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCDCURNG_RANGE_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCDCUMSK_Bits.MASK */
#define IFX_MCDS4P2P_TCDCUMSK_MASK_LEN (18u)

/** \brief Mask for Ifx_MCDS4P2P_TCDCUMSK_Bits.MASK */
#define IFX_MCDS4P2P_TCDCUMSK_MASK_MSK (0x3ffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCDCUMSK_Bits.MASK */
#define IFX_MCDS4P2P_TCDCUMSK_MASK_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCPALBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCPALBND_BOUND_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCPALBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCPALBND_BOUND_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCPALBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCPALBND_BOUND_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCPALRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCPALRNG_RANGE_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCPALRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCPALRNG_RANGE_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCPALRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCPALRNG_RANGE_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCPALMAP_Bits.OFFSET */
#define IFX_MCDS4P2P_TCPALMAP_OFFSET_LEN (11u)

/** \brief Mask for Ifx_MCDS4P2P_TCPALMAP_Bits.OFFSET */
#define IFX_MCDS4P2P_TCPALMAP_OFFSET_MSK (0x7ffu)

/** \brief Offset for Ifx_MCDS4P2P_TCPALMAP_Bits.OFFSET */
#define IFX_MCDS4P2P_TCPALMAP_OFFSET_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_TCPALMAP_Bits.GRAIN */
#define IFX_MCDS4P2P_TCPALMAP_GRAIN_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_TCPALMAP_Bits.GRAIN */
#define IFX_MCDS4P2P_TCPALMAP_GRAIN_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_TCPALMAP_Bits.GRAIN */
#define IFX_MCDS4P2P_TCPALMAP_GRAIN_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_TCPALMAP_Bits.EN */
#define IFX_MCDS4P2P_TCPALMAP_EN_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCPALMAP_Bits.EN */
#define IFX_MCDS4P2P_TCPALMAP_EN_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCPALMAP_Bits.EN */
#define IFX_MCDS4P2P_TCPALMAP_EN_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_TCEABND_Bits.BOUND */
#define IFX_MCDS4P2P_TCEABND_BOUND_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCEABND_Bits.BOUND */
#define IFX_MCDS4P2P_TCEABND_BOUND_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCEABND_Bits.BOUND */
#define IFX_MCDS4P2P_TCEABND_BOUND_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCEARNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCEARNG_RANGE_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCEARNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCEARNG_RANGE_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCEARNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCEARNG_RANGE_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDBND_Bits.BOUND_31_0 */
#define IFX_MCDS4P2P_TCWDBND_BOUND_31_0_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDBND_Bits.BOUND_31_0 */
#define IFX_MCDS4P2P_TCWDBND_BOUND_31_0_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDBND_Bits.BOUND_31_0 */
#define IFX_MCDS4P2P_TCWDBND_BOUND_31_0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDHBND_Bits.BOUND_63_32 */
#define IFX_MCDS4P2P_TCWDHBND_BOUND_63_32_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDHBND_Bits.BOUND_63_32 */
#define IFX_MCDS4P2P_TCWDHBND_BOUND_63_32_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDHBND_Bits.BOUND_63_32 */
#define IFX_MCDS4P2P_TCWDHBND_BOUND_63_32_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDRNG_Bits.RANGE_31_0 */
#define IFX_MCDS4P2P_TCWDRNG_RANGE_31_0_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDRNG_Bits.RANGE_31_0 */
#define IFX_MCDS4P2P_TCWDRNG_RANGE_31_0_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDRNG_Bits.RANGE_31_0 */
#define IFX_MCDS4P2P_TCWDRNG_RANGE_31_0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDHRNG_Bits.RANGE_63_32 */
#define IFX_MCDS4P2P_TCWDHRNG_RANGE_63_32_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDHRNG_Bits.RANGE_63_32 */
#define IFX_MCDS4P2P_TCWDHRNG_RANGE_63_32_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDHRNG_Bits.RANGE_63_32 */
#define IFX_MCDS4P2P_TCWDHRNG_RANGE_63_32_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDMSK_Bits.MASK_31_0 */
#define IFX_MCDS4P2P_TCWDMSK_MASK_31_0_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDMSK_Bits.MASK_31_0 */
#define IFX_MCDS4P2P_TCWDMSK_MASK_31_0_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDMSK_Bits.MASK_31_0 */
#define IFX_MCDS4P2P_TCWDMSK_MASK_31_0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDHMSK_Bits.MASK_63_32 */
#define IFX_MCDS4P2P_TCWDHMSK_MASK_63_32_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDHMSK_Bits.MASK_63_32 */
#define IFX_MCDS4P2P_TCWDHMSK_MASK_63_32_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDHMSK_Bits.MASK_63_32 */
#define IFX_MCDS4P2P_TCWDHMSK_MASK_63_32_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCWDSGN_Bits.SIGN */
#define IFX_MCDS4P2P_TCWDSGN_SIGN_LEN (6u)

/** \brief Mask for Ifx_MCDS4P2P_TCWDSGN_Bits.SIGN */
#define IFX_MCDS4P2P_TCWDSGN_SIGN_MSK (0x3fu)

/** \brief Offset for Ifx_MCDS4P2P_TCWDSGN_Bits.SIGN */
#define IFX_MCDS4P2P_TCWDSGN_SIGN_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCACBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCACBND_BOUND_LEN (23u)

/** \brief Mask for Ifx_MCDS4P2P_TCACBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCACBND_BOUND_MSK (0x7fffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCACBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCACBND_BOUND_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCACRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCACRNG_RANGE_LEN (23u)

/** \brief Mask for Ifx_MCDS4P2P_TCACRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCACRNG_RANGE_MSK (0x7fffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCACRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCACRNG_RANGE_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.SVM */
#define IFX_MCDS4P2P_TCACMSK_SVM_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.SVM */
#define IFX_MCDS4P2P_TCACMSK_SVM_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.SVM */
#define IFX_MCDS4P2P_TCACMSK_SVM_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.MASTER */
#define IFX_MCDS4P2P_TCACMSK_MASTER_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.MASTER */
#define IFX_MCDS4P2P_TCACMSK_MASTER_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.MASTER */
#define IFX_MCDS4P2P_TCACMSK_MASTER_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.SUBCHANNEL */
#define IFX_MCDS4P2P_TCACMSK_SUBCHANNEL_LEN (7u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.SUBCHANNEL */
#define IFX_MCDS4P2P_TCACMSK_SUBCHANNEL_MSK (0x7fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.SUBCHANNEL */
#define IFX_MCDS4P2P_TCACMSK_SUBCHANNEL_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.WR */
#define IFX_MCDS4P2P_TCACMSK_WR_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.WR */
#define IFX_MCDS4P2P_TCACMSK_WR_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.WR */
#define IFX_MCDS4P2P_TCACMSK_WR_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.RD */
#define IFX_MCDS4P2P_TCACMSK_RD_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.RD */
#define IFX_MCDS4P2P_TCACMSK_RD_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.RD */
#define IFX_MCDS4P2P_TCACMSK_RD_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.VM */
#define IFX_MCDS4P2P_TCACMSK_VM_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.VM */
#define IFX_MCDS4P2P_TCACMSK_VM_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.VM */
#define IFX_MCDS4P2P_TCACMSK_VM_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.PRS */
#define IFX_MCDS4P2P_TCACMSK_PRS_LEN (3u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.PRS */
#define IFX_MCDS4P2P_TCACMSK_PRS_MSK (0x7u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.PRS */
#define IFX_MCDS4P2P_TCACMSK_PRS_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_TCACMSK_Bits.MSK */
#define IFX_MCDS4P2P_TCACMSK_MSK_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACMSK_Bits.MSK */
#define IFX_MCDS4P2P_TCACMSK_MSK_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACMSK_Bits.MSK */
#define IFX_MCDS4P2P_TCACMSK_MSK_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL0_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL0_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL0_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL0_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL0 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL0_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL1_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL1_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_TCDTUFLV_Bits.CURLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_CURLVL1_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL1_LEN (4u)

/** \brief Mask for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL1_MSK (0xfu)

/** \brief Offset for Ifx_MCDS4P2P_TCDTUFLV_Bits.MAXLVL1 */
#define IFX_MCDS4P2P_TCDTUFLV_MAXLVL1_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_TCEVT_EIQ0_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_TCEVT_EIQ0_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ0 */
#define IFX_MCDS4P2P_TCEVT_EIQ0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_TCEVT_EIQ1_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_TCEVT_EIQ1_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ1 */
#define IFX_MCDS4P2P_TCEVT_EIQ1_OFF (2u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_TCEVT_EIQ2_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_TCEVT_EIQ2_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ2 */
#define IFX_MCDS4P2P_TCEVT_EIQ2_OFF (4u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_TCEVT_EIQ3_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_TCEVT_EIQ3_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ3 */
#define IFX_MCDS4P2P_TCEVT_EIQ3_OFF (6u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_TCEVT_EIQ4_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_TCEVT_EIQ4_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ4 */
#define IFX_MCDS4P2P_TCEVT_EIQ4_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_TCEVT_EIQ5_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_TCEVT_EIQ5_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ5 */
#define IFX_MCDS4P2P_TCEVT_EIQ5_OFF (10u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_TCEVT_EIQ6_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_TCEVT_EIQ6_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ6 */
#define IFX_MCDS4P2P_TCEVT_EIQ6_OFF (12u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_TCEVT_EIQ7_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_TCEVT_EIQ7_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ7 */
#define IFX_MCDS4P2P_TCEVT_EIQ7_OFF (14u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_TCEVT_EIQ8_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_TCEVT_EIQ8_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ8 */
#define IFX_MCDS4P2P_TCEVT_EIQ8_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_TCEVT_EIQ9_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_TCEVT_EIQ9_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ9 */
#define IFX_MCDS4P2P_TCEVT_EIQ9_OFF (18u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_TCEVT_EIQ10_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_TCEVT_EIQ10_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ10 */
#define IFX_MCDS4P2P_TCEVT_EIQ10_OFF (20u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_TCEVT_EIQ11_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_TCEVT_EIQ11_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ11 */
#define IFX_MCDS4P2P_TCEVT_EIQ11_OFF (22u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_TCEVT_EIQ12_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_TCEVT_EIQ12_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ12 */
#define IFX_MCDS4P2P_TCEVT_EIQ12_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_TCEVT_EIQ13_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_TCEVT_EIQ13_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ13 */
#define IFX_MCDS4P2P_TCEVT_EIQ13_OFF (26u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_TCEVT_EIQ14_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_TCEVT_EIQ14_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ14 */
#define IFX_MCDS4P2P_TCEVT_EIQ14_OFF (28u)

/** \brief Length for Ifx_MCDS4P2P_TCEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_TCEVT_EIQ15_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_TCEVT_EIQ15_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCEVT_Bits.EIQ15 */
#define IFX_MCDS4P2P_TCEVT_EIQ15_OFF (30u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIS0 */
#define IFX_MCDS4P2P_TCACT_AIS0_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIS0 */
#define IFX_MCDS4P2P_TCACT_AIS0_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIS0 */
#define IFX_MCDS4P2P_TCACT_AIS0_OFF (0u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_TCACT_AIQ0_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_TCACT_AIQ0_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIQ0 */
#define IFX_MCDS4P2P_TCACT_AIQ0_OFF (5u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.LV0 */
#define IFX_MCDS4P2P_TCACT_LV0_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.LV0 */
#define IFX_MCDS4P2P_TCACT_LV0_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.LV0 */
#define IFX_MCDS4P2P_TCACT_LV0_OFF (7u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIS1 */
#define IFX_MCDS4P2P_TCACT_AIS1_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIS1 */
#define IFX_MCDS4P2P_TCACT_AIS1_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIS1 */
#define IFX_MCDS4P2P_TCACT_AIS1_OFF (8u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_TCACT_AIQ1_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_TCACT_AIQ1_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIQ1 */
#define IFX_MCDS4P2P_TCACT_AIQ1_OFF (13u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.LV1 */
#define IFX_MCDS4P2P_TCACT_LV1_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.LV1 */
#define IFX_MCDS4P2P_TCACT_LV1_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.LV1 */
#define IFX_MCDS4P2P_TCACT_LV1_OFF (15u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIS2 */
#define IFX_MCDS4P2P_TCACT_AIS2_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIS2 */
#define IFX_MCDS4P2P_TCACT_AIS2_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIS2 */
#define IFX_MCDS4P2P_TCACT_AIS2_OFF (16u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_TCACT_AIQ2_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_TCACT_AIQ2_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIQ2 */
#define IFX_MCDS4P2P_TCACT_AIQ2_OFF (21u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.LV2 */
#define IFX_MCDS4P2P_TCACT_LV2_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.LV2 */
#define IFX_MCDS4P2P_TCACT_LV2_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.LV2 */
#define IFX_MCDS4P2P_TCACT_LV2_OFF (23u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIS3 */
#define IFX_MCDS4P2P_TCACT_AIS3_LEN (5u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIS3 */
#define IFX_MCDS4P2P_TCACT_AIS3_MSK (0x1fu)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIS3 */
#define IFX_MCDS4P2P_TCACT_AIS3_OFF (24u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_TCACT_AIQ3_LEN (2u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_TCACT_AIQ3_MSK (0x3u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.AIQ3 */
#define IFX_MCDS4P2P_TCACT_AIQ3_OFF (29u)

/** \brief Length for Ifx_MCDS4P2P_TCACT_Bits.LV3 */
#define IFX_MCDS4P2P_TCACT_LV3_LEN (1u)

/** \brief Mask for Ifx_MCDS4P2P_TCACT_Bits.LV3 */
#define IFX_MCDS4P2P_TCACT_LV3_MSK (0x1u)

/** \brief Offset for Ifx_MCDS4P2P_TCACT_Bits.LV3 */
#define IFX_MCDS4P2P_TCACT_LV3_OFF (31u)

/** \brief Length for Ifx_MCDS4P2P_TCIPBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCIPBND_BOUND_LEN (31u)

/** \brief Mask for Ifx_MCDS4P2P_TCIPBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCIPBND_BOUND_MSK (0x7fffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCIPBND_Bits.BOUND */
#define IFX_MCDS4P2P_TCIPBND_BOUND_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_TCIPRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCIPRNG_RANGE_LEN (31u)

/** \brief Mask for Ifx_MCDS4P2P_TCIPRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCIPRNG_RANGE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_MCDS4P2P_TCIPRNG_Bits.RANGE */
#define IFX_MCDS4P2P_TCIPRNG_RANGE_OFF (1u)

/** \brief Length for Ifx_MCDS4P2P_FGACLUT_Bits.DATA */
#define IFX_MCDS4P2P_FGACLUT_DATA_LEN (32u)

/** \brief Mask for Ifx_MCDS4P2P_FGACLUT_Bits.DATA */
#define IFX_MCDS4P2P_FGACLUT_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_MCDS4P2P_FGACLUT_Bits.DATA */
#define IFX_MCDS4P2P_FGACLUT_DATA_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXMCDS4P2P_BF_H */
