#!/usr/bin/env python3
# SPDX-FileCopyrightText: Copyright (C) 2026 Advanced Micro Devices, Inc. All rights reserved.
# SPDX-License-Identifier: Apache-2.0

"""Infrastructure tests for :class:`OperatorSequence`.

This is the first test module under ``iron/tests/`` and exercises the
sequencing infrastructure itself (dispatch-mode selection, fused-MLIR
generation, cross-mode output parity and the compare-mode self-check) rather
than any single operator.

The ``OperatorSequence`` dispatch modes covered here are:

* ``"auto"``     – picks ``"fused"`` on NPU2 (Strix) and ``"separate"`` on
                   NPU1 (Phoenix).
* ``"fused"``    – single-ELF dispatch (``aiex.configure`` / ``aiex.run``),
                   NPU2 only.
* ``"separate"`` – one xclbin per operator, chained (works on all platforms).
* ``"compare"``  – ``"separate"`` NPU path plus a per-step CPU-reference check.
* ``"reference"``– pure-CPU evaluation via each operator's ``reference()``.
"""

from pathlib import Path

import pytest
import torch

import aie.utils as aie_utils
from aie.iron.device import NPU2

from iron.common import compilation as comp
from iron.common.sequence import OperatorSequence
from iron.common.compilation.sequence import fuse_mlir
from iron.common.test_utils import verify_buffer
from iron.operators.dequant.op import Dequant
from iron.operators.elementwise_add.op import ElementwiseAdd
from iron.operators.relu.op import ReLU


def _set_input(run, name, data):
    """Write a host tensor into an input buffer and push it to the device.

    Mirrors the caller contract for the fused single-ELF callable: after
    writing a get_buffer() sub-view via torch_view(), the caller is responsible
    for calling .to("npu") so the write reaches the NPU (a no-op sync for the
    separate/reference callables, whose __call__ syncs inputs themselves).
    """
    buf = run.get_buffer(name)
    buf.torch_view()[: data.numel()] = data.reshape(-1)
    buf.to("npu")


# ---------------------------------------------------------------------------
# Shared builders
# ---------------------------------------------------------------------------

_ADD_RELU_SIZE = 4096
_ADD_RELU_TILE = 1024
_ADD_RELU_COLS = 4


def _build_add_relu_sequence(context, dispatch, name):
    """out = relu(a + b), as a 2-step OperatorSequence."""
    add = ElementwiseAdd(
        size=_ADD_RELU_SIZE,
        tile_size=_ADD_RELU_TILE,
        num_aie_columns=_ADD_RELU_COLS,
        context=context,
    )
    relu = ReLU(
        size=_ADD_RELU_SIZE,
        num_aie_columns=_ADD_RELU_COLS,
        num_channels=1,
        tile_size=_ADD_RELU_TILE,
        context=context,
    )
    return OperatorSequence(
        name=name,
        runlist=[
            (add, "a", "b", "temp"),
            (relu, "temp", "out"),
        ],
        input_args=["a", "b"],
        output_args=["out"],
        dispatch=dispatch,
        context=context,
    )


# ---------------------------------------------------------------------------
# 1. Auto dispatch selects the platform default and runs correctly.
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("size", [_ADD_RELU_SIZE])
def test_auto_dispatch_selects_platform_default(size, aie_context):
    """``dispatch="auto"`` must resolve to the full-ELF mode on Strix and to
    the separate-xclbin mode on Phoenix, and produce the correct result on
    whichever platform the test runs on."""
    torch.manual_seed(0)
    a = torch.rand(size, dtype=torch.bfloat16) * 4 - 2
    b = torch.rand(size, dtype=torch.bfloat16) * 4 - 2

    seq = _build_add_relu_sequence(aie_context, "auto", "infra_auto_add_relu")
    seq.compile()

    expected_mode = (
        "fused" if isinstance(aie_utils.get_current_device(), NPU2) else "separate"
    )
    assert seq._dispatch.name == expected_mode, (
        f"auto dispatch resolved to {seq._dispatch.name!r}, expected "
        f"{expected_mode!r} on this device"
    )

    run = seq.get_callable()
    _set_input(run, "a", a)
    _set_input(run, "b", b)
    run()
    out = run.get_buffer("out").torch_view()[:size].clone()

    expected = torch.nn.functional.relu(a + b)
    errors = verify_buffer(out, "out", expected, rel_tol=0.04, abs_tol=1e-6)
    assert not errors, f"auto-dispatch sequence produced {len(errors)} mismatches"


# ---------------------------------------------------------------------------
# 2. Compilation-only: the fused single-ELF MLIR is well formed.
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("sequence", ["add_relu"])
def test_fused_mlir_contains_reconfiguration(sequence, aie_context, tmp_path):
    """The single-dispatch (fused) path emits one ``aie.device`` per operator
    plus a top-level device whose runtime sequence reconfigures the array
    between operators via ``aiex.configure`` / ``aiex.run``.

    Only the *generated MLIR* is inspected here (no ELF backend is invoked),
    so the check is device-agnostic and runs on all platforms even though the
    full fused dispatch itself requires NPU2.
    """
    seq = _build_add_relu_sequence(aie_context, "fused", "infra_fused_mlir")

    # Generate the fused MLIR directly, bypassing the ELF backend (which is
    # NPU2-only). This mirrors what set_up_artifacts() feeds to the compiler.
    seq.subbuffer_layout, seq.buffer_sizes, seq.slice_info = (
        seq.calculate_buffer_layout()
    )
    mlir_artifact = seq._dispatch.build_fused_mlir(seq)
    mlir_artifact.filename = str(tmp_path / mlir_artifact.filename)
    fuse_mlir(mlir_artifact)

    text = Path(mlir_artifact.filename).read_text()

    # Reconfiguration + dispatch ops between temporal steps.
    assert "aiex.configure" in text, "missing aiex.configure in fused MLIR"
    assert "aiex.run @sequence" in text, "missing aiex.run in fused MLIR"
    # Typed views of the byte arena handed to each operator's runtime sequence. memref.view,
    # not reinterpret_cast: the arena is i8 and the element type changes here, which
    # reinterpret_cast cannot express.
    assert "memref.view" in text, "missing buffer view in fused MLIR"
    # One inlined device per unique operator plus the top-level driver device.
    assert (
        "op0_ElementwiseAdd" in text and "op1_ReLU" in text
    ), "operator devices not inlined into fused module"
    assert (
        text.count("aie.device") >= 3
    ), "expected two operator devices plus a top-level device"


# ---------------------------------------------------------------------------
# 2b. Compilation-only: a non-bf16 operator builds correctly into the fused
#     arena.
# ---------------------------------------------------------------------------

_DEQUANT_SIZE = 1024
_DEQUANT_GROUP = 32


def _build_dequant_sequence(context, dispatch, name):
    """out = dequant(packed), a 1-step OperatorSequence with a non-bf16 input.

    Dequant's runtime-sequence input is uint8 (packed int4 rows plus per-group
    bf16 scales); its output is bfloat16. The fused arena used to type every
    buffer bf16 unconditionally, which silently halved the element count it
    computed for this uint8 input.
    """
    dequant = Dequant(
        size=_DEQUANT_SIZE,
        num_aie_columns=1,
        num_channels=1,
        tile_size=_DEQUANT_SIZE,
        group_size=_DEQUANT_GROUP,
        context=context,
    )
    return OperatorSequence(
        name=name,
        runlist=[(dequant, "packed", "out")],
        input_args=["packed"],
        output_args=["out"],
        dispatch=dispatch,
        context=context,
    )


@pytest.mark.parametrize("sequence", ["dequant"])
def test_fused_mlir_handles_non_bf16_operator(sequence, aie_context, tmp_path):
    """A fused sequence containing a non-bf16 operator must build without the
    fused-arena size assertion firing.

    Before the byte-addressed arena, ``fuse_mlir`` computed every buffer's
    element count with a hardcoded bf16 itemsize. Dequant's uint8 input
    buffer (576 bytes at size=1024, group_size=32) got its element count
    halved against that rate, so this raised ``AssertionError: Size mismatch
    for buffer 'packed'`` before ever reaching the ELF backend -- meaning no
    operator with a non-bf16 argument could be placed in a fused sequence at
    all, including this one already shipped in-tree.

    Built as a :class:`~iron.common.compilation.SequenceMLIRArtifact` directly
    rather than via ``FusedDispatch.build_fused_mlir`` (which unconditionally
    passes a ``func_prefix`` kwarg to any operator with kernel artifacts;
    Dequant's ``design.py`` does not accept one -- a separate, pre-existing
    gap this PR does not touch). Only the generated MLIR is inspected (no ELF
    backend invoked), matching ``test_fused_mlir_contains_reconfiguration``
    above.
    """
    seq = _build_dequant_sequence(aie_context, "fused", "infra_fused_dequant_mlir")
    dequant = seq.runlist[0][0]

    seq.subbuffer_layout, seq.buffer_sizes, seq.slice_info = (
        seq.calculate_buffer_layout()
    )
    op_name = f"op0_{dequant.__class__.__name__}"
    mlir_artifact = comp.SequenceMLIRArtifact(
        str(tmp_path / (seq.name + "_fused.mlir")),
        operator_mlir_map={op_name: dequant.get_mlir_artifact()},
        runlist=[(op_name, "packed", "out")],
        subbuffer_layout=seq.subbuffer_layout,
        buffer_sizes=seq.buffer_sizes,
        slice_info=seq.slice_info,
    )
    fuse_mlir(mlir_artifact)  # must not raise

    text = Path(mlir_artifact.filename).read_text()
    assert "memref.view" in text, "missing buffer view in fused MLIR"
    # Each buffer must keep the element type its own operator declared, not a
    # shared hardcoded one.
    assert "memref<576xi8>" in text, "uint8 input view lost its declared type"
    assert "memref<1024xbf16>" in text, "bfloat16 output view lost its declared type"


# ---------------------------------------------------------------------------
# 3. Every NPU dispatch mode produces bit-identical output.
# ---------------------------------------------------------------------------


def _run_add_relu(context, dispatch, a, b, name):
    """out = relu(a + b), returned as a host bf16 tensor."""
    seq = _build_add_relu_sequence(context, dispatch, name)
    seq.compile()
    run = seq.get_callable()
    _set_input(run, "a", a)
    _set_input(run, "b", b)
    run()
    return run.get_buffer("out").torch_view()[:_ADD_RELU_SIZE].clone()


@pytest.mark.parametrize("dispatch", ["separate", "fused", "compare"])
def test_dispatch_modes_bit_identical(dispatch, aie_context):
    """add -> relu must yield byte-for-byte identical output across every NPU
    dispatch mode: the compiled kernels are the same, so only the dispatch
    mechanism differs. The ``separate`` mode is the baseline (it runs on every
    platform)."""
    if dispatch == "fused" and not isinstance(aie_utils.get_current_device(), NPU2):
        pytest.skip("fused (single-ELF) dispatch requires NPU2")

    torch.manual_seed(0)
    a = torch.rand(_ADD_RELU_SIZE, dtype=torch.bfloat16) * 4 - 2
    b = torch.rand(_ADD_RELU_SIZE, dtype=torch.bfloat16) * 4 - 2

    baseline = _run_add_relu(
        aie_context, "separate", a, b, "infra_addrelu_parity_separate"
    )
    out = _run_add_relu(aie_context, dispatch, a, b, f"infra_addrelu_parity_{dispatch}")

    assert torch.equal(out, baseline), (
        f"dispatch={dispatch!r} output is not bit-identical to the separate "
        f"baseline"
    )


# ---------------------------------------------------------------------------
# 4. Compare mode flags (and by default raises on) a per-step reference/NPU
#    mismatch on its own.
#
#    Normally the reference is trusted and the NPU kernel is the suspect; here
#    we invert that (keep the NPU correct, vary the reference) because it is
#    easier to inject a known-wrong reference than a known-wrong kernel.
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("reference_is_correct", [True, False])
def test_compare_mode_detects_wrong_reference(reference_is_correct, aie_context):
    """dispatch="compare" runs the NPU pipeline and, per step, re-runs the
    operator's ``reference()`` on the same NPU inputs. A correct reference must
    run cleanly (no flagged step); a wrong one must make compare mode raise on
    its own (``compare_raise_on_mismatch`` defaults to True)."""
    size = 256
    torch.manual_seed(0)
    a = torch.rand(size, dtype=torch.bfloat16)
    b = torch.rand(size, dtype=torch.bfloat16)

    op = ElementwiseAdd(
        size=size, tile_size=256, num_aie_columns=1, context=aie_context
    )
    if not reference_is_correct:
        # Override the reference on this instance to disagree with the NPU
        # kernel (which computes a + b). Keeping the real ElementwiseAdd class
        # leaves its name/compilation intact for the xclbin compare path.
        op.reference = lambda a, b: a + b + 1.0

    seq = OperatorSequence(
        name="infra_compare_add",
        runlist=[(op, "a", "b", "out")],
        input_args=["a", "b"],
        output_args=["out"],
        dispatch="compare",
        context=aie_context,
    )
    seq.compile()
    assert seq._dispatch.name == "compare"

    run = seq.get_callable()
    _set_input(run, "a", a)
    _set_input(run, "b", b)

    if reference_is_correct:
        run()  # must not raise
        flagged = any(step.get("mismatch") for step in run.last_step_stats)
        assert not flagged, "compare mode should not flag a matching reference"
    else:
        with pytest.raises(RuntimeError):
            run()  # compare mode reports the wrong reference by itself
