\subsection{WR Switch Endpoint}
\label{subsec:wbgen:ep}
Implementation of MAC and PCS layer capable of generating precise Tx and Rx timestamps
\subsubsection{Memory map summary}
\rowcolors{2}{gray!25}{white}
\resizebox{\textwidth}{!}{
\begin{tabular}{|l|l|l|l|l|}
\rowcolor{RoyalPurple}
\color{white} SW Offset & \color{white} Type & \color{white} Name &
\color{white} HW prefix & \color{white} C prefix\\
0x0& REG & Endpoint Control Register & ep\_ecr & ECR\\
0x4& REG & Timestamping Control Register & ep\_tscr & TSCR\\
0x8& REG & RX Deframer Control Register & ep\_rfcr & RFCR\\
0xc& REG & VLAN control register 0 & ep\_vcr0 & VCR0\\
0x10& REG & VLAN Control Register 1 & ep\_vcr1 & VCR1\\
0x14& REG & Packet Filter Control Register 0 & ep\_pfcr0 & PFCR0\\
0x18& REG & Packet Filter Control Register 1 & ep\_pfcr1 & PFCR1\\
0x1c& REG & Traffic Class Assignment Register & ep\_tcar & TCAR\\
0x20& REG & Flow Control Register & ep\_fcr & FCR\\
0x24& REG & Endpoint MAC address high part register & ep\_mach & MACH\\
0x28& REG & Endpoint MAC address low part register & ep\_macl & MACL\\
0x2c& REG & MDIO Control Register & ep\_mdio\_cr & MDIO\_CR\\
0x30& REG & MDIO Address/Status Register & ep\_mdio\_asr & MDIO\_ASR\\
0x34& REG & Identification register & ep\_idcode & IDCODE\\
0x38& REG & Debug/Status register & ep\_dsr & DSR\\
0x3c& REG & DMTD Control Register & ep\_dmcr & DMCR\\
0x40& REG & DMTD Status register & ep\_dmsr & DMSR\\
\hline
\end{tabular}
}

\subsubsection{Register description}
\paragraph*{Endpoint Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_ecr\\
{\bf HW address:}  & 0x0\\
{\bf SW prefix:}  & ECR\\
{\bf SW offset:}  & 0x0\\
\end{tabular}

\vspace{12pt}
General endpoint control register

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}FEAT\_DPI} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}FEAT\_PTP} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}FEAT\_DMTD} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}FEAT\_VLAN}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}RX\_EN} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TX\_EN} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}RST\_CNT} & \multicolumn{5}{|c|}{\cellcolor{RoyalPurple!25}PORTID[4:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
PORTID
} [\emph{read/write}]: Port identifier
\\
Unique port identifier which will be embedded into OOB with the timestamp value
\end{small}
\item \begin{small}
{\bf 
RST\_CNT
} [\emph{write-only}]: Reset event counters
\\
write 1: resets all event counters \\                       write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TX\_EN
} [\emph{read/write}]: Transmit path enable
\\
read/write 1: TX path is enabled\\										 read/write 0: TX path is disabled
\end{small}
\item \begin{small}
{\bf 
RX\_EN
} [\emph{read/write}]: Receive path enable
\\
read/write 1: RX path is enabled\\			                read/write 0: RX path is disabled
\end{small}
\item \begin{small}
{\bf 
FEAT\_VLAN
} [\emph{read-only}]: Feature present: VLAN tagging
\\
read 1: this implementation of WR Endpoint supports VLAN processing (tagging/untagging). VCR register can be used to control the VLAN functionality \\                      read 0: no VLAN support
\end{small}
\item \begin{small}
{\bf 
FEAT\_DMTD
} [\emph{read-only}]: Feature present: DDMTD phase measurement
\\
read 1: this implementation of WR Endpoint can do fine phase measurements using a DDMTD phase detector\\                      read 0: no phase measurement support
\end{small}
\item \begin{small}
{\bf 
FEAT\_PTP
} [\emph{read-only}]: Feature present: IEEE1588 timestamper
\\
read 1: this implementation of WR Endpoint can timestamp packets\\                      read 0: no timestamping support
\end{small}
\item \begin{small}
{\bf 
FEAT\_DPI
} [\emph{read-only}]: Feature present: DPI packet classifier
\\
read 1: this implementation of WR Endpoint includes Deep Packet Inspection packet classifier/filter\\                      read 0: no DPI support
\end{small}
\end{itemize}
\paragraph*{Timestamping Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_tscr\\
{\bf HW address:}  & 0x1\\
{\bf SW prefix:}  & TSCR\\
{\bf SW offset:}  & 0x4\\
\end{tabular}

\vspace{12pt}
Register controlling timestamping features of the endpoint

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}CS\_DONE} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}CS\_START} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}EN\_RXTS} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}EN\_TXTS}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
EN\_TXTS
} [\emph{read/write}]: Enable timestamping of transmitted frames
\\
write 1: enable TX timestamping. Endpoints passes timestamps to shared TX timestamping unit\\				               write 0: disable TX timestamping \\                       read 1: TX timestamping enabled \\                       read 0: TX timestamping disabled
\end{small}
\item \begin{small}
{\bf 
EN\_RXTS
} [\emph{read/write}]: Enable timestamping of received frames
\\
write 1: enable RX timestamping. RX timestamps are embedded into OOB field on the fabric interface. Must be enabled if used in a multi-port configuration (e.g. in a switch)\\											  write 0: disable RX timestamping\\                        read 1: RX timestamping enabled\\                        read 0: RX timestamping disabled
\end{small}
\item \begin{small}
{\bf 
CS\_START
} [\emph{write-only}]: Timestamping counter synchronization start
\\
write 1: start synchronizing the local PPS counter used for timestamping TX/RX packets with an external pulse provided on pps\_i input. After synchronization, the CS\_DONE flag will be set to 1. The counter value equals to 0 when PPS line is high.\\				                write 0: no effect
\end{small}
\item \begin{small}
{\bf 
CS\_DONE
} [\emph{read-only}]: Timestamping counter synchronization done
\\
read 1: the counter synchronization procedure is done. \\				                read 0: the counter synchronization procedure is pending
\end{small}
\end{itemize}
\paragraph*{RX Deframer Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_rfcr\\
{\bf HW address:}  & 0x2\\
{\bf SW prefix:}  & RFCR\\
{\bf SW offset:}  & 0x8\\
\end{tabular}


\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{2}{|c|}{\cellcolor{RoyalPurple!25}MRU[13:12]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MRU[11:4]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}MRU[3:0]} & \multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}HPAP[7:4]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}HPAP[3:0]} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}KEEP\_CRC} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}A\_HP} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}A\_GIANT} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}A\_RUNT}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
A\_RUNT
} [\emph{read/write}]: Accept RX runt frames
\\
read/write 1: endpoint accepts 'runt' frames (shorter than 64 bytes)\\					               read/write 0: 'runt' frames are dropped
\end{small}
\item \begin{small}
{\bf 
A\_GIANT
} [\emph{read/write}]: Accept RX giant frames
\\
read/write 1: endpoint accepts 'giant' frames (longer than 1516/1522 bytes)\\					               read/write 0: 'giant' frames are dropped
\end{small}
\item \begin{small}
{\bf 
A\_HP
} [\emph{read/write}]: Accept RX High Priority frames
\\
read/write 1: endpoint accepts HP frames\\					               read/write 0: HP frames are dropped
\end{small}
\item \begin{small}
{\bf 
KEEP\_CRC
} [\emph{read/write}]: Keep CRC of received frames
\\
read/write 1: endpoint keeps FCS fields (CRC) on the fabric side\\					               read/write 0: FCS fields (CRC) are stripped
\end{small}
\item \begin{small}
{\bf 
HPAP
} [\emph{read/write}]: RX Fiter HP Priorities
\\
Map of 802.1q PCP values which qualify the incoming frame as HP. Each bit corresponds to one PCP value (bit 7: PCP == 7, bit 0: PCP == 0).
\end{small}
\item \begin{small}
{\bf 
MRU
} [\emph{read/write}]: Maximum receive unit (MRU)
\\
Maximum size of a frame which is considered valid (in bytes)
\end{small}
\end{itemize}
\paragraph*{VLAN control register 0}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_vcr0\\
{\bf HW address:}  & 0x3\\
{\bf SW prefix:}  & VCR0\\
{\bf SW offset:}  & 0xc\\
\end{tabular}


\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}PVID[11:8]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PVID[7:0]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c}{-} & \multicolumn{3}{|c|}{\cellcolor{RoyalPurple!25}PRIO\_VAL[2:0]} & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}FIX\_PRIO} & \multicolumn{2}{|c|}{\cellcolor{RoyalPurple!25}QMODE[1:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
QMODE
} [\emph{read/write}]: RX 802.1q port mode
\\
00: ACCESS port - tags untagged received packets with VID from RX\_VID field. Drops all tagged packets not belonging to RX\_VID VLAN\\					               01: TRUNK port - passes only tagged VLAN packets. Drops all untagged packets.\\					               10: VLAN disabled on port - passes the packets as is.\\					               11: unqualified port - passes all traffic regardless of VLAN configuration
\end{small}
\item \begin{small}
{\bf 
FIX\_PRIO
} [\emph{read/write}]: Force 802.1q priority
\\
1: ignores the 802.1x priority (if 802.1q header is present) and sets it to fixed value\\					               0: uses priority from 802.1q header
\end{small}
\item \begin{small}
{\bf 
PRIO\_VAL
} [\emph{read/write}]: Port-assigned 802.1q priority
\\
Packet priority value for retagging. When FIX\_PRIO is 1, the endpoint uses this value as the packet priority. Otherwise, priority value is taken from 802.1q header if it's present. If there is no 802.1q header, the priority is assumed to be PRIO\_VAL.
\end{small}
\item \begin{small}
{\bf 
PVID
} [\emph{read/write}]: Port-assigned VID
\\
VLAN id value for tagging incoming packets if the port is in ACCESS mode. For TRUNK/unqualified the value of VID is ignored.
\end{small}
\end{itemize}
\paragraph*{VLAN Control Register 1}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_vcr1\\
{\bf HW address:}  & 0x4\\
{\bf SW prefix:}  & VCR1\\
{\bf SW offset:}  & 0x10\\
\end{tabular}

\vspace{12pt}
Provides access to the egress VLAN untagged set and packet injection template buffer. In order to write to the buffer, set the DATA and OFFSET fields to the desired buffer location/value.\\       The buffer layout goes as follows:\\          - the lower part (offsets 0 to 255) contains the VLAN untagged set bitmap. Each bit represents a single VLAN, where VID = OFFSET * 16 + bit position. For bits set to 1, VLAN headers containing corrensponding VID value are untagged.\\       - the higher part (offsets 512 to 1024) contains the packet injection template buffer.         The buffer can store up to 8 packet templates of up to 128 bytes of size. Bits [15:0] of each entry contain the data value to be sent, bit 16 indicates the last word to transfer and bit 17 indicates that the current word shall be replaced by the user value (inject\_user\_value\_i).

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}DATA[17:14]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}DATA[13:6]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{6}{|c|}{\cellcolor{RoyalPurple!25}DATA[5:0]} & \multicolumn{2}{|c|}{\cellcolor{RoyalPurple!25}OFFSET[9:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}OFFSET[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
OFFSET
} [\emph{write-only}]: VLAN Untagged Set/Injection Buffer offset
\\
Buffer address to be written
\end{small}
\item \begin{small}
{\bf 
DATA
} [\emph{write-only}]: VLAN Untagged Set/Injection Buffer value
\\
Buffer value to be written
\end{small}
\end{itemize}
\paragraph*{Packet Filter Control Register 0}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_pfcr0\\
{\bf HW address:}  & 0x5\\
{\bf SW prefix:}  & PFCR0\\
{\bf SW offset:}  & 0x14\\
\end{tabular}

\vspace{12pt}
Controls the microcode memory access of the Packet Filter Unit. \\                      See the Endpoint documentation for more details

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MM\_DATA\_MSB[23:16]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MM\_DATA\_MSB[15:8]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MM\_DATA\_MSB[7:0]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}ENABLE} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}MM\_WRITE} & \multicolumn{6}{|c|}{\cellcolor{RoyalPurple!25}MM\_ADDR[5:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
MM\_ADDR
} [\emph{write-only}]: Microcode Memory Address
\end{small}
\item \begin{small}
{\bf 
MM\_WRITE
} [\emph{write-only}]: Microcode Memory Write Enable
\end{small}
\item \begin{small}
{\bf 
ENABLE
} [\emph{read/write}]: Packet Filter Enable
\end{small}
\item \begin{small}
{\bf 
MM\_DATA\_MSB
} [\emph{write-only}]: Microcode Memory Data (24 MSBs)
\end{small}
\end{itemize}
\paragraph*{Packet Filter Control Register 1}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_pfcr1\\
{\bf HW address:}  & 0x6\\
{\bf SW prefix:}  & PFCR1\\
{\bf SW offset:}  & 0x18\\
\end{tabular}

\vspace{12pt}
Controls the microcode memory access of the Packet Filter Unit. \\                      See the Endpoint documentation for more details

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}MM\_DATA\_LSB[11:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MM\_DATA\_LSB[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
MM\_DATA\_LSB
} [\emph{write-only}]: Microcode Memory Data (12 LSBs)
\end{small}
\end{itemize}
\paragraph*{Traffic Class Assignment Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_tcar\\
{\bf HW address:}  & 0x7\\
{\bf SW prefix:}  & TCAR\\
{\bf SW offset:}  & 0x1c\\
\end{tabular}

\vspace{12pt}
Controls the mapping of VLAN priority fields into Swcore's traffic classes.. See Endpoint's documentation for more details.

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PCP\_MAP[23:16]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PCP\_MAP[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PCP\_MAP[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
PCP\_MAP
} [\emph{read/write}]: 802.1Q priority tag to Traffic Class map
\\
Controls the mapping of PCP into Traffic Classes. The mapping algorithm                          is: TC = PCP\_MAP[PCP * 3 + 2 : PCP * 3]; 
\end{small}
\end{itemize}
\paragraph*{Flow Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_fcr\\
{\bf HW address:}  & 0x8\\
{\bf SW prefix:}  & FCR\\
{\bf SW offset:}  & 0x20\\
\end{tabular}

\vspace{12pt}


\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}RXPAUSE\_802\_1Q} & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}RXPAUSE}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
RXPAUSE
} [\emph{read/write}]: RX Pause 802.3 enable
\\
1: enable reception of pause frames defined in 802.3 (all priorities) and TX path throttling \\                       0: disable reception of pause frames defined in 802.3
\end{small}
\item \begin{small}
{\bf 
RXPAUSE\_802\_1Q
} [\emph{read/write}]: Rx Pause 802.1Q enable
\\
1: enable reception of priority-based pause frames (IEEE 802.1Q-2012 Flow Control)  \\						0: disable reception of priority-based pause frames
\end{small}
\end{itemize}
\paragraph*{Endpoint MAC address high part register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_mach\\
{\bf HW address:}  & 0x9\\
{\bf SW prefix:}  & MACH\\
{\bf SW offset:}  & 0x24\\
\end{tabular}

\vspace{12pt}
Register containing bits [47:32] of the endpoint's MAC address

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACH[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACH[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
MACH
} [\emph{read/write}]: MAC Address
\\
MAC Address bits [47:32]
\end{small}
\end{itemize}
\paragraph*{Endpoint MAC address low part register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_macl\\
{\bf HW address:}  & 0xa\\
{\bf SW prefix:}  & MACL\\
{\bf SW offset:}  & 0x28\\
\end{tabular}

\vspace{12pt}
Register containing bits [31:0] of the endpoint's MAC address

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACL[31:24]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACL[23:16]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACL[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}MACL[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
MACL
} [\emph{read/write}]: MAC Address
\\
MAC Address bits [31:0]
\end{small}
\end{itemize}
\paragraph*{MDIO Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_mdio\_cr\\
{\bf HW address:}  & 0xb\\
{\bf SW prefix:}  & MDIO\_CR\\
{\bf SW offset:}  & 0x2c\\
\end{tabular}

\vspace{12pt}
Register controlling the read/write operations on the MDIO PHY/PCS interface. Writing to this register clears the READY bit in the MDIO Status Register

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}RW} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}ADDR[7:0]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}DATA[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}DATA[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
DATA
} [\emph{write-only}]: MDIO Register Value
\\
Data word to be written to the MDIO
\end{small}
\item \begin{small}
{\bf 
ADDR
} [\emph{read/write}]: MDIO Register Address
\\
Address of the MDIO register to be read/written
\end{small}
\item \begin{small}
{\bf 
RW
} [\emph{read/write}]: MDIO Read/Write select
\\
1 = Performs a write to MDIO register at address ADDR with value DATA\\				                0 = Reads the value of MDIO register at address ADDR
\end{small}
\end{itemize}
\paragraph*{MDIO Address/Status Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_mdio\_asr\\
{\bf HW address:}  & 0xc\\
{\bf SW prefix:}  & MDIO\_ASR\\
{\bf SW offset:}  & 0x30\\
\end{tabular}

\vspace{12pt}
Register with the current status of the MDIO interface

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}READY} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PHYAD[7:0]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}RDATA[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}RDATA[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
RDATA
} [\emph{read-only}]: MDIO Read Value
\\
The value of the recently read MDIO register.
\end{small}
\item \begin{small}
{\bf 
PHYAD
} [\emph{read/write}]: MDIO PHY Address
\\
Address of the PHY on the MDIO bus
\end{small}
\item \begin{small}
{\bf 
READY
} [\emph{read-only}]: MDIO Ready
\\
1 = MDIO read/write operation is complete (for read operations, that means that RDATA contains a valid value)\\				                0 = MDIO operation in progress
\end{small}
\end{itemize}
\paragraph*{Identification register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_idcode\\
{\bf HW address:}  & 0xd\\
{\bf SW prefix:}  & IDCODE\\
{\bf SW offset:}  & 0x34\\
\end{tabular}

\vspace{12pt}
Constant value 0xcafebabe, can be used for identification of the Endpoint module

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}IDCODE[31:24]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}IDCODE[23:16]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}IDCODE[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}IDCODE[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
IDCODE
} [\emph{read-only}]: IDCode
\end{small}
\end{itemize}
\paragraph*{Debug/Status register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_dsr\\
{\bf HW address:}  & 0xe\\
{\bf SW prefix:}  & DSR\\
{\bf SW offset:}  & 0x38\\
\end{tabular}

\vspace{12pt}
Provides data useful for debugging

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}LACT} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}LSTATUS}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
LSTATUS
} [\emph{read-only}]: Link status
\end{small}
\item \begin{small}
{\bf 
LACT
} [\emph{read/write}]: Link activity
\end{small}
\end{itemize}
\paragraph*{DMTD Control Register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_dmcr\\
{\bf HW address:}  & 0xf\\
{\bf SW prefix:}  & DMCR\\
{\bf SW offset:}  & 0x3c\\
\end{tabular}


\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & \multicolumn{4}{|c|}{\cellcolor{RoyalPurple!25}N\_AVG[11:8]}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}N\_AVG[7:0]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}EN}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
EN
} [\emph{read/write}]: DMTD Phase measurement enable
\\
write 1: enable DMTD phase measurement \\                        write 0: disable DMTD phase measurement \\                        read 1: DMTD phase measurement enabled \\                        read 0: DMTD phase measurement disabled
\end{small}
\item \begin{small}
{\bf 
N\_AVG
} [\emph{read/write}]: DMTD averaging samples
\\
Number of raw DMTD phase samples averaged in every measurement cycle
\end{small}
\end{itemize}
\paragraph*{DMTD Status register}\vspace{12pt}

\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & ep\_dmsr\\
{\bf HW address:}  & 0x10\\
{\bf SW prefix:}  & DMSR\\
{\bf SW offset:}  & 0x40\\
\end{tabular}


\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}PS\_RDY}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PS\_VAL[23:16]}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PS\_VAL[15:8]}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{8}{|c|}{\cellcolor{RoyalPurple!25}PS\_VAL[7:0]}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
PS\_VAL
} [\emph{read-only}]: DMTD Phase shift value
\end{small}
\item \begin{small}
{\bf 
PS\_RDY
} [\emph{read/write}]: DMTD Phase shift value ready
\end{small}
\end{itemize}



