Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_encode_behav --prj /home/mikel/Desktop/Encoder_4_2/Encoder_4_2.sim/sim_1/behav/test_encode.prj xil_defaultlib.test_encode xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Encoder_4_2/Encoder_4_2.srcs/sources_1/new/Encoder_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_4_2
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Encoder_4_2/Encoder_4_2.srcs/sim_1/new/test_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_encode
ERROR: [VRFC 10-433] cannot index into non-array Ein_tb [/home/mikel/Desktop/Encoder_4_2/Encoder_4_2.srcs/sim_1/new/test_encode.v:30]
ERROR: [VRFC 10-1040] module test_encode ignored due to previous errors [/home/mikel/Desktop/Encoder_4_2/Encoder_4_2.srcs/sim_1/new/test_encode.v:21]
