/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
<<<<<<< Updated upstream
		Device PartName(5CEBA4F23) Path("C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/output_files/") File("FPGA_RAM_test.sof") MfrSpec(OpMask(1));
=======
<<<<<<< HEAD
		Device PartName(5CEBA4F23) Path("C:/Users/Sophu/Documents/GitHub/GRONK-STM32/FPGA-LEDRAM/output_files/") File("FPGA_RAM_test.sof") MfrSpec(OpMask(1));
=======
		Device PartName(5CEBA4F23) Path("C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/output_files/") File("FPGA_RAM_test.sof") MfrSpec(OpMask(1));
>>>>>>> ecfe7ed449569dbf4516c698b280886dfc203147
>>>>>>> Stashed changes

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
