
---------- Begin Simulation Statistics ----------
final_tick                                80854577500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313737                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687924                       # Number of bytes of host memory used
host_op_rate                                   314353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   318.74                       # Real time elapsed on the host
host_tick_rate                              253670867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080855                       # Number of seconds simulated
sim_ticks                                 80854577500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618088                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095591                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103625                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.617092                       # CPI: cycles per instruction
system.cpu.discardedOps                        190758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610491                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403165                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001549                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29498271                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618394                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161709155                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132210884                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            319                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72914                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33697                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85185                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123202                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151899000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841854500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       457212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           81598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1299080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    104601984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104710272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106929                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9332992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           540377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000746                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 539974     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    403      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             540377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1202020500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1082264995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               310122                       # number of demand (read+write) hits
system.l2.demand_hits::total                   310241                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              310122                       # number of overall hits
system.l2.overall_hits::total                  310241                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122784                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123207                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            122784                       # number of overall misses
system.l2.overall_misses::total                123207                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11196962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11233659500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36697500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11196962000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11233659500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.283627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.283627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86755.319149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91192.354053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91177.120618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86755.319149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91192.354053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91177.120618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72914                       # number of writebacks
system.l2.writebacks::total                     72914                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123202                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9968832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10001300000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9968832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10001300000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.283616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.283616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76755.319149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81193.302601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81178.065291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76755.319149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81193.302601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81178.065291                       # average overall mshr miss latency
system.l2.replacements                         106929                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       384298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           384298                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       384298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       384298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            125610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85185                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7936522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7936522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.404113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93168.075365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93168.075365                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7084682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7084682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.404113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.404113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83168.192757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83168.192757                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86755.319149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86755.319149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32467500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32467500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76755.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76755.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        184512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            184512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3260439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3260439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.169280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86716.122769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86716.122769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2884150000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2884150000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.169258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76718.359313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76718.359313                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15933.779025                       # Cycle average of tags in use
system.l2.tags.total_refs                      865544                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123313                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.019082                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.259421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.942622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15843.576982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972521                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6386                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7047721                       # Number of tag accesses
system.l2.tags.data_accesses                  7047721                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15715584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15769728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9332992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9332992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            669647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194368513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195038160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       669647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           669647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115429358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115429358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115429358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           669647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194368513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            310467518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003474232500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72914                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9148                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4610851500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9230157750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18715.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37465.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203471                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.357825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.526191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.027006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3520      4.86%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44218     61.02%     65.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4611      6.36%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1704      2.35%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1105      1.52%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1710      2.36%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1094      1.51%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          872      1.20%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13626     18.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.028786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.283757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.546258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8756     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           29      0.33%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.560332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6368     72.45%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.30%     72.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2206     25.10%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.42%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              141      1.60%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15767232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9331136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15769856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9332992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80854519500                       # Total gap between requests
system.mem_ctrls.avgGap                     412279.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15713088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9331136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 669646.687597866752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194337642.788375228643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115406403.552105635405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28068500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9202089250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1857089897750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33177.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37474.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12734796.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255954720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136020390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876999060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377938440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6382421760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16878814350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16834419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41742568080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.267222                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43571526000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2699840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34583211500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261488220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138965310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882032760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383132340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6382421760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17105409300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16643602560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41797052250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.941075                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43074649750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2699840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35080087750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050340                       # number of overall hits
system.cpu.icache.overall_hits::total         8050340                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39394000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39394000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39394000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39394000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050882                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72682.656827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72682.656827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72682.656827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72682.656827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38852000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38852000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71682.656827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71682.656827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71682.656827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71682.656827                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050340                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72682.656827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72682.656827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71682.656827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71682.656827                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.909691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.025830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.909691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102306                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51585257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51585257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51585823                       # number of overall hits
system.cpu.dcache.overall_hits::total        51585823                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472164                       # number of overall misses
system.cpu.dcache.overall_misses::total        472164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17659348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17659348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17659348500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17659348500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52049568                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52049568                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057987                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38033.448486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38033.448486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37400.878720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37400.878720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       384298                       # number of writebacks
system.cpu.dcache.writebacks::total            384298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35360                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432906                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14779222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14779222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15116312500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15116312500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008241                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34454.336276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34454.336276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34918.232827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34918.232827                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40878731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40878731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5570156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5570156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25231.957619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25231.957619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5205582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5205582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23861.741139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23861.741139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12089192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12089192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49636.801846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49636.801846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9573640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9573640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45416.826775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45416.826775                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    337090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    337090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85231.479140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85231.479140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.820835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018804                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.162170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.820835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416897409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416897409                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80854577500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
