{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684144539293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684144539293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 12:55:39 2023 " "Processing started: Mon May 15 12:55:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684144539293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684144539293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDesign -c ALUDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDesign -c ALUDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684144539293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684144539676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUDesign-arch " "Found design unit 1: ALUDesign-arch" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684144540030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUDesign " "Found entity 1: ALUDesign" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684144540030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684144540030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDesign " "Elaborating entity \"ALUDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684144540090 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned ALUDesign.vhd(32) " "VHDL Process Statement warning at ALUDesign.vhd(32): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540093 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_unsigned ALUDesign.vhd(33) " "VHDL Process Statement warning at ALUDesign.vhd(33): signal \"temp_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540093 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned ALUDesign.vhd(37) " "VHDL Process Statement warning at ALUDesign.vhd(37): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540117 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_unsigned ALUDesign.vhd(38) " "VHDL Process Statement warning at ALUDesign.vhd(38): signal \"temp_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540117 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 ALUDesign.vhd(69) " "VHDL Process Statement warning at ALUDesign.vhd(69): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S4 ALUDesign.vhd(69) " "VHDL Process Statement warning at ALUDesign.vhd(69): signal \"S4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S3 ALUDesign.vhd(69) " "VHDL Process Statement warning at ALUDesign.vhd(69): signal \"S3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 ALUDesign.vhd(71) " "VHDL Process Statement warning at ALUDesign.vhd(71): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S4 ALUDesign.vhd(71) " "VHDL Process Statement warning at ALUDesign.vhd(71): signal \"S4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S3 ALUDesign.vhd(71) " "VHDL Process Statement warning at ALUDesign.vhd(71): signal \"S3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 ALUDesign.vhd(73) " "VHDL Process Statement warning at ALUDesign.vhd(73): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S4 ALUDesign.vhd(73) " "VHDL Process Statement warning at ALUDesign.vhd(73): signal \"S4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S3 ALUDesign.vhd(73) " "VHDL Process Statement warning at ALUDesign.vhd(73): signal \"S3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 ALUDesign.vhd(75) " "VHDL Process Statement warning at ALUDesign.vhd(75): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S4 ALUDesign.vhd(75) " "VHDL Process Statement warning at ALUDesign.vhd(75): signal \"S4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540119 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S3 ALUDesign.vhd(75) " "VHDL Process Statement warning at ALUDesign.vhd(75): signal \"S3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 ALUDesign.vhd(77) " "VHDL Process Statement warning at ALUDesign.vhd(77): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S4 ALUDesign.vhd(77) " "VHDL Process Statement warning at ALUDesign.vhd(77): signal \"S4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S3 ALUDesign.vhd(77) " "VHDL Process Statement warning at ALUDesign.vhd(77): signal \"S3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUDesign.vhd(85) " "VHDL Process Statement warning at ALUDesign.vhd(85): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_unsigned ALUDesign.vhd(25) " "VHDL Process Statement warning at ALUDesign.vhd(25): inferring latch(es) for signal or variable \"sum_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_unsigned ALUDesign.vhd(25) " "VHDL Process Statement warning at ALUDesign.vhd(25): inferring latch(es) for signal or variable \"temp_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684144540120 "|ALUDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "elde ALUDesign.vhd(25) " "VHDL Process Statement warning at ALUDesign.vhd(25): inferring latch(es) for signal or variable \"elde\", which holds its previous value in one or more paths through the process" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684144540121 "|ALUDesign"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[0\] GND " "Pin \"ALU_out\[0\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[1\] GND " "Pin \"ALU_out\[1\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[2\] GND " "Pin \"ALU_out\[2\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[3\] GND " "Pin \"ALU_out\[3\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[4\] GND " "Pin \"ALU_out\[4\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[5\] GND " "Pin \"ALU_out\[5\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[6\] GND " "Pin \"ALU_out\[6\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[7\] GND " "Pin \"ALU_out\[7\]\" is stuck at GND" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684144541746 "|ALUDesign|ALU_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684144541746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684144541844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684144542814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144542814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[0\] " "No output dependent on input pin \"inp\[0\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[1\] " "No output dependent on input pin \"inp\[1\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[2\] " "No output dependent on input pin \"inp\[2\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[3\] " "No output dependent on input pin \"inp\[3\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[4\] " "No output dependent on input pin \"inp\[4\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[5\] " "No output dependent on input pin \"inp\[5\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[6\] " "No output dependent on input pin \"inp\[6\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp\[7\] " "No output dependent on input pin \"inp\[7\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|inp[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Select\[0\] " "No output dependent on input pin \"ALU_Select\[0\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|ALU_Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Select\[1\] " "No output dependent on input pin \"ALU_Select\[1\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|ALU_Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Select\[2\] " "No output dependent on input pin \"ALU_Select\[2\]\"" {  } { { "ALUDesign.vhd" "" { Text "D:/Bilgisayar Donanimi/Quartus/ALUDesign/ALUDesign.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684144543455 "|ALUDesign|ALU_Select[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1684144543455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684144543456 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684144543456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684144543456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684144543456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684144543772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 12:55:43 2023 " "Processing ended: Mon May 15 12:55:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684144543772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684144543772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684144543772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684144543772 ""}
