Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 18 15:33:42 2020
| Host         : DESKTOP-GK9T8HV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 325 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2029 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.151        0.000                      0                   64        0.116        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.151        0.000                      0                   64        0.116        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.056ns (24.217%)  route 3.305ns (75.783%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.447    clkDIv/sclk_0
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.056ns (24.217%)  route 3.305ns (75.783%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.447    clkDIv/sclk_0
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.056ns (24.217%)  route 3.305ns (75.783%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.447    clkDIv/sclk_0
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.056ns (24.217%)  route 3.305ns (75.783%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.447    clkDIv/sclk_0
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.056ns (25.267%)  route 3.123ns (74.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.728     9.266    clkDIv/sclk_0
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clkDIv/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.056ns (25.267%)  route 3.123ns (74.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.728     9.266    clkDIv/sclk_0
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clkDIv/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.056ns (25.267%)  route 3.123ns (74.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.728     9.266    clkDIv/sclk_0
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clkDIv/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.056ns (25.011%)  route 3.166ns (74.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.771     9.308    clkDIv/sclk_0
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.056ns (25.011%)  route 3.166ns (74.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.771     9.308    clkDIv/sclk_0
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.056ns (25.011%)  route 3.166ns (74.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.812     6.354    clkDIv/div_cnt[4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.633     7.112    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.262 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.950     8.212    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.538 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.771     9.308    clkDIv/sclk_0
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDIv/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  clkDIv/div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.935    clkDIv/data0[29]
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDIv/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  clkDIv/div_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.946    clkDIv/data0[31]
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDIv/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  clkDIv/div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.971    clkDIv/data0[30]
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDIv/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[15]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[15]
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDIv/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[7]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[7]
    SLICE_X36Y44         FDRE                                         r  clkDIv/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDIv/div_cnt_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkDIv/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[19]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clkDIv/div_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clkDIv/data0[19]
    SLICE_X36Y47         FDRE                                         r  clkDIv/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkDIv/div_cnt_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clkDIv/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[23]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clkDIv/div_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clkDIv/data0[23]
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDIv/div_cnt_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clkDIv/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDIv/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    clkDIv/div_cnt[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clkDIv/div_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clkDIv/data0[27]
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clkDIv/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[11]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[11]
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[3]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[3]
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clkDIv/div_cnt_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   clkDIv/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkDIv/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkDIv/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkDIv/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDIv/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDIv/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDIv/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDIv/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkDIv/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clkDIv/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkDIv/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkDIv/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clkDIv/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clkDIv/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clkDIv/div_cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clkDIv/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDIv/div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDIv/div_cnt_reg[15]/C



