// Seed: 3099759258
module module_0 (
    input wor id_0
    , id_6,
    output supply1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output supply1 id_4
);
  wire id_7, id_8, id_9, id_10;
  assign module_1.type_1 = 0;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 id_4
);
  wire id_6;
  integer id_7;
  always @(id_0 or negedge id_3) begin : LABEL_0
    if (id_6) id_7 = id_0;
    $display;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_2,
      id_7
  );
endmodule
