Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_8bit
Version: T-2022.03-SP2
Date   : Mon May 12 01:44:53 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          1.31
  Critical Path Slack:          -1.21
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -13.59
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                744
  Buf/Inv Cell Count:             213
  Buf Cell Count:                  42
  Inv Cell Count:                 171
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       744
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      731.765997
  Noncombinational Area:     0.000000
  Buf/Inv Area:            126.882000
  Total Buffer Area:            34.85
  Total Inverter Area:          92.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               731.765997
  Design Area:             731.765997


  Design Rules
  -----------------------------------
  Total Number of Nets:           756
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.79
  Logic Optimization:                 19.26
  Mapping Optimization:                4.13
  -----------------------------------------
  Overall Compile Time:               24.69
  Overall Compile Wall Clock Time:    24.96

  --------------------------------------------------------------------

  Design  WNS: 1.21  TNS: 13.59  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
