
---------- Begin Simulation Statistics ----------
final_tick                                 3324533500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872992                       # Number of bytes of host memory used
host_op_rate                                   268757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.87                       # Real time elapsed on the host
host_tick_rate                               81337182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003325                       # Number of seconds simulated
sim_ticks                                  3324533500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.357485                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1120973                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1128222                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27321                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1711314                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78229                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79737                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1508                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2611954                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  346616                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          660                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4473430                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3674723                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24521                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                551332                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          922940                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6201807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.771929                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.524380                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3077406     49.62%     49.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       936303     15.10%     64.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       567179      9.15%     73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       411098      6.63%     80.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       235003      3.79%     84.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       240109      3.87%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       149646      2.41%     90.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33731      0.54%     91.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       551332      8.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6201807                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.691266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.691266                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1174832                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2837                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1114089                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12074752                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2682907                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2304486                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24847                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9226                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                142059                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2611954                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1938154                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3373940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10418                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10729401                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55294                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.392830                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2927415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1545818                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.613670                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6329131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.932241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.751802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3697420     58.42%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176466      2.79%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   478642      7.56%     68.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   447954      7.08%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162065      2.56%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   379743      6.00%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269253      4.25%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   151400      2.39%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   566188      8.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6329131                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          319937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26757                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2496677                       # Number of branches executed
system.cpu.iew.exec_nop                          6187                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759079                       # Inst execution rate
system.cpu.iew.exec_refs                      2533198                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1154214                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  242711                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1332540                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                387                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2695                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1206678                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11912530                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1378984                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40222                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11696238                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1637                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19167                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24847                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22456                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1930                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36087                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        67656                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        84848                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       112217                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            252                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17048                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9709                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11138088                       # num instructions consuming a value
system.cpu.iew.wb_count                      11606126                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520589                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5798370                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.745527                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11615592                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13132903                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8462126                       # number of integer regfile writes
system.cpu.ipc                               1.446620                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.446620                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8873785     75.61%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90775      0.77%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56307      0.48%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48945      0.42%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20584      0.18%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23885      0.20%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39774      0.34%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1329      0.01%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3134      0.03%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2401      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1968      0.02%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1387618     11.82%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1162777      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11736460                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      116172                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009898                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34684     29.86%     29.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     29.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15154     13.04%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.41%     43.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10849      9.34%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22667     19.51%     72.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32301     27.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11531792                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29306220                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11318123                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12380979                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11905956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11736460                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 387                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          921311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1859                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       668949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6329131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.854356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.010421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2220921     35.09%     35.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1238620     19.57%     54.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              891324     14.08%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783679     12.38%     81.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              334416      5.28%     86.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393339      6.21%     92.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274546      4.34%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              125768      1.99%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               66518      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6329131                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.765129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320241                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613862                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288003                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446920                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112750                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100555                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1332540                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1206678                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8344419                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6649068                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  392314                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216120                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2742875                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4394                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8335                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19472205                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11993449                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12962356                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2379770                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 150480                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24847                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                422811                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1073245                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13427003                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         366514                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19044                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    683567                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            399                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412430                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17561185                       # The number of ROB reads
system.cpu.rob.rob_writes                    23951803                       # The number of ROB writes
system.cpu.timesIdled                           36104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325886                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220494                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        71757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       144603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5304                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3768                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5304                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            77                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       580608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  580608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9149                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11078000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47850000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             68164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         48795                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19370                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           96                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           96                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       146319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6241536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2136960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8378496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            72846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  72843    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              72846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          130466500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35987985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          73193495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                46487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17190                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63677                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               46487                       # number of overall hits
system.l2.overall_hits::.cpu.data               17190                       # number of overall hits
system.l2.overall_hits::total                   63677                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6765                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9073                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2308                       # number of overall misses
system.l2.overall_misses::.cpu.data              6765                       # number of overall misses
system.l2.overall_misses::total                  9073                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    180195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    511434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        691629000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    511434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       691629000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            48795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72750                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           48795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72750                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.047300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.047300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78074.090121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        75600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76229.361843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78074.090121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        75600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76229.361843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9073                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9073                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    443784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    600909000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    443784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    600909000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.047300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.047300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68078.422877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        65600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66230.464014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68078.422877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        65600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66230.464014                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48727                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48727                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48727                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48727                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   817                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    285023500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     285023500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.821810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.821810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75643.179406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75643.179406                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    247343500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    247343500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.821810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65643.179406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65643.179406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          46487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              46487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        48795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          48795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.047300                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047300                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78074.090121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78074.090121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.047300                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.047300                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68078.422877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68078.422877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    226410500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    226410500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75545.712379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75545.712379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196440500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196440500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65545.712379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65545.712379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                19                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              77                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.802083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.802083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1473000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1473000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.802083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.802083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19129.870130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19129.870130                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5978.052072                       # Cycle average of tags in use
system.l2.tags.total_refs                      144522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.780957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.877108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1646.477123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4286.697841                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.130820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.182436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.278900                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1165958                       # Number of tag accesses
system.l2.tags.data_accesses                  1165958                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             580608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9072                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44411645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         130231805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174643450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44411645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44411645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44411645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        130231805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174643450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     58388750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               228488750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6436.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25186.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.126183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.345693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.292532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          325     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          256     20.19%     45.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137     10.80%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      5.21%     61.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      3.00%     64.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.08%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.92%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      2.60%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          337     26.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1268                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 580608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  580608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3324446500                       # Total gap between requests
system.mem_ctrls.avgGap                     366451.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       432960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 44411644.520953088999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 130231805.454810425639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62203250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166285500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26962.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24580.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4790940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2519880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31558800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     261836640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        471305640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        879732000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1651743900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.834789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2281999250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    110760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    931774250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4348260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2292180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33215280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     261836640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        442703610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        903817920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1648213890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.772983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2344543500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    110760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    869230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1887226                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1887226                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1887226                       # number of overall hits
system.cpu.icache.overall_hits::total         1887226                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        50927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        50927                       # number of overall misses
system.cpu.icache.overall_misses::total         50927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    851473497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    851473497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    851473497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    851473497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1938153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1938153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1938153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1938153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16719.490585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16719.490585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16719.490585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16719.490585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                61                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.245902                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48730                       # number of writebacks
system.cpu.icache.writebacks::total             48730                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        48795                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        48795                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        48795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        48795                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    758725497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    758725497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    758725497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    758725497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025176                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15549.246788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15549.246788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15549.246788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15549.246788                       # average overall mshr miss latency
system.cpu.icache.replacements                  48730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1887226                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1887226                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        50927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    851473497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    851473497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1938153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1938153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16719.490585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16719.490585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        48795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        48795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    758725497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    758725497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15549.246788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15549.246788                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.948460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1936020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             48794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.677419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.948460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3925100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3925100                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2305197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2305197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2306819                       # number of overall hits
system.cpu.dcache.overall_hits::total         2306819                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66634                       # number of overall misses
system.cpu.dcache.overall_misses::total         66634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2666213721                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2666213721                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2666213721                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2666213721                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2371804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2371804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2373453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2373453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028083                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028083                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028075                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028075                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40029.031798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40029.031798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40012.812093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40012.812093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        57230                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32999                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2013                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.430204                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.767528                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9435                       # number of writebacks
system.cpu.dcache.writebacks::total              9435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42588                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24046                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    731200381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    731200381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    731745881                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    731745881                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30442.582164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30442.582164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30431.085461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30431.085461                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1237538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1237538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1141003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1141003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1277249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1277249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28732.668530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28732.668530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    427378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    427378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22100.449891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22100.449891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1522893277                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1522893277                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56786.235998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56786.235998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    301582437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    301582437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65518.669781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65518.669781                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1622                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1622                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1649                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1649                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016374                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016374                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016374                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016374                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20203.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20203.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2317444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2317444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29710.820513                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29710.820513                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2239444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2239444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28710.820513                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28710.820513                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           921.117673                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2331430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.936926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   921.117673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.899529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.899529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4772095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4772095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3324533500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3324533500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
