
---------- Begin Simulation Statistics ----------
final_tick                               3141234587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155119                       # Simulator instruction rate (inst/s)
host_mem_usage                                4387572                       # Number of bytes of host memory used
host_op_rate                                   279709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9669.97                       # Real time elapsed on the host
host_tick_rate                              213390950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2704776769                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.063485                       # Number of seconds simulated
sim_ticks                                2063484904000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19624821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39249641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    260819057                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     22549516                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    277220730                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     95256215                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    260819057                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    165562842                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       347512187                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32884614                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     13530350                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         756398982                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        336067520                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     22549543                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          136407774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      44300425                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts    794458539                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      886946162                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4009766086                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.221196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.066463                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3746390164     93.43%     93.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     90344478      2.25%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     45173992      1.13%     96.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36875783      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21594096      0.54%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6835174      0.17%     98.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7093124      0.18%     98.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11158850      0.28%     98.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44300425      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4009766086                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14569997                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         882666223                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             185936953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3997115      0.45%      0.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    651449881     73.45%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       959676      0.11%     74.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2975866      0.34%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    185936953     20.96%     95.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     41626670      4.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    886946161                       # Class of committed instruction
system.switch_cpus.commit.refs              227563623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             886946161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.253940                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.253940                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3513093702                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1907152036                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        100963851                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         427508913                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       22575986                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      62825741                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           289096519                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               9348520                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            63110454                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                415623                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           347512187                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         211373356                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3877259566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4847312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1347054212                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          573                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        45151972                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084205                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    227131870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    128140829                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.326403                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4126968219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.582402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.845667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3683058586     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         19541380      0.47%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         40467267      0.98%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         31871327      0.77%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        108072450      2.62%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         43759236      1.06%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16154565      0.39%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12895657      0.31%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        171147751      4.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4126968219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     26755720                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        190592195                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.421850                       # Inst execution rate
system.switch_cpus.iew.exec_refs            708668704                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           63110454                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      2753796952                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     346843755                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      6334321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     83884566                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1680976087                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     645558250                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     46509269                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1740963005                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       12808380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     144936367                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       22575986                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     167598586                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     30297806                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     34510634                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       253288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        33658                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        70101                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    160906774                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     42257889                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        33658                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20499972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6255748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1359838938                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1340282271                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677234                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         920929049                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.324762                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1347091754                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2577269219                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1090034271                       # number of integer regfile writes
system.switch_cpus.ipc                       0.121154                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.121154                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11223302      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1044513062     58.44%     59.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1308785      0.07%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       3090430      0.17%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    661299564     37.00%     96.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     66037132      3.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1787472275                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1776248973                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7745407291                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1340282271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2475038279                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1680976087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1787472275                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    794029779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     43494523                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined   1178699417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4126968219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.433120                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.117113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3496963976     84.73%     84.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    117873823      2.86%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    132452386      3.21%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114018456      2.76%     93.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    265659578      6.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4126968219                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.433120                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           211373474                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   120                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     28693874                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9813806                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    346843755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     83884566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      1117726444                       # number of misc regfile reads
system.switch_cpus.numCycles               4126969808                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      3103317459                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     951901493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      139582232                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        138649874                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      330453852                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      19086750                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4867764729                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1827468729                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1976502795                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         435033371                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6382273                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       22575986                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     427391504                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1024601148                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2686413023                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         187653150                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           5646870362                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3480559414                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30413328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7991                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60833932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7991                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18469005                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1669481                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17955340                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1155815                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1155815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18469005                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58874461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     58874461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58874461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1362835264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1362835264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1362835264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19624820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19624820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19624820                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50250388452                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       107477009878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 3141234587500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28294758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6810673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43233602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2118024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2118024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28294749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           27                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     91238319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              91238346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2275453760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2275454912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19631502                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106846784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50052106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50044115     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7991      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50052106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        35562340636                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45619159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     10787962                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10787962                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     10787962                       # number of overall hits
system.l2.overall_hits::total                10787962                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     19624811                       # number of demand (read+write) misses
system.l2.demand_misses::total               19624820                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     19624811                       # number of overall misses
system.l2.overall_misses::total              19624820                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       770997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1680119540051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1680120311048                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       770997                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1680119540051                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1680120311048                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     30412773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30412782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     30412773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30412782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.645282                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.645282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.645282                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.645282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85666.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85612.011247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85612.011272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85666.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85612.011247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85612.011272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         2967738781                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  19624820                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     151.223745                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1669481                       # number of writebacks
system.l2.writebacks::total                   1669481                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     19624811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19624820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     19624811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19624820                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       680997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1483871430051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1483872111048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       680997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1483871430051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1483872111048                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.645282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.645282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645282                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75666.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75612.011247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75612.011272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75666.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75612.011247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75612.011272                       # average overall mshr miss latency
system.l2.replacements                       19631502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5141192                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5141192                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5141192                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5141192                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       962209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                962209                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1155815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1155815                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  99201786830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   99201786830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2118024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2118024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.545704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.545704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85828.430008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85828.430008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1155815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1155815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  87643636830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  87643636830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.545704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.545704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75828.430008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75828.430008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       770997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       770997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85666.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85666.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       680997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       680997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75666.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75666.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      9825753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9825753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     18468996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        18468996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1580917753221                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1580917753221                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     28294749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28294749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.652736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.652736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85598.467465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85598.467465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     18468996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     18468996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1396227793221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1396227793221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.652736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.652736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75598.467465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75598.467465                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    60823052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19631502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.098237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.114274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.101976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2046.782911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 506236014                       # Number of tag accesses
system.l2.tags.data_accesses                506236014                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data   1255987904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1255988480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106846784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106846784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     19624811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19624820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1669481                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1669481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    608673173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             608673452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51779775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51779775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51779775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    608673173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660453227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1669412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  19514412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000925634500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       104134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       104134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41123141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1567270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19624820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1669481                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19624820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1669481                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1084609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1102687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1100209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1105104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1094895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1105390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1101947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1103384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1101561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1100069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1319279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1502932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1510639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1579832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1499064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1102820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           371665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           371881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           421473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           305925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2457                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310594744372                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97572105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            676490138122                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15916.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34666.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8706447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1480488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19624820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1669481                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19514421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 104193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10996861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.286277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.497332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.635845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8644188     78.61%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1113424     10.12%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       527922      4.80%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178163      1.62%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       134836      1.23%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        99279      0.90%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72730      0.66%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52905      0.48%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173414      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10996861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       104134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     187.390948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.481329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.335405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4071      3.91%      3.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        34858     33.47%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        29784     28.60%     65.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        18965     18.21%     84.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9390      9.02%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3636      3.49%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1197      1.15%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          397      0.38%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          159      0.15%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           67      0.06%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           48      0.05%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           28      0.03%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.02%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           14      0.01%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           11      0.01%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           16      0.02%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           22      0.02%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           37      0.04%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           36      0.03%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           67      0.06%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           94      0.09%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407          135      0.13%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471          211      0.20%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535          228      0.22%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599          217      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663          149      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727          121      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791           97      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855           41      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        104134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       104134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.251686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102535     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      0.05%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1454      1.40%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               92      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        104134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1248922944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7065536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               106840384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1255988480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106846784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       605.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    608.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2063484809000                       # Total gap between requests
system.mem_ctrls.avgGap                      96903.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data   1248922368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    106840384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 279.139430040628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 605249093.695332407951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51776673.428961515427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     19624811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1669481                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       306250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 676489831872                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50494392441000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34027.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34471.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30245562.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          43819429500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23290556355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         76513639440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8671312620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     162889434240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     880881357870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50583335040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1246649065065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.147412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 123942015480                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  68904160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1870638728520                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34698200880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18442531140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62819326500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42856200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162889434240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     837567513870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87058184640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1203518047470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.245385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 218921542474                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  68904160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1775659201526                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1077749683500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2063484904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1336038391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    211373347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1547411738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1336038391                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    211373347                       # number of overall hits
system.cpu.icache.overall_hits::total      1547411738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1630420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1630429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1630420                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total       1630429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       925500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1337668811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    211373356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1549042167                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1337668811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    211373356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1549042167                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 102833.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total     0.567642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 102833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total     0.567642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1833                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   203.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1630174                       # number of writebacks
system.cpu.icache.writebacks::total           1630174                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       916500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       916500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 101833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 101833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                1630174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1336038391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    211373347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1547411738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1630420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1630429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1337668811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    211373356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1549042167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 102833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total     0.567642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 101833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.851685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           274679187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1630174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.496852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.942162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.909523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3099714763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3099714763                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    374803345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    241371698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        616175043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    374803345                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    241371698                       # number of overall hits
system.cpu.dcache.overall_hits::total       616175043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     52878564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     30412773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       83291337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     52878564                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30412773                       # number of overall misses
system.cpu.dcache.overall_misses::total      83291337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1872397052437                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1872397052437                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1872397052437                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1872397052437                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    427681909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    271784471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    699466380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    427681909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    271784471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    699466380                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.111900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.111900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61566.140399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22480.093607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61566.140399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22480.093607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   3682147645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          30412773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   121.072407                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10266879                       # number of writebacks
system.cpu.dcache.writebacks::total          10266879                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     30412773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30412773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     30412773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30412773                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1841984279437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1841984279437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1841984279437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1841984279437                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.111900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043480                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.111900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60566.140399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60566.140399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60566.140399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60566.140399                       # average overall mshr miss latency
system.cpu.dcache.replacements               83291081                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    286845033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    201863052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       488708085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     50040931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     28294749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      78335680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1756522323500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1756522323500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    336885964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    230157801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    567043765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.148540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.122936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.138148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62079.445324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22423.017500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     28294749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28294749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1728227574500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1728227574500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.122936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61079.445324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61079.445324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     87958312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     39508646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      127466958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2837633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2118024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4955657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 115874728937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115874728937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     90795945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     41626670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    132422615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.050881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54708.883817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23382.314179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2118024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2118024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 113756704937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113756704937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53708.883817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53708.883817                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3141234587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           699460113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          83291081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.397779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    87.833179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   168.165670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.343098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.656897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1482224097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1482224097                       # Number of data accesses

---------- End Simulation Statistics   ----------
