<stg><name>fft_64pt</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %e_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %e_in_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %e_in_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %e_in_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %e_in_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %e_in_real_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %e_in_real_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %e_in_real_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %e_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %e_in_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %e_in_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %e_in_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %e_in_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %e_in_imag_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %e_in_imag_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %e_in_imag_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %e_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %e_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %e_out_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %e_out_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %e_out_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %e_out_real_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %e_out_real_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %e_out_real_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %e_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %e_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %e_out_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %e_out_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %e_out_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %e_out_imag_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %e_out_imag_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %e_out_imag_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %o1_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %o1_in_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %o1_in_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %o1_in_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %o1_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %o1_in_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %o1_in_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %o1_in_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %o1_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %o1_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %o1_out_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %o1_out_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %o1_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %o1_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %o1_out_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %o1_out_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %o2_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %o2_in_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %o2_in_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %o2_in_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %o2_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %o2_in_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %o2_in_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %o2_in_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %o2_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %o2_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %o2_out_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %o2_out_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %o2_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %o2_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %o2_out_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %o2_out_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:64 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:64 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="18" op_34_bw="18" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry:65 %call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="0">
<![CDATA[
entry:66 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="18" op_34_bw="18" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry:65 %call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="0">
<![CDATA[
entry:66 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0">
<![CDATA[
entry:67 %call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0">
<![CDATA[
entry:68 %call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0">
<![CDATA[
entry:67 %call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0">
<![CDATA[
entry:68 %call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="18" op_50_bw="18" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
entry:69 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="18" op_50_bw="18" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
entry:69 %call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
entry:70 %ret_ln297 = ret

]]></Node>
<StgValue><ssdm name="ret_ln297"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
