#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 29 21:32:13 2024
# Process ID: 2768
# Current directory: C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.runs/synth_1
# Command line: vivado.exe -log systolic_array_2x2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source systolic_array_2x2.tcl
# Log file: C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.runs/synth_1/systolic_array_2x2.vds
# Journal file: C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.runs/synth_1\vivado.jou
# Running On        :S7117-Evolution
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5950X 16-Core Processor            
# CPU Frequency     :3400 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :68636 MB
# Swap memory       :4294 MB
# Total Virtual     :72931 MB
# Available Virtual :47333 MB
#-----------------------------------------------------------
source systolic_array_2x2.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/utils_1/imports/synth_1/systolic_array_1x1.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/utils_1/imports/synth_1/systolic_array_1x1.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top systolic_array_2x2 -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2221.191 ; gain = 403.504
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_en0_w', assumed default net type 'wire' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:59]
INFO: [Synth 8-11241] undeclared symbol 'full0', assumed default net type 'wire' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:62]
INFO: [Synth 8-11241] undeclared symbol 'empty0', assumed default net type 'wire' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:62]
INFO: [Synth 8-11241] undeclared symbol 'full1', assumed default net type 'wire' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:70]
INFO: [Synth 8-11241] undeclared symbol 'empty1', assumed default net type 'wire' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:70]
INFO: [Synth 8-6157] synthesizing module 'systolic_array_2x2' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'integer_mac_pe' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/integer_mac_pe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'integer_mac_pe' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/integer_mac_pe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'systolic_array_2x2' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:21]
WARNING: [Synth 8-3848] Net w_en0_w in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:59]
WARNING: [Synth 8-3848] Net r_en0_w in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:26]
WARNING: [Synth 8-3848] Net r_en1_w in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:26]
WARNING: [Synth 8-3848] Net r_en0_i in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:26]
WARNING: [Synth 8-3848] Net r_en1_i in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:26]
WARNING: [Synth 8-3848] Net w_en1_w in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:27]
WARNING: [Synth 8-3848] Net w_en0_i in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:27]
WARNING: [Synth 8-3848] Net w_en1_i in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:27]
WARNING: [Synth 8-3848] Net test_weight0 in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:32]
WARNING: [Synth 8-3848] Net test_weight1 in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:33]
WARNING: [Synth 8-3848] Net test_ifmap0 in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:34]
WARNING: [Synth 8-3848] Net test_ifmap1 in module/entity systolic_array_2x2 does not have driver. [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2330.312 ; gain = 512.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2330.312 ; gain = 512.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2330.312 ; gain = 512.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2330.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/constrs_1/imports/constraint_files/zcu104_Rev1.0_U1_01302018.xdc]
Finished Parsing XDC File [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/constrs_1/imports/constraint_files/zcu104_Rev1.0_U1_01302018.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2398.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/utils_1/imports/synth_1/systolic_array_1x1.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fifo:/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'weight_fifo0' (fifo) to 'weight_fifo1'
INFO: [Synth 8-223] decloning instance 'weight_fifo0' (fifo) to 'ifmap_fifo0'
INFO: [Synth 8-223] decloning instance 'weight_fifo0' (fifo) to 'ifmap_fifo1'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element weight_fifo0/fifo_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.230 ; gain = 580.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2847.406 ; gain = 1029.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2847.406 ; gain = 1029.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2856.934 ; gain = 1039.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.785 ; gain = 987.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2872.785 ; gain = 1055.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cf0eef35
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2872.785 ; gain = 2196.285
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.runs/synth_1/systolic_array_2x2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file systolic_array_2x2_utilization_synth.rpt -pb systolic_array_2x2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 21:32:51 2024...
