Ben Eater CPU implemented in VHDL with build for Mimas V2

Note "slow_clock_0" has to be regenerated for the build to succeed.

Using ISE 14.7
