
istflow -prj "D:/Project/C20F_haikang/C200_FPGA/DEBUG/C200_FPGA.rvl" -design "C200_FPGA_impl1.rvp" 
-- all messages logged in file D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_error.log
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/C200_PLL/C200_PLL.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/distance_ram/distance_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_ram/eth_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_send_ram/eth_send_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier2/multiplier2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_fifo/packet_data_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/tcp_recv_ram/tcp_recv_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rotating_module.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/opto_switch_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/motor_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/laser_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_measure.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/sram_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_cmd.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(3): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(3): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(3): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(3): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v' (VERI-2320)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(4): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(4): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(3): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(3): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v' (VERI-2320)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(4): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(4): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/tcp_recv_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/tcp_send_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/w5500_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/parameter_init.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(3): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(3): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/parameter_init.v' (VERI-2320)
D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(4): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/parameter_ident_define.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(4): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/parameter_init.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/data_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/i2c_master.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/i2c_master.v(3): INFO: analyzing included file 'D:/Project/C20F_haikang/C200_FPGA/tla2024_cmd_defines.v' (VERI-1328)
D:/Project/C20F_haikang/C200_FPGA/i2c_master.v(3): INFO: back to file 'D:/Project/C20F_haikang/C200_FPGA/i2c_master.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/self_inspection.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/parameter_ident_define.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/test.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/division.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/TDC_SPI_ms1004.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_spi.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/encoder_generate_3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/pluse_average.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/index_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/USRMCLK.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/time_stamp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/ms1004_spi.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/TDC_SPI_ms1004_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/flash_control_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/encoder_generate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adc_to_temp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_4.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/calib_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/dist_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/dist_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/tail_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adc_to_dac.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/AD_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/adc_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/DA_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/division_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_temp_comp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_process.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_para.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/cal_process.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/div_rill.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tb_tdc_process.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/rotating_module_1.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/ramw32_dp64/ramw32_dp64.v' (VERI-1482)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(1): INFO: compiling module 'C200_FPGA' (VERI-1018)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(545): INFO: elaborating module 'C200_FPGA' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/C200_PLL/C200_PLL.v(85): INFO: elaborating module 'C200_PLL_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/rotating_module_1.v(121): INFO: elaborating module 'rotating_module_1_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/self_inspection.v(507): INFO: elaborating module 'self_inspection_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/laser_control.v(119): INFO: elaborating module 'laser_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist_measure.v(275): INFO: elaborating module 'dist_measure_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/sram_control.v(59): INFO: elaborating module 'sram_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/flash_control_2.v(713): INFO: elaborating module 'flash_control_2_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/w5500_control.v(370): INFO: elaborating module 'w5500_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/opto_switch_filter.v(48): INFO: elaborating module 'opto_switch_filter_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/motor_control.v(326): INFO: elaborating module 'motor_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/encoder_generate.v(380): INFO: elaborating module 'encoder_generate_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v(167): INFO: elaborating module 'statistics_cycle_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/adda/adc_control.v(138): INFO: elaborating module 'adc_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/adda/DA_SPI.v(178): INFO: elaborating module 'DA_SPI_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/adc_to_dac.v(395): INFO: elaborating module 'adc_to_dac_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/pluse_average.v(90): INFO: elaborating module 'pluse_average_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist_temp_comp.v(68): INFO: elaborating module 'dist_temp_comp_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_control.v(560): INFO: elaborating module 'gp22_control_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/tdc_process.v(603): INFO: elaborating module 'tdc_process_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist_calculate_4.v(770): INFO: elaborating module 'dist_calculate_4_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist/dist_filter.v(234): INFO: elaborating module 'dist_filter_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist/dist_packet.v(365): INFO: elaborating module 'dist_packet_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/dist/calib_packet.v(174): INFO: elaborating module 'calib_packet_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/USRMCLK.v(3): INFO: elaborating module 'USRMCLK_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_top.v(170): INFO: elaborating module 'spi_flash_top_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(953): INFO: elaborating module 'spi_w5500_top_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(1392): INFO: elaborating module 'datagram_parser_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(1890): INFO: elaborating module 'parameter_init_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier2/multiplier2.v(733): INFO: elaborating module 'multiplier2_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_3' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_4' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/ramw32_dp64/ramw32_dp64.v(137): INFO: elaborating module 'ramw32_dp64_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/adda/AD_SPI.v(149): INFO: elaborating module 'AD_SPI_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/adc_to_temp.v(204): INFO: elaborating module 'adc_to_temp_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_3' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_5' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_6' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_spi.v(703): INFO: elaborating module 'gp22_spi_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v(247): INFO: elaborating module 'tdc_data_ram_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v(247): INFO: elaborating module 'tdc_data_ram_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/tdc_para.v(170): INFO: elaborating module 'tdc_para_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/cal_process.v(156): INFO: elaborating module 'cal_process_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/division_2.v(83): INFO: elaborating module 'division_2_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_cmd.v(250): INFO: elaborating module 'spi_flash_cmd_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(333): INFO: elaborating module 'spi_w5500_cmd_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/tcp_recv_ram/tcp_recv_ram.v(247): INFO: elaborating module 'tcp_recv_ram_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_ram/eth_data_ram.v(140): INFO: elaborating module 'eth_data_ram_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_3' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_4' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/index_calculate.v(145): INFO: elaborating module 'index_calculate_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/time_stamp.v(149): INFO: elaborating module 'time_stamp_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_4' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/division.v(81): INFO: elaborating module 'division_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/division.v(81): INFO: elaborating module 'division_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/div_rill.v(113): INFO: elaborating module 'div_rill_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/div_rill.v(113): INFO: elaborating module 'div_rill_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v(141): INFO: elaborating module 'spi_master_uniq_1' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v(141): INFO: elaborating module 'spi_master_uniq_2' (VERI-9000)
D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(540): WARNING: actual bit length 6 differs from formal bit length 16 for port 'o_regaddr_opto' (VERI-1330)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="3"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="3"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "D:/lscc/diamond/3.12/tcltk/bin/tclsh" "D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/C200_FPGA_generate.tcl".
all messages logged in file D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/C200_FPGA/c200_fpga_la0_bb.v'
all messages logged in file D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/C200_FPGA_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/C200_PLL/C200_PLL.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/distance_ram/distance_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_ram/eth_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_send_ram/eth_send_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier2/multiplier2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_fifo/packet_data_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/tcp_recv_ram/tcp_recv_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rotating_module.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/opto_switch_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/motor_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/laser_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_measure.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/sram_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_top.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_cmd.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v" arg2="3"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/w5500_reg_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/tcp_recv_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/eth/tcp_send_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/w5500_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/parameter_init.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/parameter_init.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(4,10-4,36) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/parameter_ident_define.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(4,10-4,36) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/parameter_init.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/data_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/i2c_master.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/i2c_master.v(3,10-3,33) (VERI-1328) analyzing included file &apos;D:/Project/C20F_haikang/C200_FPGA/tla2024_cmd_defines.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/i2c_master.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/i2c_master.v(3,10-3,33) (VERI-2320) back to file &apos;D:/Project/C20F_haikang/C200_FPGA/i2c_master.v&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/i2c_master.v" arg2="3"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/self_inspection.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/parameter_ident_define.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/test.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/division.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/TDC_SPI_ms1004.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_spi.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/encoder_generate_3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/pluse_average.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/index_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/USRMCLK.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/time_stamp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/ms1004_spi.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/TDC_SPI_ms1004_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/flash_control_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/encoder_generate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adc_to_temp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_calculate_4.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/calib_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/dist_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/dist_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist/tail_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adc_to_dac.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/AD_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/adc_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/adda/DA_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/division_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/dist_temp_comp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_process.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tdc_para.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/cal_process.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/div_rill.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/tb_tdc_process.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/rotating_module_1.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/C20F_haikang/C200_FPGA/ramw32_dp64/ramw32_dp64.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(1,8-1,17) (VERI-1018) compiling module &apos;C200_FPGA&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(1,1-545,10) (VERI-9000) elaborating module &apos;C200_FPGA&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/C200_PLL/C200_PLL.v(8,1-85,10) (VERI-9000) elaborating module &apos;C200_PLL_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/C200_PLL/C200_PLL.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/rotating_module_1.v(26,1-121,10) (VERI-9000) elaborating module &apos;rotating_module_1_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/rotating_module_1.v" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/self_inspection.v(1,1-507,10) (VERI-9000) elaborating module &apos;self_inspection_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/self_inspection.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/laser_control.v(1,1-119,10) (VERI-9000) elaborating module &apos;laser_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/laser_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist_measure.v(1,1-275,10) (VERI-9000) elaborating module &apos;dist_measure_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist_measure.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/sram_control.v(1,1-59,10) (VERI-9000) elaborating module &apos;sram_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/sram_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/flash_control_2.v(1,1-713,10) (VERI-9000) elaborating module &apos;flash_control_2_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/flash_control_2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/w5500_control.v(1,1-370,10) (VERI-9000) elaborating module &apos;w5500_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/w5500_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/opto_switch_filter.v(1,1-48,10) (VERI-9000) elaborating module &apos;opto_switch_filter_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/opto_switch_filter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/motor_control.v(1,1-326,10) (VERI-9000) elaborating module &apos;motor_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/motor_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/encoder_generate.v(1,1-380,10) (VERI-9000) elaborating module &apos;encoder_generate_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/encoder_generate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v(26,1-167,10) (VERI-9000) elaborating module &apos;statistics_cycle_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/adda/adc_control.v(1,1-138,10) (VERI-9000) elaborating module &apos;adc_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/adda/adc_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/adda/DA_SPI.v(1,2-178,11) (VERI-9000) elaborating module &apos;DA_SPI_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/adda/DA_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/adc_to_dac.v(1,1-395,10) (VERI-9000) elaborating module &apos;adc_to_dac_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/adc_to_dac.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/pluse_average.v(1,1-90,10) (VERI-9000) elaborating module &apos;pluse_average_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/pluse_average.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist_temp_comp.v(1,1-68,10) (VERI-9000) elaborating module &apos;dist_temp_comp_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist_temp_comp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_control.v(1,1-560,10) (VERI-9000) elaborating module &apos;gp22_control_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/tdc_process.v(1,1-603,10) (VERI-9000) elaborating module &apos;tdc_process_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/tdc_process.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist_calculate_4.v(1,1-770,10) (VERI-9000) elaborating module &apos;dist_calculate_4_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist_calculate_4.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist/dist_filter.v(1,1-234,10) (VERI-9000) elaborating module &apos;dist_filter_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist/dist_filter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist/dist_packet.v(1,1-365,10) (VERI-9000) elaborating module &apos;dist_packet_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist/dist_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/dist/calib_packet.v(1,1-174,10) (VERI-9000) elaborating module &apos;calib_packet_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/dist/calib_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_top.v(15,1-170,10) (VERI-9000) elaborating module &apos;spi_flash_top_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v(6,1-953,10) (VERI-9000) elaborating module &apos;spi_w5500_top_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_top.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v(14,1-1392,10) (VERI-9000) elaborating module &apos;datagram_parser_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/datagram_parser.v" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v(6,1-1890,10) (VERI-9000) elaborating module &apos;parameter_init_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/parameter_init.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier2/multiplier2.v(8,1-733,10) (VERI-9000) elaborating module &apos;multiplier2_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier2/multiplier2.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_3&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_4&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/ramw32_dp64/ramw32_dp64.v(8,1-137,10) (VERI-9000) elaborating module &apos;ramw32_dp64_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/ramw32_dp64/ramw32_dp64.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/adda/AD_SPI.v(1,4-149,12) (VERI-9000) elaborating module &apos;AD_SPI_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/adda/AD_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/adc_to_temp.v(1,1-204,10) (VERI-9000) elaborating module &apos;adc_to_temp_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/adc_to_temp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_3&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_5&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_6&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_spi.v(1,1-703,10) (VERI-9000) elaborating module &apos;gp22_spi_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/gp22/gp22_spi.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v(8,1-247,10) (VERI-9000) elaborating module &apos;tdc_data_ram_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v(8,1-247,10) (VERI-9000) elaborating module &apos;tdc_data_ram_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/tdc_para.v(1,1-170,10) (VERI-9000) elaborating module &apos;tdc_para_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/tdc_para.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/cal_process.v(1,1-156,10) (VERI-9000) elaborating module &apos;cal_process_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/cal_process.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/division_2.v(1,1-83,10) (VERI-9000) elaborating module &apos;division_2_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/division_2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_cmd.v(15,1-250,10) (VERI-9000) elaborating module &apos;spi_flash_cmd_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_flash_cmd.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v(6,1-333,10) (VERI-9000) elaborating module &apos;spi_w5500_cmd_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/eth/spi_w5500_cmd.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/tcp_recv_ram/tcp_recv_ram.v(8,1-247,10) (VERI-9000) elaborating module &apos;tcp_recv_ram_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/tcp_recv_ram/tcp_recv_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_ram/eth_data_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_data_ram_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/eth_data_ram/eth_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_3&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_4&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/index_calculate.v(1,1-145,10) (VERI-9000) elaborating module &apos;index_calculate_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/index_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/time_stamp.v(1,1-149,10) (VERI-9000) elaborating module &apos;time_stamp_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/time_stamp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_4&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/division.v(1,1-81,10) (VERI-9000) elaborating module &apos;division_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/division.v(1,1-81,10) (VERI-9000) elaborating module &apos;division_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/div_rill.v(1,1-113,10) (VERI-9000) elaborating module &apos;div_rill_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/div_rill.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/div_rill.v(1,1-113,10) (VERI-9000) elaborating module &apos;div_rill_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/div_rill.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v(3,1-141,10) (VERI-9000) elaborating module &apos;spi_master_uniq_1&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v(3,1-141,10) (VERI-9000) elaborating module &apos;spi_master_uniq_2&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/spi flash/spi_master.v" arg2="3"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v(540,30-540,41) (VERI-1330) actual bit length 6 differs from formal bit length 16 for port &apos;o_regaddr_opto&apos;" arg1="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.v" arg2="540"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/C200_FPGA_rvl.v'
Lpf file 'D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.lpf' is updated.

synthesis -f "C200_FPGA_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 28 16:16:52 2025


Command Line:  synthesis -f C200_FPGA_impl1_lattice.synproj -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = C200_FPGA.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.12/ispfpga/sa5p00/data (searchpath added)
-p D:/Project/C20F_haikang/C200_FPGA/impl1 (searchpath added)
-p D:/Project/C20F_haikang/C200_FPGA (searchpath added)
-p D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/C200_FPGA (searchpath added)
Key file = D:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = D:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_trig_gen.v
Verilog design file = D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_gen.v
Verilog design file = D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/C200_FPGA_rvl.v
NGD file = C200_FPGA_impl1.ngd
-sdc option: SDC file input is D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_gen.v. VERI-1482
Analyzing Verilog file d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): C200_FPGA
Last elaborated design is C200_FPGA()
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = C200_FPGA.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="gnd"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="gnd"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32274): " arg1="i_motor_state" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32274"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33205): " arg1="multiplier2_alu_signedcin_1_0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33205"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33206): " arg1="multiplier2_alu_in_cin_1_0_53" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33206"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33207): " arg1="multiplier2_alu_in_cin_1_0_52" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33207"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33208): " arg1="multiplier2_alu_in_cin_1_0_51" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33208"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33209): " arg1="multiplier2_alu_in_cin_1_0_50" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33209"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33210): " arg1="multiplier2_alu_in_cin_1_0_49" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33210"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33211): " arg1="multiplier2_alu_in_cin_1_0_48" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33211"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33212): " arg1="multiplier2_alu_in_cin_1_0_47" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33212"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33213): " arg1="multiplier2_alu_in_cin_1_0_46" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33213"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33214): " arg1="multiplier2_alu_in_cin_1_0_45" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33214"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33215): " arg1="multiplier2_alu_in_cin_1_0_44" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33215"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33216): " arg1="multiplier2_alu_in_cin_1_0_43" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33216"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33217): " arg1="multiplier2_alu_in_cin_1_0_42" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33217"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33218): " arg1="multiplier2_alu_in_cin_1_0_41" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33218"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33219): " arg1="multiplier2_alu_in_cin_1_0_40" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33219"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33220): " arg1="multiplier2_alu_in_cin_1_0_39" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33220"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33221): " arg1="multiplier2_alu_in_cin_1_0_38" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33221"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33222): " arg1="multiplier2_alu_in_cin_1_0_37" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33222"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33223): " arg1="multiplier2_alu_in_cin_1_0_36" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33223"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33224): " arg1="multiplier2_alu_in_cin_1_0_35" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33224"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33225): " arg1="multiplier2_alu_in_cin_1_0_34" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33225"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33226): " arg1="multiplier2_alu_in_cin_1_0_33" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33226"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33227): " arg1="multiplier2_alu_in_cin_1_0_32" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33227"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33228): " arg1="multiplier2_alu_in_cin_1_0_31" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33228"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33229): " arg1="multiplier2_alu_in_cin_1_0_30" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33229"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33230): " arg1="multiplier2_alu_in_cin_1_0_29" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33230"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33231): " arg1="multiplier2_alu_in_cin_1_0_28" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33231"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33232): " arg1="multiplier2_alu_in_cin_1_0_27" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33232"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33233): " arg1="multiplier2_alu_in_cin_1_0_26" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33233"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33234): " arg1="multiplier2_alu_in_cin_1_0_25" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33234"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33235): " arg1="multiplier2_alu_in_cin_1_0_24" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33235"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33236): " arg1="multiplier2_alu_in_cin_1_0_23" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33236"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33237): " arg1="multiplier2_alu_in_cin_1_0_22" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33237"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33238): " arg1="multiplier2_alu_in_cin_1_0_21" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33238"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33239): " arg1="multiplier2_alu_in_cin_1_0_20" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33239"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33240): " arg1="multiplier2_alu_in_cin_1_0_19" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33240"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33241): " arg1="multiplier2_alu_in_cin_1_0_18" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33241"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33242): " arg1="multiplier2_alu_in_cin_1_0_17" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33242"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33243): " arg1="multiplier2_alu_in_cin_1_0_16" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33243"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33244): " arg1="multiplier2_alu_in_cin_1_0_15" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33244"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33245): " arg1="multiplier2_alu_in_cin_1_0_14" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33245"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33246): " arg1="multiplier2_alu_in_cin_1_0_13" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33246"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33247): " arg1="multiplier2_alu_in_cin_1_0_12" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33247"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33248): " arg1="multiplier2_alu_in_cin_1_0_11" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33248"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33249): " arg1="multiplier2_alu_in_cin_1_0_10" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33249"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33250): " arg1="multiplier2_alu_in_cin_1_0_9" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33250"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33251): " arg1="multiplier2_alu_in_cin_1_0_8" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33251"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33252): " arg1="multiplier2_alu_in_cin_1_0_7" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33252"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33253): " arg1="multiplier2_alu_in_cin_1_0_6" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33253"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33254): " arg1="multiplier2_alu_in_cin_1_0_5" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33254"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33255): " arg1="multiplier2_alu_in_cin_1_0_4" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33255"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33256): " arg1="multiplier2_alu_in_cin_1_0_3" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33256"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33257): " arg1="multiplier2_alu_in_cin_1_0_2" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33257"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33258): " arg1="multiplier2_alu_in_cin_1_0_1" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33258"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33259): " arg1="multiplier2_alu_in_cin_1_0_0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33259"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="i_rst_n"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="o_flash_clk"  />
######## Missing driver on net o_flash_clk. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_signedcin_1_0. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_53. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_52. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_51. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_50. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_49. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_48. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_47. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_46. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_45. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_44. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_43. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_42. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_41. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_40. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_39. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_38. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_37. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_36. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_35. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_34. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_33. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_32. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_31. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_30. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_29. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_28. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_27. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_26. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_25. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_24. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_23. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_22. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_21. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_20. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_19. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_18. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_17. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_16. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_15. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_14. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_13. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_12. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_11. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_10. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_9. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_8. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_7. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_6. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_5. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_4. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_3. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_2. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_1. Patching with GND.
######## Missing driver on net \U2/U3/U1/multiplier2_alu_in_cin_1_0_0. Patching with GND.
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32748): " arg1="\U2/U3/r_angle_cal_value_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32748"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32748): " arg1="\U2/U3/r_angle_cal_value_i3" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32748"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(47887): " arg1="\U5/U3/r_rise_max_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="47887"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U8/u3/r_config_mode"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(38221): " arg1="\U3/u3/U1/tempADValue[0]_i1" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="38221"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(38221): " arg1="\U3/u3/U1/tempADValue[0]_i2" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="38221"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(50269): " arg1="\U7/r_byte_size_i1" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="50269"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u2/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/clk_cnt" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 00001

 001 -> 00010

 010 -> 00100

 011 -> 01000

 100 -> 10000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/U2/U3/div_rill_1/status" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000000 -> 00001

 000001 -> 00010

 000010 -> 00100

 000100 -> 01000

 001000 -> 10000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/U2/U3/div_rill_2/status" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000000 -> 00001

 000001 -> 00010

 000010 -> 00100

 000100 -> 01000

 001000 -> 10000





 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_564
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_572
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_571
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_568
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_569
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_567
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_573
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_575
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_566    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/r_pulse_post"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U5/U2/U3/div_beichushu_1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U5/U2/U3/div_beichushu_2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/last_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/last_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/last_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/last_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U8/u3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U8/u3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U8/u3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U2/U3/r_para_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U2/U3/r_para_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U5/U2/U3/r_para_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U2/U3/fs_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U2/U3/fs_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U7/r_flash_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\U7/r_flash_state"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32412): " arg1="\U2/U2/r_cnt_high_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32412"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U2/U3/r_low_time_prior_cnt"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32412): " arg1="\U2/U2/r_cnt_max_i7" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32412"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\U5/U5/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U6/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U8/u3/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u2/r_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U2/U4/r_process_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U2/U4/r_process_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U1/r_tdc_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\U5/U1/r_tdc_wr_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U3/r_pulse_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U5/U3/r_pulse_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U5/U3/r_pulse_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U3/r_pulse_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U5/U3/r_pulse_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U7/r_fisrt_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/r_dist_index"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U5/U3/r_dist_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U5/U5/r_first_angle"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U5/U5/r_first_angle"  />
Removed duplicate sequential element \U5/U3/r_dist_value(10 bit), because it is equivalent to \U5/U3/r_dist_index



######### Begin FIR Info ########


Number of FIR filters recognized: 1



######### End FIR Info ########


    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(33049): " arg1="\U2/U3/r_angle_zero_i7" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="33049"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U2/U3/r_angle_zero_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U2/U3/r_angle_zero_e1"  />
######## Missing driver on net n25508. Patching with GND.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="i_rst_n"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U2/U3/r_angle_reso"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32888): " arg1="\U2/U3/r_fs_cnt_i6" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32888"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32909): " arg1="\U2/U3/r_fs_factor_i4" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32909"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(52445): " arg1="\U8/u1/r_sock_num_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="52445"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(52445): " arg1="\U8/u1/r_sock_num_i1" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="52445"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(52788): " arg1="\U8/u1/u1/r_cmd__i6" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="52788"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(49903): " arg1="\U7/r_flash_rdaddr_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="49903"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(49962): " arg1="\U7/r_page_rdnum_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="49962"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(45784): " arg1="\U5/U1/U1/TDC_Tdata__i28" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="45784"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(50502): " arg1="\U7/U2/r_cmd__i5" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="50502"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(50380): " arg1="\U7/r_fisrt_rise__i5" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="50380"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(48489): " arg1="\U5/U3/r_rise_index__i16" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="48489"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(49217): " arg1="\U5/U5/r_packet_points_i15" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="49217"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(36859): " arg1="\U3/r_check_state__i9" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="36859"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(58769): " arg1="\U8/u3/U1/r_index_state__i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="58769"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(49985): " arg1="\U7/r_page_num_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="49985"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(49903): " arg1="\U7/r_flash_rdaddr_i19" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="49903"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(46164): " arg1="\U5/U2/r_data_state__i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="46164"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(47519): " arg1="\U5/U2/U3/div_rill_1/temp_b_i0_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="47519"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(47622): " arg1="\U5/U2/U3/div_rill_2/temp_b_i0_i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="47622"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(44784): " arg1="\U5/U1/r_msr_state__i0" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="44784"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(32758): " arg1="_add_1_28938_e2_i0_i15" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="32758"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(50666): " arg1="\U7/U2/u1/r_byte_size__i4" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="50666"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v(38359): " arg1="\U3/u3/U1/r_temp_state__i9" arg2="d:/project/c20f_haikang/c200_fpga/impl1/reveal_workspace/tmpreveal/c200_fpga_rvl.v" arg3="38359"  />
Duplicate register/latch removal. \U2/U3/r_fs_cnt_i2 is a one-to-one match with \U2/U3/r_angle_reso_i3.
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U7/r_byte_size_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_low_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_high_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_high_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_high_i16"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i8_63015_63016_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_tdc_switch_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_pwm_value_0_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_pwm_value_0_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_pwm_value_0_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_pwm_value_0_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i7"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i10"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i14"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i15"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i16"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i20"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i21"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_temp_dist_i24"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i1_63011_63012_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/startup_flag_1476"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i2_63039_63040_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i3_63035_63036_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i4_63031_63032_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i5_63027_63028_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i6_63023_63024_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value__i7_63019_63020_set"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_high_i4"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_cnt_state_high_i16"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i14"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i15"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i16"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i17"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i18"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i19"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i20"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i21"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i22"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i23"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i24"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i25"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i26"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i27"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i28"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i29"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i30"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i31"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i32"  />
Duplicate register/latch removal. \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i15 is a one-to-one match with \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i10.
Duplicate register/latch removal. \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i14 is a one-to-one match with \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i12.
Duplicate register/latch removal. \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i8 is a one-to-one match with \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i5.
Duplicate register/latch removal. \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i6 is a one-to-one match with \C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i14.
Duplicate register/latch removal. \U5/U1/r_tdc_wr_data__i6 is a one-to-one match with \U5/U1/r_tdc_wr_data__i5.
Duplicate register/latch removal. \U5/U1/r_tdc_wr_data__i4 is a one-to-one match with \U5/U1/r_tdc_wr_data__i2.
Duplicate register/latch removal. \U5/U1/r_tdc_wr_data__i3 is a one-to-one match with \U5/U1/r_tdc_wr_data__i6.
Duplicate register/latch removal. \U5/U2/U4/r_offset_length_i0_i15 is a one-to-one match with \U5/U2/U4/r_offset_length_i0_i14.
Duplicate register/latch removal. \U5/U2/U4/r_offset_length_i0_i13 is a one-to-one match with \U5/U2/U4/r_offset_length_i0_i15.
Duplicate register/latch removal. \U5/U2/U4/r_offset_length_i0_i12 is a one-to-one match with \U5/U2/U4/r_offset_length_i0_i13.
Duplicate register/latch removal. \U5/U2/U4/r_offset_length_i0_i11 is a one-to-one match with \U5/U2/U4/r_offset_length_i0_i12.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i15 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i13 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i13.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i15 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i13 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i12 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i13.
Duplicate register/latch removal. \U7/r_coe_true_addr__i30 is a one-to-one match with \U7/r_coe_true_addr__i29.
Duplicate register/latch removal. \U7/r_coe_true_addr__i31 is a one-to-one match with \U7/r_coe_true_addr__i28.
Duplicate register/latch removal. \U7/r_coe_true_addr__i18 is a one-to-one match with \U7/r_coe_true_addr__i27.
Duplicate register/latch removal. \U7/r_coe_true_addr__i19 is a one-to-one match with \U7/r_coe_true_addr__i26.
Duplicate register/latch removal. \U7/r_coe_true_addr__i20 is a one-to-one match with \U7/r_coe_true_addr__i25.
Duplicate register/latch removal. \U7/r_coe_true_addr__i21 is a one-to-one match with \U7/r_coe_true_addr__i24.
Duplicate register/latch removal. \U7/r_coe_true_addr__i22 is a one-to-one match with \U7/r_coe_true_addr__i23.
Duplicate register/latch removal. \U5/U2/r_code_angle_i15 is a one-to-one match with \U5/U2/r_code_angle_i11.
Duplicate register/latch removal. \U5/U2/r_code_angle_i14 is a one-to-one match with \U5/U2/r_code_angle_i12.
Duplicate register/latch removal. \U5/U2/r_code_angle_i13 is a one-to-one match with \U5/U2/r_code_angle_i14.
Duplicate register/latch removal. \U5/U2/U3/div_en_2_85 is a one-to-one match with \U5/U2/U3/div_en_1_84.
Duplicate register/latch removal. _add_1_29031_e2_i0_i15 is a one-to-one match with _add_1_29031_e2_i0_i11.
Duplicate register/latch removal. _add_1_29031_e2_i0_i14 is a one-to-one match with _add_1_29031_e2_i0_i12.
Duplicate register/latch removal. _add_1_29031_e2_i0_i13 is a one-to-one match with _add_1_29031_e2_i0_i14.
Duplicate register/latch removal. \U5/U1/U1/TDC_Tdata__i22 is a one-to-one match with \U5/U1/U1/TDC_Tdata__i16.
Duplicate register/latch removal. \U5/U1/U1/TDC_Tdata__i19 is a one-to-one match with \U5/U1/U1/TDC_Tdata__i22.
Duplicate register/latch removal. \U5/U1/U1/TDC_Tdata__i18 is a one-to-one match with \U5/U1/U1/TDC_Tdata__i13.
Duplicate register/latch removal. \U7/U2/r_cmd__i3 is a one-to-one match with \U7/U2/r_cmd__i4.
Duplicate register/latch removal. \U7/U2/r_cmd__i6 is a one-to-one match with \U7/U2/r_cmd__i7.
Duplicate register/latch removal. \U7/r_coe_true_addr__i30 is a one-to-one match with \U7/r_coe_true_addr__i22.
Duplicate register/latch removal. \U7/r_coe_true_addr__i31 is a one-to-one match with \U7/r_coe_true_addr__i21.
Duplicate register/latch removal. \U7/r_coe_true_addr__i18 is a one-to-one match with \U7/r_coe_true_addr__i20.
Duplicate register/latch removal. \U7/r_coe_true_addr__i19 is a one-to-one match with \U7/r_coe_true_addr__i18.
Duplicate register/latch removal. \U5/U2/r_code_angle_i15 is a one-to-one match with \U5/U2/r_code_angle_i13.
Duplicate register/latch removal. _add_1_29031_e2_i0_i15 is a one-to-one match with _add_1_29031_e2_i0_i13.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i15 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i12.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i14 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i13.
Duplicate register/latch removal. \U7/r_coe_true_addr__i30 is a one-to-one match with \U7/r_coe_true_addr__i19.
Duplicate register/latch removal. \U7/r_coe_true_addr__i31 is a one-to-one match with \U7/r_coe_true_addr__i30.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i15 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i14.
Duplicate register/latch removal. _add_1_28938_e2_i0_i14 is a one-to-one match with _add_1_28938_e2_i0_i11.
Duplicate register/latch removal. _add_1_28938_e2_i0_i12 is a one-to-one match with _add_1_28938_e2_i0_i14.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_28938_e2_i0_i12"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_delay_cnt_22625__i3"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U8/u3/r_delay_cnt_22625__i2"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_28938_e2_i0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63010"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63014"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63018"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63022"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63026"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63030"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63034"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63038"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63042"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63046"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63050"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63054"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63058"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63062"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63066"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63070"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63074"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63078"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63082"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63086"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63090"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63094"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63098"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i63006"  />
Writing LPF file C200_FPGA_impl1.lpf.
C200_FPGA_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in C200_FPGA_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner2128cbfd2d.ngo'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner5248cc18e7.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr915329153211ad013a.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_rst_n" arg2="i_rst_n"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="i_rst_n"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="C200_FPGA_reveal_coretop_instance/jupdate[0]" arg2="C200_FPGA_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="8"  />

Design Results:
  27239 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file C200_FPGA_impl1.ngd.

################### Begin Area Report (C200_FPGA)######################
Number of register bits => 7820 of 24879 (31 % )
ALU54B => 1
BB => 16
CCU2C => 2708
DP16KD => 12
EHXPLLL => 1
FD1P3AX => 355
FD1P3AY => 3
FD1P3BX => 297
FD1P3DX => 5202
FD1P3IX => 140
FD1S3AX => 17
FD1S3BX => 150
FD1S3DX => 1582
FD1S3IX => 72
FD1S3JX => 2
GSR => 1
IB => 7
INV => 2
L6MUX21 => 19
LUT4 => 15505
MULT18X18D => 7
MULT9X9D => 4
OB => 50
PDPW16KD => 1
PFUMX => 1017
USRMCLK => 1
pmi_distributed_dpramEbnoner2128cbfd2d => 1
pmi_distributed_dpramEbnoner5248cc18e7 => 1
pmi_ram_dpEbnonesadr915329153211ad013a => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : U1/w_pll_25m, loads : 7275
  Net : U1/w_pll_50m, loads : 225
  Net : U1/w_pll_100m, loads : 35
  Net : U1/clk_N_12801, loads : 6
  Net : i_clk_50m_c, loads : 1
  Net : C200_FPGA_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 553
Top 10 highest fanout Clock Enables:
  Net : U3/u3/w_pll_25m_enable_2951, loads : 130
  Net : U5/U6/w_pll_25m_enable_3957, loads : 64
  Net : U5/U3/w_pll_25m_enable_4197, loads : 64
  Net : U2/U3/w_pll_25m_enable_4724, loads : 55
  Net : U2/U3/w_pll_25m_enable_65, loads : 53
  Net : U5/U4/w_pll_25m_enable_4773, loads : 50
  Net : U8/u3/U1/w_pll_25m_enable_1092, loads : 50
  Net : U5/U3/w_pll_25m_enable_1630, loads : 50
  Net : U5/U4/w_pll_25m_enable_4774, loads : 50
  Net : U8/u3/w_pll_25m_enable_2240, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U5/U2/U3/div_rill_2/n250776, loads : 4079
  Net : U8/u3/U1/rst_n_N_12527, loads : 1802
  Net : U2/u4/n249855, loads : 532
  Net : U8/u3/w_sram_addr_eth[0], loads : 377
  Net : C200_FPGA_reveal_coretop_instance/jtck_N_18742, loads : 326
  Net : C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/jrstn_N_18740, loads : 320
  Net : U8/u1/r_state[0], loads : 259
  Net : U2/U3/w_pll_25m_enable_4638, loads : 258
  Net : U8/u3/w_sram_addr_eth[1], loads : 243
  Net : U8/u2/r_byte_cnt[1], loads : 242
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk504 [get_nets clk_N_12801]           |            -|            -|     0  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk502 [get_nets                        |             |             |
\C200_FPGA_reveal_coretop_instance/jtck[|             |             |
0]]                                     |  100.000 MHz|   86.468 MHz|    10 *
                                        |             |             |
create_clock -period 10.000000          |             |             |
-waveform { 0.000000 5.000000 } -name   |             |             |
w_pll_100M [ get_nets { w_pll_100m } ]  |  100.000 MHz|  141.303 MHz|     5  
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
w_pll_50M [ get_nets { w_pll_50m } ]    |   50.000 MHz|   50.203 MHz|    15  
                                        |             |             |
create_clock -period 40.000000          |             |             |
-waveform { 0.000000 20.000000 } -name  |             |             |
w_pll_25M [ get_nets { w_pll_25m_N } ]  |   25.000 MHz|   37.562 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 476.594  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 115.484  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-25F -t CABGA256 -s 6 -oc Industrial   "C200_FPGA_impl1.ngd" -o "C200_FPGA_impl1_map.ncd" -pr "C200_FPGA_impl1.prf" -mp "C200_FPGA_impl1.mrp" -lpf "D:/Project/C20F_haikang/C200_FPGA/impl1/C200_FPGA_impl1.lpf" -lpf "D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: C200_FPGA_impl1.ngd
   Picdevice="LFE5U-25F"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCABGA256, Performance used: 6.

    <postMsg mid="1104084" type="Warning" dynamic="3" navigation="0" arg0="" arg1="PERIOD NET &quot;w_pll_50m&quot; 20.000000 ns HIGH 10.000000 ns  ;&#xA;" arg2="FREQUENCY NET &quot;w_pll_50m&quot; 50.000000 MHz ;&#xA;"  />
    <postMsg mid="1104084" type="Warning" dynamic="3" navigation="0" arg0="" arg1="PERIOD NET &quot;w_pll_100m&quot; 10.000000 ns HIGH 5.000000 ns  ;&#xA;" arg2="FREQUENCY NET &quot;w_pll_100m&quot; 100.000000 MHz ;&#xA;"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.lpf(71): Semantic error in &quot;IOBUF PORT &quot;o_test&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="o_test" arg2="D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.lpf" arg3="71"  />
Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="i_rst_n"  />
Removing unused logic...

    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
Optimizing...

8602 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="n263418"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
    <postMsg mid="52131250" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
    <postMsg mid="52131253" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
    <postMsg mid="52131256" type="Warning" dynamic="1" navigation="0" arg0="U2/U3/U1/dsp_alu_0"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="53"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="52"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="51"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="50"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="49"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="48"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="47"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="46"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="45"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="44"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="43"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="42"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="41"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="40"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="39"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="38"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="37"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="U2/U3/U1/dsp_alu_0" arg1="36"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_rst_n"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U5/U2/U2/tdc_data_ram_0_1_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U5/U2/U2/tdc_data_ram_0_0_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U5/U2/U1/tdc_data_ram_0_1_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U5/U2/U1/tdc_data_ram_0_0_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U8/u2/U5/packet_data_ram_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U8/u2/U4/packet_data_ram_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U8/u2/U3/packet_data_ram_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U8/u2/U2/packet_data_ram_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="U8/u2/U1/eth_data_ram_0_0_0"  />



Design Summary:
   Number of registers:   7875 out of 24879 (32%)
      PFU registers:         7875 out of 24288 (32%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:     11887 out of 12144 (98%)
      SLICEs as Logic/ROM:  11878 out of 12144 (98%)
      SLICEs as RAM:            9 out of  9108 (0%)
      SLICEs as Carry:       2716 out of 12144 (22%)
   Number of LUT4s:        20985 out of 24288 (86%)
      Number used as logic LUTs:        15535
      Number used as distributed RAM:    18
      Number used as ripple logic:      5432
      Number used as shift registers:     0
   Number of PIO sites used: 73 out of 197 (37%)
   Number of block RAMs:  16 out of 56 (29%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          7
   MULT9X9D            4
   ALU54B              1
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  18 out of 56 (32 %)
   Number of Used DSP ALU Sites:  2 out of 28 (7 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  5
     Net w_pll_25m: 4334 loads, 4328 rising, 6 falling (Driver: U1/PLLInst_0 )
     Net w_pll_100m: 22 loads, 22 rising, 0 falling (Driver: U1/PLLInst_0 )
     Net i_clk_50m_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_clk_50m )
     Net jtaghub16_jtck: 219 loads, 0 rising, 219 falling (Driver: sa5phub/genblk8.jtagg_u )
     Net w_pll_50m: 143 loads, 143 rising, 0 falling (Driver: U1/PLLInst_0 )
   Number of Clock Enables:  553
     Net w_pll_25m_enable_2951: 74 loads, 74 LSLICEs
     Net w_pll_25m_enable_4496: 9 loads, 9 LSLICEs
     Net U7/w_pll_25m_enable_1987: 5 loads, 5 LSLICEs
     Net U7/w_pll_25m_enable_1249: 16 loads, 16 LSLICEs
     Net U7/w_pll_25m_enable_1343: 6 loads, 6 LSLICEs
     Net U7/w_pll_25m_enable_3365: 8 loads, 8 LSLICEs
     Net U7/w_pll_25m_enable_4417: 5 loads, 5 LSLICEs
     Net U7/w_pll_25m_enable_2018: 8 loads, 8 LSLICEs
     Net U7/w_pll_25m_enable_1980: 1 loads, 1 LSLICEs
     Net U7/w_pll_25m_enable_4590: 10 loads, 10 LSLICEs
     Net U7/w_pll_25m_enable_3833: 6 loads, 6 LSLICEs
     Net U7/w_pll_25m_enable_4584: 4 loads, 4 LSLICEs
     Net w_pll_25m_enable_3058: 4 loads, 4 LSLICEs
     Net U7/U2/w_pll_25m_enable_2599: 1 loads, 1 LSLICEs
     Net U7/U2/w_pll_25m_enable_2749: 1 loads, 1 LSLICEs
     Net U7/U2/w_pll_25m_enable_4307: 3 loads, 3 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_227: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_229: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_902: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_1278: 3 loads, 3 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_1243: 7 loads, 7 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_1023: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_25m_enable_3812: 9 loads, 9 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_217: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_4757: 8 loads, 8 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_1183: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_1774: 4 loads, 4 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_1186: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_4769: 2 loads, 2 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_1743: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_25m_enable_1752: 4 loads, 4 LSLICEs
     Net code_angle_vld_i: 16 loads, 16 LSLICEs
     Net r_rst_cnt_19__N_41: 11 loads, 11 LSLICEs
     Net w_pll_25m_enable_2076: 12 loads, 12 LSLICEs
     Net w_pll_25m_enable_3608: 8 loads, 8 LSLICEs
     Net o_program_n_N_17921: 1 loads, 1 LSLICEs
     Net code_angle_vld_o: 16 loads, 16 LSLICEs
     Net w_pll_25m_enable_4638: 136 loads, 136 LSLICEs
     Net w_pll_25m_enable_4531: 25 loads, 25 LSLICEs
     Net w_pll_25m_enable_4649: 6 loads, 6 LSLICEs
     Net w_pll_25m_enable_4664: 15 loads, 15 LSLICEs
     Net code_angle_vld: 11 loads, 11 LSLICEs
     Net w_pll_25m_enable_4682: 8 loads, 8 LSLICEs
     Net w_tdc_new_sig: 23 loads, 23 LSLICEs
     Net w_pll_25m_enable_4639: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/op_code_2__N_19260: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_65: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_66: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_33: 8 loads, 8 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/jtck_N_18742_enable_6: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/jtck_N_18742_enable_277: 8 loads, 8 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_73: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_81: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_84: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/num_then_wen: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_18: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_14: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_67: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/reg0_read_N_19570: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_59: 6 loads, 6 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_45: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_41: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trace_dout_int_90__N_19764: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_69: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtck_N_18742_enable_94: 26 loads, 26 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_60: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_49: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_37: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_62: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_61: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_75: 1 loads, 1 LSLICEs
     Net w_packet_pingpang_N: 4 loads, 0 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtck_N_18742_enable_135: 21 loads, 21 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_83: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_63: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_64: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_72: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_71: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_80: 3 loads, 3 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_70: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_76: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/clk[0]_N_keep_enable_82: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_30: 4 loads, 4 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_276: 15 loads, 15 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_241: 8 loads, 8 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_282: 26 loads, 26 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_45: 9 loads, 9 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_287: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_285: 2 loads, 2 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_286: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_283: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_262: 12 loads, 12 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_226: 22 loads, 22 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_278: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_279: 1 loads, 1 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18742_enable_284: 1 loads, 1 LSLICEs
     Net U3/state_1_t_0_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_2_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_3_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_4_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_5_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_6_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_7_vld: 2 loads, 2 LSLICEs
     Net U3/state_1_t_8_vld: 2 loads, 2 LSLICEs
     Net w_pll_25m_enable_4675: 10 loads, 10 LSLICEs
     Net w_pll_25m_enable_4489: 1 loads, 1 LSLICEs
     Net U3/w_pll_25m_enable_3420: 1 loads, 1 LSLICEs
     Net w_pll_25m_enable_3458: 1 loads, 1 LSLICEs
     Net U3/u4/r_pulse_sig: 9 loads, 9 LSLICEs
     Net U3/u3/r_apd_temp_15__N_2605: 4 loads, 4 LSLICEs
     Net U3/u3/r_mult_en: 17 loads, 16 LSLICEs
     Net U3/u3/w_pll_25m_enable_4163: 8 loads, 8 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_1252: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_1014: 5 loads, 5 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_2192: 11 loads, 11 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_2175: 7 loads, 7 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_2163: 23 loads, 23 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_889: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_4784: 3 loads, 3 LSLICEs
     Net U3/u3/U1/r_mult_en: 8 loads, 8 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_1625: 3 loads, 3 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_1573: 16 loads, 16 LSLICEs
     Net U3/u3/U1/w_pll_25m_enable_1175: 26 loads, 26 LSLICEs
     Net U3/u3/U1/n263400: 1 loads, 0 LSLICEs
     Net U3/u3/U1/U2/w_pll_25m_enable_1019: 2 loads, 2 LSLICEs
     Net U3/u3/U1/U2/w_pll_25m_enable_222: 1 loads, 1 LSLICEs
     Net U3/u3/U1/U2/w_pll_25m_enable_2089: 13 loads, 13 LSLICEs
     Net U3/u3/U1/U2/w_pll_25m_enable_2075: 24 loads, 24 LSLICEs
     Net U3/u3/U1/U2/w_pll_25m_enable_3348: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_25m_enable_69: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_25m_enable_71: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_25m_enable_3627: 2 loads, 2 LSLICEs
     Net U3/u1/w_pll_25m_enable_61: 1 loads, 1 LSLICEs
     Net U3/u1/o_adc1_value_9__N_2072: 5 loads, 5 LSLICEs
     Net U3/u1/o_adc2_value_9__N_2073: 5 loads, 5 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_883: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_3403: 3 loads, 3 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_1336: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4329: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4325: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4321: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4313: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4312: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4315: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4317: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4327: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4328: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_25m_enable_4513: 1 loads, 1 LSLICEs
     Net U5/U6/w_pll_25m_enable_3977: 5 loads, 5 LSLICEs
     Net U5/U6/r_packet_state_7__N_11345: 4 loads, 4 LSLICEs
     Net U5/U6/w_pll_25m_enable_3957: 32 loads, 32 LSLICEs
     Net w_calib_pingpang: 4 loads, 0 LSLICEs
     Net U5/U6/w_pll_25m_enable_3708: 2 loads, 2 LSLICEs
     Net U5/U6/w_pll_25m_enable_3985: 5 loads, 5 LSLICEs
     Net U5/U5/w_pll_25m_enable_4776: 7 loads, 7 LSLICEs
     Net U5/U5/dist_report_error_0__N_10730: 1 loads, 1 LSLICEs
     Net U5/U5/r_packet_state_9__N_10916: 4 loads, 4 LSLICEs
     Net U5/U5/w_pll_25m_enable_4041: 9 loads, 9 LSLICEs
     Net U5/U5/w_pll_25m_enable_4033: 16 loads, 16 LSLICEs
     Net U5/U5/r_packet_state_9__N_10984[8]: 5 loads, 5 LSLICEs
     Net U5/U5/w_pll_25m_enable_3552: 2 loads, 2 LSLICEs
     Net U5/U5/w_pll_25m_enable_3511: 5 loads, 5 LSLICEs
     Net U5/U5/w_pll_25m_enable_3707: 4 loads, 4 LSLICEs
     Net U5/U5/o_scan_counter_15__N_11078: 9 loads, 9 LSLICEs
     Net U5/U5/w_pll_25m_enable_4103: 4 loads, 4 LSLICEs
     Net U5/U5/dist_report_error_1__N_10703: 1 loads, 1 LSLICEs
     Net U5/U5/w_pll_25m_enable_4762: 8 loads, 8 LSLICEs
     Net U5/U4/w_pll_25m_enable_4774: 27 loads, 27 LSLICEs
     Net U5/U4/w_pll_25m_enable_4741: 16 loads, 16 LSLICEs
     Net U5/U4/w_pll_25m_enable_4559: 28 loads, 28 LSLICEs
     Net U5/U4/w_pll_25m_enable_3524: 15 loads, 15 LSLICEs
     Net U5/U4/w_pll_25m_enable_4773: 27 loads, 27 LSLICEs
     Net U5/U4/w_pll_25m_enable_3846: 5 loads, 5 LSLICEs
     Net U5/U3/w_pll_25m_enable_3083: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_3117: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_3878: 16 loads, 16 LSLICEs
     Net U5/U3/w_pll_25m_enable_4693: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4545: 5 loads, 5 LSLICEs
     Net U5/U3/w_pll_25m_enable_4362: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4346: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4301: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4286: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4271: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4254: 6 loads, 6 LSLICEs
     Net U5/U3/w_pll_25m_enable_4244: 29 loads, 29 LSLICEs
     Net U5/U3/w_pll_25m_enable_4213: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_4197: 32 loads, 32 LSLICEs
     Net U5/U3/w_pll_25m_enable_4125: 16 loads, 16 LSLICEs
     Net U5/U3/w_pll_25m_enable_188: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_189: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_190: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_191: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_193: 2 loads, 2 LSLICEs
     Net U5/U3/w_pll_25m_enable_194: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_4086: 8 loads, 8 LSLICEs
     Net U5/w_pll_25m_enable_4067: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_1015: 4 loads, 4 LSLICEs
     Net U5/U3/w_pll_25m_enable_4576: 6 loads, 6 LSLICEs
     Net U5/U3/w_pll_25m_enable_4733: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_1630: 26 loads, 26 LSLICEs
     Net U5/U3/n263403: 1 loads, 0 LSLICEs
     Net U5/U3/w_pll_25m_enable_1518: 16 loads, 16 LSLICEs
     Net U5/U3/w_pll_25m_enable_1488: 6 loads, 6 LSLICEs
     Net U5/U3/w_pll_25m_enable_3850: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_3158: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_1644: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_3344: 1 loads, 1 LSLICEs
     Net U5/U3/w_pll_25m_enable_4782: 3 loads, 3 LSLICEs
     Net U5/U3/w_pll_25m_enable_3852: 8 loads, 8 LSLICEs
     Net U5/U3/w_pll_25m_enable_3851: 8 loads, 8 LSLICEs
     Net U5/w_pll_25m_enable_4780: 3 loads, 3 LSLICEs
     Net U5/U3/r_mult2_en: 1 loads, 1 LSLICEs
     Net U5/U3/r_mult1_en: 2 loads, 2 LSLICEs
     Net U5/U3/w_pll_25m_enable_4775: 3 loads, 3 LSLICEs
     Net U5/U3/w_pll_25m_enable_1007: 30 loads, 30 LSLICEs
     Net U5/U3/n263405: 1 loads, 0 LSLICEs
     Net U5/U3/w_pll_25m_enable_957: 31 loads, 31 LSLICEs
     Net U5/U3/U3/w_pll_25m_enable_1600: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_25m_enable_1473: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_25m_enable_904: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_25m_enable_1396: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_25m_enable_2177: 2 loads, 2 LSLICEs
     Net U5/U2/w_pll_25m_enable_3361: 1 loads, 1 LSLICEs
     Net U5/U2/r_tdc_new_sig_2: 16 loads, 16 LSLICEs
     Net U5/U2/r_tdc_new_sig_1: 16 loads, 16 LSLICEs
     Net U5/U2/w_pll_25m_enable_4512: 16 loads, 16 LSLICEs
     Net U5/U2/r_tdc_wren: 8 loads, 0 LSLICEs
     Net U5/U2/w_pll_25m_enable_4467: 8 loads, 8 LSLICEs
     Net U5/U2/w_pll_25m_enable_4436: 23 loads, 23 LSLICEs
     Net U5/U2/w_pll_25m_enable_141: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_142: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_144: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_145: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_146: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_4586: 16 loads, 16 LSLICEs
     Net U5/U2/w_pll_25m_enable_3274: 6 loads, 6 LSLICEs
     Net U5/U2/w_pll_25m_enable_4304: 8 loads, 8 LSLICEs
     Net U5/U2/tdc_process_error_0__N_5325: 1 loads, 1 LSLICEs
     Net U5/U2/tdc_process_error_1__N_5299: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_3840: 3 loads, 3 LSLICEs
     Net U5/U2/first_flag_N_5331: 1 loads, 1 LSLICEs
     Net U5/U2/first_flag_1_N_5305: 1 loads, 1 LSLICEs
     Net U5/U2/w_pll_25m_enable_3363: 2 loads, 2 LSLICEs
     Net U5/U2/U4/w_pll_25m_enable_1887: 8 loads, 8 LSLICEs
     Net U5/U2/U4/w_pll_25m_enable_1797: 6 loads, 6 LSLICEs
     Net U5/U2/U4/w_pll_25m_enable_1765: 8 loads, 8 LSLICEs
     Net U5/U2/U4/w_pll_25m_enable_1020: 1 loads, 1 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_2119: 15 loads, 15 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_2104: 6 loads, 6 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_2094: 14 loads, 14 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_895: 1 loads, 1 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_4730: 16 loads, 16 LSLICEs
     Net U5/U2/U3/w_pll_25m_enable_4487: 1 loads, 1 LSLICEs
     Net w_pll_25m_enable_1979: 39 loads, 39 LSLICEs
     Net U5/U2/U3/div_rill_2/w_pll_25m_enable_1822: 19 loads, 19 LSLICEs
     Net U5/U2/U3/div_rill_2/w_pll_25m_enable_1838: 16 loads, 16 LSLICEs
     Net w_rst_n: 9 loads, 9 LSLICEs
     Net w_pll_25m_enable_1974: 11 loads, 11 LSLICEs
     Net U5/U2/U3/div_rill_2/w_pll_25m_enable_4765: 1 loads, 1 LSLICEs
     Net U5/U2/U3/div_rill_1/w_pll_25m_enable_1933: 11 loads, 11 LSLICEs
     Net U5/U2/U3/div_rill_1/w_pll_25m_enable_1923: 8 loads, 8 LSLICEs
     Net U5/U2/U3/div_rill_1/w_pll_25m_enable_4764: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_164: 7 loads, 7 LSLICEs
     Net U5/U1/w_pll_50m_enable_159: 4 loads, 4 LSLICEs
     Net U5/U1/w_pll_50m_enable_82: 8 loads, 8 LSLICEs
     Net U5/U1/w_pll_50m_enable_67: 8 loads, 8 LSLICEs
     Net U5/U1/w_pll_50m_enable_48: 9 loads, 9 LSLICEs
     Net U5/U1/w_pll_50m_enable_101: 4 loads, 4 LSLICEs
     Net U5/U1/w_pll_50m_enable_126: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_128: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_170: 3 loads, 3 LSLICEs
     Net U5/U1/w_pll_50m_enable_87: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_88: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_89: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_90: 1 loads, 1 LSLICEs
     Net U5/U1/w_pll_50m_enable_151: 17 loads, 17 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_2: 1 loads, 1 LSLICEs
     Net U5/U1/U1/SCK_i_15__N_4992: 4 loads, 4 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_18: 5 loads, 5 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_86: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_19: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_20: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_21: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_22: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_23: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_24: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_25: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_26: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_27: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_28: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_29: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_30: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_31: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_32: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_33: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_160: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_114: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_113: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_166: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_92: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_94: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_102: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_103: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_104: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_105: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_106: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_107: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_108: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_109: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_110: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_111: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_112: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_115: 1 loads, 1 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_153: 2 loads, 2 LSLICEs
     Net U5/U1/U1/w_pll_50m_enable_168: 2 loads, 2 LSLICEs
     Net U2/u4/r_we_N_1660: 3 loads, 3 LSLICEs
     Net U2/u4/w_pll_25m_enable_3791: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_25m_enable_4724: 28 loads, 28 LSLICEs
     Net U2/U3/w_pll_25m_enable_3219: 8 loads, 8 LSLICEs
     Net U2/U3/w_pll_25m_enable_65: 1 loads, 1 LSLICEs
     Net U2/U3/w_pll_25m_enable_2625: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_25m_enable_2624: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_25m_enable_2622: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_25m_enable_4422: 12 loads, 12 LSLICEs
     Net U2/U3/w_pll_25m_enable_3693: 12 loads, 12 LSLICEs
     Net U2/U3/w_pll_25m_enable_3680: 1 loads, 1 LSLICEs
     Net U2/U3/w_pll_25m_enable_3744: 8 loads, 8 LSLICEs
     Net U2/U2/w_pll_25m_enable_60: 8 loads, 8 LSLICEs
     Net U2/U2/w_pll_25m_enable_4685: 4 loads, 4 LSLICEs
     Net U2/U2/w_pll_25m_enable_2623: 6 loads, 6 LSLICEs
     Net U2/U2/w_pll_25m_enable_3834: 16 loads, 16 LSLICEs
     Net U2/U2/w_pll_25m_enable_4369: 2 loads, 2 LSLICEs
     Net U2/U2/w_pll_25m_enable_3456: 1 loads, 1 LSLICEs
     Net U2/U2/w_pll_25m_enable_3763: 2 loads, 2 LSLICEs
     Net U2/U1/o_opto_switch_N_79: 1 loads, 1 LSLICEs
     Net U2/U1/w_pll_25m_enable_4572: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_3887: 5 loads, 5 LSLICEs
     Net U8/u3/w_pll_25m_enable_1659: 8 loads, 8 LSLICEs
     Net U8/u3/r_data_layout_7__N_17192: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_4758: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_3029: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2989: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_263: 1 loads, 1 LSLICEs
     Net U8/u3/check_sum_get_reg2_15__N_16724: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_4516: 9 loads, 9 LSLICEs
     Net U8/u3/o_sram_store_flag_0__N_15947: 2 loads, 2 LSLICEs
     Net U8/u3/w_pll_25m_enable_2958: 5 loads, 5 LSLICEs
     Net U8/u3/w_pll_25m_enable_268: 1 loads, 1 LSLICEs
     Net U8/u3/o_regaddr_opto_15__N_17410: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_269: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_270: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_272: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_2944: 5 loads, 5 LSLICEs
     Net U8/u3/w_pll_25m_enable_688: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_719: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_359: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_398: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_429: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_476: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_642: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_750: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_765: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_780: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_811: 9 loads, 9 LSLICEs
     Net U8/r_device_mode_7__N_17244: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_882: 25 loads, 25 LSLICEs
     Net U8/u3/w_pll_25m_enable_657: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_2583: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2565: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_544: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_559: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_574: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_589: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_491: 8 loads, 8 LSLICEs
     Net U8/u3/r_cmd_make: 5 loads, 5 LSLICEs
     Net U8/u3/w_pll_25m_enable_2510: 20 loads, 20 LSLICEs
     Net U8/u3/w_pll_25m_enable_2479: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2464: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_2449: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2418: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_529: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_514: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_604: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_619: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2379: 20 loads, 20 LSLICEs
     Net U8/u3/w_pll_25m_enable_2348: 20 loads, 20 LSLICEs
     Net U8/u3/w_pll_25m_enable_2317: 32 loads, 32 LSLICEs
     Net U8/u3/w_pll_25m_enable_2541: 27 loads, 27 LSLICEs
     Net U8/u3/w_pll_25m_enable_2240: 26 loads, 26 LSLICEs
     Net U8/u3/w_pll_25m_enable_328: 5 loads, 5 LSLICEs
     Net U8/u3/w_pll_25m_enable_336: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_352: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_367: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_383: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_414: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_445: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_461: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_635: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_673: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_704: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_735: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_796: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_827: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_828: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_829: 1 loads, 1 LSLICEs
     Net U8/w_pll_25m_enable_830: 1 loads, 1 LSLICEs
     Net U8/w_pll_25m_enable_831: 1 loads, 1 LSLICEs
     Net U8/w_pll_25m_enable_832: 1 loads, 1 LSLICEs
     Net U8/w_pll_25m_enable_833: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_834: 1 loads, 1 LSLICEs
     Net U8/u3/r_time_stamp_set_79__N_17597: 16 loads, 16 LSLICEs
     Net U8/u3/w_pll_25m_enable_3196: 2 loads, 2 LSLICEs
     Net U8/u3/w_pll_25m_enable_4519: 2 loads, 2 LSLICEs
     Net U8/u3/w_pll_25m_enable_2000: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_4518: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_4534: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_3022: 4 loads, 4 LSLICEs
     Net U8/u3/w_pll_25m_enable_3583: 8 loads, 8 LSLICEs
     Net U8/u3/w_pll_25m_enable_2254: 7 loads, 7 LSLICEs
     Net U8/u3/w_pll_25m_enable_2403: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_2434: 9 loads, 9 LSLICEs
     Net U8/u3/w_pll_25m_enable_3424: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_4514: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_3425: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_3779: 1 loads, 1 LSLICEs
     Net U8/u3/r_measure_switch_N_18002: 1 loads, 1 LSLICEs
     Net U8/u3/w_pll_25m_enable_4515: 1 loads, 1 LSLICEs
     Net U8/u3/r_program_sig_N_18006: 1 loads, 1 LSLICEs
     Net U8/w_pll_25m_enable_3004: 16 loads, 16 LSLICEs
     Net U8/u3/U2/w_pll_25m_enable_2044: 12 loads, 12 LSLICEs
     Net U8/u3/U2/w_pll_25m_enable_2011: 5 loads, 5 LSLICEs
     Net U8/u3/U2/w_pll_25m_enable_1998: 5 loads, 5 LSLICEs
     Net U8/u3/U2/w_pll_25m_enable_1125: 5 loads, 5 LSLICEs
     Net U8/u3/U2/w_pll_25m_enable_1118: 4 loads, 4 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1092: 27 loads, 27 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1022: 16 loads, 16 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_226: 1 loads, 1 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1075: 8 loads, 8 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1060: 8 loads, 8 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1045: 9 loads, 9 LSLICEs
     Net U8/u3/U1/w_pll_25m_enable_1106: 7 loads, 7 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_167: 1 loads, 1 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_1786: 2 loads, 2 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_1711: 8 loads, 8 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_1742: 16 loads, 16 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_1695: 32 loads, 32 LSLICEs
     Net U8/u3/U1/U1/w_pll_25m_enable_4770: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_25m_enable_4771: 5 loads, 5 LSLICEs
     Net U8/u2/o_send_num_15__N_14660: 8 loads, 8 LSLICEs
     Net U8/u2/o_data_out_7__N_14678: 4 loads, 4 LSLICEs
     Net U8/w_send_data_req: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_25m_enable_3358: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3287: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_3255: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_4623: 6 loads, 6 LSLICEs
     Net U8/u2/w_pll_25m_enable_3222: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3146: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_4740: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_3065: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_3014: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3045: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3037: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3263: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_4777: 2 loads, 2 LSLICEs
     Net U8/u2/w_pll_25m_enable_3554: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_3210: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3174: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_2621: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3072: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3090: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3231: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3098: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3105: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3123: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3131: 6 loads, 6 LSLICEs
     Net U8/u2/w_pll_25m_enable_3139: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3188: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3199: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3240: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_3248: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_25m_enable_1661: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_25m_enable_3271: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_25m_enable_3277: 3 loads, 3 LSLICEs
     Net U8/u2/w_pll_25m_enable_3280: 2 loads, 2 LSLICEs
     Net U8/u2/r_eth_data_wren: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_25m_enable_3421: 1 loads, 1 LSLICEs
     Net U8/u2/w_calib_rddata2_7__N_14521: 2 loads, 0 LSLICEs
     Net U8/u2/w_packet_rddata2_7__N_14507: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_25m_enable_3772: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_25m_enable_3792: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_25m_enable_4778: 17 loads, 17 LSLICEs
     Net U8/u2/w_packet_rddata1_7__N_14504: 2 loads, 0 LSLICEs
     Net U8/u2/w_calib_rddata1_7__N_14518: 2 loads, 0 LSLICEs
     Net U8/u1/w_pll_25m_enable_3755: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_25m_enable_3479: 3 loads, 3 LSLICEs
     Net U8/u1/w_pll_25m_enable_3454: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_3439: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_3415: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_3383: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_3382: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_25m_enable_3367: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3366: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3486: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_2763: 6 loads, 6 LSLICEs
     Net U8/u1/o_recv_data_7__N_12733: 4 loads, 0 LSLICEs
     Net U8/u1/w_pll_25m_enable_4462: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_2549: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_2550: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_4485: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_2551: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3799: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_2548: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3758: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_2595: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3854: 26 loads, 26 LSLICEs
     Net U8/u1/w_pll_25m_enable_3397: 7 loads, 7 LSLICEs
     Net U8/u1/w_pll_25m_enable_4533: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3447: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_3671: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_25m_enable_4555: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_4554: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3482: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_3475: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_4557: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_3488: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_4560: 3 loads, 3 LSLICEs
     Net U8/u1/w_pll_25m_enable_3428: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_25m_enable_3756: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3406: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_25m_enable_3759: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_25m_enable_3432: 3 loads, 3 LSLICEs
     Net U8/u1/u1/w_pll_25m_enable_62: 1 loads, 1 LSLICEs
     Net U8/u1/u1/w_pll_25m_enable_1018: 8 loads, 8 LSLICEs
     Net U8/u1/u1/w_pll_25m_enable_1209: 28 loads, 28 LSLICEs
     Net U8/u1/u1/w_pll_25m_enable_3550: 6 loads, 6 LSLICEs
     Net U8/u1/u1/w_pll_25m_enable_4323: 16 loads, 16 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_169: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_1192: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_1726: 4 loads, 4 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_1196: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_4763: 2 loads, 2 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_4360: 16 loads, 16 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_1712: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_25m_enable_1719: 4 loads, 4 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net n263418 merged into GSR:  3963
   Number of LSRs:  60
     Net r_rst_n: 1051 loads, 1051 LSLICEs
     Net jtaghub16_jrstn: 211 loads, 211 LSLICEs
     Net C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/n250789: 127 loads, 124 LSLICEs
     Net n250203: 1 loads, 1 LSLICEs
     Net U3/u3/n250492: 1 loads, 1 LSLICEs
     Net n263418: 78 loads, 76 LSLICEs
     Net U3/u3/n250341: 1 loads, 1 LSLICEs
     Net U3/u3/n250356: 1 loads, 1 LSLICEs
     Net U3/u3/n250366: 1 loads, 1 LSLICEs
     Net U3/u3/n250056: 1 loads, 1 LSLICEs
     Net n249999: 1 loads, 1 LSLICEs
     Net U3/u3/n249994: 1 loads, 1 LSLICEs
     Net U3/u3/n250026: 1 loads, 1 LSLICEs
     Net n250367: 1 loads, 1 LSLICEs
     Net n250357: 1 loads, 1 LSLICEs
     Net n250342: 1 loads, 1 LSLICEs
     Net U3/u3/n250091: 1 loads, 1 LSLICEs
     Net n250092: 1 loads, 1 LSLICEs
     Net n250057: 1 loads, 1 LSLICEs
     Net n250029: 1 loads, 1 LSLICEs
     Net U5/U3/n54505: 8 loads, 8 LSLICEs
     Net U5/U3/n54503: 16 loads, 16 LSLICEs
     Net U5/U1/n105791: 5 loads, 5 LSLICEs
     Net U5/U1/n105844: 4 loads, 4 LSLICEs
     Net U5/U1/n105108: 17 loads, 17 LSLICEs
     Net U5/U1/U1/n54645: 9 loads, 9 LSLICEs
     Net U5/U1/U1/n106421: 2 loads, 2 LSLICEs
     Net o_motor_rst_n: 297 loads, 296 LSLICEs
     Net U2/n249856: 1 loads, 1 LSLICEs
     Net U2/n249857: 1 loads, 1 LSLICEs
     Net U2/n249858: 1 loads, 1 LSLICEs
     Net U2/n249859: 1 loads, 1 LSLICEs
     Net U2/n249860: 1 loads, 1 LSLICEs
     Net U2/n249861: 1 loads, 1 LSLICEs
     Net U2/n249862: 1 loads, 1 LSLICEs
     Net U2/n249863: 1 loads, 1 LSLICEs
     Net U2/n249864: 1 loads, 1 LSLICEs
     Net U2/n249865: 1 loads, 1 LSLICEs
     Net U2/n249866: 1 loads, 1 LSLICEs
     Net U2/n249867: 1 loads, 1 LSLICEs
     Net U2/n249868: 1 loads, 1 LSLICEs
     Net U2/n249869: 1 loads, 1 LSLICEs
     Net U2/n249870: 1 loads, 1 LSLICEs
     Net U2/n249871: 1 loads, 1 LSLICEs
     Net U2/U2/n250765: 1 loads, 1 LSLICEs
     Net U2/U2/n250766: 1 loads, 1 LSLICEs
     Net U2/U2/n250767: 1 loads, 1 LSLICEs
     Net U2/U2/n250431: 1 loads, 1 LSLICEs
     Net U2/U2/n250432: 1 loads, 1 LSLICEs
     Net U2/U2/n250433: 1 loads, 1 LSLICEs
     Net U2/U2/n250451: 1 loads, 1 LSLICEs
     Net U2/U2/n250458: 1 loads, 1 LSLICEs
     Net U2/U2/n250460: 1 loads, 1 LSLICEs
     Net U2/U2/n249908: 1 loads, 1 LSLICEs
     Net U2/U2/n249909: 1 loads, 1 LSLICEs
     Net U2/U2/n249910: 1 loads, 1 LSLICEs
     Net U2/U2/n249911: 1 loads, 1 LSLICEs
     Net U2/U2/n249971: 1 loads, 1 LSLICEs
     Net U2/U2/n250165: 1 loads, 1 LSLICEs
     Net U2/U2/n250291: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net r_rst_n: 1051 loads
     Net w_sram_addr_eth[0]: 379 loads
     Net o_motor_rst_n: 345 loads
     Net r_state[0]: 261 loads
     Net w_sram_addr_eth[1]: 245 loads
     Net r_byte_cnt[1]_adj_27290: 244 loads
     Net r_byte_cnt[0]_adj_27291: 243 loads
     Net w_set_cmd_code[6]: 235 loads
     Net r_byte_cnt[2]_adj_27289: 216 loads
     Net jtaghub16_jrstn: 215 loads
 

   Number of warnings:  39
   Number of errors:    0


. MULT9X9D  U3/u3/U4/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U3/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U3/u3/U1/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U3/dist_temp_comp/multiplier/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U2/U4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT9X9D  U2/U3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U2/U3/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U2/U3/U1/dsp_mult_1:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. ALU54B  U2/U3/U1/dsp_alu_0:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		CLK0	CE0	RST0
		Output1		CLK0	CE0	RST0

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	ASYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED


Total CPU Time: 15 secs  
Total REAL Time: 16 secs  
Peak Memory Usage: 307 MB

Dumping design to file C200_FPGA_impl1_map.ncd.

ncd2vdb "C200_FPGA_impl1_map.ncd" ".vdbs/C200_FPGA_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.

trce -f "C200_FPGA_impl1.mt" -o "C200_FPGA_impl1.tw1" "C200_FPGA_impl1_map.ncd" "C200_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c200_fpga_impl1_map.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 28 16:19:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o C200_FPGA_impl1.tw1 -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml C200_FPGA_impl1_map.ncd C200_FPGA_impl1.prf 
Design file:     c200_fpga_impl1_map.ncd
Preference file: c200_fpga_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10764714 paths, 4 nets, and 77092 connections (93.72% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 28 16:19:11 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o C200_FPGA_impl1.tw1 -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml C200_FPGA_impl1_map.ncd C200_FPGA_impl1.prf 
Design file:     c200_fpga_impl1_map.ncd
Preference file: c200_fpga_impl1.prf
Device,speed:    LFE5U-25F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 3  Score: 2948
Cumulative negative slack: 2948

Constraints cover 10764714 paths, 4 nets, and 79948 connections (97.19% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 3 (hold)
Score: 0 (setup), 2948 (hold)
Cumulative negative slack: 2948 (0+2948)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 323 MB


mpartrce -p "C200_FPGA_impl1.p2t" -f "C200_FPGA_impl1.p3t" -tf "C200_FPGA_impl1.pt" "C200_FPGA_impl1_map.ncd" "C200_FPGA_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "C200_FPGA_impl1_map.ncd"
Mon Apr 28 16:19:13 2025

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 C200_FPGA_impl1_map.ncd C200_FPGA_impl1.dir/5_1.ncd C200_FPGA_impl1.prf
Preference file: C200_FPGA_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file C200_FPGA_impl1_map.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      73/197          37% used
                     73/197          37% bonded

   SLICE          11887/12144        97% used

   GSR                1/1           100% used
   JTAG               1/1           100% used
   EBR               16/56           28% used
   PLL                1/2            50% used
   MULT9              4/56            7% used
   MULT18             7/28           25% used
   ALU54              1/14            7% used
   CCLK               1/1           100% used


24 potential circuit loops found in timing analysis.
Number of Signals: 29194
Number of Connections: 82259

Pin Constraint Summary:
   70 out of 73 pins locked (95% locked).


INFO: CLKI 'i_clk_50m' at E7 driving 'U1/PLLInst_0' must use PCLK.
The following 17 signals are selected to use the primary clock routing resources:
    w_pll_25m (driver: U1/PLLInst_0, clk/ce/sr load #: 4334/0/0)
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 219/0/0)
    w_pll_50m (driver: U1/PLLInst_0, clk/ce/sr load #: 143/0/0)
    w_pll_100m (driver: U1/PLLInst_0, clk/ce/sr load #: 22/0/0)
    r_rst_n (driver: SLICE_6374, clk/ce/sr load #: 0/0/1051)
    o_motor_rst_n (driver: U8/u3/SLICE_5249, clk/ce/sr load #: 0/0/298)
    jtaghub16_jrstn (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 0/0/211)
    w_pll_25m_enable_4638 (driver: SLICE_3227, clk/ce/sr load #: 0/136/0)
    C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/n250789 (driver: C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/SLICE_10802, clk/ce/sr load #: 0/0/130)
    n263418 (driver: SLICE_5124, clk/ce/sr load #: 0/0/78)
    w_pll_25m_enable_2951 (driver: U3/u3/SLICE_10832, clk/ce/sr load #: 0/74/0)
    w_pll_25m_enable_1979 (driver: SLICE_6992, clk/ce/sr load #: 0/39/0)
    U5/U6/w_pll_25m_enable_3957 (driver: SLICE_7115, clk/ce/sr load #: 0/32/0)
    U5/U3/w_pll_25m_enable_4197 (driver: U5/U3/SLICE_11928, clk/ce/sr load #: 0/32/0)
    U8/u3/w_pll_25m_enable_2317 (driver: U8/u3/SLICE_9893, clk/ce/sr load #: 0/32/0)
    U8/u3/U1/U1/w_pll_25m_enable_1695 (driver: U8/u3/U1/U1/SLICE_10010, clk/ce/sr load #: 0/32/0)
    i_clk_50m_c (driver: i_clk_50m, clk/ce/sr load #: 1/0/0)


Signal n263418 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 42 secs 


Starting Placer Phase 1.
....................................
Placer score = 8594215.
Finished Placer Phase 1.  REAL time: 1 mins 20 secs 

Starting Placer Phase 2.
.
Placer score =  8299359
Finished Placer Phase 2.  REAL time: 1 mins 30 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "w_pll_25m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 825
  PRIMARY "w_pll_50m" from CLKOS on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 113
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_6374" on site "R46C4B", CLK/CE/SR load = 22
  PRIMARY "o_motor_rst_n" from Q0 on comp "U8/u3/SLICE_5249" on site "R27C61B", CLK/CE/SR load = 52
  PRIMARY "w_pll_25m_enable_4638" from F0 on comp "SLICE_3227" on site "R17C36C", CLK/CE/SR load = 100
  PRIMARY "n263418" from Q1 on comp "SLICE_5124" on site "R28C28A", CLK/CE/SR load = 58
  PRIMARY "w_pll_25m_enable_1979" from Q1 on comp "SLICE_6992" on site "R20C31D", CLK/CE/SR load = 39

  PRIMARY  : 7 out of 16 (43%)

Quadrant TR Clocks:
  PRIMARY "w_pll_25m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1398
  PRIMARY "w_pll_50m" from CLKOS on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 3
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_6374" on site "R46C4B", CLK/CE/SR load = 322
  PRIMARY "o_motor_rst_n" from Q0 on comp "U8/u3/SLICE_5249" on site "R27C61B", CLK/CE/SR load = 246
  PRIMARY "n263418" from Q1 on comp "SLICE_5124" on site "R28C28A", CLK/CE/SR load = 20
  PRIMARY "w_pll_25m_enable_2951" from F1 on comp "U3/u3/SLICE_10832" on site "R10C53C", CLK/CE/SR load = 74
  PRIMARY "U8/u3/U1/U1/w_pll_25m_enable_1695" from F0 on comp "U8/u3/U1/U1/SLICE_10010" on site "R46C32B", CLK/CE/SR load = 32

  PRIMARY  : 8 out of 16 (50%)

Quadrant BL Clocks:
  PRIMARY "w_pll_25m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 918
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 209
  PRIMARY "w_pll_50m" from CLKOS on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 26
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_6374" on site "R46C4B", CLK/CE/SR load = 69
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 202
  PRIMARY "w_pll_25m_enable_4638" from F0 on comp "SLICE_3227" on site "R17C36C", CLK/CE/SR load = 36
  PRIMARY "C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/n250789" from F0 on comp "C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/SLICE_10802" on site "R42C22C", CLK/CE/SR load = 107
  PRIMARY "U5/U6/w_pll_25m_enable_3957" from F0 on comp "SLICE_7115" on site "R31C29D", CLK/CE/SR load = 32
  PRIMARY "U5/U3/w_pll_25m_enable_4197" from F0 on comp "U5/U3/SLICE_11928" on site "R27C5C", CLK/CE/SR load = 32
  PRIMARY "i_clk_50m_c" from comp "i_clk_50m" on PIO site "E7 (PT24A)", CLK/CE/SR load = 1

  PRIMARY  : 10 out of 16 (62%)

Quadrant BR Clocks:
  PRIMARY "w_pll_25m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1193
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 10
  PRIMARY "w_pll_50m" from CLKOS on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 21
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_6374" on site "R46C4B", CLK/CE/SR load = 638
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 9
  PRIMARY "C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/n250789" from F0 on comp "C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/SLICE_10802" on site "R42C22C", CLK/CE/SR load = 23
  PRIMARY "U8/u3/w_pll_25m_enable_2317" from F0 on comp "U8/u3/SLICE_9893" on site "R45C51D", CLK/CE/SR load = 32

  PRIMARY  : 8 out of 16 (50%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+

#####################################
# :::'###:::::'######:::::'###:::::::
# ::'## ##:::'##... ##:::'## ##::::::
#  '##:. ##:: ##:::..:::'##:. ##:::::
#  ##:::. ##: ##:::::::'##:::. ##::::
#  #########: ##::::::: #########::::
#  ##.... ##: ##::: ##: ##.... ##::::
#  ##:::: ##:. ######:: ##:::: ##::::
#..:::::..:::......:::..:::::..::::::
#####################################
#
USE PRIMARY NET "w_pll_25m" ;
USE PRIMARY NET "jtaghub16_jtck" QUADRANT_BL QUADRANT_BR ;
USE PRIMARY NET "w_pll_50m" ;
USE PRIMARY NET "w_pll_100m" QUADRANT_TR QUADRANT_BR ;
USE PRIMARY NET "r_rst_n" ;
USE PRIMARY NET "o_motor_rst_n" QUADRANT_TL QUADRANT_TR ;
USE PRIMARY NET "jtaghub16_jrstn" QUADRANT_BL QUADRANT_BR ;
USE PRIMARY NET "w_pll_25m_enable_4638" QUADRANT_TL QUADRANT_BL ;
USE PRIMARY NET "C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/n250789" QUADRANT_BL QUADRANT_BR ;
USE PRIMARY NET "n263418" QUADRANT_TL QUADRANT_TR ;
USE PRIMARY NET "w_pll_25m_enable_2951" QUADRANT_TR ;
USE PRIMARY NET "w_pll_25m_enable_1979" QUADRANT_TL ;
USE PRIMARY NET "U5/U6/w_pll_25m_enable_3957" QUADRANT_BL ;
USE PRIMARY NET "U5/U3/w_pll_25m_enable_4197" QUADRANT_BL ;
USE PRIMARY NET "U8/u3/w_pll_25m_enable_2317" QUADRANT_BR ;
USE PRIMARY NET "U8/u3/U1/U1/w_pll_25m_enable_1695" QUADRANT_TR ;
USE PRIMARY NET "i_clk_50m_c" QUADRANT_BL ;
############################################ 


I/O Usage Summary (final):
   73 out of 197 (37.1%) PIO sites used.
   73 out of 197 (37.1%) bonded PIO sites used.
   Number of PIO comps: 73; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 7 / 24 ( 29%)  | 3.3V       | -          | -          |
| 1        | 13 / 32 ( 40%) | 3.3V       | -          | -          |
| 2        | 23 / 32 ( 71%) | 3.3V       | -          | -          |
| 3        | 22 / 32 ( 68%) | 3.3V       | -          | -          |
| 6        | 1 / 32 (  3%)  | 3.3V       | -          | -          |
| 7        | 3 / 32 (  9%)  | 3.3V       | -          | -          |
| 8        | 4 / 13 ( 30%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14
# of MULT9                   1              1     2            
# of MULT18            1  1        1     2     1              1
# of ALU24                                                     
# of ALU54                               1                     
# of PRADD9                                                    
# of PRADD18                                                   

DSP Slice  1         Component_Type       Physical_Type                    Instance_Name                 
  MULT18_R13C4         MULT18X18D             MULT18                    U5/U3/U2/dsp_mult_0              

DSP Slice  2         Component_Type       Physical_Type                    Instance_Name                 
  MULT18_R13C8         MULT18X18D             MULT18                    U5/U3/U1/dsp_mult_0              

DSP Slice  3         Component_Type       Physical_Type                    Instance_Name                 
  MULT9_R13C13          MULT9X9D              MULT9                     U2/U3/U2/dsp_mult_0              

DSP Slice  5         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C22         MULT18X18D             MULT18                  U5/U2/U4/U1/dsp_mult_0             

DSP Slice  7         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C33         MULT18X18D             MULT18                    U2/U3/U1/dsp_mult_1              
 MULT18_R13C34         MULT18X18D             MULT18                    U2/U3/U1/dsp_mult_0              
  ALU54_R13C36           ALU54B               ALU54                     U2/U3/U1/dsp_alu_0               

DSP Slice  8         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C37          MULT9X9D              MULT9                     U3/u3/U4/dsp_mult_0              

DSP Slice  9         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C43         MULT18X18D             MULT18          U3/dist_temp_comp/multiplier/dsp_mult_0    

DSP Slice 10         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C46          MULT9X9D              MULT9                     U3/u3/U2/dsp_mult_0              
  MULT9_R13C47          MULT9X9D              MULT9                     U3/u3/U3/dsp_mult_0              

DSP Slice 14         Component_Type       Physical_Type                    Instance_Name                 
 MULT18_R13C64         MULT18X18D             MULT18                  U3/u3/U1/U1/dsp_mult_0             

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 21 secs 

Dumping design to file C200_FPGA_impl1.dir/5_1.ncd.

24 potential circuit loops found in timing analysis.
0 connections routed; 82259 unrouted.
Starting router resource preassignment
DSP info: Total 2 dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 39 secs 

Start NBR router at 16:20:53 04/28/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

24 potential circuit loops found in timing analysis.
Start NBR special constraint process at 16:20:55 04/28/25

Start NBR section for initial routing at 16:20:56 04/28/25
Level 1, iteration 1
10(0.00%) conflicts; 67225(81.72%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.951ns/0.000ns; real time: 1 mins 45 secs 
Level 2, iteration 1
1(0.00%) conflict; 67229(81.73%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.075ns/0.000ns; real time: 1 mins 46 secs 
Level 3, iteration 1
4(0.00%) conflicts; 67177(81.67%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.063ns/0.000ns; real time: 1 mins 47 secs 
Level 4, iteration 1
4400(0.38%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.043ns/0.000ns; real time: 1 mins 57 secs 

Info: Initial congestion level at 75% usage is 5
Info: Initial congestion area  at 75% usage is 338 (10.06%)

Start NBR section for normal routing at 16:21:10 04/28/25
Level 1, iteration 1
4(0.00%) conflicts; 6419(7.80%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.043ns/0.000ns; real time: 1 mins 59 secs 
Level 4, iteration 1
1259(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.043ns/0.000ns; real time: 2 mins 4 secs 
Level 4, iteration 2
624(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.058ns/0.000ns; real time: 2 mins 7 secs 
Level 4, iteration 3
360(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 9 secs 
Level 4, iteration 4
237(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 10 secs 
Level 4, iteration 5
153(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 12 secs 
Level 4, iteration 6
85(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 12 secs 
Level 4, iteration 7
56(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 13 secs 
Level 4, iteration 8
33(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 14 secs 
Level 4, iteration 9
25(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 15 secs 
Level 4, iteration 10
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 15 secs 
Level 4, iteration 11
14(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 16 secs 
Level 4, iteration 12
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 16 secs 
Level 4, iteration 13
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 17 secs 
Level 4, iteration 14
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 18 secs 
Level 4, iteration 15
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 19 secs 
Level 4, iteration 16
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 19 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 20 secs 
Level 4, iteration 18
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 20 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:21:33 04/28/25
24 potential circuit loops found in timing analysis.
24 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 16:21:37 04/28/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.852ns/0.000ns; real time: 2 mins 24 secs 

Start NBR section for post-routing at 16:21:37 04/28/25
24 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 3.852ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



24 potential circuit loops found in timing analysis.
24 potential circuit loops found in timing analysis.
24 potential circuit loops found in timing analysis.
Total CPU time 2 mins 23 secs 
Total REAL time: 2 mins 38 secs 
Completely routed.
End of route.  82259 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file C200_FPGA_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 3.852
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.084
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 26 secs 
Total REAL time to completion: 2 mins 41 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "C200_FPGA_impl1.pt" -o "C200_FPGA_impl1.twr" "C200_FPGA_impl1.ncd" "C200_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 28 16:21:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o C200_FPGA_impl1.twr -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml C200_FPGA_impl1.ncd C200_FPGA_impl1.prf 
Design file:     c200_fpga_impl1.ncd
Preference file: c200_fpga_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10764714 paths, 4 nets, and 81442 connections (99.01% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 28 16:21:58 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o C200_FPGA_impl1.twr -gui -msgset D:/Project/C20F_haikang/C200_FPGA/promote.xml C200_FPGA_impl1.ncd C200_FPGA_impl1.prf 
Design file:     c200_fpga_impl1.ncd
Preference file: c200_fpga_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10764714 paths, 4 nets, and 81442 connections (99.01% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 337 MB


iotiming  "C200_FPGA_impl1.ncd" "C200_FPGA_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
24 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
24 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 7
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
24 potential circuit loops found in timing analysis.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
24 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
24 potential circuit loops found in timing analysis.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
24 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
24 potential circuit loops found in timing analysis.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
24 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c200_fpga_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
24 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
24 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "C200_FPGA_impl1.par" 

bitgen -w "C200_FPGA_impl1.ncd" -f "C200_FPGA_impl1.t2b" -e -s "D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.sec" -k "D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.bek" "C200_FPGA_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file C200_FPGA_impl1.ncd.
Design name: C200_FPGA
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from C200_FPGA_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "C200_FPGA_impl1.bit".
Total CPU Time: 7 secs 
Total REAL Time: 8 secs 
Peak Memory Usage: 386 MB
