-------------------------------------------------------------------------------
------------H----H--X----X-----CCCCC-----22222----0000-----0000-----11---------
-----------H----H----X-X-----C--------------2---0----0---0----0---1-1----------
----------HHHHHH-----X------C----------22222---0----0---0----0-----1-----------
---------H----H----X--X----C----------2-------0----0---0----0-----1------------
--------H----H---X-----X---CCCCC-----22222----0000-----0000----11111-----------
-------------------------------------------------------------------------------
------- Contact: hxc2001 at hxc2001.com ----------- https://hxc2001.com -------
------- (c) 2019-2021 Jean-François DEL NERO ----------------------------------
--============================================================================-
-- Pauline
-- Disk archiving and Floppy disk drive simulator system.
--
-- https://hxc2001.com
-- HxC2001   -   2019 - 2021
--
-- Design units   :
--
-- File name      : floppy_ctrl_stepper.vhd
--
-- Purpose        : floppy controller track stepper.
--
--============================================================================-
-- Revision list
-- Version   Author                 Date                        Changes
--
-- 1.0    Jean-François DEL NERO  20 April 2019          First version
--------------------------------------------------------------------------------

library IEEE;

use IEEE.std_logic_arith.all;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

entity floppy_ctrl_stepper is
	port (
		clk : in std_logic;
		reset_n : in std_logic;

		floppy_ctrl_step        : out std_logic;
		floppy_ctrl_dir         : out std_logic;
		floppy_ctrl_trk00		: in std_logic;

		floppy_motor_phases     : out std_logic_vector (3 downto 0);
		motor_phases_cnt_vector : out std_logic_vector (1 downto 0);

		step_rate               : in  std_logic_vector (31 downto 0);
		step_width              : in  std_logic_vector (15 downto 0);

		phases_timeout_moving   : in  std_logic_vector (31 downto 0);
		phases_timeout_stopping : in  std_logic_vector (31 downto 0);

		track_pos_cmd           : in  std_logic_vector (9 downto 0);
		move_head_cmd           : in  std_logic;
		move_dir                : in  std_logic;

		cur_track_pos           : out std_logic_vector (9 downto 0);

		moving                  : out std_logic;

		sound                   : out std_logic

		);
end  floppy_ctrl_stepper;

------------------------------------------------------------------------------------------

architecture arch of floppy_ctrl_stepper is

	type state_type_stepper is ( wait_cmd, pre_move_head, move_head);

	signal state_stepper_register : state_type_stepper;
	signal move_head_cmd_q : std_logic;
	signal track_pos : std_logic_vector(9 downto 0);
	signal track_pos_cnt : std_logic_vector(9 downto 0);

	signal step_pulse_cnt : std_logic_vector(15 downto 0);
	signal stepper_tick_cnt : std_logic_vector(31 downto 0);
	signal stepper_time_cnt : std_logic_vector(15 downto 0);
	signal stepper_tick_cnt_rst : std_logic;

	signal step_pulse : std_logic;

	signal floppy_ctrl_dir_q : std_logic;

	signal head_moving : std_logic;

	signal motor_phases : std_logic_vector(3 downto 0);
	signal motor_phase_ctrl : std_logic_vector(3 downto 0);
	signal motor_phases_cnt : integer range 0 to 3;
	signal phase_state : std_logic_vector(3 downto 0);
	type   t_phases_timeout is array (0 to 3) of std_logic_vector(31 downto 0);
	signal phases_timeouts : t_phases_timeout;

component floppy_sound
	port(
		clk : in std_logic;
		reset_n : in std_logic;

		step_sound              : in  std_logic;

		period                  : in  std_logic_vector(31 downto 0);

		sound_out               : out std_logic
		);
end component;

begin

	cur_track_pos <= track_pos;
	floppy_ctrl_dir <= floppy_ctrl_dir_q;

	motor_phases_cnt_vector <= std_logic_vector(to_unsigned(motor_phases_cnt, motor_phases_cnt_vector'length));

	ctrl_floppy_sound_generator : floppy_sound
	port map(
		clk => clk,
		reset_n => reset_n,

		step_sound => step_pulse,

		period     => (others=>'0'),

		sound_out  => sound
	);

	process(clk, reset_n ) begin
		if(reset_n = '0') then
			floppy_ctrl_step <= '0';
			step_pulse_cnt <= (others=>'1');
		elsif(clk'event and clk = '1') then

			floppy_ctrl_step <= '0';

			if( step_pulse_cnt < step_width )
			then
				floppy_ctrl_step <= '1';
			end if;

			if( step_pulse = '1' )
			then
				step_pulse_cnt <= (others=>'0');
			else
				if( step_pulse_cnt /= "1111111111111111" )
				then
					step_pulse_cnt <= step_pulse_cnt + conv_std_logic_vector(1, 16);
				end if;
			end if;
		end if;
	end process;

	process(clk, reset_n ) begin
		if(reset_n = '0') then

			stepper_tick_cnt <= (others=>'0');
			stepper_time_cnt <= (others=>'0');

		elsif(clk'event and clk = '1') then

			if( stepper_tick_cnt_rst = '1' )
			then
				stepper_tick_cnt <= (others=>'0');
				stepper_time_cnt <= (others=>'0');
			else
				stepper_time_cnt <= stepper_time_cnt + conv_std_logic_vector(1, 16);

				if( stepper_time_cnt = conv_std_logic_vector(50, 16) ) -- 1uS
				then
					stepper_time_cnt <= (others=>'0');
					if( step_rate /= stepper_tick_cnt )
					then
						stepper_tick_cnt <= stepper_tick_cnt + conv_std_logic_vector(1, 32);
					end if;
				end if;
			end if;
		end if;
	end process;

	-------------------------------------------------------
	-- Apple I/II phases motor control outputs
	-------------------------------------------------------
	GEN_APPLEPHASES: for i_phase in 0 to 3 generate
	process(clk, reset_n ) begin
		if(reset_n = '0') then

			phase_state(i_phase) <= '0';
			phases_timeouts(i_phase) <= (others=>'1');
			motor_phase_ctrl(i_phase) <= '0';

		elsif(clk'event and clk = '1') then

			motor_phase_ctrl(i_phase) <= motor_phases(i_phase);

			if( head_moving = '1' )
			then
				if( phases_timeouts(i_phase) < phases_timeout_moving )
				then
					phase_state(i_phase) <= '1';
				else
					phase_state(i_phase) <= '0';
				end if;

				if( phases_timeouts(i_phase) < phases_timeout_moving )
				then
					phases_timeouts(i_phase) <= phases_timeouts(i_phase) + conv_std_logic_vector(1, 32);
				end if;

			else
				if( phases_timeouts(i_phase) < phases_timeout_stopping )
				then
					phase_state(i_phase) <= '1';
				else
					phase_state(i_phase) <= '0';
				end if;

				if( phases_timeouts(i_phase) < phases_timeout_stopping )
				then
					phases_timeouts(i_phase) <= phases_timeouts(i_phase) + conv_std_logic_vector(1, 32);
				end if;

			end if;

			if( motor_phase_ctrl(i_phase) = '0' and motor_phases(i_phase) = '1' )
			then
				phases_timeouts(i_phase) <= (others=>'0');
			end if;

		end if;
	end process;
	end generate GEN_APPLEPHASES;

	process(clk, reset_n ) begin
		if(reset_n = '0') then

			motor_phases <= (others=>'0');

		elsif(clk'event and clk = '1') then

			motor_phases <= (others=>'0');
			motor_phases(motor_phases_cnt) <= '1';

		end if;
	end process;

	floppy_motor_phases <= phase_state;
	-------------------------------------------------------
	-- Track Circuit
	trackcounter : process(clk,reset_n)
	begin
		if (reset_n='0')
		then
			head_moving <= '0';
			track_pos <= (others=>'0');
			state_stepper_register <= wait_cmd;
			floppy_ctrl_dir_q <= '0';
			move_head_cmd_q <= '0';
			track_pos_cnt <= (others=>'0');
			motor_phases_cnt <= 0;
		elsif (clk='1' and clk'EVENT)
		then
			move_head_cmd_q <= move_head_cmd;

			head_moving <= '0';
			stepper_tick_cnt_rst <= '1';
			step_pulse <= '0';

			case state_stepper_register is

				when wait_cmd =>
					head_moving <= '0';
					track_pos_cnt <= (others=>'0');
					if( move_head_cmd_q = '0' and move_head_cmd = '1' )
					then
						floppy_ctrl_dir_q <= move_dir;
						head_moving <= '1';
						state_stepper_register <= pre_move_head;
					end if;

				when pre_move_head =>
					stepper_tick_cnt_rst <= '0';
					head_moving <= '1';

					if( stepper_tick_cnt = ("0" & step_rate(31 downto 1)) )
					then

						if( floppy_ctrl_dir_q = '1' )
						then
							if( track_pos /= conv_std_logic_vector(900, 10) )
							then
								track_pos <= track_pos + conv_std_logic_vector(1, 10);
								step_pulse <= '1';
							end if;

							motor_phases_cnt <= motor_phases_cnt + 1;

						else
							if( track_pos /= conv_std_logic_vector(0, 10) )
							then
								track_pos <= track_pos - conv_std_logic_vector(1, 10);
							end if;

							motor_phases_cnt <= motor_phases_cnt - 1;

							step_pulse <= '1';
						end if;

						track_pos_cnt <= track_pos_cnt + conv_std_logic_vector(1,10);
						state_stepper_register <= move_head;
					end if;

				when move_head =>
					stepper_tick_cnt_rst <= '0';
					head_moving <= '1';

					if( stepper_tick_cnt = step_rate(31 downto 0) )
					then
						if (floppy_ctrl_trk00 = '1' )
						then
							track_pos <= (others=> '0');
							motor_phases_cnt <= 0;
						end if;

						if( track_pos_cnt /= track_pos_cmd)
						then
							stepper_tick_cnt_rst <= '1';
							state_stepper_register <= pre_move_head;
						else
							state_stepper_register <= wait_cmd;
						end if;

					end if;

				when others =>
					state_stepper_register <= wait_cmd;

			end case;
		end if;
	end process;

	moving <= head_moving;

end arch;

