// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "05/15/2018 23:36:47"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Part4 (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[0:0] KEY;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;

// Design Ports Information
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Part4_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX7[6]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clock1|Add0~0_combout ;
wire \clock1|Add0~1 ;
wire \clock1|Add0~2_combout ;
wire \clock1|Add0~3 ;
wire \clock1|Add0~4_combout ;
wire \clock1|Add0~5 ;
wire \clock1|Add0~6_combout ;
wire \clock1|Add0~7 ;
wire \clock1|Add0~8_combout ;
wire \clock1|Add0~9 ;
wire \clock1|Add0~10_combout ;
wire \clock1|Add0~11 ;
wire \clock1|Add0~12_combout ;
wire \clock1|Add0~13 ;
wire \clock1|Add0~14_combout ;
wire \clock1|Q~4_combout ;
wire \clock1|Add0~15 ;
wire \clock1|Add0~16_combout ;
wire \clock1|Add0~17 ;
wire \clock1|Add0~18_combout ;
wire \clock1|Add0~19 ;
wire \clock1|Add0~20_combout ;
wire \clock1|Add0~21 ;
wire \clock1|Add0~22_combout ;
wire \clock1|Add0~23 ;
wire \clock1|Add0~24_combout ;
wire \clock1|Q~3_combout ;
wire \clock1|Add0~25 ;
wire \clock1|Add0~26_combout ;
wire \clock1|Q~2_combout ;
wire \clock1|Add0~27 ;
wire \clock1|Add0~28_combout ;
wire \clock1|Q~1_combout ;
wire \clock1|Add0~29 ;
wire \clock1|Add0~30_combout ;
wire \clock1|Q~0_combout ;
wire \clock1|Add0~31 ;
wire \clock1|Add0~32_combout ;
wire \clock1|Add0~33 ;
wire \clock1|Add0~34_combout ;
wire \clock1|Q~5_combout ;
wire \clock1|Add0~35 ;
wire \clock1|Add0~36_combout ;
wire \clock1|Add0~37 ;
wire \clock1|Add0~38_combout ;
wire \clock1|Q~6_combout ;
wire \clock1|Equal0~5_combout ;
wire \clock1|Add0~39 ;
wire \clock1|Add0~40_combout ;
wire \clock1|Q~7_combout ;
wire \clock1|Add0~41 ;
wire \clock1|Add0~42_combout ;
wire \clock1|Q~8_combout ;
wire \clock1|Add0~43 ;
wire \clock1|Add0~44_combout ;
wire \clock1|Q~9_combout ;
wire \clock1|Add0~45 ;
wire \clock1|Add0~46_combout ;
wire \clock1|Q~10_combout ;
wire \clock1|Equal0~6_combout ;
wire \clock1|Equal0~1_combout ;
wire \clock1|Equal0~0_combout ;
wire \clock1|Equal0~3_combout ;
wire \clock1|Equal0~2_combout ;
wire \clock1|Equal0~4_combout ;
wire \clock1|Add0~47 ;
wire \clock1|Add0~48_combout ;
wire \clock1|Add0~49 ;
wire \clock1|Add0~50_combout ;
wire \clock1|Q~11_combout ;
wire \clock1|Add0~51 ;
wire \clock1|Add0~52_combout ;
wire \clock1|Add0~53 ;
wire \clock1|Add0~54_combout ;
wire \clock1|Add0~55 ;
wire \clock1|Add0~56_combout ;
wire \clock1|Add0~57 ;
wire \clock1|Add0~58_combout ;
wire \clock1|Equal0~7_combout ;
wire \clock1|Equal0~8_combout ;
wire \clock1|Equal0~9_combout ;
wire \clock1|Out~feeder_combout ;
wire \clock1|Out~q ;
wire \clock1|Out~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \FSM1|counter~2_combout ;
wire \FSM1|counter~1_combout ;
wire \FSM1|counter~0_combout ;
wire \FSM1|Out~1_combout ;
wire \FSM1|Add0~0_combout ;
wire \FSM1|currentState~5_combout ;
wire \FSM1|currentState~4_q ;
wire \FSM1|currentState~7_combout ;
wire \FSM1|currentState~6_combout ;
wire \FSM1|currentState~8_combout ;
wire \FSM1|currentState~2_q ;
wire \FSM1|currentState~9_combout ;
wire \FSM1|currentState~3_q ;
wire \FSM1|Out~2_combout ;
wire \R0|D1|q~0_combout ;
wire \R0|D1|q~q ;
wire \FSM1|Out~0_combout ;
wire \R0|D2|q~0_combout ;
wire \R0|D2|q~q ;
wire \R0|D0|q~0_combout ;
wire \R0|D0|q~q ;
wire \H0|Hex[6]~0_combout ;
wire \H0|Hex[5]~1_combout ;
wire \H0|Hex[3]~2_combout ;
wire \H0|Hex[2]~3_combout ;
wire \H0|Hex[0]~4_combout ;
wire \R1|D0|q~0_combout ;
wire \R1|D0|q~q ;
wire \R1|D1|q~0_combout ;
wire \R1|D1|q~q ;
wire \R1|D2|q~0_combout ;
wire \R1|D2|q~q ;
wire \H1|Hex[6]~0_combout ;
wire \H1|Hex[5]~1_combout ;
wire \H1|Hex[3]~2_combout ;
wire \H1|Hex[2]~3_combout ;
wire \H1|Hex[0]~4_combout ;
wire \R2|D1|q~0_combout ;
wire \R2|D1|q~q ;
wire \R2|D0|q~0_combout ;
wire \R2|D0|q~q ;
wire \R2|D2|q~0_combout ;
wire \R2|D2|q~q ;
wire \H2|Hex[6]~0_combout ;
wire \H2|Hex[5]~1_combout ;
wire \H2|Hex[3]~2_combout ;
wire \H2|Hex[2]~3_combout ;
wire \H2|Hex[0]~4_combout ;
wire \R3|D1|q~0_combout ;
wire \R3|D1|q~q ;
wire \R3|D0|q~0_combout ;
wire \R3|D0|q~q ;
wire \R3|D2|q~0_combout ;
wire \R3|D2|q~q ;
wire \H3|Hex[6]~0_combout ;
wire \H3|Hex[5]~1_combout ;
wire \H3|Hex[3]~2_combout ;
wire \H3|Hex[2]~3_combout ;
wire \H3|Hex[0]~4_combout ;
wire \R4|D2|q~0_combout ;
wire \R4|D2|q~q ;
wire \R4|D1|q~0_combout ;
wire \R4|D1|q~q ;
wire \R4|D0|q~0_combout ;
wire \R4|D0|q~q ;
wire \H4|Hex[6]~0_combout ;
wire \H4|Hex[5]~1_combout ;
wire \H4|Hex[3]~2_combout ;
wire \H4|Hex[2]~3_combout ;
wire \H4|Hex[0]~4_combout ;
wire \R5|D1|q~0_combout ;
wire \R5|D1|q~q ;
wire \R5|D2|q~0_combout ;
wire \R5|D2|q~q ;
wire \R5|D0|q~0_combout ;
wire \R5|D0|q~q ;
wire \H5|Hex[6]~0_combout ;
wire \H5|Hex[5]~1_combout ;
wire \H5|Hex[3]~2_combout ;
wire \H5|Hex[2]~3_combout ;
wire \H5|Hex[0]~4_combout ;
wire \R6|D2|q~0_combout ;
wire \R6|D2|q~q ;
wire \R6|D1|q~0_combout ;
wire \R6|D1|q~q ;
wire \R6|D0|q~0_combout ;
wire \R6|D0|q~q ;
wire \H6|Hex[6]~0_combout ;
wire \H6|Hex[5]~1_combout ;
wire \H6|Hex[3]~2_combout ;
wire \H6|Hex[2]~3_combout ;
wire \H6|Hex[0]~4_combout ;
wire \R7|D1|q~0_combout ;
wire \R7|D1|q~q ;
wire \R7|D2|q~0_combout ;
wire \R7|D2|q~q ;
wire \R7|D0|q~0_combout ;
wire \R7|D0|q~q ;
wire \H7|Hex[6]~0_combout ;
wire \H7|Hex[5]~1_combout ;
wire \H7|Hex[3]~2_combout ;
wire \H7|Hex[2]~3_combout ;
wire \H7|Hex[0]~4_combout ;
wire [2:0] \FSM1|Out ;
wire [29:0] \clock1|Q ;
wire [3:0] \FSM1|counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\H0|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\H0|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\H0|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\H0|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\H0|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\H0|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\H0|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\H1|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\H1|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\H1|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\H1|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\H1|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\H1|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\H1|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\H2|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\H2|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\H2|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\H2|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\H2|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\H2|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\H2|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\H3|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\H3|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\H3|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\H3|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\H3|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\H3|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\H3|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\H4|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\H4|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\H4|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\H4|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\H4|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\H4|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\H4|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\H5|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\H5|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\H5|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\H5|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\H5|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\H5|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\H5|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\H6|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\H6|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\H6|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\H6|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\H6|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\H6|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\H6|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\H7|Hex[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\H7|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\H7|Hex[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\H7|Hex[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\H7|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\H7|Hex[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\H7|Hex[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N2
cycloneive_lcell_comb \clock1|Add0~0 (
// Equation(s):
// \clock1|Add0~0_combout  = \clock1|Q [0] $ (VCC)
// \clock1|Add0~1  = CARRY(\clock1|Q [0])

	.dataa(gnd),
	.datab(\clock1|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock1|Add0~0_combout ),
	.cout(\clock1|Add0~1 ));
// synopsys translate_off
defparam \clock1|Add0~0 .lut_mask = 16'h33CC;
defparam \clock1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y36_N3
dffeas \clock1|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[0] .is_wysiwyg = "true";
defparam \clock1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N4
cycloneive_lcell_comb \clock1|Add0~2 (
// Equation(s):
// \clock1|Add0~2_combout  = (\clock1|Q [1] & (!\clock1|Add0~1 )) # (!\clock1|Q [1] & ((\clock1|Add0~1 ) # (GND)))
// \clock1|Add0~3  = CARRY((!\clock1|Add0~1 ) # (!\clock1|Q [1]))

	.dataa(gnd),
	.datab(\clock1|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~1 ),
	.combout(\clock1|Add0~2_combout ),
	.cout(\clock1|Add0~3 ));
// synopsys translate_off
defparam \clock1|Add0~2 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N5
dffeas \clock1|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[1] .is_wysiwyg = "true";
defparam \clock1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N6
cycloneive_lcell_comb \clock1|Add0~4 (
// Equation(s):
// \clock1|Add0~4_combout  = (\clock1|Q [2] & (\clock1|Add0~3  $ (GND))) # (!\clock1|Q [2] & (!\clock1|Add0~3  & VCC))
// \clock1|Add0~5  = CARRY((\clock1|Q [2] & !\clock1|Add0~3 ))

	.dataa(\clock1|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~3 ),
	.combout(\clock1|Add0~4_combout ),
	.cout(\clock1|Add0~5 ));
// synopsys translate_off
defparam \clock1|Add0~4 .lut_mask = 16'hA50A;
defparam \clock1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N7
dffeas \clock1|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[2] .is_wysiwyg = "true";
defparam \clock1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N8
cycloneive_lcell_comb \clock1|Add0~6 (
// Equation(s):
// \clock1|Add0~6_combout  = (\clock1|Q [3] & (!\clock1|Add0~5 )) # (!\clock1|Q [3] & ((\clock1|Add0~5 ) # (GND)))
// \clock1|Add0~7  = CARRY((!\clock1|Add0~5 ) # (!\clock1|Q [3]))

	.dataa(gnd),
	.datab(\clock1|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~5 ),
	.combout(\clock1|Add0~6_combout ),
	.cout(\clock1|Add0~7 ));
// synopsys translate_off
defparam \clock1|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N9
dffeas \clock1|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[3] .is_wysiwyg = "true";
defparam \clock1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N10
cycloneive_lcell_comb \clock1|Add0~8 (
// Equation(s):
// \clock1|Add0~8_combout  = (\clock1|Q [4] & (\clock1|Add0~7  $ (GND))) # (!\clock1|Q [4] & (!\clock1|Add0~7  & VCC))
// \clock1|Add0~9  = CARRY((\clock1|Q [4] & !\clock1|Add0~7 ))

	.dataa(\clock1|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~7 ),
	.combout(\clock1|Add0~8_combout ),
	.cout(\clock1|Add0~9 ));
// synopsys translate_off
defparam \clock1|Add0~8 .lut_mask = 16'hA50A;
defparam \clock1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N11
dffeas \clock1|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[4] .is_wysiwyg = "true";
defparam \clock1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N12
cycloneive_lcell_comb \clock1|Add0~10 (
// Equation(s):
// \clock1|Add0~10_combout  = (\clock1|Q [5] & (!\clock1|Add0~9 )) # (!\clock1|Q [5] & ((\clock1|Add0~9 ) # (GND)))
// \clock1|Add0~11  = CARRY((!\clock1|Add0~9 ) # (!\clock1|Q [5]))

	.dataa(\clock1|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~9 ),
	.combout(\clock1|Add0~10_combout ),
	.cout(\clock1|Add0~11 ));
// synopsys translate_off
defparam \clock1|Add0~10 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N13
dffeas \clock1|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[5] .is_wysiwyg = "true";
defparam \clock1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N14
cycloneive_lcell_comb \clock1|Add0~12 (
// Equation(s):
// \clock1|Add0~12_combout  = (\clock1|Q [6] & (\clock1|Add0~11  $ (GND))) # (!\clock1|Q [6] & (!\clock1|Add0~11  & VCC))
// \clock1|Add0~13  = CARRY((\clock1|Q [6] & !\clock1|Add0~11 ))

	.dataa(gnd),
	.datab(\clock1|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~11 ),
	.combout(\clock1|Add0~12_combout ),
	.cout(\clock1|Add0~13 ));
// synopsys translate_off
defparam \clock1|Add0~12 .lut_mask = 16'hC30C;
defparam \clock1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N15
dffeas \clock1|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[6] .is_wysiwyg = "true";
defparam \clock1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N16
cycloneive_lcell_comb \clock1|Add0~14 (
// Equation(s):
// \clock1|Add0~14_combout  = (\clock1|Q [7] & (!\clock1|Add0~13 )) # (!\clock1|Q [7] & ((\clock1|Add0~13 ) # (GND)))
// \clock1|Add0~15  = CARRY((!\clock1|Add0~13 ) # (!\clock1|Q [7]))

	.dataa(\clock1|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~13 ),
	.combout(\clock1|Add0~14_combout ),
	.cout(\clock1|Add0~15 ));
// synopsys translate_off
defparam \clock1|Add0~14 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \clock1|Q~4 (
// Equation(s):
// \clock1|Q~4_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(\clock1|Add0~14_combout ),
	.cin(gnd),
	.combout(\clock1|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~4 .lut_mask = 16'h0F00;
defparam \clock1|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N13
dffeas \clock1|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[7] .is_wysiwyg = "true";
defparam \clock1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N18
cycloneive_lcell_comb \clock1|Add0~16 (
// Equation(s):
// \clock1|Add0~16_combout  = (\clock1|Q [8] & (\clock1|Add0~15  $ (GND))) # (!\clock1|Q [8] & (!\clock1|Add0~15  & VCC))
// \clock1|Add0~17  = CARRY((\clock1|Q [8] & !\clock1|Add0~15 ))

	.dataa(gnd),
	.datab(\clock1|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~15 ),
	.combout(\clock1|Add0~16_combout ),
	.cout(\clock1|Add0~17 ));
// synopsys translate_off
defparam \clock1|Add0~16 .lut_mask = 16'hC30C;
defparam \clock1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N19
dffeas \clock1|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[8] .is_wysiwyg = "true";
defparam \clock1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N20
cycloneive_lcell_comb \clock1|Add0~18 (
// Equation(s):
// \clock1|Add0~18_combout  = (\clock1|Q [9] & (!\clock1|Add0~17 )) # (!\clock1|Q [9] & ((\clock1|Add0~17 ) # (GND)))
// \clock1|Add0~19  = CARRY((!\clock1|Add0~17 ) # (!\clock1|Q [9]))

	.dataa(gnd),
	.datab(\clock1|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~17 ),
	.combout(\clock1|Add0~18_combout ),
	.cout(\clock1|Add0~19 ));
// synopsys translate_off
defparam \clock1|Add0~18 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N21
dffeas \clock1|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[9] .is_wysiwyg = "true";
defparam \clock1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N22
cycloneive_lcell_comb \clock1|Add0~20 (
// Equation(s):
// \clock1|Add0~20_combout  = (\clock1|Q [10] & (\clock1|Add0~19  $ (GND))) # (!\clock1|Q [10] & (!\clock1|Add0~19  & VCC))
// \clock1|Add0~21  = CARRY((\clock1|Q [10] & !\clock1|Add0~19 ))

	.dataa(\clock1|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~19 ),
	.combout(\clock1|Add0~20_combout ),
	.cout(\clock1|Add0~21 ));
// synopsys translate_off
defparam \clock1|Add0~20 .lut_mask = 16'hA50A;
defparam \clock1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N23
dffeas \clock1|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[10] .is_wysiwyg = "true";
defparam \clock1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N24
cycloneive_lcell_comb \clock1|Add0~22 (
// Equation(s):
// \clock1|Add0~22_combout  = (\clock1|Q [11] & (!\clock1|Add0~21 )) # (!\clock1|Q [11] & ((\clock1|Add0~21 ) # (GND)))
// \clock1|Add0~23  = CARRY((!\clock1|Add0~21 ) # (!\clock1|Q [11]))

	.dataa(gnd),
	.datab(\clock1|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~21 ),
	.combout(\clock1|Add0~22_combout ),
	.cout(\clock1|Add0~23 ));
// synopsys translate_off
defparam \clock1|Add0~22 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N25
dffeas \clock1|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[11] .is_wysiwyg = "true";
defparam \clock1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N26
cycloneive_lcell_comb \clock1|Add0~24 (
// Equation(s):
// \clock1|Add0~24_combout  = (\clock1|Q [12] & (\clock1|Add0~23  $ (GND))) # (!\clock1|Q [12] & (!\clock1|Add0~23  & VCC))
// \clock1|Add0~25  = CARRY((\clock1|Q [12] & !\clock1|Add0~23 ))

	.dataa(gnd),
	.datab(\clock1|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~23 ),
	.combout(\clock1|Add0~24_combout ),
	.cout(\clock1|Add0~25 ));
// synopsys translate_off
defparam \clock1|Add0~24 .lut_mask = 16'hC30C;
defparam \clock1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \clock1|Q~3 (
// Equation(s):
// \clock1|Q~3_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(\clock1|Add0~24_combout ),
	.cin(gnd),
	.combout(\clock1|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~3 .lut_mask = 16'h0F00;
defparam \clock1|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \clock1|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[12] .is_wysiwyg = "true";
defparam \clock1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N28
cycloneive_lcell_comb \clock1|Add0~26 (
// Equation(s):
// \clock1|Add0~26_combout  = (\clock1|Q [13] & (!\clock1|Add0~25 )) # (!\clock1|Q [13] & ((\clock1|Add0~25 ) # (GND)))
// \clock1|Add0~27  = CARRY((!\clock1|Add0~25 ) # (!\clock1|Q [13]))

	.dataa(gnd),
	.datab(\clock1|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~25 ),
	.combout(\clock1|Add0~26_combout ),
	.cout(\clock1|Add0~27 ));
// synopsys translate_off
defparam \clock1|Add0~26 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \clock1|Q~2 (
// Equation(s):
// \clock1|Q~2_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(\clock1|Add0~26_combout ),
	.cin(gnd),
	.combout(\clock1|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~2 .lut_mask = 16'h0F00;
defparam \clock1|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N23
dffeas \clock1|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[13] .is_wysiwyg = "true";
defparam \clock1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N30
cycloneive_lcell_comb \clock1|Add0~28 (
// Equation(s):
// \clock1|Add0~28_combout  = (\clock1|Q [14] & (\clock1|Add0~27  $ (GND))) # (!\clock1|Q [14] & (!\clock1|Add0~27  & VCC))
// \clock1|Add0~29  = CARRY((\clock1|Q [14] & !\clock1|Add0~27 ))

	.dataa(gnd),
	.datab(\clock1|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~27 ),
	.combout(\clock1|Add0~28_combout ),
	.cout(\clock1|Add0~29 ));
// synopsys translate_off
defparam \clock1|Add0~28 .lut_mask = 16'hC30C;
defparam \clock1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneive_lcell_comb \clock1|Q~1 (
// Equation(s):
// \clock1|Q~1_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~28_combout )

	.dataa(gnd),
	.datab(\clock1|Equal0~9_combout ),
	.datac(\clock1|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~1 .lut_mask = 16'h3030;
defparam \clock1|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N7
dffeas \clock1|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[14] .is_wysiwyg = "true";
defparam \clock1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N0
cycloneive_lcell_comb \clock1|Add0~30 (
// Equation(s):
// \clock1|Add0~30_combout  = (\clock1|Q [15] & (!\clock1|Add0~29 )) # (!\clock1|Q [15] & ((\clock1|Add0~29 ) # (GND)))
// \clock1|Add0~31  = CARRY((!\clock1|Add0~29 ) # (!\clock1|Q [15]))

	.dataa(\clock1|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~29 ),
	.combout(\clock1|Add0~30_combout ),
	.cout(\clock1|Add0~31 ));
// synopsys translate_off
defparam \clock1|Add0~30 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneive_lcell_comb \clock1|Q~0 (
// Equation(s):
// \clock1|Q~0_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~30_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~0 .lut_mask = 16'h5050;
defparam \clock1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N1
dffeas \clock1|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[15] .is_wysiwyg = "true";
defparam \clock1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N2
cycloneive_lcell_comb \clock1|Add0~32 (
// Equation(s):
// \clock1|Add0~32_combout  = (\clock1|Q [16] & (\clock1|Add0~31  $ (GND))) # (!\clock1|Q [16] & (!\clock1|Add0~31  & VCC))
// \clock1|Add0~33  = CARRY((\clock1|Q [16] & !\clock1|Add0~31 ))

	.dataa(gnd),
	.datab(\clock1|Q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~31 ),
	.combout(\clock1|Add0~32_combout ),
	.cout(\clock1|Add0~33 ));
// synopsys translate_off
defparam \clock1|Add0~32 .lut_mask = 16'hC30C;
defparam \clock1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N3
dffeas \clock1|Q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[16] .is_wysiwyg = "true";
defparam \clock1|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N4
cycloneive_lcell_comb \clock1|Add0~34 (
// Equation(s):
// \clock1|Add0~34_combout  = (\clock1|Q [17] & (!\clock1|Add0~33 )) # (!\clock1|Q [17] & ((\clock1|Add0~33 ) # (GND)))
// \clock1|Add0~35  = CARRY((!\clock1|Add0~33 ) # (!\clock1|Q [17]))

	.dataa(gnd),
	.datab(\clock1|Q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~33 ),
	.combout(\clock1|Add0~34_combout ),
	.cout(\clock1|Add0~35 ));
// synopsys translate_off
defparam \clock1|Add0~34 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \clock1|Q~5 (
// Equation(s):
// \clock1|Q~5_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(\clock1|Add0~34_combout ),
	.cin(gnd),
	.combout(\clock1|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~5 .lut_mask = 16'h0F00;
defparam \clock1|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N19
dffeas \clock1|Q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[17] .is_wysiwyg = "true";
defparam \clock1|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N6
cycloneive_lcell_comb \clock1|Add0~36 (
// Equation(s):
// \clock1|Add0~36_combout  = (\clock1|Q [18] & (\clock1|Add0~35  $ (GND))) # (!\clock1|Q [18] & (!\clock1|Add0~35  & VCC))
// \clock1|Add0~37  = CARRY((\clock1|Q [18] & !\clock1|Add0~35 ))

	.dataa(\clock1|Q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~35 ),
	.combout(\clock1|Add0~36_combout ),
	.cout(\clock1|Add0~37 ));
// synopsys translate_off
defparam \clock1|Add0~36 .lut_mask = 16'hA50A;
defparam \clock1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N7
dffeas \clock1|Q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[18] .is_wysiwyg = "true";
defparam \clock1|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N8
cycloneive_lcell_comb \clock1|Add0~38 (
// Equation(s):
// \clock1|Add0~38_combout  = (\clock1|Q [19] & (!\clock1|Add0~37 )) # (!\clock1|Q [19] & ((\clock1|Add0~37 ) # (GND)))
// \clock1|Add0~39  = CARRY((!\clock1|Add0~37 ) # (!\clock1|Q [19]))

	.dataa(\clock1|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~37 ),
	.combout(\clock1|Add0~38_combout ),
	.cout(\clock1|Add0~39 ));
// synopsys translate_off
defparam \clock1|Add0~38 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \clock1|Q~6 (
// Equation(s):
// \clock1|Q~6_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~38_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~6 .lut_mask = 16'h5050;
defparam \clock1|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \clock1|Q[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[19] .is_wysiwyg = "true";
defparam \clock1|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneive_lcell_comb \clock1|Equal0~5 (
// Equation(s):
// \clock1|Equal0~5_combout  = (\clock1|Q [19] & (\clock1|Q [17] & (\clock1|Q [0] & !\clock1|Q [18])))

	.dataa(\clock1|Q [19]),
	.datab(\clock1|Q [17]),
	.datac(\clock1|Q [0]),
	.datad(\clock1|Q [18]),
	.cin(gnd),
	.combout(\clock1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~5 .lut_mask = 16'h0080;
defparam \clock1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N10
cycloneive_lcell_comb \clock1|Add0~40 (
// Equation(s):
// \clock1|Add0~40_combout  = (\clock1|Q [20] & (\clock1|Add0~39  $ (GND))) # (!\clock1|Q [20] & (!\clock1|Add0~39  & VCC))
// \clock1|Add0~41  = CARRY((\clock1|Q [20] & !\clock1|Add0~39 ))

	.dataa(\clock1|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~39 ),
	.combout(\clock1|Add0~40_combout ),
	.cout(\clock1|Add0~41 ));
// synopsys translate_off
defparam \clock1|Add0~40 .lut_mask = 16'hA50A;
defparam \clock1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \clock1|Q~7 (
// Equation(s):
// \clock1|Q~7_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~40_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~7 .lut_mask = 16'h5050;
defparam \clock1|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \clock1|Q[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[20] .is_wysiwyg = "true";
defparam \clock1|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N12
cycloneive_lcell_comb \clock1|Add0~42 (
// Equation(s):
// \clock1|Add0~42_combout  = (\clock1|Q [21] & (!\clock1|Add0~41 )) # (!\clock1|Q [21] & ((\clock1|Add0~41 ) # (GND)))
// \clock1|Add0~43  = CARRY((!\clock1|Add0~41 ) # (!\clock1|Q [21]))

	.dataa(\clock1|Q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~41 ),
	.combout(\clock1|Add0~42_combout ),
	.cout(\clock1|Add0~43 ));
// synopsys translate_off
defparam \clock1|Add0~42 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \clock1|Q~8 (
// Equation(s):
// \clock1|Q~8_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~42_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~8 .lut_mask = 16'h5050;
defparam \clock1|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N27
dffeas \clock1|Q[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[21] .is_wysiwyg = "true";
defparam \clock1|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N14
cycloneive_lcell_comb \clock1|Add0~44 (
// Equation(s):
// \clock1|Add0~44_combout  = (\clock1|Q [22] & (\clock1|Add0~43  $ (GND))) # (!\clock1|Q [22] & (!\clock1|Add0~43  & VCC))
// \clock1|Add0~45  = CARRY((\clock1|Q [22] & !\clock1|Add0~43 ))

	.dataa(gnd),
	.datab(\clock1|Q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~43 ),
	.combout(\clock1|Add0~44_combout ),
	.cout(\clock1|Add0~45 ));
// synopsys translate_off
defparam \clock1|Add0~44 .lut_mask = 16'hC30C;
defparam \clock1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \clock1|Q~9 (
// Equation(s):
// \clock1|Q~9_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~44_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~9 .lut_mask = 16'h5050;
defparam \clock1|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N21
dffeas \clock1|Q[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[22] .is_wysiwyg = "true";
defparam \clock1|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N16
cycloneive_lcell_comb \clock1|Add0~46 (
// Equation(s):
// \clock1|Add0~46_combout  = (\clock1|Q [23] & (!\clock1|Add0~45 )) # (!\clock1|Q [23] & ((\clock1|Add0~45 ) # (GND)))
// \clock1|Add0~47  = CARRY((!\clock1|Add0~45 ) # (!\clock1|Q [23]))

	.dataa(gnd),
	.datab(\clock1|Q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~45 ),
	.combout(\clock1|Add0~46_combout ),
	.cout(\clock1|Add0~47 ));
// synopsys translate_off
defparam \clock1|Add0~46 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \clock1|Q~10 (
// Equation(s):
// \clock1|Q~10_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(\clock1|Add0~46_combout ),
	.cin(gnd),
	.combout(\clock1|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~10 .lut_mask = 16'h0F00;
defparam \clock1|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N7
dffeas \clock1|Q[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[23] .is_wysiwyg = "true";
defparam \clock1|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \clock1|Equal0~6 (
// Equation(s):
// \clock1|Equal0~6_combout  = (\clock1|Q [23] & (\clock1|Q [22] & (\clock1|Q [21] & \clock1|Q [20])))

	.dataa(\clock1|Q [23]),
	.datab(\clock1|Q [22]),
	.datac(\clock1|Q [21]),
	.datad(\clock1|Q [20]),
	.cin(gnd),
	.combout(\clock1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~6 .lut_mask = 16'h8000;
defparam \clock1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \clock1|Equal0~1 (
// Equation(s):
// \clock1|Equal0~1_combout  = (\clock1|Q [12] & (!\clock1|Q [11] & (!\clock1|Q [9] & !\clock1|Q [10])))

	.dataa(\clock1|Q [12]),
	.datab(\clock1|Q [11]),
	.datac(\clock1|Q [9]),
	.datad(\clock1|Q [10]),
	.cin(gnd),
	.combout(\clock1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~1 .lut_mask = 16'h0002;
defparam \clock1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneive_lcell_comb \clock1|Equal0~0 (
// Equation(s):
// \clock1|Equal0~0_combout  = (\clock1|Q [14] & (\clock1|Q [15] & (\clock1|Q [13] & !\clock1|Q [16])))

	.dataa(\clock1|Q [14]),
	.datab(\clock1|Q [15]),
	.datac(\clock1|Q [13]),
	.datad(\clock1|Q [16]),
	.cin(gnd),
	.combout(\clock1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~0 .lut_mask = 16'h0080;
defparam \clock1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N0
cycloneive_lcell_comb \clock1|Equal0~3 (
// Equation(s):
// \clock1|Equal0~3_combout  = (\clock1|Q [4] & (\clock1|Q [1] & (\clock1|Q [3] & \clock1|Q [2])))

	.dataa(\clock1|Q [4]),
	.datab(\clock1|Q [1]),
	.datac(\clock1|Q [3]),
	.datad(\clock1|Q [2]),
	.cin(gnd),
	.combout(\clock1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~3 .lut_mask = 16'h8000;
defparam \clock1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \clock1|Equal0~2 (
// Equation(s):
// \clock1|Equal0~2_combout  = (!\clock1|Q [7] & (\clock1|Q [6] & (\clock1|Q [5] & !\clock1|Q [8])))

	.dataa(\clock1|Q [7]),
	.datab(\clock1|Q [6]),
	.datac(\clock1|Q [5]),
	.datad(\clock1|Q [8]),
	.cin(gnd),
	.combout(\clock1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~2 .lut_mask = 16'h0040;
defparam \clock1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \clock1|Equal0~4 (
// Equation(s):
// \clock1|Equal0~4_combout  = (\clock1|Equal0~1_combout  & (\clock1|Equal0~0_combout  & (\clock1|Equal0~3_combout  & \clock1|Equal0~2_combout )))

	.dataa(\clock1|Equal0~1_combout ),
	.datab(\clock1|Equal0~0_combout ),
	.datac(\clock1|Equal0~3_combout ),
	.datad(\clock1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~4 .lut_mask = 16'h8000;
defparam \clock1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N18
cycloneive_lcell_comb \clock1|Add0~48 (
// Equation(s):
// \clock1|Add0~48_combout  = (\clock1|Q [24] & (\clock1|Add0~47  $ (GND))) # (!\clock1|Q [24] & (!\clock1|Add0~47  & VCC))
// \clock1|Add0~49  = CARRY((\clock1|Q [24] & !\clock1|Add0~47 ))

	.dataa(gnd),
	.datab(\clock1|Q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~47 ),
	.combout(\clock1|Add0~48_combout ),
	.cout(\clock1|Add0~49 ));
// synopsys translate_off
defparam \clock1|Add0~48 .lut_mask = 16'hC30C;
defparam \clock1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N19
dffeas \clock1|Q[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[24] .is_wysiwyg = "true";
defparam \clock1|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N20
cycloneive_lcell_comb \clock1|Add0~50 (
// Equation(s):
// \clock1|Add0~50_combout  = (\clock1|Q [25] & (!\clock1|Add0~49 )) # (!\clock1|Q [25] & ((\clock1|Add0~49 ) # (GND)))
// \clock1|Add0~51  = CARRY((!\clock1|Add0~49 ) # (!\clock1|Q [25]))

	.dataa(\clock1|Q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~49 ),
	.combout(\clock1|Add0~50_combout ),
	.cout(\clock1|Add0~51 ));
// synopsys translate_off
defparam \clock1|Add0~50 .lut_mask = 16'h5A5F;
defparam \clock1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \clock1|Q~11 (
// Equation(s):
// \clock1|Q~11_combout  = (!\clock1|Equal0~9_combout  & \clock1|Add0~50_combout )

	.dataa(\clock1|Equal0~9_combout ),
	.datab(gnd),
	.datac(\clock1|Add0~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Q~11 .lut_mask = 16'h5050;
defparam \clock1|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N11
dffeas \clock1|Q[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[25] .is_wysiwyg = "true";
defparam \clock1|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N22
cycloneive_lcell_comb \clock1|Add0~52 (
// Equation(s):
// \clock1|Add0~52_combout  = (\clock1|Q [26] & (\clock1|Add0~51  $ (GND))) # (!\clock1|Q [26] & (!\clock1|Add0~51  & VCC))
// \clock1|Add0~53  = CARRY((\clock1|Q [26] & !\clock1|Add0~51 ))

	.dataa(\clock1|Q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~51 ),
	.combout(\clock1|Add0~52_combout ),
	.cout(\clock1|Add0~53 ));
// synopsys translate_off
defparam \clock1|Add0~52 .lut_mask = 16'hA50A;
defparam \clock1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N23
dffeas \clock1|Q[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[26] .is_wysiwyg = "true";
defparam \clock1|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N24
cycloneive_lcell_comb \clock1|Add0~54 (
// Equation(s):
// \clock1|Add0~54_combout  = (\clock1|Q [27] & (!\clock1|Add0~53 )) # (!\clock1|Q [27] & ((\clock1|Add0~53 ) # (GND)))
// \clock1|Add0~55  = CARRY((!\clock1|Add0~53 ) # (!\clock1|Q [27]))

	.dataa(gnd),
	.datab(\clock1|Q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~53 ),
	.combout(\clock1|Add0~54_combout ),
	.cout(\clock1|Add0~55 ));
// synopsys translate_off
defparam \clock1|Add0~54 .lut_mask = 16'h3C3F;
defparam \clock1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N25
dffeas \clock1|Q[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[27] .is_wysiwyg = "true";
defparam \clock1|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N26
cycloneive_lcell_comb \clock1|Add0~56 (
// Equation(s):
// \clock1|Add0~56_combout  = (\clock1|Q [28] & (\clock1|Add0~55  $ (GND))) # (!\clock1|Q [28] & (!\clock1|Add0~55  & VCC))
// \clock1|Add0~57  = CARRY((\clock1|Q [28] & !\clock1|Add0~55 ))

	.dataa(\clock1|Q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock1|Add0~55 ),
	.combout(\clock1|Add0~56_combout ),
	.cout(\clock1|Add0~57 ));
// synopsys translate_off
defparam \clock1|Add0~56 .lut_mask = 16'hA50A;
defparam \clock1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N27
dffeas \clock1|Q[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[28] .is_wysiwyg = "true";
defparam \clock1|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N28
cycloneive_lcell_comb \clock1|Add0~58 (
// Equation(s):
// \clock1|Add0~58_combout  = \clock1|Add0~57  $ (\clock1|Q [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock1|Q [29]),
	.cin(\clock1|Add0~57 ),
	.combout(\clock1|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Add0~58 .lut_mask = 16'h0FF0;
defparam \clock1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N29
dffeas \clock1|Q[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock1|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Q[29] .is_wysiwyg = "true";
defparam \clock1|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N30
cycloneive_lcell_comb \clock1|Equal0~7 (
// Equation(s):
// \clock1|Equal0~7_combout  = (\clock1|Q [25] & (!\clock1|Q [27] & (!\clock1|Q [26] & !\clock1|Q [24])))

	.dataa(\clock1|Q [25]),
	.datab(\clock1|Q [27]),
	.datac(\clock1|Q [26]),
	.datad(\clock1|Q [24]),
	.cin(gnd),
	.combout(\clock1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~7 .lut_mask = 16'h0002;
defparam \clock1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \clock1|Equal0~8 (
// Equation(s):
// \clock1|Equal0~8_combout  = (!\clock1|Q [29] & (\clock1|Equal0~7_combout  & !\clock1|Q [28]))

	.dataa(gnd),
	.datab(\clock1|Q [29]),
	.datac(\clock1|Equal0~7_combout ),
	.datad(\clock1|Q [28]),
	.cin(gnd),
	.combout(\clock1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~8 .lut_mask = 16'h0030;
defparam \clock1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneive_lcell_comb \clock1|Equal0~9 (
// Equation(s):
// \clock1|Equal0~9_combout  = (\clock1|Equal0~5_combout  & (\clock1|Equal0~6_combout  & (\clock1|Equal0~4_combout  & \clock1|Equal0~8_combout )))

	.dataa(\clock1|Equal0~5_combout ),
	.datab(\clock1|Equal0~6_combout ),
	.datac(\clock1|Equal0~4_combout ),
	.datad(\clock1|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Equal0~9 .lut_mask = 16'h8000;
defparam \clock1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \clock1|Out~feeder (
// Equation(s):
// \clock1|Out~feeder_combout  = \clock1|Equal0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock1|Equal0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock1|Out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock1|Out~feeder .lut_mask = 16'hF0F0;
defparam \clock1|Out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N15
dffeas \clock1|Out (
	.clk(\CLOCK_50~input_o ),
	.d(\clock1|Out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock1|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock1|Out .is_wysiwyg = "true";
defparam \clock1|Out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock1|Out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock1|Out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock1|Out~clkctrl_outclk ));
// synopsys translate_off
defparam \clock1|Out~clkctrl .clock_type = "global clock";
defparam \clock1|Out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N12
cycloneive_lcell_comb \FSM1|counter~2 (
// Equation(s):
// \FSM1|counter~2_combout  = (!\FSM1|counter [0] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM1|counter [0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM1|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|counter~2 .lut_mask = 16'h0F00;
defparam \FSM1|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y24_N13
dffeas \FSM1|counter[0] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|counter[0] .is_wysiwyg = "true";
defparam \FSM1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N8
cycloneive_lcell_comb \FSM1|counter~1 (
// Equation(s):
// \FSM1|counter~1_combout  = (\KEY[0]~input_o  & (\FSM1|counter [0] $ (\FSM1|counter [1])))

	.dataa(gnd),
	.datab(\FSM1|counter [0]),
	.datac(\FSM1|counter [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM1|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|counter~1 .lut_mask = 16'h3C00;
defparam \FSM1|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N9
dffeas \FSM1|counter[1] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|counter[1] .is_wysiwyg = "true";
defparam \FSM1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N2
cycloneive_lcell_comb \FSM1|counter~0 (
// Equation(s):
// \FSM1|counter~0_combout  = (\KEY[0]~input_o  & (\FSM1|counter [2] $ (((\FSM1|counter [1] & \FSM1|counter [0])))))

	.dataa(\FSM1|counter [1]),
	.datab(\KEY[0]~input_o ),
	.datac(\FSM1|counter [2]),
	.datad(\FSM1|counter [0]),
	.cin(gnd),
	.combout(\FSM1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|counter~0 .lut_mask = 16'h48C0;
defparam \FSM1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y24_N3
dffeas \FSM1|counter[2] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|counter[2] .is_wysiwyg = "true";
defparam \FSM1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N0
cycloneive_lcell_comb \FSM1|Out~1 (
// Equation(s):
// \FSM1|Out~1_combout  = (!\KEY[0]~input_o ) # (!\FSM1|currentState~2_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM1|currentState~2_q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM1|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|Out~1 .lut_mask = 16'h0FFF;
defparam \FSM1|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N18
cycloneive_lcell_comb \FSM1|Add0~0 (
// Equation(s):
// \FSM1|Add0~0_combout  = (\FSM1|counter [0] & \FSM1|counter [1])

	.dataa(gnd),
	.datab(\FSM1|counter [0]),
	.datac(\FSM1|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|Add0~0 .lut_mask = 16'hC0C0;
defparam \FSM1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N28
cycloneive_lcell_comb \FSM1|currentState~5 (
// Equation(s):
// \FSM1|currentState~5_combout  = (\FSM1|currentState~3_q  & (!\FSM1|Out~1_combout  & ((\FSM1|counter [2]) # (!\FSM1|Add0~0_combout ))))

	.dataa(\FSM1|counter [2]),
	.datab(\FSM1|currentState~3_q ),
	.datac(\FSM1|Out~1_combout ),
	.datad(\FSM1|Add0~0_combout ),
	.cin(gnd),
	.combout(\FSM1|currentState~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|currentState~5 .lut_mask = 16'h080C;
defparam \FSM1|currentState~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N29
dffeas \FSM1|currentState~4 (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|currentState~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|currentState~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|currentState~4 .is_wysiwyg = "true";
defparam \FSM1|currentState~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N14
cycloneive_lcell_comb \FSM1|currentState~7 (
// Equation(s):
// \FSM1|currentState~7_combout  = (!\FSM1|currentState~2_q  & (!\FSM1|counter [1] & (!\FSM1|counter [0] & !\FSM1|counter [2])))

	.dataa(\FSM1|currentState~2_q ),
	.datab(\FSM1|counter [1]),
	.datac(\FSM1|counter [0]),
	.datad(\FSM1|counter [2]),
	.cin(gnd),
	.combout(\FSM1|currentState~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|currentState~7 .lut_mask = 16'h0001;
defparam \FSM1|currentState~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N20
cycloneive_lcell_comb \FSM1|currentState~6 (
// Equation(s):
// \FSM1|currentState~6_combout  = (\FSM1|currentState~3_q  & (((!\FSM1|counter [2] & \FSM1|Add0~0_combout )) # (!\FSM1|currentState~2_q )))

	.dataa(\FSM1|counter [2]),
	.datab(\FSM1|Add0~0_combout ),
	.datac(\FSM1|currentState~2_q ),
	.datad(\FSM1|currentState~3_q ),
	.cin(gnd),
	.combout(\FSM1|currentState~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|currentState~6 .lut_mask = 16'h4F00;
defparam \FSM1|currentState~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N30
cycloneive_lcell_comb \FSM1|currentState~8 (
// Equation(s):
// \FSM1|currentState~8_combout  = (\KEY[0]~input_o  & ((\FSM1|currentState~6_combout ) # ((!\FSM1|currentState~4_q  & \FSM1|currentState~7_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\FSM1|currentState~4_q ),
	.datac(\FSM1|currentState~7_combout ),
	.datad(\FSM1|currentState~6_combout ),
	.cin(gnd),
	.combout(\FSM1|currentState~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|currentState~8 .lut_mask = 16'hAA20;
defparam \FSM1|currentState~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N31
dffeas \FSM1|currentState~2 (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|currentState~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|currentState~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|currentState~2 .is_wysiwyg = "true";
defparam \FSM1|currentState~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N16
cycloneive_lcell_comb \FSM1|currentState~9 (
// Equation(s):
// \FSM1|currentState~9_combout  = (\FSM1|currentState~2_q  & (((\FSM1|Add0~0_combout  & !\FSM1|counter [2])) # (!\FSM1|currentState~3_q ))) # (!\FSM1|currentState~2_q  & (((\FSM1|currentState~3_q ))))

	.dataa(\FSM1|currentState~2_q ),
	.datab(\FSM1|Add0~0_combout ),
	.datac(\FSM1|currentState~3_q ),
	.datad(\FSM1|counter [2]),
	.cin(gnd),
	.combout(\FSM1|currentState~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|currentState~9 .lut_mask = 16'h5ADA;
defparam \FSM1|currentState~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N17
dffeas \FSM1|currentState~3 (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|currentState~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|currentState~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|currentState~3 .is_wysiwyg = "true";
defparam \FSM1|currentState~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N26
cycloneive_lcell_comb \FSM1|Out~2 (
// Equation(s):
// \FSM1|Out~2_combout  = (!\KEY[0]~input_o ) # (!\FSM1|currentState~3_q )

	.dataa(gnd),
	.datab(\FSM1|currentState~3_q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM1|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|Out~2 .lut_mask = 16'h33FF;
defparam \FSM1|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N27
dffeas \FSM1|Out[1] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|Out[1] .is_wysiwyg = "true";
defparam \FSM1|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N6
cycloneive_lcell_comb \R0|D1|q~0 (
// Equation(s):
// \R0|D1|q~0_combout  = (!\FSM1|Out [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM1|Out [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R0|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|D1|q~0 .lut_mask = 16'h0F00;
defparam \R0|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N7
dffeas \R0|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R0|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|D1|q .is_wysiwyg = "true";
defparam \R0|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N22
cycloneive_lcell_comb \FSM1|Out~0 (
// Equation(s):
// \FSM1|Out~0_combout  = (!\KEY[0]~input_o ) # (!\FSM1|currentState~4_q )

	.dataa(gnd),
	.datab(\FSM1|currentState~4_q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM1|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM1|Out~0 .lut_mask = 16'h33FF;
defparam \FSM1|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N23
dffeas \FSM1|Out[2] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|Out[2] .is_wysiwyg = "true";
defparam \FSM1|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N10
cycloneive_lcell_comb \R0|D2|q~0 (
// Equation(s):
// \R0|D2|q~0_combout  = (!\FSM1|Out [2] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM1|Out [2]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R0|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|D2|q~0 .lut_mask = 16'h0F00;
defparam \R0|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N11
dffeas \R0|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R0|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|D2|q .is_wysiwyg = "true";
defparam \R0|D2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y24_N1
dffeas \FSM1|Out[0] (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\FSM1|Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM1|Out[0] .is_wysiwyg = "true";
defparam \FSM1|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N12
cycloneive_lcell_comb \R0|D0|q~0 (
// Equation(s):
// \R0|D0|q~0_combout  = (!\FSM1|Out [0] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\FSM1|Out [0]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R0|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|D0|q~0 .lut_mask = 16'h3300;
defparam \R0|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N13
dffeas \R0|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R0|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R0|D0|q .is_wysiwyg = "true";
defparam \R0|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N0
cycloneive_lcell_comb \H0|Hex[6]~0 (
// Equation(s):
// \H0|Hex[6]~0_combout  = (\R0|D2|q~q ) # (\R0|D1|q~q  $ (!\R0|D0|q~q ))

	.dataa(gnd),
	.datab(\R0|D1|q~q ),
	.datac(\R0|D2|q~q ),
	.datad(\R0|D0|q~q ),
	.cin(gnd),
	.combout(\H0|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Hex[6]~0 .lut_mask = 16'hFCF3;
defparam \H0|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N10
cycloneive_lcell_comb \H0|Hex[5]~1 (
// Equation(s):
// \H0|Hex[5]~1_combout  = \R0|D2|q~q  $ (((!\R0|D1|q~q  & !\R0|D0|q~q )))

	.dataa(gnd),
	.datab(\R0|D1|q~q ),
	.datac(\R0|D2|q~q ),
	.datad(\R0|D0|q~q ),
	.cin(gnd),
	.combout(\H0|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Hex[5]~1 .lut_mask = 16'hF0C3;
defparam \H0|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N12
cycloneive_lcell_comb \H0|Hex[3]~2 (
// Equation(s):
// \H0|Hex[3]~2_combout  = (\R0|D1|q~q  & (\R0|D2|q~q )) # (!\R0|D1|q~q  & ((\R0|D0|q~q ) # (!\R0|D2|q~q )))

	.dataa(gnd),
	.datab(\R0|D1|q~q ),
	.datac(\R0|D2|q~q ),
	.datad(\R0|D0|q~q ),
	.cin(gnd),
	.combout(\H0|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Hex[3]~2 .lut_mask = 16'hF3C3;
defparam \H0|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N22
cycloneive_lcell_comb \H0|Hex[2]~3 (
// Equation(s):
// \H0|Hex[2]~3_combout  = (\R0|D1|q~q ) # (\R0|D2|q~q  $ (!\R0|D0|q~q ))

	.dataa(gnd),
	.datab(\R0|D1|q~q ),
	.datac(\R0|D2|q~q ),
	.datad(\R0|D0|q~q ),
	.cin(gnd),
	.combout(\H0|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Hex[2]~3 .lut_mask = 16'hFCCF;
defparam \H0|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N24
cycloneive_lcell_comb \H0|Hex[0]~4 (
// Equation(s):
// \H0|Hex[0]~4_combout  = (\R0|D0|q~q ) # (\R0|D1|q~q  $ (!\R0|D2|q~q ))

	.dataa(gnd),
	.datab(\R0|D1|q~q ),
	.datac(\R0|D2|q~q ),
	.datad(\R0|D0|q~q ),
	.cin(gnd),
	.combout(\H0|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Hex[0]~4 .lut_mask = 16'hFFC3;
defparam \H0|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N2
cycloneive_lcell_comb \R1|D0|q~0 (
// Equation(s):
// \R1|D0|q~0_combout  = (\R0|D0|q~q  & \KEY[0]~input_o )

	.dataa(\R0|D0|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R1|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|D0|q~0 .lut_mask = 16'hAA00;
defparam \R1|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N3
dffeas \R1|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R1|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|D0|q .is_wysiwyg = "true";
defparam \R1|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N4
cycloneive_lcell_comb \R1|D1|q~0 (
// Equation(s):
// \R1|D1|q~0_combout  = (\R0|D1|q~q  & \KEY[0]~input_o )

	.dataa(\R0|D1|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R1|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|D1|q~0 .lut_mask = 16'hAA00;
defparam \R1|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N5
dffeas \R1|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R1|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|D1|q .is_wysiwyg = "true";
defparam \R1|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y24_N24
cycloneive_lcell_comb \R1|D2|q~0 (
// Equation(s):
// \R1|D2|q~0_combout  = (\R0|D2|q~q  & \KEY[0]~input_o )

	.dataa(\R0|D2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R1|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|D2|q~0 .lut_mask = 16'hAA00;
defparam \R1|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y24_N25
dffeas \R1|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R1|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|D2|q .is_wysiwyg = "true";
defparam \R1|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N16
cycloneive_lcell_comb \H1|Hex[6]~0 (
// Equation(s):
// \H1|Hex[6]~0_combout  = (\R1|D2|q~q ) # (\R1|D0|q~q  $ (!\R1|D1|q~q ))

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\R1|D2|q~q ),
	.cin(gnd),
	.combout(\H1|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Hex[6]~0 .lut_mask = 16'hFFA5;
defparam \H1|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N26
cycloneive_lcell_comb \H1|Hex[5]~1 (
// Equation(s):
// \H1|Hex[5]~1_combout  = \R1|D2|q~q  $ (((!\R1|D0|q~q  & !\R1|D1|q~q )))

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\R1|D2|q~q ),
	.cin(gnd),
	.combout(\H1|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Hex[5]~1 .lut_mask = 16'hFA05;
defparam \H1|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N4
cycloneive_lcell_comb \H1|Hex[3]~2 (
// Equation(s):
// \H1|Hex[3]~2_combout  = (\R1|D1|q~q  & ((\R1|D2|q~q ))) # (!\R1|D1|q~q  & ((\R1|D0|q~q ) # (!\R1|D2|q~q )))

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\R1|D2|q~q ),
	.cin(gnd),
	.combout(\H1|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Hex[3]~2 .lut_mask = 16'hFA0F;
defparam \H1|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N14
cycloneive_lcell_comb \H1|Hex[2]~3 (
// Equation(s):
// \H1|Hex[2]~3_combout  = (\R1|D1|q~q ) # (\R1|D0|q~q  $ (!\R1|D2|q~q ))

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\R1|D2|q~q ),
	.cin(gnd),
	.combout(\H1|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Hex[2]~3 .lut_mask = 16'hFAF5;
defparam \H1|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N0
cycloneive_lcell_comb \H1|Hex[0]~4 (
// Equation(s):
// \H1|Hex[0]~4_combout  = (\R1|D0|q~q ) # (\R1|D1|q~q  $ (!\R1|D2|q~q ))

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\R1|D2|q~q ),
	.cin(gnd),
	.combout(\H1|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Hex[0]~4 .lut_mask = 16'hFAAF;
defparam \H1|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N6
cycloneive_lcell_comb \R2|D1|q~0 (
// Equation(s):
// \R2|D1|q~0_combout  = (\R1|D1|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R1|D1|q~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R2|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|D1|q~0 .lut_mask = 16'hF000;
defparam \R2|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y24_N7
dffeas \R2|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R2|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2|D1|q .is_wysiwyg = "true";
defparam \R2|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N20
cycloneive_lcell_comb \R2|D0|q~0 (
// Equation(s):
// \R2|D0|q~0_combout  = (\R1|D0|q~q  & \KEY[0]~input_o )

	.dataa(\R1|D0|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R2|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|D0|q~0 .lut_mask = 16'hAA00;
defparam \R2|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y24_N21
dffeas \R2|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R2|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2|D0|q .is_wysiwyg = "true";
defparam \R2|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N18
cycloneive_lcell_comb \R2|D2|q~0 (
// Equation(s):
// \R2|D2|q~0_combout  = (\R1|D2|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R1|D2|q~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R2|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|D2|q~0 .lut_mask = 16'hCC00;
defparam \R2|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y24_N19
dffeas \R2|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R2|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2|D2|q .is_wysiwyg = "true";
defparam \R2|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N8
cycloneive_lcell_comb \H2|Hex[6]~0 (
// Equation(s):
// \H2|Hex[6]~0_combout  = (\R2|D2|q~q ) # (\R2|D1|q~q  $ (!\R2|D0|q~q ))

	.dataa(\R2|D1|q~q ),
	.datab(\R2|D0|q~q ),
	.datac(gnd),
	.datad(\R2|D2|q~q ),
	.cin(gnd),
	.combout(\H2|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Hex[6]~0 .lut_mask = 16'hFF99;
defparam \H2|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N10
cycloneive_lcell_comb \H2|Hex[5]~1 (
// Equation(s):
// \H2|Hex[5]~1_combout  = \R2|D2|q~q  $ (((!\R2|D1|q~q  & !\R2|D0|q~q )))

	.dataa(\R2|D1|q~q ),
	.datab(\R2|D0|q~q ),
	.datac(gnd),
	.datad(\R2|D2|q~q ),
	.cin(gnd),
	.combout(\H2|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Hex[5]~1 .lut_mask = 16'hEE11;
defparam \H2|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N28
cycloneive_lcell_comb \H2|Hex[3]~2 (
// Equation(s):
// \H2|Hex[3]~2_combout  = (\R2|D1|q~q  & ((\R2|D2|q~q ))) # (!\R2|D1|q~q  & ((\R2|D0|q~q ) # (!\R2|D2|q~q )))

	.dataa(\R2|D1|q~q ),
	.datab(\R2|D0|q~q ),
	.datac(gnd),
	.datad(\R2|D2|q~q ),
	.cin(gnd),
	.combout(\H2|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Hex[3]~2 .lut_mask = 16'hEE55;
defparam \H2|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N22
cycloneive_lcell_comb \H2|Hex[2]~3 (
// Equation(s):
// \H2|Hex[2]~3_combout  = (\R2|D1|q~q ) # (\R2|D0|q~q  $ (!\R2|D2|q~q ))

	.dataa(\R2|D1|q~q ),
	.datab(\R2|D0|q~q ),
	.datac(gnd),
	.datad(\R2|D2|q~q ),
	.cin(gnd),
	.combout(\H2|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Hex[2]~3 .lut_mask = 16'hEEBB;
defparam \H2|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N24
cycloneive_lcell_comb \H2|Hex[0]~4 (
// Equation(s):
// \H2|Hex[0]~4_combout  = (\R2|D0|q~q ) # (\R2|D1|q~q  $ (!\R2|D2|q~q ))

	.dataa(\R2|D1|q~q ),
	.datab(\R2|D0|q~q ),
	.datac(gnd),
	.datad(\R2|D2|q~q ),
	.cin(gnd),
	.combout(\H2|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Hex[0]~4 .lut_mask = 16'hEEDD;
defparam \H2|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N12
cycloneive_lcell_comb \R3|D1|q~0 (
// Equation(s):
// \R3|D1|q~0_combout  = (\R2|D1|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R2|D1|q~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R3|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|D1|q~0 .lut_mask = 16'hC0C0;
defparam \R3|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y4_N13
dffeas \R3|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R3|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R3|D1|q .is_wysiwyg = "true";
defparam \R3|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N2
cycloneive_lcell_comb \R3|D0|q~0 (
// Equation(s):
// \R3|D0|q~0_combout  = (\R2|D0|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R2|D0|q~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R3|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|D0|q~0 .lut_mask = 16'hC0C0;
defparam \R3|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y4_N3
dffeas \R3|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R3|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R3|D0|q .is_wysiwyg = "true";
defparam \R3|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N0
cycloneive_lcell_comb \R3|D2|q~0 (
// Equation(s):
// \R3|D2|q~0_combout  = (\KEY[0]~input_o  & \R2|D2|q~q )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\R2|D2|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R3|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|D2|q~0 .lut_mask = 16'hA0A0;
defparam \R3|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y4_N1
dffeas \R3|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R3|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R3|D2|q .is_wysiwyg = "true";
defparam \R3|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N30
cycloneive_lcell_comb \H3|Hex[6]~0 (
// Equation(s):
// \H3|Hex[6]~0_combout  = (\R3|D2|q~q ) # (\R3|D1|q~q  $ (!\R3|D0|q~q ))

	.dataa(\R3|D1|q~q ),
	.datab(\R3|D0|q~q ),
	.datac(gnd),
	.datad(\R3|D2|q~q ),
	.cin(gnd),
	.combout(\H3|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Hex[6]~0 .lut_mask = 16'hFF99;
defparam \H3|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N16
cycloneive_lcell_comb \H3|Hex[5]~1 (
// Equation(s):
// \H3|Hex[5]~1_combout  = \R3|D2|q~q  $ (((!\R3|D1|q~q  & !\R3|D0|q~q )))

	.dataa(\R3|D1|q~q ),
	.datab(\R3|D0|q~q ),
	.datac(gnd),
	.datad(\R3|D2|q~q ),
	.cin(gnd),
	.combout(\H3|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Hex[5]~1 .lut_mask = 16'hEE11;
defparam \H3|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N26
cycloneive_lcell_comb \H3|Hex[3]~2 (
// Equation(s):
// \H3|Hex[3]~2_combout  = (\R3|D1|q~q  & ((\R3|D2|q~q ))) # (!\R3|D1|q~q  & ((\R3|D0|q~q ) # (!\R3|D2|q~q )))

	.dataa(\R3|D1|q~q ),
	.datab(\R3|D0|q~q ),
	.datac(gnd),
	.datad(\R3|D2|q~q ),
	.cin(gnd),
	.combout(\H3|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Hex[3]~2 .lut_mask = 16'hEE55;
defparam \H3|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N28
cycloneive_lcell_comb \H3|Hex[2]~3 (
// Equation(s):
// \H3|Hex[2]~3_combout  = (\R3|D1|q~q ) # (\R3|D0|q~q  $ (!\R3|D2|q~q ))

	.dataa(\R3|D1|q~q ),
	.datab(\R3|D0|q~q ),
	.datac(gnd),
	.datad(\R3|D2|q~q ),
	.cin(gnd),
	.combout(\H3|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Hex[2]~3 .lut_mask = 16'hEEBB;
defparam \H3|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y4_N22
cycloneive_lcell_comb \H3|Hex[0]~4 (
// Equation(s):
// \H3|Hex[0]~4_combout  = (\R3|D0|q~q ) # (\R3|D1|q~q  $ (!\R3|D2|q~q ))

	.dataa(\R3|D1|q~q ),
	.datab(\R3|D0|q~q ),
	.datac(gnd),
	.datad(\R3|D2|q~q ),
	.cin(gnd),
	.combout(\H3|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Hex[0]~4 .lut_mask = 16'hEEDD;
defparam \H3|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N8
cycloneive_lcell_comb \R4|D2|q~0 (
// Equation(s):
// \R4|D2|q~0_combout  = (\R3|D2|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R3|D2|q~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R4|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R4|D2|q~0 .lut_mask = 16'hC0C0;
defparam \R4|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N9
dffeas \R4|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R4|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R4|D2|q .is_wysiwyg = "true";
defparam \R4|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N28
cycloneive_lcell_comb \R4|D1|q~0 (
// Equation(s):
// \R4|D1|q~0_combout  = (\R3|D1|q~q  & \KEY[0]~input_o )

	.dataa(\R3|D1|q~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R4|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R4|D1|q~0 .lut_mask = 16'hA0A0;
defparam \R4|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N29
dffeas \R4|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R4|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R4|D1|q .is_wysiwyg = "true";
defparam \R4|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N2
cycloneive_lcell_comb \R4|D0|q~0 (
// Equation(s):
// \R4|D0|q~0_combout  = (\R3|D0|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R3|D0|q~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R4|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R4|D0|q~0 .lut_mask = 16'hC0C0;
defparam \R4|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N3
dffeas \R4|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R4|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R4|D0|q .is_wysiwyg = "true";
defparam \R4|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N0
cycloneive_lcell_comb \H4|Hex[6]~0 (
// Equation(s):
// \H4|Hex[6]~0_combout  = (\R4|D2|q~q ) # (\R4|D1|q~q  $ (!\R4|D0|q~q ))

	.dataa(\R4|D2|q~q ),
	.datab(\R4|D1|q~q ),
	.datac(gnd),
	.datad(\R4|D0|q~q ),
	.cin(gnd),
	.combout(\H4|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Hex[6]~0 .lut_mask = 16'hEEBB;
defparam \H4|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N24
cycloneive_lcell_comb \H4|Hex[5]~1 (
// Equation(s):
// \H4|Hex[5]~1_combout  = \R4|D2|q~q  $ (((!\R4|D0|q~q  & !\R4|D1|q~q )))

	.dataa(\R4|D2|q~q ),
	.datab(\R4|D0|q~q ),
	.datac(\R4|D1|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H4|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Hex[5]~1 .lut_mask = 16'hA9A9;
defparam \H4|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N10
cycloneive_lcell_comb \H4|Hex[3]~2 (
// Equation(s):
// \H4|Hex[3]~2_combout  = (\R4|D2|q~q  & ((\R4|D1|q~q ) # (\R4|D0|q~q ))) # (!\R4|D2|q~q  & (!\R4|D1|q~q ))

	.dataa(\R4|D2|q~q ),
	.datab(\R4|D1|q~q ),
	.datac(gnd),
	.datad(\R4|D0|q~q ),
	.cin(gnd),
	.combout(\H4|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Hex[3]~2 .lut_mask = 16'hBB99;
defparam \H4|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N12
cycloneive_lcell_comb \H4|Hex[2]~3 (
// Equation(s):
// \H4|Hex[2]~3_combout  = (\R4|D1|q~q ) # (\R4|D2|q~q  $ (!\R4|D0|q~q ))

	.dataa(\R4|D2|q~q ),
	.datab(\R4|D1|q~q ),
	.datac(gnd),
	.datad(\R4|D0|q~q ),
	.cin(gnd),
	.combout(\H4|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Hex[2]~3 .lut_mask = 16'hEEDD;
defparam \H4|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N30
cycloneive_lcell_comb \H4|Hex[0]~4 (
// Equation(s):
// \H4|Hex[0]~4_combout  = (\R4|D0|q~q ) # (\R4|D1|q~q  $ (!\R4|D2|q~q ))

	.dataa(gnd),
	.datab(\R4|D1|q~q ),
	.datac(\R4|D2|q~q ),
	.datad(\R4|D0|q~q ),
	.cin(gnd),
	.combout(\H4|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Hex[0]~4 .lut_mask = 16'hFFC3;
defparam \H4|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N18
cycloneive_lcell_comb \R5|D1|q~0 (
// Equation(s):
// \R5|D1|q~0_combout  = (\R4|D1|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R4|D1|q~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R5|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R5|D1|q~0 .lut_mask = 16'hCC00;
defparam \R5|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N19
dffeas \R5|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R5|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R5|D1|q .is_wysiwyg = "true";
defparam \R5|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N30
cycloneive_lcell_comb \R5|D2|q~0 (
// Equation(s):
// \R5|D2|q~0_combout  = (\R4|D2|q~q  & \KEY[0]~input_o )

	.dataa(\R4|D2|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R5|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R5|D2|q~0 .lut_mask = 16'hAA00;
defparam \R5|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N31
dffeas \R5|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R5|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R5|D2|q .is_wysiwyg = "true";
defparam \R5|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N16
cycloneive_lcell_comb \R5|D0|q~0 (
// Equation(s):
// \R5|D0|q~0_combout  = (\R4|D0|q~q  & \KEY[0]~input_o )

	.dataa(\R4|D0|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R5|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R5|D0|q~0 .lut_mask = 16'hAA00;
defparam \R5|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N17
dffeas \R5|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R5|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R5|D0|q .is_wysiwyg = "true";
defparam \R5|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N20
cycloneive_lcell_comb \H5|Hex[6]~0 (
// Equation(s):
// \H5|Hex[6]~0_combout  = (\R5|D2|q~q ) # (\R5|D1|q~q  $ (!\R5|D0|q~q ))

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(\R5|D2|q~q ),
	.datad(\R5|D0|q~q ),
	.cin(gnd),
	.combout(\H5|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|Hex[6]~0 .lut_mask = 16'hFCF3;
defparam \H5|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N14
cycloneive_lcell_comb \H5|Hex[5]~1 (
// Equation(s):
// \H5|Hex[5]~1_combout  = \R5|D2|q~q  $ (((!\R5|D1|q~q  & !\R5|D0|q~q )))

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(\R5|D2|q~q ),
	.datad(\R5|D0|q~q ),
	.cin(gnd),
	.combout(\H5|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H5|Hex[5]~1 .lut_mask = 16'hF0C3;
defparam \H5|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N24
cycloneive_lcell_comb \H5|Hex[3]~2 (
// Equation(s):
// \H5|Hex[3]~2_combout  = (\R5|D1|q~q  & (\R5|D2|q~q )) # (!\R5|D1|q~q  & ((\R5|D0|q~q ) # (!\R5|D2|q~q )))

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(\R5|D2|q~q ),
	.datad(\R5|D0|q~q ),
	.cin(gnd),
	.combout(\H5|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H5|Hex[3]~2 .lut_mask = 16'hF3C3;
defparam \H5|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N2
cycloneive_lcell_comb \H5|Hex[2]~3 (
// Equation(s):
// \H5|Hex[2]~3_combout  = (\R5|D1|q~q ) # (\R5|D2|q~q  $ (!\R5|D0|q~q ))

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(\R5|D2|q~q ),
	.datad(\R5|D0|q~q ),
	.cin(gnd),
	.combout(\H5|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H5|Hex[2]~3 .lut_mask = 16'hFCCF;
defparam \H5|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N28
cycloneive_lcell_comb \H5|Hex[0]~4 (
// Equation(s):
// \H5|Hex[0]~4_combout  = (\R5|D0|q~q ) # (\R5|D1|q~q  $ (!\R5|D2|q~q ))

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(\R5|D2|q~q ),
	.datad(\R5|D0|q~q ),
	.cin(gnd),
	.combout(\H5|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H5|Hex[0]~4 .lut_mask = 16'hFFC3;
defparam \H5|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N22
cycloneive_lcell_comb \R6|D2|q~0 (
// Equation(s):
// \R6|D2|q~0_combout  = (\R5|D2|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R5|D2|q~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R6|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R6|D2|q~0 .lut_mask = 16'hF000;
defparam \R6|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N23
dffeas \R6|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R6|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R6|D2|q .is_wysiwyg = "true";
defparam \R6|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N26
cycloneive_lcell_comb \R6|D1|q~0 (
// Equation(s):
// \R6|D1|q~0_combout  = (\R5|D1|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R5|D1|q~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R6|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R6|D1|q~0 .lut_mask = 16'hCC00;
defparam \R6|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N27
dffeas \R6|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R6|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R6|D1|q .is_wysiwyg = "true";
defparam \R6|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N8
cycloneive_lcell_comb \R6|D0|q~0 (
// Equation(s):
// \R6|D0|q~0_combout  = (\R5|D0|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R5|D0|q~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\R6|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R6|D0|q~0 .lut_mask = 16'hCC00;
defparam \R6|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N9
dffeas \R6|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R6|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R6|D0|q .is_wysiwyg = "true";
defparam \R6|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N0
cycloneive_lcell_comb \H6|Hex[6]~0 (
// Equation(s):
// \H6|Hex[6]~0_combout  = (\R6|D2|q~q ) # (\R6|D1|q~q  $ (!\R6|D0|q~q ))

	.dataa(\R6|D2|q~q ),
	.datab(\R6|D1|q~q ),
	.datac(\R6|D0|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H6|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H6|Hex[6]~0 .lut_mask = 16'hEBEB;
defparam \H6|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \H6|Hex[5]~1 (
// Equation(s):
// \H6|Hex[5]~1_combout  = \R6|D2|q~q  $ (((!\R6|D1|q~q  & !\R6|D0|q~q )))

	.dataa(\R6|D2|q~q ),
	.datab(\R6|D1|q~q ),
	.datac(\R6|D0|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H6|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H6|Hex[5]~1 .lut_mask = 16'hA9A9;
defparam \H6|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N4
cycloneive_lcell_comb \H6|Hex[3]~2 (
// Equation(s):
// \H6|Hex[3]~2_combout  = (\R6|D2|q~q  & ((\R6|D0|q~q ) # (\R6|D1|q~q ))) # (!\R6|D2|q~q  & ((!\R6|D1|q~q )))

	.dataa(\R6|D2|q~q ),
	.datab(\R6|D0|q~q ),
	.datac(\R6|D1|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H6|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H6|Hex[3]~2 .lut_mask = 16'hADAD;
defparam \H6|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \H6|Hex[2]~3 (
// Equation(s):
// \H6|Hex[2]~3_combout  = (\R6|D1|q~q ) # (\R6|D2|q~q  $ (!\R6|D0|q~q ))

	.dataa(\R6|D2|q~q ),
	.datab(\R6|D1|q~q ),
	.datac(\R6|D0|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H6|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H6|Hex[2]~3 .lut_mask = 16'hEDED;
defparam \H6|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N6
cycloneive_lcell_comb \H6|Hex[0]~4 (
// Equation(s):
// \H6|Hex[0]~4_combout  = (\R6|D0|q~q ) # (\R6|D2|q~q  $ (!\R6|D1|q~q ))

	.dataa(\R6|D2|q~q ),
	.datab(\R6|D0|q~q ),
	.datac(\R6|D1|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\H6|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H6|Hex[0]~4 .lut_mask = 16'hEDED;
defparam \H6|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N10
cycloneive_lcell_comb \R7|D1|q~0 (
// Equation(s):
// \R7|D1|q~0_combout  = (\KEY[0]~input_o  & \R6|D1|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\R6|D1|q~q ),
	.cin(gnd),
	.combout(\R7|D1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R7|D1|q~0 .lut_mask = 16'hF000;
defparam \R7|D1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \R7|D1|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R7|D1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R7|D1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R7|D1|q .is_wysiwyg = "true";
defparam \R7|D1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N22
cycloneive_lcell_comb \R7|D2|q~0 (
// Equation(s):
// \R7|D2|q~0_combout  = (\R6|D2|q~q  & \KEY[0]~input_o )

	.dataa(\R6|D2|q~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R7|D2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R7|D2|q~0 .lut_mask = 16'hA0A0;
defparam \R7|D2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \R7|D2|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R7|D2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R7|D2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R7|D2|q .is_wysiwyg = "true";
defparam \R7|D2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N16
cycloneive_lcell_comb \R7|D0|q~0 (
// Equation(s):
// \R7|D0|q~0_combout  = (\R6|D0|q~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\R6|D0|q~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R7|D0|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \R7|D0|q~0 .lut_mask = 16'hC0C0;
defparam \R7|D0|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \R7|D0|q (
	.clk(\clock1|Out~clkctrl_outclk ),
	.d(\R7|D0|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R7|D0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R7|D0|q .is_wysiwyg = "true";
defparam \R7|D0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \H7|Hex[6]~0 (
// Equation(s):
// \H7|Hex[6]~0_combout  = (\R7|D2|q~q ) # (\R7|D1|q~q  $ (!\R7|D0|q~q ))

	.dataa(\R7|D1|q~q ),
	.datab(gnd),
	.datac(\R7|D2|q~q ),
	.datad(\R7|D0|q~q ),
	.cin(gnd),
	.combout(\H7|Hex[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H7|Hex[6]~0 .lut_mask = 16'hFAF5;
defparam \H7|Hex[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N30
cycloneive_lcell_comb \H7|Hex[5]~1 (
// Equation(s):
// \H7|Hex[5]~1_combout  = \R7|D2|q~q  $ (((!\R7|D1|q~q  & !\R7|D0|q~q )))

	.dataa(\R7|D1|q~q ),
	.datab(gnd),
	.datac(\R7|D2|q~q ),
	.datad(\R7|D0|q~q ),
	.cin(gnd),
	.combout(\H7|Hex[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H7|Hex[5]~1 .lut_mask = 16'hF0A5;
defparam \H7|Hex[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \H7|Hex[3]~2 (
// Equation(s):
// \H7|Hex[3]~2_combout  = (\R7|D1|q~q  & (\R7|D2|q~q )) # (!\R7|D1|q~q  & ((\R7|D0|q~q ) # (!\R7|D2|q~q )))

	.dataa(\R7|D1|q~q ),
	.datab(gnd),
	.datac(\R7|D2|q~q ),
	.datad(\R7|D0|q~q ),
	.cin(gnd),
	.combout(\H7|Hex[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H7|Hex[3]~2 .lut_mask = 16'hF5A5;
defparam \H7|Hex[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \H7|Hex[2]~3 (
// Equation(s):
// \H7|Hex[2]~3_combout  = (\R7|D1|q~q ) # (\R7|D2|q~q  $ (!\R7|D0|q~q ))

	.dataa(\R7|D1|q~q ),
	.datab(gnd),
	.datac(\R7|D2|q~q ),
	.datad(\R7|D0|q~q ),
	.cin(gnd),
	.combout(\H7|Hex[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H7|Hex[2]~3 .lut_mask = 16'hFAAF;
defparam \H7|Hex[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \H7|Hex[0]~4 (
// Equation(s):
// \H7|Hex[0]~4_combout  = (\R7|D0|q~q ) # (\R7|D1|q~q  $ (!\R7|D2|q~q ))

	.dataa(\R7|D1|q~q ),
	.datab(gnd),
	.datac(\R7|D2|q~q ),
	.datad(\R7|D0|q~q ),
	.cin(gnd),
	.combout(\H7|Hex[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H7|Hex[0]~4 .lut_mask = 16'hFFA5;
defparam \H7|Hex[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
