//! Integer arithmetic instructions.
//!
//! ADD, ADDA, ADDQ, ADDX, SUB, SUBA, SUBQ, SUBX, CMP, CMPA, NEG, NEGX, CLR, EXT

use crate::core::cpu::{CFLAG_SET, CpuCore, VFLAG_SET};
use crate::core::ea::AddressingMode;
use crate::core::execute::RUN_MODE_BERR_AERR_RESET;
use crate::core::memory::AddressBus;
use crate::core::types::{CpuType, Size};

impl CpuCore {
    fn write_data_reg_sized(&mut self, reg: usize, size: Size, value: u32) {
        match size {
            Size::Byte => self.dar[reg] = (self.dar[reg] & 0xFFFF_FF00) | (value & 0xFF),
            Size::Word => self.dar[reg] = (self.dar[reg] & 0xFFFF_0000) | (value & 0xFFFF),
            Size::Long => self.dar[reg] = value,
        }
    }

    fn finish_m68000_register_unary_rmw<B: AddressBus>(
        &mut self,
        bus: &mut B,
        reg: usize,
        size: Size,
        value: u32,
    ) -> i32 {
        // 68000 CLR/NEG/NEGX/NOT to Dn performs the final prefetch, samples
        // IPL on that prefetch, then writes the register. Long forms have two
        // trailing internal clocks before the register update.
        self.top_up_prefetch(bus);
        self.ipl_poll_point(bus);
        if size == Size::Long {
            self.internal_cycles(2);
            self.flush_sync(bus);
        }
        self.write_data_reg_sized(reg, size, value);
        if size == Size::Long { 6 } else { 4 }
    }

    fn finish_m68000_register_quickop<B: AddressBus>(&mut self, bus: &mut B, internal_clocks: u32) {
        if self.cpu_type != CpuType::M68000 {
            return;
        }

        // 68000 ADDQ/SUBQ to Dn/An performs the final prefetch, samples IPL
        // on that prefetch, then completes the register update after any
        // trailing internal clocks.
        self.top_up_prefetch(bus);
        self.ipl_poll_point(bus);
        self.internal_cycles(internal_clocks);
        self.flush_sync(bus);
    }

    /// Execute ADD instruction.
    ///
    /// `ADD <ea>, Dn` or `ADD Dn, <ea>`
    pub fn exec_add<B: AddressBus>(
        &mut self,
        _bus: &mut B,
        size: Size,
        src: u32,
        dst: u32,
    ) -> (u32, i32) {
        let result = src.wrapping_add(dst);
        self.set_add_flags(src, dst, result, size);
        (result & size.mask(), 4)
    }

    /// Execute ADDA instruction (no flags).
    pub fn exec_adda<B: AddressBus>(
        &mut self,
        _bus: &mut B,
        size: Size,
        src: u32,
        dst_reg: usize,
    ) -> i32 {
        let src = if size == Size::Word {
            src as i16 as i32 as u32
        } else {
            src
        };
        let dst = self.a(dst_reg);
        self.set_a(dst_reg, dst.wrapping_add(src));
        8
    }

    /// Execute ADDQ instruction.
    ///
    /// `ADDQ #<data>, <ea>`
    pub fn exec_addq<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        data: u32,
        mode: AddressingMode,
    ) -> i32 {
        // For address register, no flags affected
        if let AddressingMode::AddressDirect(reg) = mode {
            let reg = reg as usize;
            let result = self.a(reg).wrapping_add(data);
            if self.cpu_type == CpuType::M68000 {
                self.finish_m68000_register_quickop(bus, 4);
                self.set_a(reg, result);
                return 8;
            }
            self.set_a(reg, result);
            return 4;
        }

        if let AddressingMode::DataDirect(reg) = mode {
            let reg = reg as usize;
            let dst = self.d(reg);
            let (result, _) = self.exec_add::<B>(bus, size, data, dst);
            if self.cpu_type == CpuType::M68000 {
                let internal_clocks = if size == Size::Long { 4 } else { 0 };
                self.finish_m68000_register_quickop(bus, internal_clocks);
            }
            self.write_data_reg_sized(reg, size, result);
            return if self.cpu_type == CpuType::M68000 && size == Size::Long {
                8
            } else {
                4
            };
        }

        // Resolve EA once: postinc/predec have side effects and must not be applied twice.
        let ea = self.resolve_ea(bus, mode, size);
        let dst = self.read_resolved_ea(bus, ea, size);
        let (result, _) = self.exec_add::<B>(bus, size, data, dst);
        // ADDQ to memory polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, result);
        4
    }

    /// Execute ADDX instruction.
    pub fn exec_addx(&mut self, size: Size, src: u32, dst: u32) -> u32 {
        let mask = size.mask();
        let msb = size.msb_mask();
        let extend = if self.x_flag != 0 { 1u64 } else { 0u64 };

        let d = (dst & mask) as u64;
        let s = (src & mask) as u64;
        let sum = d + s + extend;
        let r = (sum as u32) & mask;

        // Flags (Z only cleared, never set)
        self.n_flag = if (r & msb) != 0 { 0x80 } else { 0 };
        if r != 0 {
            self.not_z_flag = r;
        }
        let v = (src ^ r) & (dst ^ r) & msb;
        self.v_flag = if v != 0 { VFLAG_SET } else { 0 };

        let carry = sum > (mask as u64);
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;

        r
    }

    /// Execute SUB instruction.
    pub fn exec_sub<B: AddressBus>(
        &mut self,
        _bus: &mut B,
        size: Size,
        src: u32,
        dst: u32,
    ) -> (u32, i32) {
        let result = dst.wrapping_sub(src);
        self.set_sub_flags(src, dst, result, size);
        (result & size.mask(), 4)
    }

    /// Execute SUBA instruction (no flags).
    pub fn exec_suba<B: AddressBus>(
        &mut self,
        _bus: &mut B,
        size: Size,
        src: u32,
        dst_reg: usize,
    ) -> i32 {
        let src = if size == Size::Word {
            src as i16 as i32 as u32
        } else {
            src
        };
        let dst = self.a(dst_reg);
        self.set_a(dst_reg, dst.wrapping_sub(src));
        8
    }

    /// Execute SUBQ instruction.
    pub fn exec_subq<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        data: u32,
        mode: AddressingMode,
    ) -> i32 {
        // For address register, no flags affected
        if let AddressingMode::AddressDirect(reg) = mode {
            let reg = reg as usize;
            let result = self.a(reg).wrapping_sub(data);
            if self.cpu_type == CpuType::M68000 {
                self.finish_m68000_register_quickop(bus, 4);
                self.set_a(reg, result);
                return 8;
            }
            self.set_a(reg, result);
            return 4;
        }

        if let AddressingMode::DataDirect(reg) = mode {
            let reg = reg as usize;
            let dst = self.d(reg);
            let (result, _) = self.exec_sub::<B>(bus, size, data, dst);
            if self.cpu_type == CpuType::M68000 {
                let internal_clocks = if size == Size::Long { 4 } else { 0 };
                self.finish_m68000_register_quickop(bus, internal_clocks);
            }
            self.write_data_reg_sized(reg, size, result);
            return if self.cpu_type == CpuType::M68000 && size == Size::Long {
                8
            } else {
                4
            };
        }

        // Resolve EA once: postinc/predec have side effects and must not be applied twice.
        let ea = self.resolve_ea(bus, mode, size);
        let dst = self.read_resolved_ea(bus, ea, size);
        let (result, _) = self.exec_sub::<B>(bus, size, data, dst);
        // SUBQ to memory polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, result);
        4
    }

    /// Execute SUBX instruction.
    pub fn exec_subx(&mut self, size: Size, src: u32, dst: u32) -> u32 {
        let mask = size.mask();
        let msb = size.msb_mask();
        let extend = if self.x_flag != 0 { 1u64 } else { 0u64 };

        let d = (dst & mask) as u64;
        let s = (src & mask) as u64;
        let sub = s + extend; // may be (mask+1) when src==mask and X==1
        let r = ((d.wrapping_sub(sub)) as u32) & mask;

        // Flags (Z only cleared, never set)
        self.n_flag = if (r & msb) != 0 { 0x80 } else { 0 };
        if r != 0 {
            self.not_z_flag = r;
        }
        // Overflow for SUBX/NEGX uses the original src operand (not src+X).
        let src_masked = src & mask;
        let dst_masked = dst & mask;
        self.v_flag = if ((src_masked ^ dst_masked) & (r ^ dst_masked) & msb) != 0 {
            VFLAG_SET
        } else {
            0
        };

        let borrow = sub > d;
        self.c_flag = if borrow { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;

        r
    }

    /// Execute CMP instruction.
    pub fn exec_cmp(&mut self, size: Size, src: u32, dst: u32) -> i32 {
        let result = dst.wrapping_sub(src);
        self.set_cmp_flags(src, dst, result, size);
        4
    }

    /// Execute CMPA instruction.
    pub fn exec_cmpa(&mut self, size: Size, src: u32, dst_reg: usize) -> i32 {
        let src = if size == Size::Word {
            src as i16 as i32 as u32
        } else {
            src
        };
        let dst = self.a(dst_reg);
        let result = dst.wrapping_sub(src);
        self.set_cmp_flags(src, dst, result, Size::Long);
        6
    }

    /// Execute CLR instruction.
    pub fn exec_clr<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        mode: AddressingMode,
    ) -> i32 {
        if self.cpu_type == CpuType::M68000
            && let AddressingMode::DataDirect(reg) = mode
        {
            let cycles = self.finish_m68000_register_unary_rmw(bus, reg as usize, size, 0);
            self.n_flag = 0;
            self.not_z_flag = 0;
            self.v_flag = 0;
            self.c_flag = 0;
            return cycles;
        }

        let ea = self.resolve_ea(bus, mode, size);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        // 68000 quirk: CLR reads its destination operand before writing zero
        // (the 68010+ removed the read).
        if self.cpu_type == crate::core::types::CpuType::M68000 {
            let _ = self.read_resolved_ea(bus, ea, size);
            if self.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
        }
        // CLR polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, 0);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        self.n_flag = 0;
        self.not_z_flag = 0;
        self.v_flag = 0;
        self.c_flag = 0;
        if self.is_pre_68020 {
            let long = size == Size::Long;
            if matches!(mode, AddressingMode::DataDirect(_)) {
                if long { 6 } else { 4 }
            } else {
                (if long { 12 } else { 8 }) + self.ea_time(mode, size)
            }
        } else {
            4
        }
    }

    /// Execute NEG instruction.
    pub fn exec_neg<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        mode: AddressingMode,
    ) -> i32 {
        if self.cpu_type == CpuType::M68000
            && let AddressingMode::DataDirect(reg) = mode
        {
            let reg = reg as usize;
            let src = self.d(reg) & size.mask();
            let result = 0u32.wrapping_sub(src);
            let cycles =
                self.finish_m68000_register_unary_rmw(bus, reg, size, result & size.mask());
            self.set_sub_flags(src, 0, result, size);
            return cycles;
        }

        let ea = self.resolve_ea(bus, mode, size);
        let src = self.read_resolved_ea(bus, ea, size);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        let result = 0u32.wrapping_sub(src);

        // NEG polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, result & size.mask());
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        self.set_sub_flags(src, 0, result, size);
        if self.is_pre_68020 {
            let long = size == Size::Long;
            if matches!(mode, AddressingMode::DataDirect(_)) {
                if long { 6 } else { 4 }
            } else {
                (if long { 12 } else { 8 }) + self.ea_time(mode, size)
            }
        } else {
            4
        }
    }

    /// Execute NEGX instruction.
    pub fn exec_negx<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        mode: AddressingMode,
    ) -> i32 {
        if self.cpu_type == CpuType::M68000
            && let AddressingMode::DataDirect(reg) = mode
        {
            let reg = reg as usize;
            let src = self.d(reg) & size.mask();
            let result = self.exec_subx(size, src, 0);
            return self.finish_m68000_register_unary_rmw(bus, reg, size, result);
        }

        let ea = self.resolve_ea(bus, mode, size);
        let src = self.read_resolved_ea(bus, ea, size);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        let result = self.exec_subx(size, src, 0);
        // NEGX polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, result);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        if self.is_pre_68020 {
            let long = size == Size::Long;
            if matches!(mode, AddressingMode::DataDirect(_)) {
                if long { 6 } else { 4 }
            } else {
                (if long { 12 } else { 8 }) + self.ea_time(mode, size)
            }
        } else {
            4
        }
    }

    /// Execute NOT instruction.
    pub fn exec_not<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        mode: AddressingMode,
    ) -> i32 {
        if self.cpu_type == CpuType::M68000
            && let AddressingMode::DataDirect(reg) = mode
        {
            let reg = reg as usize;
            let src = self.d(reg) & size.mask();
            let result = !src & size.mask();
            let cycles = self.finish_m68000_register_unary_rmw(bus, reg, size, result);
            self.set_logic_flags(result, size);
            return cycles;
        }

        let ea = self.resolve_ea(bus, mode, size);
        let src = self.read_resolved_ea(bus, ea, size);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        let result = !src & size.mask();

        // NOT polls IPL during the pre-writeback prefetch.
        self.write_resolved_ea_np_poll(bus, ea, size, result);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        self.set_logic_flags(result, size);
        if self.is_pre_68020 {
            let long = size == Size::Long;
            if matches!(mode, AddressingMode::DataDirect(_)) {
                if long { 6 } else { 4 }
            } else {
                (if long { 12 } else { 8 }) + self.ea_time(mode, size)
            }
        } else {
            4
        }
    }

    /// Execute EXT instruction.
    pub fn exec_ext(&mut self, size: Size, reg: usize) -> i32 {
        let value = self.d(reg);
        let result = match size {
            Size::Word => (value as i8 as i16 as u16) as u32 | (value & 0xFFFF0000),
            Size::Long => value as i16 as i32 as u32,
            Size::Byte => value, // Invalid
        };
        self.set_d(reg, result);
        self.set_logic_flags(result, size);
        4
    }

    /// Execute EXTB.L instruction (68020+).
    /// Sign-extends the low byte to a 32-bit long.
    pub fn exec_extb(&mut self, reg: usize) -> i32 {
        let value = self.d(reg);
        let result = value as i8 as i32 as u32;
        self.set_d(reg, result);
        self.set_logic_flags(result, Size::Long);
        4
    }

    /// Execute TST instruction.
    pub fn exec_tst<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        mode: AddressingMode,
    ) -> i32 {
        let ea = self.resolve_ea(bus, mode, size);
        let value = self.read_resolved_ea(bus, ea, size);
        if self.run_mode == RUN_MODE_BERR_AERR_RESET {
            // Address/bus error while reading the operand: exception has been taken.
            return 50;
        }
        self.set_logic_flags(value, size);
        4 + self.ea_time(mode, size)
    }

    /// Set flags for ADD operation.
    /// Musashi uses: CFLAG_8(res) = res (bit 8), CFLAG_16(res) = res>>8 (bit 16)
    /// For 32-bit: CFLAG_ADD_32(S, D, R) = ((S & D) | (~R & (S | D))) >> 23
    ///
    /// Operands are masked to `size` here, like `set_sub_flags`, so callers
    /// may pass full register values: with unmasked operands the byte/word
    /// carry (a raw bit above the operation width) and the V comparison
    /// would see the register's upper bits.
    pub fn set_add_flags(&mut self, src: u32, dst: u32, result: u32, size: Size) {
        let msb = size.msb_mask();
        let mask = size.mask();
        let s = src & mask;
        let d = dst & mask;
        let r = result & mask;

        // N flag: set if MSB of result is set
        self.n_flag = if r & msb != 0 { 0x80 } else { 0 };

        // Z flag: set if result (masked) is zero
        self.not_z_flag = r;

        // V flag: overflow if both operands have same sign and result has different sign
        // Musashi: VFLAG_ADD = (src ^ result) & (dst ^ result)
        let v = (s ^ r) & (d ^ r) & msb;
        self.v_flag = if v != 0 { 0x80 } else { 0 };

        // C flag: carry out of the MSB. Byte/word recompute the sum of the
        // masked operands (the masked result no longer carries the bit);
        // 32-bit uses Musashi's formula since bit 32 is unreachable.
        let carry = match size {
            Size::Byte => (s + d) & 0x100 != 0,
            Size::Word => (s + d) & 0x10000 != 0,
            Size::Long => ((s & d) | (!r & (s | d))) & 0x80000000 != 0,
        };
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;
    }

    /// Set flags for ADDX operation (Z only cleared if non-zero).
    #[allow(dead_code)]
    fn set_addx_flags(&mut self, src: u32, dst: u32, result: u32, size: Size) {
        let msb = size.msb_mask();
        let mask = size.mask();
        let r = result & mask;
        let s = src & mask;
        let d = dst & mask;

        self.n_flag = if r & msb != 0 { 0x80 } else { 0 };
        // Z is only cleared, never set
        if r != 0 {
            self.not_z_flag = r;
        }

        let overflow = ((s ^ r) & (d ^ r) & msb) != 0;
        self.v_flag = if overflow { VFLAG_SET } else { 0 };

        // C flag: use same formula as ADD - Musashi CFLAG_ADD_32
        let carry = match size {
            Size::Byte => result & 0x100 != 0,
            Size::Word => result & 0x10000 != 0,
            Size::Long => {
                // Musashi: CFLAG_ADD_32 = ((S & D) | (~R & (S | D))) >> 23
                ((s & d) | (!r & (s | d))) & 0x80000000 != 0
            }
        };
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;
    }

    /// Set flags for SUB/CMP operation.
    /// Musashi: CFLAG_SUB_32(S, D, R) = ((S & R) | (~D & (S | R))) >> 23
    pub fn set_sub_flags(&mut self, src: u32, dst: u32, result: u32, size: Size) {
        let msb = size.msb_mask();
        let mask = size.mask();
        let r = result & mask;
        let s = src & mask;
        let d = dst & mask;

        // N flag: set if MSB of result is set
        self.n_flag = if r & msb != 0 { 0x80 } else { 0 };

        // Z flag: set if result (masked) is zero
        self.not_z_flag = r;

        // V flag: overflow if operands have different signs, result has different sign from dst
        // Musashi: VFLAG_SUB = (src ^ dst) & (result ^ dst)
        let v = (s ^ d) & (r ^ d) & msb;
        self.v_flag = if v != 0 { 0x80 } else { 0 };

        // C flag: borrow out of the MSB
        // For SUB, borrow if src > dst (unsigned)
        // Musashi: CFLAG_SUB_32 = ((S & R) | (~D & (S | R))) >> 23
        let carry = match size {
            Size::Byte => s > d,
            Size::Word => s > d,
            Size::Long => {
                // Use Musashi's formula for 32-bit
                ((s & r) | (!d & (s | r))) & 0x80000000 != 0
            }
        };
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;
    }

    /// Set flags for CMP (no X flag).
    pub(crate) fn set_cmp_flags(&mut self, src: u32, dst: u32, result: u32, size: Size) {
        let msb = size.msb_mask();
        let mask = size.mask();
        let r = result & mask;
        let s = src & mask;
        let d = dst & mask;

        self.n_flag = if r & msb != 0 { 0x80 } else { 0 };
        self.not_z_flag = r;

        let overflow = ((s ^ d) & (r ^ d) & msb) != 0;
        self.v_flag = if overflow { VFLAG_SET } else { 0 };

        let carry = s > d;
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        // X flag not affected by CMP
    }

    /// Set flags for SUBX operation.
    #[allow(dead_code)]
    fn set_subx_flags(&mut self, src: u32, dst: u32, result: u32, size: Size) {
        let msb = size.msb_mask();
        let mask = size.mask();
        let r = result & mask;
        let s = src & mask;
        let d = dst & mask;

        self.n_flag = if r & msb != 0 { 0x80 } else { 0 };
        // Z is only cleared, never set
        if r != 0 {
            self.not_z_flag = r;
        }

        let overflow = ((s ^ d) & (r ^ d) & msb) != 0;
        self.v_flag = if overflow { VFLAG_SET } else { 0 };

        // C flag: use same formula as SUB - Musashi CFLAG_SUB_32
        let carry = match size {
            Size::Byte => s > d,
            Size::Word => s > d,
            Size::Long => {
                // Musashi: CFLAG_SUB_32 = ((S & R) | (~D & (S | R))) >> 23
                ((s & r) | (!d & (s | r))) & 0x80000000 != 0
            }
        };
        self.c_flag = if carry { CFLAG_SET } else { 0 };
        self.x_flag = self.c_flag;
    }

    /// Execute CHK instruction (word/long).
    ///
    /// Traps if Dn < 0 or Dn > bound.
    pub fn exec_chk<B: AddressBus>(
        &mut self,
        bus: &mut B,
        size: Size,
        bound: u32,
        reg: usize,
    ) -> i32 {
        let (val, limit) = match size {
            Size::Word => (self.d(reg) as i16 as i32, bound as i16 as i32),
            Size::Long => (self.d(reg) as i32, bound as i32),
            Size::Byte => (self.d(reg) as i8 as i32, bound as i8 as i32),
        };

        // Flags: N reflects sign of Dn, Z cleared, V/C cleared
        self.n_flag = if val < 0 { 0x80 } else { 0 };
        self.not_z_flag = 1; // Z cleared
        self.v_flag = 0;
        self.c_flag = 0;

        if val > limit {
            // The 68000 performs the upper-bound comparison first. This
            // includes negative Dn values that are still greater than a
            // negative bound, and uses the shorter CHK exception path.
            self.internal_cycles(8);
            return self.exception_chk(bus) - 2;
        }

        if val < 0 {
            // Only values that pass the upper-bound comparison reach the
            // lower-bound check. On the 68000 that first signed subtraction
            // still leaves a timing trace: if `Dn - bound` overflowed, the
            // exception frame starts on the same short path as an upper-bound
            // trap even though the architectural trap condition is `Dn < 0`.
            if self.cpu_type == CpuType::M68000
                && size == Size::Word
                && (val as i16).checked_sub(limit as i16).is_none()
            {
                self.internal_cycles(8);
                return self.exception_chk(bus) - 2;
            }

            self.internal_cycles(10);
            return self.exception_chk(bus);
        }

        // Successful CHK: the bounds comparison spends 6 internal clocks
        // before the final prefetch.
        self.internal_cycles(6);
        10
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::core::ea::AddressingMode;
    use crate::core::memory::AddressBus;

    #[derive(Debug, PartialEq, Eq)]
    enum Event {
        ReadWord(u32),
        WriteWord(u32, u16),
        Sync(u32),
        IplHold,
    }

    #[derive(Default)]
    struct TraceBus {
        events: Vec<Event>,
    }

    impl AddressBus for TraceBus {
        fn read_byte(&mut self, _address: u32) -> u8 {
            0
        }

        fn read_word(&mut self, address: u32) -> u16 {
            self.events.push(Event::ReadWord(address));
            0x4e71
        }

        fn read_long(&mut self, _address: u32) -> u32 {
            0
        }

        fn write_byte(&mut self, _address: u32, _value: u8) {}

        fn write_word(&mut self, address: u32, value: u16) {
            self.events.push(Event::WriteWord(address, value));
        }

        fn write_long(&mut self, _address: u32, _value: u32) {}

        fn sync(&mut self, cpu_clocks: u32) {
            self.events.push(Event::Sync(cpu_clocks));
        }

        fn ipl_hold_sample(&mut self) {
            self.events.push(Event::IplHold);
        }
    }

    fn cpu_with_one_prefetch_word() -> CpuCore {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68000);
        cpu.pc = 0x2000;
        cpu.prefetch_queue = [0x4e71, 0];
        cpu.prefetch_count = 1;
        cpu
    }

    #[test]
    fn m68000_subq_long_data_register_prefetches_before_internal_sync() {
        let mut cpu = cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[1] = 0x0001_0000;

        let cycles = cpu.exec_subq(&mut bus, Size::Long, 1, AddressingMode::DataDirect(1));

        assert_eq!(cycles, 8);
        assert_eq!(cpu.dar[1], 0x0000_FFFF);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_addq_word_data_register_polls_on_final_prefetch() {
        let mut cpu = cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[2] = 0x1234_00FF;

        let cycles = cpu.exec_addq(&mut bus, Size::Word, 1, AddressingMode::DataDirect(2));

        assert_eq!(cycles, 4);
        assert_eq!(cpu.dar[2], 0x1234_0100);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    #[test]
    fn m68000_addq_address_register_syncs_before_write() {
        let mut cpu = cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[8 + 3] = 0x0000_1000;

        let cycles = cpu.exec_addq(&mut bus, Size::Long, 8, AddressingMode::AddressDirect(3));

        assert_eq!(cycles, 8);
        assert_eq!(cpu.dar[8 + 3], 0x0000_1008);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_neg_long_data_register_prefetches_before_internal_sync() {
        let mut cpu = cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_0001;

        let cycles = cpu.exec_neg(&mut bus, Size::Long, AddressingMode::DataDirect(0));

        assert_eq!(cycles, 6);
        assert_eq!(cpu.dar[0], 0xFFFF_FFFF);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(2)]
        );
    }

    #[test]
    fn m68000_clr_byte_data_register_polls_on_final_prefetch() {
        let mut cpu = cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x1234_56FF;

        let cycles = cpu.exec_clr(&mut bus, Size::Byte, AddressingMode::DataDirect(0));

        assert_eq!(cycles, 4);
        assert_eq!(cpu.dar[0], 0x1234_5600);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    fn cpu_for_chk_exception() -> CpuCore {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68000);
        cpu.dar[15] = 0x1000;
        cpu.pc = 0x2004;
        cpu.ppc = 0x2000;
        cpu
    }

    #[test]
    fn m68000_chk_upper_bound_trap_uses_short_exception_path() {
        let mut cpu = cpu_for_chk_exception();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 5;

        let cycles = cpu.exec_chk(&mut bus, Size::Word, 3, 0);

        assert_eq!(cycles, 38);
        assert_eq!(
            &bus.events[..4],
            &[
                Event::Sync(8),
                Event::WriteWord(0x0FFE, 0x2004),
                Event::WriteWord(0x0FFA, cpu.get_sr()),
                Event::WriteWord(0x0FFC, 0x0000),
            ]
        );
    }

    #[test]
    fn m68000_chk_negative_after_upper_bound_uses_long_exception_path() {
        let mut cpu = cpu_for_chk_exception();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0xFFFF_FFFF;

        let cycles = cpu.exec_chk(&mut bus, Size::Word, 3, 0);

        assert_eq!(cycles, 40);
        assert_eq!(
            &bus.events[..4],
            &[
                Event::Sync(10),
                Event::WriteWord(0x0FFE, 0x2004),
                Event::WriteWord(0x0FFA, cpu.get_sr()),
                Event::WriteWord(0x0FFC, 0x0000),
            ]
        );
    }

    #[test]
    fn m68000_chk_negative_upper_compare_overflow_uses_short_exception_path() {
        let mut cpu = cpu_for_chk_exception();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0xFFFF_A167; // -24217

        let cycles = cpu.exec_chk(&mut bus, Size::Word, 0x5836, 0); // 22582

        assert_eq!(cycles, 38);
        assert_eq!(
            &bus.events[..4],
            &[
                Event::Sync(8),
                Event::WriteWord(0x0FFE, 0x2004),
                Event::WriteWord(0x0FFA, cpu.get_sr()),
                Event::WriteWord(0x0FFC, 0x0000),
            ]
        );
    }

    #[test]
    fn m68000_chk_negative_can_trap_on_upper_bound_first() {
        let mut cpu = cpu_for_chk_exception();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0xFFFF_FF00; // -256

        let cycles = cpu.exec_chk(&mut bus, Size::Word, 0x8000, 0); // -32768

        assert_eq!(cycles, 38);
        assert_eq!(bus.events.first(), Some(&Event::Sync(8)));
    }
}
