Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/alejandro/Documentos/Laboratorio de Electronica/Primo/tbPrimoModule_isim_beh.exe -prj /home/alejandro/Documentos/Laboratorio de Electronica/Primo/tbPrimoModule_beh.prj work.tbPrimoModule 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/alejandro/Documentos/Laboratorio de Electronica/Primo/PrimoModule.vhd" into library work
Parsing VHDL file "/home/alejandro/Documentos/Laboratorio de Electronica/Primo/tbPrimoModule.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95052 KB
Fuse CPU Usage: 1540 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity PrimoModule [primomodule_default]
Compiling architecture behavior of entity tbprimomodule
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/alejandro/Documentos/Laboratorio de Electronica/Primo/tbPrimoModule_isim_beh.exe
Fuse Memory Usage: 398672 KB
Fuse CPU Usage: 1600 ms
GCC CPU Usage: 570 ms
