<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1source__fpga__impl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::source_fpga_impl Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ae9471a2b6c197dd47d69184434de66ad">args_to_io_signature</a>(int channel_mode)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a6da10dc03dc885be4865f3c936e278f8">calibrate</a>(double bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a64d97dd4b6a475651d05bbc8d8eed999">get_dspcfg_long_sum</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a91346767b2f89b568ed6735688021d60">get_dspcfg_short_sum</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a7e8d7d0bae04224c4deedfd5b99ff1fe">init_stream</a>(int device_number, int channel)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a1a91b1e74c0ffcccf3b2b3e04b07b331">make</a>(std::string serial, int channel_mode, const std::string &amp;filename, bool align_ch_phase)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a8864ef53204a8135cae8d69cd0d54744">read_gpio</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a687dcbbd08f3bf7b7e2af951bba62f8d">release_stream</a>(int device_number, lms_stream_t *stream)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a0f080154a6dd5341039d8c9a08de4019">set_antenna</a>(int antenna, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ac86032da667b9ddb1cf1ae998b28575c">set_bandwidth</a>(double analog_bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a839ccdf9726e5af88b0825dc27cc6b66">set_buffer_size</a>(uint32_t size)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#af4563cce48ad8e8143df51990ad5738e">set_center_freq</a>(double freq, size_t chan=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a51888d0c06b8d8c823979bd56b132bd8">set_digital_filter</a>(double digital_bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a5918b5842d9e5c5d67aac8b3f55781e5">set_dspcfg_preamble</a>(uint16_t dspcfg_PASSTHROUGH_LEN=100u, uint8_t dspcfg_THRESHOLD=100u, int dspcfg_preamble_en=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a0a3c76a1d15539ebeabd88615947996b">set_gain</a>(unsigned gain_dB, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a5d997e91186e5a7ceed76684e17fa201">set_gpio_dir</a>(uint8_t dir)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ab36104dc253995f64947252d9bfbd820">set_nco</a>(float nco_freq, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ae5fa000603237f56310df7d87ebfb909">set_oversampling</a>(int oversample)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a3a4dd1878eb93d732bfe92426f673f71">set_sample_rate</a>(double rate)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#af2fc5366b520dc226eaf7f0298ebd0b7">set_tcxo_dac</a>(uint16_t dacVal=125)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#aacbde7d60b3af1c878dac8fc31aa5f35">source_fpga_impl</a>(std::string serial, int channel_mode, const std::string &amp;filename, bool align_ch_phase)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">sptr</a> typedef</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ac564cc00cdfd3883e1edacca58547e60">start</a>(void)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a9b32416c57b01244c3fcd08996e1202f">stop</a>(void)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a9266b8a2018daf8a384bc6e6333f01af">work</a>(int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a754f5942ff36299e2b963f463b65e5ed">write_gpio</a>(uint8_t out)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a3661d5026ca2c68b6006451abbc00a42">write_lms_reg</a>(uint32_t address, uint16_t val)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a9ea94659e5f0bf746977f4c5c1bc3126">~source_fpga_impl</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html">gr::limesdr_fpga::source_fpga_impl</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
