/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 14:00:54 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     15262
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_raaga_dsp_inth.h"
#include "bchp_raaga_dsp_inth_1.h"

#ifndef BCHP_INT_ID_RAAGA_DSP_INTH_1_H__
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_H__

#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DAISY_CHAIN_TIMER_INT BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DAISY_CHAIN_TIMER_INT_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q0   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q1   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q2   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q3   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q4   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_Q5   BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DMA_SUB_ERROR0 BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_SUB_ERROR0_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_DSP_CLK_TIMER_INT BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_DSP_CLK_TIMER_INT_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_GISB_ERROR BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_GISB_ERROR_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_MDMEM_MISS_ERROR BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_MDMEM_MISS_ERROR_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_MEM_PEEK_POKE BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_MEM_SUB_ERROR BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_SUB_ERROR_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_PMEM_BRIDGE_ERROR BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_PMEM_BRIDGE_ERROR_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_RICH     BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_SEC_PROT_VIOL BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_SYS_CLK_TIMER_INT0 BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT0_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_SYS_CLK_TIMER_INT1 BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT1_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_SYS_CLK_TIMER_INT2 BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT2_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_SYS_CLK_TIMER_INT3 BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT3_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_TSM_TIMER_INT BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_TSM_TIMER_INT_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_UART_ERROR BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_ERROR_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_UART_RX  BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_UART_TX  BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_VOM_MISS_INT BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_SHIFT)
#define BCHP_INT_ID_RAAGA_DSP_INTH_1_WATCHDOG_TIMER_ATTN BCHP_INT_ID_CREATE(BCHP_RAAGA_DSP_INTH_1_HOST_STATUS, BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_SHIFT)

#endif /* #ifndef BCHP_INT_ID_RAAGA_DSP_INTH_1_H__ */

/* End of File */
