// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_mem_cmd_merger_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_remoteMemCmd_dout,
        rx_remoteMemCmd_num_data_valid,
        rx_remoteMemCmd_fifo_cap,
        rx_remoteMemCmd_empty_n,
        rx_remoteMemCmd_read,
        tx_localMemCmdFifo_dout,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_empty_n,
        tx_localMemCmdFifo_read,
        m_axis_mem_read_cmd_TREADY,
        tx_pkgInfoFifo_din,
        tx_pkgInfoFifo_num_data_valid,
        tx_pkgInfoFifo_fifo_cap,
        tx_pkgInfoFifo_full_n,
        tx_pkgInfoFifo_write,
        m_axis_mem_read_cmd_TDATA,
        m_axis_mem_read_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] rx_remoteMemCmd_dout;
input  [9:0] rx_remoteMemCmd_num_data_valid;
input  [9:0] rx_remoteMemCmd_fifo_cap;
input   rx_remoteMemCmd_empty_n;
output   rx_remoteMemCmd_read;
input  [143:0] tx_localMemCmdFifo_dout;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_empty_n;
output   tx_localMemCmdFifo_read;
input   m_axis_mem_read_cmd_TREADY;
output  [95:0] tx_pkgInfoFifo_din;
input  [7:0] tx_pkgInfoFifo_num_data_valid;
input  [7:0] tx_pkgInfoFifo_fifo_cap;
input   tx_pkgInfoFifo_full_n;
output   tx_pkgInfoFifo_write;
output  [191:0] m_axis_mem_read_cmd_TDATA;
output   m_axis_mem_read_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_remoteMemCmd_read;
reg tx_localMemCmdFifo_read;
reg[95:0] tx_pkgInfoFifo_din;
reg tx_pkgInfoFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_70_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_291;
wire   [0:0] tmp_i_258_nbreadreq_fu_84_p3;
reg    ap_predicate_op30_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_291_pp0_iter1_reg;
reg   [0:0] tmp_i_258_reg_310;
reg   [0:0] icmp_ln1023_reg_324;
reg    ap_predicate_op40_write_state3;
reg    ap_predicate_op46_write_state3;
reg    ap_predicate_op52_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg   [0:0] tmp_i_reg_291_pp0_iter2_reg;
reg   [0:0] tmp_i_258_reg_310_pp0_iter2_reg;
reg   [0:0] icmp_ln1023_reg_324_pp0_iter2_reg;
reg    ap_predicate_op60_write_state4;
wire    regslice_both_m_axis_mem_read_cmd_U_apdone_blk;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_subdone;
reg    m_axis_mem_read_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_remoteMemCmd_blk_n;
reg    tx_pkgInfoFifo_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_43_reg_295;
reg   [0:0] tmp_43_reg_295_pp0_iter1_reg;
reg   [95:0] tmp_reg_300;
reg   [95:0] tmp_reg_300_pp0_iter1_reg;
reg   [28:0] tmp_s_reg_305;
reg   [28:0] tmp_s_reg_305_pp0_iter1_reg;
reg   [31:0] cmd_len_V_1_reg_314;
reg   [0:0] tmp_44_reg_319;
wire   [0:0] icmp_ln1023_fu_199_p2;
reg   [95:0] tmp_2_reg_328;
wire   [191:0] zext_ln1993_fu_223_p1;
wire   [191:0] zext_ln1975_fu_274_p1;
reg    ap_block_pp0_stage0_01001;
wire   [95:0] zext_ln1994_fu_242_p1;
wire   [95:0] zext_ln1998_fu_261_p1;
wire   [95:0] zext_ln1984_fu_286_p1;
wire   [31:0] grp_fu_112_p2;
wire   [31:0] cmd_len_V_fu_127_p4;
wire   [31:0] add_ln1513_fu_155_p2;
wire   [63:0] cmd_addr_V_fu_171_p4;
wire   [128:0] tmp_166_i_fu_215_p4;
wire   [28:0] grp_fu_117_p4;
wire   [92:0] shl_ln6_fu_228_p3;
wire   [92:0] or_ln1994_fu_236_p2;
wire   [92:0] shl_ln5_fu_247_p3;
wire   [92:0] or_ln1998_fu_255_p2;
wire   [128:0] tmp_165_i_fu_266_p4;
wire   [92:0] shl_ln_fu_279_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [191:0] m_axis_mem_read_cmd_TDATA_int_regslice;
reg    m_axis_mem_read_cmd_TVALID_int_regslice;
wire    m_axis_mem_read_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_mem_read_cmd_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_regslice_both #(
    .DataWidth( 192 ))
regslice_both_m_axis_mem_read_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_mem_read_cmd_TDATA_int_regslice),
    .vld_in(m_axis_mem_read_cmd_TVALID_int_regslice),
    .ack_in(m_axis_mem_read_cmd_TREADY_int_regslice),
    .data_out(m_axis_mem_read_cmd_TDATA),
    .vld_out(regslice_both_m_axis_mem_read_cmd_U_vld_out),
    .ack_out(m_axis_mem_read_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_mem_read_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_258_nbreadreq_fu_84_p3 == 1'd1) & (tmp_i_reg_291 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmd_len_V_1_reg_314 <= {{tx_localMemCmdFifo_dout[111:80]}};
        icmp_ln1023_reg_324 <= icmp_ln1023_fu_199_p2;
        tmp_44_reg_319 <= tx_localMemCmdFifo_dout[32'd112];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln1023_reg_324_pp0_iter2_reg <= icmp_ln1023_reg_324;
        tmp_i_258_reg_310_pp0_iter2_reg <= tmp_i_258_reg_310;
        tmp_i_reg_291_pp0_iter2_reg <= tmp_i_reg_291_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_258_nbreadreq_fu_84_p3 == 1'd1) & (tmp_i_reg_291 == 1'd0) & (icmp_ln1023_fu_199_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_328 <= {{tx_localMemCmdFifo_dout[111:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_43_reg_295 <= rx_remoteMemCmd_dout[32'd112];
        tmp_reg_300 <= {{rx_remoteMemCmd_dout[111:16]}};
        tmp_s_reg_305 <= {{add_ln1513_fu_155_p2[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_43_reg_295_pp0_iter1_reg <= tmp_43_reg_295;
        tmp_i_reg_291 <= tmp_i_nbreadreq_fu_70_p3;
        tmp_i_reg_291_pp0_iter1_reg <= tmp_i_reg_291;
        tmp_reg_300_pp0_iter1_reg <= tmp_reg_300;
        tmp_s_reg_305_pp0_iter1_reg <= tmp_s_reg_305;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_291 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_258_reg_310 <= tmp_i_258_nbreadreq_fu_84_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op40_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op60_write_state4 == 1'b1)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        m_axis_mem_read_cmd_TDATA_blk_n = m_axis_mem_read_cmd_TREADY_int_regslice;
    end else begin
        m_axis_mem_read_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_291_pp0_iter1_reg == 1'd1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1975_fu_274_p1;
        end else if ((ap_predicate_op40_write_state3 == 1'b1)) begin
            m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln1993_fu_223_p1;
        end else begin
            m_axis_mem_read_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_mem_read_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op40_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_remoteMemCmd_blk_n = rx_remoteMemCmd_empty_n;
    end else begin
        rx_remoteMemCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_remoteMemCmd_read = 1'b1;
    end else begin
        rx_remoteMemCmd_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op30_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_empty_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op30_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_localMemCmdFifo_read = 1'b1;
    end else begin
        tx_localMemCmdFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op46_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op52_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_pkgInfoFifo_blk_n = tx_pkgInfoFifo_full_n;
    end else begin
        tx_pkgInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_291_pp0_iter1_reg == 1'd1)) begin
            tx_pkgInfoFifo_din = zext_ln1984_fu_286_p1;
        end else if ((ap_predicate_op52_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1998_fu_261_p1;
        end else if ((ap_predicate_op46_write_state3 == 1'b1)) begin
            tx_pkgInfoFifo_din = zext_ln1994_fu_242_p1;
        end else begin
            tx_pkgInfoFifo_din = 'bx;
        end
    end else begin
        tx_pkgInfoFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op46_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op52_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_pkgInfoFifo_write = 1'b1;
    end else begin
        tx_pkgInfoFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1513_fu_155_p2 = (cmd_len_V_fu_127_p4 + 32'd7);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op46_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (tmp_i_reg_291_pp0_iter1_reg == 1'd1)) | ((ap_predicate_op40_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op52_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((1'b1 == ap_block_state4_io) | (regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op46_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (tmp_i_reg_291_pp0_iter1_reg == 1'd1)) | ((ap_predicate_op40_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op52_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((1'b1 == ap_block_state4_io) | (regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op46_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (tmp_i_reg_291_pp0_iter1_reg == 1'd1)) | ((ap_predicate_op40_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op52_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_70_p3 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op30_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op40_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op46_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (tmp_i_reg_291_pp0_iter1_reg == 1'd1)) | ((ap_predicate_op40_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((tmp_i_reg_291_pp0_iter1_reg == 1'd1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op52_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_io = (((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (tmp_i_reg_291_pp0_iter2_reg == 1'd1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op60_write_state4 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op30_read_state2 = ((tmp_i_258_nbreadreq_fu_84_p3 == 1'd1) & (tmp_i_reg_291 == 1'd0));
end

always @ (*) begin
    ap_predicate_op40_write_state3 = ((icmp_ln1023_reg_324 == 1'd0) & (tmp_i_258_reg_310 == 1'd1) & (tmp_i_reg_291_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_write_state3 = ((icmp_ln1023_reg_324 == 1'd0) & (tmp_i_258_reg_310 == 1'd1) & (tmp_i_reg_291_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op52_write_state3 = ((icmp_ln1023_reg_324 == 1'd1) & (tmp_i_258_reg_310 == 1'd1) & (tmp_i_reg_291_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op60_write_state4 = ((icmp_ln1023_reg_324_pp0_iter2_reg == 1'd0) & (tmp_i_258_reg_310_pp0_iter2_reg == 1'd1) & (tmp_i_reg_291_pp0_iter2_reg == 1'd0));
end

assign cmd_addr_V_fu_171_p4 = {{tx_localMemCmdFifo_dout[79:16]}};

assign cmd_len_V_fu_127_p4 = {{rx_remoteMemCmd_dout[111:80]}};

assign grp_fu_112_p2 = (cmd_len_V_1_reg_314 + 32'd7);

assign grp_fu_117_p4 = {{grp_fu_112_p2[31:3]}};

assign icmp_ln1023_fu_199_p2 = ((cmd_addr_V_fu_171_p4 == 64'd0) ? 1'b1 : 1'b0);

assign m_axis_mem_read_cmd_TVALID = regslice_both_m_axis_mem_read_cmd_U_vld_out;

assign or_ln1994_fu_236_p2 = (shl_ln6_fu_228_p3 | 93'd1);

assign or_ln1998_fu_255_p2 = (shl_ln5_fu_247_p3 | 93'd4294967297);

assign shl_ln5_fu_247_p3 = {{grp_fu_117_p4}, {64'd0}};

assign shl_ln6_fu_228_p3 = {{grp_fu_117_p4}, {64'd0}};

assign shl_ln_fu_279_p3 = {{tmp_s_reg_305_pp0_iter1_reg}, {64'd0}};

assign tmp_165_i_fu_266_p4 = {{{tmp_43_reg_295_pp0_iter1_reg}, {32'd0}}, {tmp_reg_300_pp0_iter1_reg}};

assign tmp_166_i_fu_215_p4 = {{{tmp_44_reg_319}, {32'd0}}, {tmp_2_reg_328}};

assign tmp_i_258_nbreadreq_fu_84_p3 = tx_localMemCmdFifo_empty_n;

assign tmp_i_nbreadreq_fu_70_p3 = rx_remoteMemCmd_empty_n;

assign zext_ln1975_fu_274_p1 = tmp_165_i_fu_266_p4;

assign zext_ln1984_fu_286_p1 = shl_ln_fu_279_p3;

assign zext_ln1993_fu_223_p1 = tmp_166_i_fu_215_p4;

assign zext_ln1994_fu_242_p1 = or_ln1994_fu_236_p2;

assign zext_ln1998_fu_261_p1 = or_ln1998_fu_255_p2;

endmodule //rocev2_top_mem_cmd_merger_64_s
