
State Machine - |dual_master_system_ip|axi_memory_slave:u_reserved_mem|rd_state
Name rd_state.RD_IDLE rd_state.RD_DATA rd_state.RD_ADDR 
rd_state.RD_IDLE 0 0 0 
rd_state.RD_ADDR 1 0 1 
rd_state.RD_DATA 1 1 0 

State Machine - |dual_master_system_ip|axi_memory_slave:u_reserved_mem|wr_state
Name wr_state.WR_RESP wr_state.WR_DATA wr_state.WR_ADDR wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 
wr_state.WR_ADDR 0 0 1 1 
wr_state.WR_DATA 0 1 0 1 
wr_state.WR_RESP 1 0 0 1 

State Machine - |dual_master_system_ip|axi_memory_slave:u_alu_mem|rd_state
Name rd_state.RD_IDLE rd_state.RD_DATA rd_state.RD_ADDR 
rd_state.RD_IDLE 0 0 0 
rd_state.RD_ADDR 1 0 1 
rd_state.RD_DATA 1 1 0 

State Machine - |dual_master_system_ip|axi_memory_slave:u_alu_mem|wr_state
Name wr_state.WR_RESP wr_state.WR_DATA wr_state.WR_ADDR wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 
wr_state.WR_ADDR 0 0 1 1 
wr_state.WR_DATA 0 1 0 1 
wr_state.WR_RESP 1 0 0 1 

State Machine - |dual_master_system_ip|axi_memory_slave:u_data_mem|rd_state
Name rd_state.RD_IDLE rd_state.RD_DATA rd_state.RD_ADDR 
rd_state.RD_IDLE 0 0 0 
rd_state.RD_ADDR 1 0 1 
rd_state.RD_DATA 1 1 0 

State Machine - |dual_master_system_ip|axi_memory_slave:u_data_mem|wr_state
Name wr_state.WR_RESP wr_state.WR_DATA wr_state.WR_ADDR wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 
wr_state.WR_ADDR 0 0 1 1 
wr_state.WR_DATA 0 1 0 1 
wr_state.WR_RESP 1 0 0 1 

State Machine - |dual_master_system_ip|axi_memory_slave:u_inst_mem|rd_state
Name rd_state.RD_IDLE rd_state.RD_DATA rd_state.RD_ADDR 
rd_state.RD_IDLE 0 0 0 
rd_state.RD_ADDR 1 0 1 
rd_state.RD_DATA 1 1 0 

State Machine - |dual_master_system_ip|axi_memory_slave:u_inst_mem|wr_state
Name wr_state.WR_RESP wr_state.WR_DATA wr_state.WR_ADDR wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 
wr_state.WR_ADDR 0 0 1 1 
wr_state.WR_DATA 0 1 0 1 
wr_state.WR_RESP 1 0 0 1 

State Machine - |dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_address
Name curr_state_address.Idle_address curr_state_address.M1_Address curr_state_address.M0_Address 
curr_state_address.Idle_address 0 0 0 
curr_state_address.M0_Address 1 0 1 
curr_state_address.M1_Address 1 1 0 

State Machine - |dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2
Name curr_state_slave2.Slave2_2 curr_state_slave2.Slave1_2 curr_state_slave2.Slave0_2 curr_state_slave2.Idle_slave_2 curr_state_slave2.Slave3_2 
curr_state_slave2.Idle_slave_2 0 0 0 0 0 
curr_state_slave2.Slave0_2 0 0 1 1 0 
curr_state_slave2.Slave1_2 0 1 0 1 0 
curr_state_slave2.Slave2_2 1 0 0 1 0 
curr_state_slave2.Slave3_2 0 0 0 1 1 

State Machine - |dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave
Name curr_state_slave.Slave2 curr_state_slave.Slave1 curr_state_slave.Slave0 curr_state_slave.Idle_slave curr_state_slave.Slave3 
curr_state_slave.Idle_slave 0 0 0 0 0 
curr_state_slave.Slave0 0 0 1 1 0 
curr_state_slave.Slave1 0 1 0 1 0 
curr_state_slave.Slave2 1 0 0 1 0 
curr_state_slave.Slave3 0 0 0 1 1 

State Machine - |dual_master_system_ip|CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state
Name current_state.LATCH_RESULT current_state.STORE_RESULT current_state.EXECUTE current_state.FETCH_OP2 current_state.FETCH_OP1 current_state.DECODE current_state.FETCH_INSTR current_state.IDLE 
current_state.IDLE 0 0 0 0 0 0 0 0 
current_state.FETCH_INSTR 0 0 0 0 0 0 1 1 
current_state.DECODE 0 0 0 0 0 1 0 1 
current_state.FETCH_OP1 0 0 0 0 1 0 0 1 
current_state.FETCH_OP2 0 0 0 1 0 0 0 1 
current_state.EXECUTE 0 0 1 0 0 0 0 1 
current_state.STORE_RESULT 0 1 0 0 0 0 0 1 
current_state.LATCH_RESULT 1 0 0 0 0 0 0 1 

State Machine - |dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state
Name state.READ_DATA state.READ_ADDR state.WRITE_RESP state.WRITE_DATA state.WRITE_ADDR state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.WRITE_ADDR 0 0 0 0 1 1 
state.WRITE_DATA 0 0 0 1 0 1 
state.WRITE_RESP 0 0 1 0 0 1 
state.READ_ADDR 0 1 0 0 0 1 
state.READ_DATA 1 0 0 0 0 1 

State Machine - |dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state
Name state.IDLE state.DATA_WAIT state.ADDR_REQ 
state.IDLE 0 0 0 
state.ADDR_REQ 1 0 1 
state.DATA_WAIT 1 1 0 
