

================================================================
== Vivado HLS Report for 'voicerec'
================================================================
* Date:           Sun Dec 13 12:33:20 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        voicerec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    1|  153696946|    2|  153696947|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+
        |          |       Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name|   min  |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+
        |- Loop 1  |  960384|  153215530| 15744 ~ 2511730 |          -|          -|    61|    no    |
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_s)
	6  / (tmp_s)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 
* FSM state operations: 

 <State 1>: 6.53ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %new_sample) nounwind, !map !66

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !72

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @voicerec_str) nounwind

ST_1: outSound [1/1] 0.00ns
:3  %outSound = alloca [8000 x float], align 16

ST_1: new_sample_read [1/1] 0.00ns
:4  %new_sample_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %new_sample) nounwind

ST_1: sampleCounter_load [1/1] 0.00ns
:5  %sampleCounter_load = load i32* @sampleCounter, align 4

ST_1: sampleCounter_assign [1/1] 2.44ns
:6  %sampleCounter_assign = add nsw i32 %sampleCounter_load, 1

ST_1: tmp [1/1] 0.00ns
:7  %tmp = sext i32 %sampleCounter_load to i64

ST_1: inSound_addr [1/1] 0.00ns
:8  %inSound_addr = getelementptr inbounds [16000 x float]* @inSound, i64 0, i64 %tmp

ST_1: stg_16 [1/1] 2.71ns
:9  store float %new_sample_read, float* %inSound_addr, align 4

ST_1: tmp_s [1/1] 2.52ns
:10  %tmp_s = icmp slt i32 %sampleCounter_assign, 16000

ST_1: stg_18 [1/1] 1.57ns
:11  br i1 %tmp_s, label %mergeST, label %1


 <State 2>: 0.00ns
ST_2: stg_19 [2/2] 0.00ns
:0  call fastcc void @voicerec_preprocessSound([16000 x float]* @inSound, [8000 x float]* %outSound) nounwind


 <State 3>: 1.57ns
ST_3: stg_20 [1/2] 0.00ns
:0  call fastcc void @voicerec_preprocessSound([16000 x float]* @inSound, [8000 x float]* %outSound) nounwind

ST_3: stg_21 [1/1] 1.57ns
:1  br label %2


 <State 4>: 1.96ns
ST_4: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %1 ], [ %i_1, %3 ]

ST_4: index [1/1] 0.00ns
:1  %index = phi i6 [ 0, %1 ], [ %index_1, %3 ]

ST_4: exitcond [1/1] 1.94ns
:2  %exitcond = icmp eq i6 %index, -3

ST_4: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 61, i64 61, i64 61) nounwind

ST_4: index_1 [1/1] 1.72ns
:4  %index_1 = add i6 %index, 1

ST_4: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3

ST_4: stg_28 [2/2] 0.00ns
:0  call fastcc void @voicerec_processChunk(i13 %i, [882 x float]* nocapture @result, i6 %index, [8000 x float]* nocapture %outSound) nounwind

ST_4: i_1 [1/1] 1.96ns
:1  %i_1 = add i13 %i, 128

ST_4: classification [2/2] 0.00ns
:0  %classification = call fastcc i32 @voicerec_classifySound() nounwind


 <State 5>: 0.00ns
ST_5: stg_31 [1/2] 0.00ns
:0  call fastcc void @voicerec_processChunk(i13 %i, [882 x float]* nocapture @result, i6 %index, [8000 x float]* nocapture %outSound) nounwind

ST_5: stg_32 [1/1] 0.00ns
:2  br label %2


 <State 6>: 1.57ns
ST_6: classification [1/2] 0.00ns
:0  %classification = call fastcc i32 @voicerec_classifySound() nounwind

ST_6: stg_34 [1/1] 1.57ns
:1  br label %mergeST

ST_6: sampleCounter_new [1/1] 0.00ns
mergeST:0  %sampleCounter_new = phi i32 [ %sampleCounter_assign, %0 ], [ 0, %4 ]

ST_6: p_0 [1/1] 0.00ns
mergeST:1  %p_0 = phi i32 [ -1, %0 ], [ %classification, %4 ]

ST_6: stg_37 [1/1] 0.00ns
mergeST:2  store i32 %sampleCounter_new, i32* @sampleCounter, align 4

ST_6: stg_38 [1/1] 0.00ns
mergeST:3  ret i32 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
