[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS3808G01DRVR production of TEXAS INSTRUMENTS from the text:TPS3808 Low-Quiescent-Current, Programmable-Delay Supervisory Circuit\n1 Features\n• Power-On Reset Generator with Adjustable Delay\nTime: 1.25 ms to 10 s\n• Very Low Quiescent Current: 2.4 μA Typical\n• High Threshold Accuracy: 0.5% Typ\n• Fixed Threshold Voltages for Standard Voltage\nRails from 0.9 V to 5 V and Adjustable Voltage\nDown to 0.4 V Are Available\n• Manual Reset ( MR) Input\n• Open-Drain RESET Output\n• Temperature Range: –40°C to 125°C\n• Small SOT-23 and 2-mm × 2-mm WSON\nPackages\n2 Applications\n• DSP or Microcontroller Applications\n• Notebook and Desktop Computers\n• PDAs and Hand-Held Products\n• Portable and Battery-Powered Products\n• FPGA and ASIC Applications3 Description\nThe TPS3808 family of microprocessor supervisory\ncircuits monitors system voltages from 0.4 V to 5 V,\nasserting an open-drain RESET  signal when the\nSENSE voltage drops below a preset threshold or\nwhen the manual reset ( MR) pin drops to a logic low.\nThe RESET  output remains low for the user-\nadjustable delay time after the SENSE voltage and\nmanual reset ( MR) return above the respective\nthresholds.\nThe TPS3808 device uses a precision reference to\nachieve 0.5% threshold accuracy for V IT ≤ 3.3 V. The\nreset delay time can be set to 20 ms by disconnecting\nthe C T pin, 300 ms by connecting the C T pin to V DD\nusing a resistor, or can be user-adjusted between\n1.25 ms and 10 s by connecting the C T pin to an\nexternal capacitor. The TPS3808 device has a very\nlow typical quiescent current of 2.4 μA, so it is well-\nsuited to battery-powered applications. It is available\nin the SOT-23 and 2-mm × 2-mm WSON packages,\nand is fully specified over a temperature range of –\n40°C to 125°C (T J).\nDevice Information\nPART NUMBER PACKAGE (1)BODY SIZE (NOM)\nTPS3808SOT-23 (6) 2.90 mm x 1.60 mm\nWSON (6) 2.00 mm x 2.00 mm\n(1) For all available packages, see the orderable addendum at\nthe end of the data sheet.\n1.2 V 3.3 V\nTPS3808G12 TPS3808G33 DSPSENSE VDDVDDSENSE VI/OVCORE\nGPIO\nGND GND GNDRESET MR\nCTCTRESET\nTypical Application\n1.5 2.5 3.5 4.5 5.5 6.54.0\n3.5\n3.0\n2.5\n2.0\n1.5\nV (V)DDI ( A)DD/c109/c4540 C/c176\n25 C\n85 C\n125 C/c176\n/c176\n/c176\nSupply Current vs Supply Voltagewww.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 1\nProduct Folder Links: TPS3808TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Device Voltage Thresholds ............................................. 3\n6 Pin Configuration and Functions ................................... 4\n7 Specifications .................................................................. 5\n7.1 Absolute Maximum Ratings........................................ 5\n7.2 ESD Ratings............................................................... 5\n7.3 Recommended Operating Conditions......................... 5\n7.4 Thermal Information.................................................... 5\n7.5 Electrical Characteristics............................................. 6\n7.6 Switching Characteristics............................................ 7\n7.7 Typical Characteristics................................................ 8\n8 Detailed Description ...................................................... 10\n8.1 Overview................................................................... 10\n8.2 Functional Block Diagram......................................... 10\n8.3 Feature Description................................................... 108.4 Device Functional Modes.......................................... 13\n9 Application and Implementation .................................. 14\n9.1 Application Information............................................. 14\n9.2 Typical Application.................................................... 14\n10 Power Supply Recommendations .............................. 15\n11 Layout ........................................................................... 15\n11.1 Layout Guidelines................................................... 15\n11.2 Layout Example...................................................... 15\n12 Device and Documentation Support .......................... 17\n12.1 Device Support....................................................... 17\n12.2 Documentation Support.......................................... 17\n12.3 Support Resources................................................. 17\n12.4 Trademarks............................................................. 17\n12.5 Electrostatic Discharge Caution.............................. 17\n12.6 Glossary.................................................................. 17\n13 Mechanical, Packaging, and Orderable\nInformation .................................................................... 17\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision K (October 2015) to Revision L (September 2020) Page\n• Updated the numbering format for tables, figures and cross-references throughout the document................... 1\nChanges from Revision J (August 2008) to Revision K (October 2015) Page\n• Added ESD Ratings  table, Feature Description  section, Device Functional Modes , Application and\nImplementation  section, Power Supply Recommendations  section, Layout  section, Device and\nDocumentation Support  section, and Mechanical, Packaging, and Orderable Information  section. Moved\nSwitching Characteristics  table, timing diagram, and related truth table............................................................ 1\n• Changed Figure 9-1 ; removed capacitor shown on C T .................................................................................... 14TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n2 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n5 Device Voltage Thresholds\nThe following table shows the nominal rail to be monitored and the corresponding threshold voltage of the\ndevice.\nPART NUMBER NOMINAL SUPPLY VOLTAGE(1)THRESHOLD VOLTAGE (V IT)\nTPS3808G01 Adjustable 0.405 V\nTPS3808G09 0.9 V 0.84 V\nTPS3808G12 1.2 V 1.12 V\nTPS3808G125 1.25 V 1.16 V\nTPS3808G15 1.5 V 1.40 V\nTPS3808G18 1.8 V 1.67 V\nTPS3808G19 1.9 V 1.77 V\nTPS3808G25 2.5 V 2.33 V\nTPS3808G30 3 V 2.79 V\nTPS3808G33 3.3 V 3.07 V\nTPS3808G50 5 V 4.65 V\n(1) Custom threshold voltages from 0.82 V to 3.3 V, 4.4 V to 5 V are available through the use of\nfactory EEPROM programming. Minimum order quantities apply. Contact the factory for details and\navailability.www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TPS3808\n6 Pin Configuration and Functions\n1\n2\n36\n5\n4RESET\nGND\nMR CTSENSEVDD\nFigure 6-1. DBV Package 6-Pin SOT-23 Top View\n6\n5\n41\n2\n3RESET\nGND\nMRCTSENSEVDD\nTHERMAL\nPADFigure 6-2. DRV Package 6-Pin (2.00 mm × 2.00\nmm) WSON With Thermal Pad Top View\nTable 6-1. Pin Functions\nPIN\nI/O DESCRIPTION\nNAME SOT-23 WSON\nCT 4 3 IReset period programming pin. Connecting this pin to V DD through a 40-kΩ to 200-kΩ\nresistor or leaving it open results in fixed delay times (see Section 7.5 ). Connecting this\npin to a ground referenced capacitor ≥ 100 pF gives a user-programmable delay time.\nSee Section 8.3.2  for more information.\nGND 2 5 — Ground\nMR 3 4 IDriving the manual reset pin ( MR ) low asserts RESET . MR  is internally tied to V DD by a 90-\nkΩ pull-up resistor.\nRESET 1 6 ORESET  is an open-drain output that is driven to a low-impedance state when RESET  is\nasserted (either the SENSE input is lower than the threshold voltage (V IT) or the MR  pin is\nset to a logic low). RESET  remains low (asserted) for the reset period after both SENSE is\nabove V IT and MR  is set to a logic high. A pull-up resistor from 10 kΩ to 1 MΩ should be\nused on this pin, and allows the reset pin to attain voltages higher than V DD.\nSENSE 5 2 IThis pin is connected to the voltage to be monitored. If the voltage at this terminal drops\nbelow the threshold voltage V IT, then RESET is asserted.\nVDD 6 1 ISupply voltage. It is good analog design practice to place a 0.1-μF ceramic capacitor\nclose to this pin.\nThermal\nPad— Pad — Thermal Pad. Connect to ground plane to enhance thermal performance of package.TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n4 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n7 Specifications\n7.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted) (1)\nMIN MAX UNIT\nVoltageVDD –0.3 7 V\nVCT –0.3 VDD + 0.3 V\nVRESET , VMR, VSENSE –0.3 7 V\nCurrent RESET pin –5 5 mA\nTemperatureOperating junction, T J (2)–40 150 °C\nStorage, T stg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings\nonly, which do not imply functional operation of the device at these or any other conditions beyond those indicated under\nRecommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device\nreliability.\n(2) As a result of the low dissipated power in this device, it is assumed that T J = T A.\n7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001,\nall pins(1) ±2000\nV\nCharged device model (CDM), per JEDEC specification\nJESD22-C101, all pins(2) ±500\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD Input supply range 1.7 6.5 V\nVSENSE SENSE pin voltage 0 6.5 V\nV(Ct) CT pin voltage VDD V\nV MR MR pin voltage 0 6.5 V\nV RESET RESET pin voltage 0 6.5 V\nI RESET RESET pin current 0.0003 5 mA\n7.4 Thermal Information\nTHERMAL METRIC(1)TPS3808\nUNIT DBV (SOT-23) DRV (WSON)\n6 PINS 6 PINS\nRθJA Junction-to-ambient thermal resistance 180.9 178.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 117.8 95.6 °C/W\nRθJB Junction-to-board thermal resistance 27.8 135 °C/W\nψJT Junction-to-top characterization parameter 1.12 6.3 °C/W\nψJB Junction-to-board characterization parameter 27.3 136.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 7.3 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application\nreport, SPRA953 .www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TPS3808\n7.5 Electrical Characteristics\n1.7 V ≤ V DD ≤ 6.5 V, R LRESET  = 100 kΩ, C LRESET  = 50 pF, over operating temperature range (T J = –40°C to\n125°C), unless otherwise noted. Typical values are at T J = 25°C(1).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVDD Input supply range–40°C < T J < 125°C 1.7 6.5 V\n0°C < T J < 85°C 1.65 6.5 V\nIDD Supply current (current into V DD pin)VDD = 3.3 V, RESET  not asserted\nMR , RESET , C T open2.4 5\nμA\nVDD = 6.5 V, RESET  not asserted\nMR , RESET , C T open2.7 6\nVOL Low-level output voltage1.3 V ≤ V DD < 1.8 V, I OL = 0.4 mA 0.3\nV 1.8 V ≤ V DD ≤ 6.5 V, I OL = 1 mA 0.4\nVPOR Power-up reset voltage(2)VOL (max) = 0.2 V, I RESET  = 15 μA 0.8\nVITNegative-going input\nthreshold accuracyTPS3808G01 –2% ±1% 2%\nVIT ≤ 3.3 V –1.5% ±0.5% 1.5%\n3.3 V < V IT ≤ 5.0 V –2% ±1% 2%\nVIT ≤ 3.3 V –40°C < T J < 85°C –1.25% ±0.5% 1.25%\n3.3 V < V IT ≤ 5.0 V –40°C < T J < 85°C –1.5% ±0.5% 1.5%\nVHYS Hysteresis on V IT pinTPS3808G01 1.5% 3%\nVITFixed versions 1% 2.5%\nR MR MR Internal pullup resistance 70 90 kΩ\nISENSEInput current at\nSENSE pinTPS3808G01 VSENSE  = V IT –25 25 nA\nFixed versions VSENSE  = 6.5 V 1.7 μA\nIOH RESET leakage current V RESET  = 6.5 V, RESET not asserted 300 nA\nCINInput capacitance, any\npinCT pin VIN = 0 V to V DD 5\npF\nOther pins VIN = 0 V to 6.5 V 5\nVIL MR logic low input 0 0.3 V DDV\nVIH MR logic high input 0.7 V DD VDD\n(1) The lowest supply voltage (V DD) at which RESET  becomes active. T rise(VDD)   ≥ 15 μs/V.\n(2) R LRESET  and C LRESET  are the resistor and capacitor connected to the RESET pin.TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n6 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n7.6 Switching Characteristics\n1.7 V ≤ V DD ≤ 6.5 V, R LRESET  = 100 kΩ, C LRESET  = 50 pF, over operating temperature range (T J = –40°C to\n125°C), unless otherwise noted. Typical values are at T J = 25°C.(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntwInput pulse width to\nRESETSENSE VIH = 1.05 V IT, VIL = 0.95 V IT 20\nμs\nMR VIH = 0.7 V DD, VIL = 0.3 V DD 0.001\ntd RESET delay timeCT = Open\nSee Figure 7-112 20 28\nms CT = V DD 180 300 420\nCT = 100 pF 0.75 1.25 1.75\nCT = 180 nF 0.7 1.2 1.7 s\nPropagation delay MR to RESET VIH = 0.7 V DD, VIL = 0.3 V DD 150 ns\nHigh-to-low level RESET\ndelaySENSE to RESET VIH = 1.05 V IT, VIL = 0.95 V IT 20 μs\n(1) R LRESET  and C LRESET  are the resistor and capacitor connected to the RESET pin.\nTime0.8V\n0.0V\nVIT+ VHYS\nVIT\n0.7VDD\n0.3VDDMRSENSERESETVDD\ntD tD tDtD= Reset Delay\n= Undefined State\nFigure 7-1. TPS3808 Timing Diagram Showing MR and SENSE Reset Timingwww.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TPS3808\n7.7 Typical Characteristics\nAt T J = 25°C, V DD = 3.3 V, R LRESET  = 100 kΩ, and C LRESET  = 50 pF, unless otherwise noted.\n0 1 2 3 4 5 6 74.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0−40°C+25°C+85°C+125°C\nIDD( A)/c109\nVDD(V)\nFigure 7-2. Supply Current vs Supply Voltage\n100\n10\n1\n0.1\n0.01\n0.001\n0.0001 0.001 0.01 0.1\nCT(/c109F)10 1−40/c176C, +25 /c176C, +125 /c176C\nRESETTimeout (sec) Figure 7-3. RESET  Time-Out Period vs C T\n10\n8\n6\n4\n2\n0\n10 30 50 70 90 110 130\nTemperature ( /c176C)−50 −30 −10−10−8−6−4−2\nNormalized RESETTimeout Period (%)\nFigure 7-4. Normalized RESET  Time-Out Period vs\nTemperature (C T = Open, C T = V DD, CT = Any)\n100\n10\n1\n0 5 10 15 20 30 35 45 25\nOverdrive (%VIT)50 40Transient Durationbelow VIT(/c109s)\nRESET OCCURS\nABOVE THE CURVEFigure 7-5. Maximum Transient Duration at Sense\nvs Sense Threshold Overdrive Voltage\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n10 30 50 70 90 110 130\nTemperature ( /c176C)−50 −30 −10−1.0−0.8−0.6−0.4−0.2\nNormalized VIT(%)\nFigure 7-6. Normalized Sense Threshold Voltage\n(VIT) vs Temperature\n4.5\n4.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0VOLLow−Level RESET Voltage (V)VDD= 1.8 V\nRESET Current (mA)Figure 7-7. Low-Level RESET Voltage vs RESET\nCurrentTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n8 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.00.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0VOLLow−Level RESET Voltage (V)\nRESET Current (mA)VDD= 3.3 V\nVDD= 6.5 VFigure 7-8. Low-Level RESET Voltage vs RESET Currentwww.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TPS3808\n8 Detailed Description\n8.1 Overview\nThe TPS3808 microprocessor supervisory product family is designed to assert a RESET  signal when either the\nSENSE pin voltage drops below V IT or the manual reset ( MR) is driven low. The RESET  output remains\nasserted for a user-adjustable time after both the manual reset ( MR) and SENSE voltages return above their\nrespective thresholds.\n8.2 Functional Block Diagram\nTPS3808G01\nAdjustable VersionVDDVDD\n90 k /c87\nMR\nSENSERESET\nCT\nGND0.4 V\nVREFReset\nLogic\nTimer\nFixed Voltage Version Adjustable Voltage VersionVDDVDD\n90 k /c87\nMR\nSENSERESET\nCT\nGND0.4 V\nVREFReset\nLogic\nTimer\nR2R1\nR + R = 4 M1 2 /c87\n8.3 Feature Description\nA broad range of voltage threshold and reset delay time adjustments are available for the TPS3808 device,\nallowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set\nfrom 0.82 V to 3.3 V or from 4.4 V to 5 V, while the TPS3808G01 can be set to any voltage above 0.405 V using\nan external resistor divider. Two preset delay times are also user-selectable: connecting the C T pin to V DD results\nin a 300-ms reset delay, whereas leaving the C T pin open yields a 20-ms reset delay. In addition, connecting a\ncapacitor between C T and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.\n8.3.1 SENSE Input\nThe SENSE input provides a pin at which any system voltage can be monitored. If the voltage on this pin drops\nbelow V IT, then RESET  is asserted. The comparator has a built-in hysteresis to ensure smooth RESET\nassertions and de-assertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the\nSENSE input to reduce sensitivity to transients and layout parasitics.\nThe TPS3808 device is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients\nis dependent on threshold overdrive, as shown in ( Figure 7-5 ).\nThe TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 8-1 .TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\nVIN\nTPS3808G01VDD\nSENSE\nGNDRESETR1\nR2 1nFV =□(1□+□□□□□□□)□0.405IT/c162R1\nR2VOUTFigure 8-1. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage\n8.3.2 Selecting the RESET Delay Time\nThe TPS3808 has three options for setting the RESET  delay time as shown in Figure 8-2 . Figure 8-2  (a) shows\nthe configuration for a fixed 300-ms typical delay time by tying C T to V DD; a resistor from 40 k Ω to 200 k Ω must\nbe used. Supply current is not affected by the choice of resistor. Figure 8-2  (b) shows a fixed 20-ms delay time\nby leaving the C T pin open. Figure 8-2  (c) shows a ground referenced capacitor connected to C T for a user-\ndefined program time between 1.25 ms and 10 s.\nDelay (s) = C T (nF) + 0.5 x 10−3 (s)\n20ms Delay 300ms Delay\n(c) (b) (a)   1753.3V\nTPS3808G33VDDSENSE\nCTRESET3.3V\nTPS3808G33VDDSENSE\nCT\nCTRESET3.3V\nTPS3808G33VDDSENSE\nCT50kΩ\nRESET\nFigure 8-2. Configuration Used to Set the RESET Delay Time\nThe capacitor C T should be ≥ 100 pF nominal value in order for the TPS3808xxx to recognize that the capacitor\nis present. The capacitor value for a given delay time can be calculated using Equation 1 .\nCT(nF) tD(s) 0.5 103(s) 175 =[ ] – × ×-\n(1)\nThe reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the\nexternal capacitor to 1.23 V. When a RESET  is asserted, the capacitor is discharged. When the RESET\nconditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When\nthe voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such\nas a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay\ntime.www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TPS3808\n8.3.3 Manual RESET ( MR) Input\nThe manual reset ( MR) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V DD) on\nMR causes RESET  to assert. After MR returns to a logic high and SENSE is above its reset threshold, RESET  is\nde-asserted after the user-defined reset delay expires. Note that MR is internally tied to V DD using a 90-k Ω\nresistor, so this pin can be left unconnected if MR is not used.\nSee Figure 8-3  for how MR can be used to monitor multiple system voltages. Note that if the logic signal driving\nMR does not go fully to V DD, there is some additional current draw into V DD as a result of the internal pullup\nresistor on MR. To minimize current draw, a logic-level FET can be used as illustrated in Figure 8-4 .\n1.2V 3.3V\nTPS3808G12 TPS3808G33 DSPSENSE VDDVDDSENSE VI/OVCORE\nGPIO\nGND GND GNDRESET MR\nCTCTRESET\nFigure 8-3. Using MR to Monitor Multiple System Voltages\n3.3V\nTPS3808xxxVDDSENSE\nMR90k/c87\nGND\nFigure 8-4. Using an External MOSFET to Minimize I DD When MR  Signal Does Not Go to V DD\n8.3.4 RESET Output\nRESET  remains high (unasserted) as long as SENSE is above its threshold (V IT) and the manual reset ( MR) is\nlogic high. If either SENSE falls below V IT or MR is driven low, RESET  is asserted, driving the RESET  pin to a\nlow impedance.\nOnce MR  is again logic high and SENSE is above V IT + V HYS (the threshold hysteresis), a delay circuit is enabled\nthat holds RESET  low for a specified reset delay period. Once the reset delay has expired, the RESET  pin goes\nto a high impedance state. The pullup resistor from the open-drain RESET  to the supply line can be used to allow\nthe reset signal for the microprocessor to have a voltage higher than V DD (up to 6.5 V). The pullup resistor\nshould be no smaller than 10 kΩ as a result of the finite impedance of the RESET line.TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n12 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n8.4 Device Functional Modes\nTable 8-1. Truth Table\nMR SENSE > V IT RESET\nL 0 L\nL 1 L\nH 0 L\nH 1 H\n8.4.1 Normal Operation (V DD > V DD(min) )\nWhen V DD is greater than V DD(min) , the RESET  signal is determined by the voltage on the SENSE pin and the\nlogic state of MR.\n•MR  high: When the voltage on V DD is greater than 1.7 V for a time of the selected t D, the RESET  signal\ncorresponds to the voltage on SENSE relative to V IT.\n•MR low: in this mode, RESET is held low regardless of the value of the SENSE pin.\n8.4.2 Above Power-On Reset but Less Than V DD(min)  (VPOR < V DD < V DD(min) )\nWhen the voltage on V DD is less than the device V DD(min)  voltage, and greater than the power-on reset voltage\n(VPOR), the RESET signal is asserted and low impedance, respectively, regardless of the voltage on the SENSE\npin.\n8.4.3 Below Power-On Reset (V DD < V POR)\nWhen the voltage on V DD is lower than the required voltage (V POR) needed to internally pull the asserted output\nto GND, RESET is undefined and should not be relied upon for proper device function.www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TPS3808\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, and TI\ndoes not warrant its accuracy or completeness. TI’s customers are responsible for determining\nsuitability of components for their purposes. Customers should validate and test their design\nimplementation to confirm system functionality.\n9.1 Application Information\nThe following sections describe in detail how to properly use this device, depending on the requirements of the\nfinal application.\n9.2 Typical Application\nA typical application of the TPS3808G25 used with a 2.5-V processor is shown in Figure 9-1 . The open-drain\nRESET  output is typically connected to the RESET  input of a microprocessor. A pullup resistor must be used to\nhold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8 V, but this\ncharacteristic is normally not a problem because most microprocessors do not function below this voltage.\n2.5 V\nTPS3808G25VDD VDDSHV 1, 3, 6, 7, 9 SENSE\nGND GNDMR\nCTRESET RESPWRON1 M/c87OMAP1510\nFigure 9-1. Typical Application of the TPS3808 With an OMAP Processor\n9.2.1 Design Requirements\nThe TPS3808 is intended to drive the RESET  input of a microprocessor. The RESET  pin is pulled high with a\n1-MΩ  resistor and the reset delay time is controlled by C T depending on the reset requirement times of the\nmicroprocessor. In this case, C T is left open for a typical reset delay time of 20 ms.\n9.2.2 Detailed Design Procedure\nThe primary constraint for this application is the reset delay time. In this case, because C T is open, it is set to\n20 ms. A 0.1-µF decoupling capacitor is connected to the V DD pin and a 1-M Ω resistor is used to pull up the\nRESET pin high. The MR pin can be connected to an external signal if desired.\n9.2.2.1 Immunity to SENSE Pin Voltage Transients\nThe TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients\ndepends on threshold overdrive. Threshold overdrive is defined by how much the V SENSE  exceeds the specified\nthreshold, and is important to know because the smaller the overdrive, the slower the RESET  response.\nThreshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 2 :\nOverdrive = | (V SENSE  / VIT – 1) × 100% | (2)\nwhere:\n• V IT is the threshold voltage.\nFigure 9-2  shows this relationship.TPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n14 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n9.2.3 Application Curve\n100\n10\n1\n0 5 10 15 20 30 35 45 25\nOverdrive (%VIT)50 40Transient Duration  below V IT (µs)\nRESET OCCURS\nABOVE THE CUR VE\nFigure 9-2. Maximum Transient Duration at SENSE vs SENSE Threshold Overdrive Voltage\n10 Power Supply Recommendations\nThese devices are designed to operate from an input supply with a voltage range between 1.7 V and 6.5 V. Use\na low-impedance power supply to eliminate inaccuracies caused by current changes during the voltage\nreference refresh.\n11 Layout\n11.1 Layout Guidelines\nMake sure the connection to the V DD pin is low impedance. Place a 0.1-µF ceramic capacitor near the V DD pin. If\nno capacitor is connected to the C T pin, parasitic capacitance on this pin should be minimized so the RESET\ndelay time is not adversely affected.\n11.2 Layout Example\nThe layout example in Figure 11-1  shows how the TPS3808 is laid out on a printed circuit board (PCB) for a 20-\nms delay.www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TPS3808\nGND VDD\nCIN\nMRGNDRESET VDD\nSENSE\nCT\nVias used to connect pins for application-specific connectionsFigure 11-1. Layout Example for a 20-ms DelayTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020 www.ti.com\n16 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TPS3808\n12 Device and Documentation Support\n12.1 Device Support\n12.1.1 Development Support\n12.1.1.1 Evaluation Modules\nAn evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS3808.\nThe TPS3808G01DBVEVM evaluation module  (and related user guide ) can be requested at the Texas\nInstruments website through the product folders or purchased directly from the TI eStore .\n12.2 Documentation Support\n12.2.1 Related Documentation\nThe following related documents are available for download at www.ti.com :\n• Application note. Optimizing Resistor Dividers at a Comparator Input . Literature number SLVA450 .\n• Application note. Sensitivity Analysis for Power Supply Design . Literature number SLVA481 .\n• TPS3808G01DBVEVM Evaluation Module User Guide. Literature number SBVU015 .\n12.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight\nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do\nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n12.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll other trademarks are the property of their respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled\nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may\nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published\nspecifications.\n12.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most-\ncurrent data available for the designated devices. This data is subject to change without notice and without\nrevision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.www.ti.comTPS3808\nSBVS050L – MAY 2004 – REVISED SEPTEMBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TPS3808\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nFX1077 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DRVRG4 ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G01DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVWSamples\nTPS3808G09DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVVSamples\nTPS3808G09DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVVSamples\nTPS3808G09DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVVSamples\nTPS3808G09DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVVSamples\nTPS3808G125DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CACSamples\nTPS3808G125DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CACSamples\nTPS3808G125DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CACSamples\nTPS3808G12DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G12DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G12DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G12DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G12DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AVYSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3808G12DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G12DRVTG4 ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVYSamples\nTPS3808G15DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G15DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G15DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G15DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G15DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G15DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVSSamples\nTPS3808G18DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G18DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G18DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G18DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G18DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G18DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVRSamples\nTPS3808G19DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CHPSamples\nTPS3808G19DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CHPSamples\nTPS3808G25DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nTPS3808G25DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nTPS3808G25DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nTPS3808G25DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nTPS3808G25DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3808G25DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQSamples\nTPS3808G30DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G30DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G30DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G30DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G30DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G30DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AVPSamples\nTPS3808G33DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVOSamples\nTPS3808G33DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVOSamples\nTPS3808G33DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVOSamples\nTPS3808G33DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVOSamples\nTPS3808G33DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SECSamples\nTPS3808G33DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SECSamples\nTPS3808G50DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVNSamples\nTPS3808G50DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVNSamples\nTPS3808G50DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVNSamples\nTPS3808G50DBVTG4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVNSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS3808 :\n•Automotive : TPS3808-Q1\n•Enhanced Product : TPS3808-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 4\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3808G01DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G01DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G01DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G01DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G01DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G09DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G09DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G09DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G09DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G125DBVR SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G125DBVT SOT-23 DBV 6250 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G12DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G12DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G12DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G12DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G12DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G12DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G15DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3PACKAGE MATERIALS INFORMATION\nwww.ti.com 13-Mar-2022\nPack Materials-Page 1\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3808G15DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G15DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G15DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G18DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G18DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G18DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G18DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G18DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G18DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G19DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G19DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G25DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G25DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G25DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G25DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G30DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G30DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G30DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G30DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nTPS3808G30DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G30DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G30DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS3808G30DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G33DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G33DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G33DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G33DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS3808G50DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nTPS3808G50DBVT SOT-23 DBV 6250 178.0 9.03.233.171.374.08.0 Q3PACKAGE MATERIALS INFORMATION\nwww.ti.com 13-Mar-2022\nPack Materials-Page 2\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3808G01DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nTPS3808G01DBVT SOT-23 DBV 6250 210.0 185.0 35.0\nTPS3808G01DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS3808G01DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS3808G01DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS3808G09DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nTPS3808G09DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G09DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G09DBVT SOT-23 DBV 6250 210.0 185.0 35.0\nTPS3808G125DBVR SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G125DBVT SOT-23 DBV 6250 200.0 183.0 25.0\nTPS3808G12DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G12DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G12DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS3808G12DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS3808G12DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS3808G12DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS3808G15DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G15DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G15DRVR WSON DRV 63000 200.0 183.0 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 13-Mar-2022\nPack Materials-Page 3\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3808G15DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS3808G18DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G18DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nTPS3808G18DBVT SOT-23 DBV 6250 210.0 185.0 35.0\nTPS3808G18DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G18DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS3808G18DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS3808G19DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G19DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G25DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G25DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G25DRVR WSON DRV 63000 203.0 203.0 35.0\nTPS3808G25DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS3808G30DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G30DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nTPS3808G30DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G30DBVT SOT-23 DBV 6250 210.0 185.0 35.0\nTPS3808G30DRVR WSON DRV 63000 203.0 203.0 35.0\nTPS3808G30DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS3808G30DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS3808G30DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS3808G33DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G33DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nTPS3808G33DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS3808G33DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS3808G50DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nTPS3808G50DBVT SOT-23 DBV 6250 180.0 180.0 18.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 13-Mar-2022\nPack Materials-Page 4\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS3808G01DRVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Supply Voltage (VDD): 1.7 V to 6.5 V
  - SENSE Pin Voltage: 0 V to 6.5 V
  - Adjustable Threshold Voltage (VIT): Down to 0.405 V

- **Current Ratings:**
  - Supply Current (IDD): 2.4 μA (typical) at VDD = 3.3 V
  - RESET Pin Current: 0.0003 mA to 5 mA

- **Power Consumption:**
  - Very low quiescent current of 2.4 μA typical, making it suitable for battery-powered applications.

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - Available in SOT-23 (DBV) and WSON (DRV) packages.

- **Special Features:**
  - Power-On Reset Generator with adjustable delay time (1.25 ms to 10 s).
  - High threshold accuracy of 0.5% typical.
  - Manual Reset (MR) input and open-drain RESET output.
  - Fixed threshold voltages for standard voltage rails from 0.9 V to 5 V.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **TPS3808G01** is a low-quiescent-current programmable-delay supervisory circuit designed to monitor system voltages and assert a RESET signal when the monitored voltage drops below a preset threshold. It features an adjustable delay time for the RESET signal, which can be configured using an external capacitor. The device is particularly suited for applications requiring low power consumption, such as battery-operated devices.

#### Typical Applications:
- **Microprocessor and DSP Applications:** The TPS3808G01 is ideal for microcontroller and digital signal processor applications where voltage monitoring is critical.
- **Computers:** It can be used in notebook and desktop computers to ensure proper operation during power fluctuations.
- **Portable Devices:** The low power consumption makes it suitable for PDAs and handheld products.
- **FPGA and ASIC Applications:** It is also applicable in FPGA and ASIC designs where voltage supervision is necessary.

This component is essential for ensuring reliable operation in various electronic systems by providing a reset function that protects against voltage drops and power interruptions.