

================================================================
== Vivado HLS Report for 'Loop_1_proc221'
================================================================
* Date:           Fri Dec 15 20:47:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.638|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16396|  16396|  16396|  16396|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  16394|  16394|        12|          1|          1|  16384|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %stream_out_V_dest_V, i1* %stream_out_V_id_V, i1* %stream_out_V_last_V, i1* %stream_out_V_user_V, i4* %stream_out_V_strb_V, i4* %stream_out_V_keep_V, i32* %stream_out_V_data_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr8_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr8_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %newFuncRoot ], [ %i, %hls_label_34 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.31ns)   --->   "%icmp_ln1299 = icmp eq i15 %i_0, -16384" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 25 'icmp' 'icmp_ln1299' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.94ns)   --->   "%i = add i15 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1299, label %.exitStub, label %hls_label_34" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 29 'read' 'empty' <Predicate = (!icmp_ln1299)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 30 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 31 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 32 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 33 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 34 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 35 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %tmp_data_V to i21" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 36 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %tmp_data_V to i20" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 37 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %tmp_data_V, i8 0)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %shl_ln to i21" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 39 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.19ns)   --->   "%tmp_V = sub i21 %sext_ln1118, %sext_ln1116" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 40 'sub' 'tmp_V' <Predicate = (!icmp_ln1299)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i21 %tmp_V to i20" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 41 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.44ns)   --->   "%icmp_ln935 = icmp eq i20 %shl_ln, %sext_ln1116_1" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 42 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_V, i32 20)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 43 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln1299)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.96>
ST_4 : Operation 44 [1/1] (2.19ns)   --->   "%sub_ln939 = sub i20 0, %trunc_ln1118" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 44 'sub' 'sub_ln939' <Predicate = (!icmp_ln1299 & p_Result_11 & !icmp_ln935)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%tmp_V_1 = select i1 %p_Result_11, i20 %sub_ln939, i20 %trunc_ln1118" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 45 'select' 'tmp_V_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln938 = zext i20 %tmp_V_1 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 46 'zext' 'zext_ln938' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i44 @llvm.part.select.i44(i44 %zext_ln938, i32 43, i32 0) nounwind" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 -1, i44 %p_Result_s)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 48 'bitconcatenate' 'p_Result_12' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.06ns)   --->   "%tmp_s = call i64 @llvm.cttz.i64(i64 %p_Result_12, i1 true) nounwind" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 49 'cttz' 'tmp_s' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_s to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 50 'trunc' 'l' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp_s to i8" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 51 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.55>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 44, %l" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 52 'sub' 'sub_ln944' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 53 'add' 'lsb_index' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_81 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 54 'partselect' 'tmp_81' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_81, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 55 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 56 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 5, %trunc_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i44 -1, %zext_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_3 = and i44 %zext_ln938, %lshr_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 60 'and' 'p_Result_3' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i44 %p_Result_3, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 61 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 62 'and' 'a' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 63 'bitselect' 'tmp_82' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_82, true" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 64 'xor' 'xor_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %zext_ln938, i32 %lsb_index)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 65 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_4, %xor_ln949" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 66 'and' 'and_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 67 'or' 'or_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %lsb_index, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 69 'icmp' 'icmp_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln938_1 = zext i20 %tmp_V_1 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 70 'zext' 'zext_ln938_1' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 71 'add' 'add_ln954' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i32 %zext_ln938_1, %add_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 72 'lshr' 'lshr_ln954' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 73 'sub' 'sub_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %sub_ln954 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 74 'zext' 'zext_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln954 = shl i44 %zext_ln938, %zext_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 75 'shl' 'shl_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln954 = trunc i44 %shl_ln954 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 76 'trunc' 'trunc_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i32 %lshr_ln954, i32 %trunc_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 77 'select' 'm' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_1 = add i32 %m, %or_ln" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 78 'add' 'm_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_1, i32 1, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 79 'partselect' 'm_4' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_1, i32 25)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 80 'bitselect' 'tmp_83' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.61>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%m_5 = zext i31 %m_4 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 81 'zext' 'm_5' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_83, i8 127, i8 126" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 82 'select' 'select_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 40, %trunc_ln943" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 83 'sub' 'sub_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 84 'add' 'add_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_11, i8 %add_ln964)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 85 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_5, i9 %tmp_44, i32 23, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 86 'partset' 'p_Result_13' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_13 to float" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 87 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.69ns)   --->   "%data_util = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 88 'select' 'data_util' <Predicate = (!icmp_ln1299)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_39 = fcmp ogt float %data_util, 2.550000e+02" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 89 'fcmp' 'tmp_39' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln1305 = bitcast float %data_util to i32" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 90 'bitcast' 'bitcast_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1305, i32 23, i32 30)" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 91 'partselect' 'tmp_38' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1305 = trunc i32 %bitcast_ln1305 to i23" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 92 'trunc' 'trunc_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln1305 = icmp ne i8 %tmp_38, -1" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 93 'icmp' 'icmp_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln1305_1 = icmp eq i23 %trunc_ln1305, 0" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 94 'icmp' 'icmp_ln1305_1' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node data_util_1)   --->   "%or_ln1305 = or i1 %icmp_ln1305_1, %icmp_ln1305" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 95 'or' 'or_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_39 = fcmp ogt float %data_util, 2.550000e+02" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 96 'fcmp' 'tmp_39' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node data_util_1)   --->   "%and_ln1305 = and i1 %or_ln1305, %tmp_39" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 97 'and' 'and_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_util_1 = select i1 %and_ln1305, float 2.550000e+02, float %data_util" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 98 'select' 'data_util_1' <Predicate = (!icmp_ln1299)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.43>
ST_10 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp olt float %data_util_1, 0.000000e+00" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 99 'fcmp' 'tmp_41' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.32>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln1307 = bitcast float %data_util_1 to i32" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 100 'bitcast' 'bitcast_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1307, i32 23, i32 30)" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 101 'partselect' 'tmp_40' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1307 = trunc i32 %bitcast_ln1307 to i23" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 102 'trunc' 'trunc_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln1307 = icmp ne i8 %tmp_40, -1" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 103 'icmp' 'icmp_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln1307_1 = icmp eq i23 %trunc_ln1307, 0" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 104 'icmp' 'icmp_ln1307_1' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%or_ln1307 = or i1 %icmp_ln1307_1, %icmp_ln1307" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 105 'or' 'or_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp olt float %data_util_1, 0.000000e+00" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 106 'fcmp' 'tmp_41' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%and_ln1307 = and i1 %or_ln1307, %tmp_41" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 107 'and' 'and_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_41 = select i1 %and_ln1307, i32 0, i32 %bitcast_ln1307" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 108 'select' 'p_Val2_41' <Predicate = (!icmp_ln1299)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_41, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 109 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_41, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 110 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_41 to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 111 'trunc' 'tmp_V_3' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_2 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 112 'zext' 'zext_ln339' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 113 'add' 'add_ln339' <Predicate = (!icmp_ln1299)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 114 'bitselect' 'isNeg' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 115 'sub' 'sub_ln1311' <Predicate = (!icmp_ln1299)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.63>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 116 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 117 'zext' 'zext_ln682' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 118 'sext' 'sext_ln1311' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 119 'select' 'ush' <Predicate = (!icmp_ln1299)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 120 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 121 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 122 'zext' 'zext_ln1287' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 123 'lshr' 'r_V' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r_V_4 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 124 'shl' 'r_V_4' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 125 'bitselect' 'tmp_86' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln662 = zext i1 %tmp_86 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 126 'zext' 'zext_ln662' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_4, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 127 'partselect' 'tmp_126' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_126" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 128 'select' 'p_Val2_s' <Predicate = (!icmp_ln1299)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_s" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 129 'sub' 'result_V_1' <Predicate = (!icmp_ln1299 & p_Result_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.69ns)   --->   "%p_Val2_43 = select i1 %p_Result_14, i32 %result_V_1, i32 %p_Val2_s" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 130 'select' 'p_Val2_43' <Predicate = (!icmp_ln1299)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %p_Val2_43, i4 %tmp_keep_V, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1316]   --->   Operation 131 'write' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)" [FSRCNN_V1/FSRCNN.cpp:1300]   --->   Operation 132 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1301]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %p_Val2_43, i4 %tmp_keep_V, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1316]   --->   Operation 134 'write' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:1317]   --->   Operation 135 'specregionend' 'empty_281' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 136 'br' <Predicate = (!icmp_ln1299)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', FSRCNN_V1/FSRCNN.cpp:1299) [25]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FSRCNN_V1/FSRCNN.cpp:1299) [25]  (0 ns)
	'icmp' operation ('icmp_ln1299', FSRCNN_V1/FSRCNN.cpp:1299) [26]  (2.32 ns)

 <State 3>: 6.07ns
The critical path consists of the following:
	fifo read on port 'corr8_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1302) [33]  (3.63 ns)
	'icmp' operation ('icmp_ln935', FSRCNN_V1/FSRCNN.cpp:1303) [46]  (2.44 ns)

 <State 4>: 6.97ns
The critical path consists of the following:
	'sub' operation ('sub_ln939', FSRCNN_V1/FSRCNN.cpp:1303) [48]  (2.2 ns)
	'select' operation ('tmp.V', FSRCNN_V1/FSRCNN.cpp:1303) [49]  (0.708 ns)
	'cttz' operation ('tmp_s', FSRCNN_V1/FSRCNN.cpp:1303) [54]  (4.06 ns)

 <State 5>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', FSRCNN_V1/FSRCNN.cpp:1303) [56]  (2.55 ns)
	'add' operation ('lsb_index', FSRCNN_V1/FSRCNN.cpp:1303) [57]  (2.55 ns)
	'icmp' operation ('icmp_ln947', FSRCNN_V1/FSRCNN.cpp:1303) [59]  (2.47 ns)
	'and' operation ('a', FSRCNN_V1/FSRCNN.cpp:1303) [66]  (0 ns)
	'or' operation ('or_ln949', FSRCNN_V1/FSRCNN.cpp:1303) [71]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln954', FSRCNN_V1/FSRCNN.cpp:1303) [74]  (2.55 ns)
	'lshr' operation ('lshr_ln954', FSRCNN_V1/FSRCNN.cpp:1303) [75]  (0 ns)
	'select' operation ('m', FSRCNN_V1/FSRCNN.cpp:1303) [80]  (0 ns)
	'add' operation ('m', FSRCNN_V1/FSRCNN.cpp:1303) [81]  (4.42 ns)

 <State 7>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964', FSRCNN_V1/FSRCNN.cpp:1303) [85]  (1.25 ns)
	'add' operation ('add_ln964', FSRCNN_V1/FSRCNN.cpp:1303) [88]  (3.67 ns)
	'select' operation ('data_util', FSRCNN_V1/FSRCNN.cpp:1303) [92]  (0.698 ns)

 <State 8>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', FSRCNN_V1/FSRCNN.cpp:1305) [99]  (5.43 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', FSRCNN_V1/FSRCNN.cpp:1305) [99]  (5.43 ns)
	'and' operation ('and_ln1305', FSRCNN_V1/FSRCNN.cpp:1305) [100]  (0 ns)
	'select' operation ('data_util', FSRCNN_V1/FSRCNN.cpp:1305) [101]  (0.978 ns)

 <State 10>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', FSRCNN_V1/FSRCNN.cpp:1307) [108]  (5.43 ns)

 <State 11>: 8.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', FSRCNN_V1/FSRCNN.cpp:1307) [108]  (5.43 ns)
	'and' operation ('and_ln1307', FSRCNN_V1/FSRCNN.cpp:1307) [109]  (0 ns)
	'select' operation ('val', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [110]  (0.978 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [117]  (1.92 ns)

 <State 12>: 8.64ns
The critical path consists of the following:
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [121]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [125]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [130]  (4.42 ns)
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [131]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309) [132]  (0.698 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
