
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ff8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005094  08008188  08008188  00018188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d21c  0800d21c  00020118  2**0
                  CONTENTS
  4 .ARM          00000008  0800d21c  0800d21c  0001d21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d224  0800d224  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d224  0800d224  0001d224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d228  0800d228  0001d228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  0800d22c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013a28  20000118  0800d344  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013b40  0800d344  00023b40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ece9  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a6c  00000000  00000000  0002ee31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  000318a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c60  00000000  00000000  00032668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024042  00000000  00000000  000332c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001239f  00000000  00000000  0005730a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cba9a  00000000  00000000  000696a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135143  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe0  00000000  00000000  00135194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008170 	.word	0x08008170

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	08008170 	.word	0x08008170

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <FL_Input>:
//--------------------------------------------------------------
// @brief Function load input into structs
// @details This function loads the different arguments into the assigned structs
//--------------------------------------------------------------
void FL_Input()
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	switch(input.line_rx_buffer[firstCharacter])
 8000598:	4bbe      	ldr	r3, [pc, #760]	; (8000894 <FL_Input+0x300>)
 800059a:	785b      	ldrb	r3, [r3, #1]
 800059c:	3b62      	subs	r3, #98	; 0x62
 800059e:	2b12      	cmp	r3, #18
 80005a0:	f200 8174 	bhi.w	800088c <FL_Input+0x2f8>
 80005a4:	a201      	add	r2, pc, #4	; (adr r2, 80005ac <FL_Input+0x18>)
 80005a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005aa:	bf00      	nop
 80005ac:	0800080b 	.word	0x0800080b
 80005b0:	08000867 	.word	0x08000867
 80005b4:	0800088d 	.word	0x0800088d
 80005b8:	0800088d 	.word	0x0800088d
 80005bc:	0800088d 	.word	0x0800088d
 80005c0:	0800088d 	.word	0x0800088d
 80005c4:	0800088d 	.word	0x0800088d
 80005c8:	0800088d 	.word	0x0800088d
 80005cc:	0800088d 	.word	0x0800088d
 80005d0:	0800088d 	.word	0x0800088d
 80005d4:	080005f9 	.word	0x080005f9
 80005d8:	0800088d 	.word	0x0800088d
 80005dc:	0800088d 	.word	0x0800088d
 80005e0:	0800088d 	.word	0x0800088d
 80005e4:	0800088d 	.word	0x0800088d
 80005e8:	0800088d 	.word	0x0800088d
 80005ec:	08000741 	.word	0x08000741
 80005f0:	0800088d 	.word	0x0800088d
 80005f4:	08000699 	.word	0x08000699
	{
		case line:	//if the function line is called
			if(checkFunctionLen(lineLen) == false)
 80005f8:	2006      	movs	r0, #6
 80005fa:	f000 f9f5 	bl	80009e8 <checkFunctionLen>
 80005fe:	4603      	mov	r3, r0
 8000600:	f083 0301 	eor.w	r3, r3, #1
 8000604:	b2db      	uxtb	r3, r3
 8000606:	2b00      	cmp	r3, #0
 8000608:	f000 8162 	beq.w	80008d0 <FL_Input+0x33c>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 800060c:	2200      	movs	r2, #0
 800060e:	49a2      	ldr	r1, [pc, #648]	; (8000898 <FL_Input+0x304>)
 8000610:	2001      	movs	r0, #1
 8000612:	f000 f969 	bl	80008e8 <arg>
				line_s.x1 = atoi(string_container);	//stores the information from argument 1 into line struct
 8000616:	48a0      	ldr	r0, [pc, #640]	; (8000898 <FL_Input+0x304>)
 8000618:	f006 fd52 	bl	80070c0 <atoi>
 800061c:	4603      	mov	r3, r0
 800061e:	b29a      	uxth	r2, r3
 8000620:	4b9e      	ldr	r3, [pc, #632]	; (800089c <FL_Input+0x308>)
 8000622:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);	//etc
 8000624:	2200      	movs	r2, #0
 8000626:	499c      	ldr	r1, [pc, #624]	; (8000898 <FL_Input+0x304>)
 8000628:	2002      	movs	r0, #2
 800062a:	f000 f95d 	bl	80008e8 <arg>
				line_s.y1 = atoi(string_container);
 800062e:	489a      	ldr	r0, [pc, #616]	; (8000898 <FL_Input+0x304>)
 8000630:	f006 fd46 	bl	80070c0 <atoi>
 8000634:	4603      	mov	r3, r0
 8000636:	b29a      	uxth	r2, r3
 8000638:	4b98      	ldr	r3, [pc, #608]	; (800089c <FL_Input+0x308>)
 800063a:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 800063c:	2200      	movs	r2, #0
 800063e:	4996      	ldr	r1, [pc, #600]	; (8000898 <FL_Input+0x304>)
 8000640:	2003      	movs	r0, #3
 8000642:	f000 f951 	bl	80008e8 <arg>
				line_s.x2 = atoi(string_container);
 8000646:	4894      	ldr	r0, [pc, #592]	; (8000898 <FL_Input+0x304>)
 8000648:	f006 fd3a 	bl	80070c0 <atoi>
 800064c:	4603      	mov	r3, r0
 800064e:	b29a      	uxth	r2, r3
 8000650:	4b92      	ldr	r3, [pc, #584]	; (800089c <FL_Input+0x308>)
 8000652:	809a      	strh	r2, [r3, #4]
				arg(argumentFOUR, string_container, NOTEXT);
 8000654:	2200      	movs	r2, #0
 8000656:	4990      	ldr	r1, [pc, #576]	; (8000898 <FL_Input+0x304>)
 8000658:	2004      	movs	r0, #4
 800065a:	f000 f945 	bl	80008e8 <arg>
				line_s.y2 = atoi(string_container);
 800065e:	488e      	ldr	r0, [pc, #568]	; (8000898 <FL_Input+0x304>)
 8000660:	f006 fd2e 	bl	80070c0 <atoi>
 8000664:	4603      	mov	r3, r0
 8000666:	b29a      	uxth	r2, r3
 8000668:	4b8c      	ldr	r3, [pc, #560]	; (800089c <FL_Input+0x308>)
 800066a:	80da      	strh	r2, [r3, #6]
				arg(argumentFIVE, string_container, NOTEXT);
 800066c:	2200      	movs	r2, #0
 800066e:	498a      	ldr	r1, [pc, #552]	; (8000898 <FL_Input+0x304>)
 8000670:	2005      	movs	r0, #5
 8000672:	f000 f939 	bl	80008e8 <arg>
				strcpy(line_s.color, string_container);
 8000676:	4988      	ldr	r1, [pc, #544]	; (8000898 <FL_Input+0x304>)
 8000678:	4889      	ldr	r0, [pc, #548]	; (80008a0 <FL_Input+0x30c>)
 800067a:	f006 fd6f 	bl	800715c <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 800067e:	2200      	movs	r2, #0
 8000680:	4985      	ldr	r1, [pc, #532]	; (8000898 <FL_Input+0x304>)
 8000682:	2006      	movs	r0, #6
 8000684:	f000 f930 	bl	80008e8 <arg>
				line_s.weight = atoi(string_container);
 8000688:	4883      	ldr	r0, [pc, #524]	; (8000898 <FL_Input+0x304>)
 800068a:	f006 fd19 	bl	80070c0 <atoi>
 800068e:	4603      	mov	r3, r0
 8000690:	b2da      	uxtb	r2, r3
 8000692:	4b82      	ldr	r3, [pc, #520]	; (800089c <FL_Input+0x308>)
 8000694:	751a      	strb	r2, [r3, #20]
				break;
 8000696:	e124      	b.n	80008e2 <FL_Input+0x34e>
			}
			else break;
		case text:	//if the function text is called
			if(checkFunctionLen(textLen) == false)
 8000698:	2007      	movs	r0, #7
 800069a:	f000 f9a5 	bl	80009e8 <checkFunctionLen>
 800069e:	4603      	mov	r3, r0
 80006a0:	f083 0301 	eor.w	r3, r3, #1
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	f000 8114 	beq.w	80008d4 <FL_Input+0x340>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 80006ac:	2200      	movs	r2, #0
 80006ae:	497a      	ldr	r1, [pc, #488]	; (8000898 <FL_Input+0x304>)
 80006b0:	2001      	movs	r0, #1
 80006b2:	f000 f919 	bl	80008e8 <arg>
				text_s.xlup = atoi(string_container);	//stores the information from argument 1 into text struct
 80006b6:	4878      	ldr	r0, [pc, #480]	; (8000898 <FL_Input+0x304>)
 80006b8:	f006 fd02 	bl	80070c0 <atoi>
 80006bc:	4603      	mov	r3, r0
 80006be:	b29a      	uxth	r2, r3
 80006c0:	4b78      	ldr	r3, [pc, #480]	; (80008a4 <FL_Input+0x310>)
 80006c2:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);	//etc
 80006c4:	2200      	movs	r2, #0
 80006c6:	4974      	ldr	r1, [pc, #464]	; (8000898 <FL_Input+0x304>)
 80006c8:	2002      	movs	r0, #2
 80006ca:	f000 f90d 	bl	80008e8 <arg>
				text_s.ylup = atoi(string_container);
 80006ce:	4872      	ldr	r0, [pc, #456]	; (8000898 <FL_Input+0x304>)
 80006d0:	f006 fcf6 	bl	80070c0 <atoi>
 80006d4:	4603      	mov	r3, r0
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	4b72      	ldr	r3, [pc, #456]	; (80008a4 <FL_Input+0x310>)
 80006da:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 80006dc:	2200      	movs	r2, #0
 80006de:	496e      	ldr	r1, [pc, #440]	; (8000898 <FL_Input+0x304>)
 80006e0:	2003      	movs	r0, #3
 80006e2:	f000 f901 	bl	80008e8 <arg>
				strcpy(text_s.color, string_container);
 80006e6:	496c      	ldr	r1, [pc, #432]	; (8000898 <FL_Input+0x304>)
 80006e8:	486f      	ldr	r0, [pc, #444]	; (80008a8 <FL_Input+0x314>)
 80006ea:	f006 fd37 	bl	800715c <strcpy>
				arg(argumentFOUR, string_container, YESTEXT);
 80006ee:	2201      	movs	r2, #1
 80006f0:	4969      	ldr	r1, [pc, #420]	; (8000898 <FL_Input+0x304>)
 80006f2:	2004      	movs	r0, #4
 80006f4:	f000 f8f8 	bl	80008e8 <arg>
				strcpy(text_s.textin, string_container);
 80006f8:	4967      	ldr	r1, [pc, #412]	; (8000898 <FL_Input+0x304>)
 80006fa:	486c      	ldr	r0, [pc, #432]	; (80008ac <FL_Input+0x318>)
 80006fc:	f006 fd2e 	bl	800715c <strcpy>
				arg(argumentFIVE, string_container, NOTEXT);
 8000700:	2200      	movs	r2, #0
 8000702:	4965      	ldr	r1, [pc, #404]	; (8000898 <FL_Input+0x304>)
 8000704:	2005      	movs	r0, #5
 8000706:	f000 f8ef 	bl	80008e8 <arg>
				strcpy(text_s.fontname, string_container);
 800070a:	4963      	ldr	r1, [pc, #396]	; (8000898 <FL_Input+0x304>)
 800070c:	4868      	ldr	r0, [pc, #416]	; (80008b0 <FL_Input+0x31c>)
 800070e:	f006 fd25 	bl	800715c <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 8000712:	2200      	movs	r2, #0
 8000714:	4960      	ldr	r1, [pc, #384]	; (8000898 <FL_Input+0x304>)
 8000716:	2006      	movs	r0, #6
 8000718:	f000 f8e6 	bl	80008e8 <arg>
				text_s.fontsize = atoi(string_container);
 800071c:	485e      	ldr	r0, [pc, #376]	; (8000898 <FL_Input+0x304>)
 800071e:	f006 fccf 	bl	80070c0 <atoi>
 8000722:	4603      	mov	r3, r0
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4b5f      	ldr	r3, [pc, #380]	; (80008a4 <FL_Input+0x310>)
 8000728:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
				arg(argumentSEVEN, string_container, NOTEXT);
 800072c:	2200      	movs	r2, #0
 800072e:	495a      	ldr	r1, [pc, #360]	; (8000898 <FL_Input+0x304>)
 8000730:	2007      	movs	r0, #7
 8000732:	f000 f8d9 	bl	80008e8 <arg>
				strcpy(text_s.fontstyle, string_container);
 8000736:	4958      	ldr	r1, [pc, #352]	; (8000898 <FL_Input+0x304>)
 8000738:	485e      	ldr	r0, [pc, #376]	; (80008b4 <FL_Input+0x320>)
 800073a:	f006 fd0f 	bl	800715c <strcpy>
				break;
 800073e:	e0d0      	b.n	80008e2 <FL_Input+0x34e>
			}
			else break;
		case rectangle:	//if the function rectangle is called
			if(checkFunctionLen(rectangleLen) == false)
 8000740:	2008      	movs	r0, #8
 8000742:	f000 f951 	bl	80009e8 <checkFunctionLen>
 8000746:	4603      	mov	r3, r0
 8000748:	f083 0301 	eor.w	r3, r3, #1
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	f000 80c2 	beq.w	80008d8 <FL_Input+0x344>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 8000754:	2200      	movs	r2, #0
 8000756:	4950      	ldr	r1, [pc, #320]	; (8000898 <FL_Input+0x304>)
 8000758:	2001      	movs	r0, #1
 800075a:	f000 f8c5 	bl	80008e8 <arg>
				rectangle_s.xlup = atoi(string_container);	//stores the information from argument 1 into rectangle struct
 800075e:	484e      	ldr	r0, [pc, #312]	; (8000898 <FL_Input+0x304>)
 8000760:	f006 fcae 	bl	80070c0 <atoi>
 8000764:	4603      	mov	r3, r0
 8000766:	b29a      	uxth	r2, r3
 8000768:	4b53      	ldr	r3, [pc, #332]	; (80008b8 <FL_Input+0x324>)
 800076a:	801a      	strh	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);
 800076c:	2200      	movs	r2, #0
 800076e:	494a      	ldr	r1, [pc, #296]	; (8000898 <FL_Input+0x304>)
 8000770:	2002      	movs	r0, #2
 8000772:	f000 f8b9 	bl	80008e8 <arg>
				rectangle_s.ylup = atoi(string_container);
 8000776:	4848      	ldr	r0, [pc, #288]	; (8000898 <FL_Input+0x304>)
 8000778:	f006 fca2 	bl	80070c0 <atoi>
 800077c:	4603      	mov	r3, r0
 800077e:	b29a      	uxth	r2, r3
 8000780:	4b4d      	ldr	r3, [pc, #308]	; (80008b8 <FL_Input+0x324>)
 8000782:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 8000784:	2200      	movs	r2, #0
 8000786:	4944      	ldr	r1, [pc, #272]	; (8000898 <FL_Input+0x304>)
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f8ad 	bl	80008e8 <arg>
				rectangle_s.width = atoi(string_container);
 800078e:	4842      	ldr	r0, [pc, #264]	; (8000898 <FL_Input+0x304>)
 8000790:	f006 fc96 	bl	80070c0 <atoi>
 8000794:	4603      	mov	r3, r0
 8000796:	b2da      	uxtb	r2, r3
 8000798:	4b47      	ldr	r3, [pc, #284]	; (80008b8 <FL_Input+0x324>)
 800079a:	711a      	strb	r2, [r3, #4]
				arg(argumentFOUR, string_container, NOTEXT);
 800079c:	2200      	movs	r2, #0
 800079e:	493e      	ldr	r1, [pc, #248]	; (8000898 <FL_Input+0x304>)
 80007a0:	2004      	movs	r0, #4
 80007a2:	f000 f8a1 	bl	80008e8 <arg>
				rectangle_s.height = atoi(string_container);
 80007a6:	483c      	ldr	r0, [pc, #240]	; (8000898 <FL_Input+0x304>)
 80007a8:	f006 fc8a 	bl	80070c0 <atoi>
 80007ac:	4603      	mov	r3, r0
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	4b41      	ldr	r3, [pc, #260]	; (80008b8 <FL_Input+0x324>)
 80007b2:	715a      	strb	r2, [r3, #5]
				arg(argumentFIVE, string_container, NOTEXT);
 80007b4:	2200      	movs	r2, #0
 80007b6:	4938      	ldr	r1, [pc, #224]	; (8000898 <FL_Input+0x304>)
 80007b8:	2005      	movs	r0, #5
 80007ba:	f000 f895 	bl	80008e8 <arg>
				strcpy(rectangle_s.color, string_container);
 80007be:	4936      	ldr	r1, [pc, #216]	; (8000898 <FL_Input+0x304>)
 80007c0:	483e      	ldr	r0, [pc, #248]	; (80008bc <FL_Input+0x328>)
 80007c2:	f006 fccb 	bl	800715c <strcpy>
				arg(argumentSIX, string_container, NOTEXT);
 80007c6:	2200      	movs	r2, #0
 80007c8:	4933      	ldr	r1, [pc, #204]	; (8000898 <FL_Input+0x304>)
 80007ca:	2006      	movs	r0, #6
 80007cc:	f000 f88c 	bl	80008e8 <arg>
				rectangle_s.filled = atoi(string_container);
 80007d0:	4831      	ldr	r0, [pc, #196]	; (8000898 <FL_Input+0x304>)
 80007d2:	f006 fc75 	bl	80070c0 <atoi>
 80007d6:	4603      	mov	r3, r0
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b37      	ldr	r3, [pc, #220]	; (80008b8 <FL_Input+0x324>)
 80007dc:	749a      	strb	r2, [r3, #18]
				arg(argumentSEVEN, string_container, NOTEXT);
 80007de:	2200      	movs	r2, #0
 80007e0:	492d      	ldr	r1, [pc, #180]	; (8000898 <FL_Input+0x304>)
 80007e2:	2007      	movs	r0, #7
 80007e4:	f000 f880 	bl	80008e8 <arg>
				strcpy(rectangle_s.bordercolor, string_container);
 80007e8:	492b      	ldr	r1, [pc, #172]	; (8000898 <FL_Input+0x304>)
 80007ea:	4835      	ldr	r0, [pc, #212]	; (80008c0 <FL_Input+0x32c>)
 80007ec:	f006 fcb6 	bl	800715c <strcpy>
				arg(argumentEIGHT, string_container, NOTEXT);
 80007f0:	2200      	movs	r2, #0
 80007f2:	4929      	ldr	r1, [pc, #164]	; (8000898 <FL_Input+0x304>)
 80007f4:	2008      	movs	r0, #8
 80007f6:	f000 f877 	bl	80008e8 <arg>
				rectangle_s.linewidth = atoi(string_container);
 80007fa:	4827      	ldr	r0, [pc, #156]	; (8000898 <FL_Input+0x304>)
 80007fc:	f006 fc60 	bl	80070c0 <atoi>
 8000800:	4603      	mov	r3, r0
 8000802:	b2da      	uxtb	r2, r3
 8000804:	4b2c      	ldr	r3, [pc, #176]	; (80008b8 <FL_Input+0x324>)
 8000806:	77da      	strb	r2, [r3, #31]
				break;
 8000808:	e06b      	b.n	80008e2 <FL_Input+0x34e>
			}
			else break;
		case bitmap:	//if the function bitmap is called
			if(checkFunctionLen(bitmapLen) == false)
 800080a:	2003      	movs	r0, #3
 800080c:	f000 f8ec 	bl	80009e8 <checkFunctionLen>
 8000810:	4603      	mov	r3, r0
 8000812:	f083 0301 	eor.w	r3, r3, #1
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	d05f      	beq.n	80008dc <FL_Input+0x348>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 800081c:	2200      	movs	r2, #0
 800081e:	491e      	ldr	r1, [pc, #120]	; (8000898 <FL_Input+0x304>)
 8000820:	2001      	movs	r0, #1
 8000822:	f000 f861 	bl	80008e8 <arg>
				bitmap_s.nr = atoi(string_container);	//stores the information from argument 1 into bitmap struct
 8000826:	481c      	ldr	r0, [pc, #112]	; (8000898 <FL_Input+0x304>)
 8000828:	f006 fc4a 	bl	80070c0 <atoi>
 800082c:	4603      	mov	r3, r0
 800082e:	b2da      	uxtb	r2, r3
 8000830:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <FL_Input+0x330>)
 8000832:	701a      	strb	r2, [r3, #0]
				arg(argumentTWO, string_container, NOTEXT);
 8000834:	2200      	movs	r2, #0
 8000836:	4918      	ldr	r1, [pc, #96]	; (8000898 <FL_Input+0x304>)
 8000838:	2002      	movs	r0, #2
 800083a:	f000 f855 	bl	80008e8 <arg>
				bitmap_s.xlup = atoi(string_container);
 800083e:	4816      	ldr	r0, [pc, #88]	; (8000898 <FL_Input+0x304>)
 8000840:	f006 fc3e 	bl	80070c0 <atoi>
 8000844:	4603      	mov	r3, r0
 8000846:	b29a      	uxth	r2, r3
 8000848:	4b1e      	ldr	r3, [pc, #120]	; (80008c4 <FL_Input+0x330>)
 800084a:	805a      	strh	r2, [r3, #2]
				arg(argumentTHREE, string_container, NOTEXT);
 800084c:	2200      	movs	r2, #0
 800084e:	4912      	ldr	r1, [pc, #72]	; (8000898 <FL_Input+0x304>)
 8000850:	2003      	movs	r0, #3
 8000852:	f000 f849 	bl	80008e8 <arg>
				bitmap_s.ylup = atoi(string_container);
 8000856:	4810      	ldr	r0, [pc, #64]	; (8000898 <FL_Input+0x304>)
 8000858:	f006 fc32 	bl	80070c0 <atoi>
 800085c:	4603      	mov	r3, r0
 800085e:	b29a      	uxth	r2, r3
 8000860:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <FL_Input+0x330>)
 8000862:	809a      	strh	r2, [r3, #4]
				break;
 8000864:	e03d      	b.n	80008e2 <FL_Input+0x34e>
			}
			else break;
		case clearscreen:	//if the function clearscreen is called
			if(checkFunctionLen(clearscreenLen) == false)
 8000866:	2001      	movs	r0, #1
 8000868:	f000 f8be 	bl	80009e8 <checkFunctionLen>
 800086c:	4603      	mov	r3, r0
 800086e:	f083 0301 	eor.w	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d033      	beq.n	80008e0 <FL_Input+0x34c>
			{
				arg(argumentONE, string_container, NOTEXT);	//collects the information from argument 1
 8000878:	2200      	movs	r2, #0
 800087a:	4907      	ldr	r1, [pc, #28]	; (8000898 <FL_Input+0x304>)
 800087c:	2001      	movs	r0, #1
 800087e:	f000 f833 	bl	80008e8 <arg>
				strcpy(clearscreen_s.color, string_container);	//stores the information from argument 1 into line struct
 8000882:	4905      	ldr	r1, [pc, #20]	; (8000898 <FL_Input+0x304>)
 8000884:	4810      	ldr	r0, [pc, #64]	; (80008c8 <FL_Input+0x334>)
 8000886:	f006 fc69 	bl	800715c <strcpy>
				break;
 800088a:	e02a      	b.n	80008e2 <FL_Input+0x34e>
			}
			else break;
		default:
			printf("The function name is not correct");
 800088c:	480f      	ldr	r0, [pc, #60]	; (80008cc <FL_Input+0x338>)
 800088e:	f006 fc4d 	bl	800712c <iprintf>
			break;
 8000892:	e026      	b.n	80008e2 <FL_Input+0x34e>
 8000894:	200008fc 	.word	0x200008fc
 8000898:	20000134 	.word	0x20000134
 800089c:	200001b4 	.word	0x200001b4
 80008a0:	200001bc 	.word	0x200001bc
 80008a4:	20000200 	.word	0x20000200
 80008a8:	20000204 	.word	0x20000204
 80008ac:	20000210 	.word	0x20000210
 80008b0:	20000290 	.word	0x20000290
 80008b4:	200002af 	.word	0x200002af
 80008b8:	200001e0 	.word	0x200001e0
 80008bc:	200001e6 	.word	0x200001e6
 80008c0:	200001f3 	.word	0x200001f3
 80008c4:	200001cc 	.word	0x200001cc
 80008c8:	200001d4 	.word	0x200001d4
 80008cc:	08008188 	.word	0x08008188
			else break;
 80008d0:	bf00      	nop
 80008d2:	e006      	b.n	80008e2 <FL_Input+0x34e>
			else break;
 80008d4:	bf00      	nop
 80008d6:	e004      	b.n	80008e2 <FL_Input+0x34e>
			else break;
 80008d8:	bf00      	nop
 80008da:	e002      	b.n	80008e2 <FL_Input+0x34e>
			else break;
 80008dc:	bf00      	nop
 80008de:	e000      	b.n	80008e2 <FL_Input+0x34e>
			else break;
 80008e0:	bf00      	nop
	}

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop

080008e8 <arg>:
// @param[in] a: The variable that determines which argument has to be read
// @param[in] *string_container: A pointer where the string will be put into
// @param[in] text_trigger: A boolean that determines if the argument is a text or not
//--------------------------------------------------------------
void arg(uint8_t a,char *string_container ,bool text_trigger)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	71fb      	strb	r3, [r7, #7]
 80008f4:	4613      	mov	r3, r2
 80008f6:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;	//counter
 80008f8:	2300      	movs	r3, #0
 80008fa:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;	//counter
 80008fc:	2300      	movs	r3, #0
 80008fe:	73bb      	strb	r3, [r7, #14]
	uint8_t arg_counter = 0;	//is needed to check what argument is currently beeing read
 8000900:	2300      	movs	r3, #0
 8000902:	737b      	strb	r3, [r7, #13]
	uint8_t arg_character_counter = 0;	//checks what the current character from the argument is
 8000904:	2300      	movs	r3, #0
 8000906:	733b      	strb	r3, [r7, #12]
	for (j=0; j<input.msglen; j++)	//cleans string container
 8000908:	2300      	movs	r3, #0
 800090a:	73bb      	strb	r3, [r7, #14]
 800090c:	e007      	b.n	800091e <arg+0x36>
	string_container[j] = 0;
 800090e:	7bbb      	ldrb	r3, [r7, #14]
 8000910:	683a      	ldr	r2, [r7, #0]
 8000912:	4413      	add	r3, r2
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
	for (j=0; j<input.msglen; j++)	//cleans string container
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	3301      	adds	r3, #1
 800091c:	73bb      	strb	r3, [r7, #14]
 800091e:	7bba      	ldrb	r2, [r7, #14]
 8000920:	4b30      	ldr	r3, [pc, #192]	; (80009e4 <arg+0xfc>)
 8000922:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000926:	429a      	cmp	r2, r3
 8000928:	dbf1      	blt.n	800090e <arg+0x26>
	while(i <= input.msglen)
 800092a:	e04e      	b.n	80009ca <arg+0xe2>
			{
				if(input.line_rx_buffer[i] == ',')	//if current character is a ',' the argument counter goes up
 800092c:	7bfb      	ldrb	r3, [r7, #15]
 800092e:	4a2d      	ldr	r2, [pc, #180]	; (80009e4 <arg+0xfc>)
 8000930:	4413      	add	r3, r2
 8000932:	785b      	ldrb	r3, [r3, #1]
 8000934:	2b2c      	cmp	r3, #44	; 0x2c
 8000936:	d106      	bne.n	8000946 <arg+0x5e>
				{
					arg_counter++;
 8000938:	7b7b      	ldrb	r3, [r7, #13]
 800093a:	3301      	adds	r3, #1
 800093c:	737b      	strb	r3, [r7, #13]
					i++;
 800093e:	7bfb      	ldrb	r3, [r7, #15]
 8000940:	3301      	adds	r3, #1
 8000942:	73fb      	strb	r3, [r7, #15]
 8000944:	e041      	b.n	80009ca <arg+0xe2>
				}
				else if(input.line_rx_buffer[i] == ' ' && text_trigger == false)	//if its a space it doesnt get read
 8000946:	7bfb      	ldrb	r3, [r7, #15]
 8000948:	4a26      	ldr	r2, [pc, #152]	; (80009e4 <arg+0xfc>)
 800094a:	4413      	add	r3, r2
 800094c:	785b      	ldrb	r3, [r3, #1]
 800094e:	2b20      	cmp	r3, #32
 8000950:	d109      	bne.n	8000966 <arg+0x7e>
 8000952:	79bb      	ldrb	r3, [r7, #6]
 8000954:	f083 0301 	eor.w	r3, r3, #1
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d003      	beq.n	8000966 <arg+0x7e>
				i++;
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	3301      	adds	r3, #1
 8000962:	73fb      	strb	r3, [r7, #15]
 8000964:	e031      	b.n	80009ca <arg+0xe2>
				else if(input.line_rx_buffer[i] == ' ' && text_trigger == true && arg_counter == a)	//if its a space but its in a text argument, it gets read
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	4a1e      	ldr	r2, [pc, #120]	; (80009e4 <arg+0xfc>)
 800096a:	4413      	add	r3, r2
 800096c:	785b      	ldrb	r3, [r3, #1]
 800096e:	2b20      	cmp	r3, #32
 8000970:	d115      	bne.n	800099e <arg+0xb6>
 8000972:	79bb      	ldrb	r3, [r7, #6]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d012      	beq.n	800099e <arg+0xb6>
 8000978:	7b7a      	ldrb	r2, [r7, #13]
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	429a      	cmp	r2, r3
 800097e:	d10e      	bne.n	800099e <arg+0xb6>
				{
					string_container[arg_character_counter++] = input.line_rx_buffer[i++];
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	73fa      	strb	r2, [r7, #15]
 8000986:	4619      	mov	r1, r3
 8000988:	7b3b      	ldrb	r3, [r7, #12]
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	733a      	strb	r2, [r7, #12]
 800098e:	461a      	mov	r2, r3
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	4413      	add	r3, r2
 8000994:	4a13      	ldr	r2, [pc, #76]	; (80009e4 <arg+0xfc>)
 8000996:	440a      	add	r2, r1
 8000998:	7852      	ldrb	r2, [r2, #1]
 800099a:	701a      	strb	r2, [r3, #0]
 800099c:	e015      	b.n	80009ca <arg+0xe2>
				}
				else if(arg_counter == a)	//if its a character in the correct argument it gets read
 800099e:	7b7a      	ldrb	r2, [r7, #13]
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	429a      	cmp	r2, r3
 80009a4:	d10e      	bne.n	80009c4 <arg+0xdc>
				string_container[arg_character_counter++] = input.line_rx_buffer[i++];
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	73fa      	strb	r2, [r7, #15]
 80009ac:	4619      	mov	r1, r3
 80009ae:	7b3b      	ldrb	r3, [r7, #12]
 80009b0:	1c5a      	adds	r2, r3, #1
 80009b2:	733a      	strb	r2, [r7, #12]
 80009b4:	461a      	mov	r2, r3
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	4413      	add	r3, r2
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <arg+0xfc>)
 80009bc:	440a      	add	r2, r1
 80009be:	7852      	ldrb	r2, [r2, #1]
 80009c0:	701a      	strb	r2, [r3, #0]
 80009c2:	e002      	b.n	80009ca <arg+0xe2>
				else i++;	//else skips
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
 80009c6:	3301      	adds	r3, #1
 80009c8:	73fb      	strb	r3, [r7, #15]
	while(i <= input.msglen)
 80009ca:	7bfa      	ldrb	r2, [r7, #15]
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <arg+0xfc>)
 80009ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80009d2:	429a      	cmp	r2, r3
 80009d4:	ddaa      	ble.n	800092c <arg+0x44>
			}
}
 80009d6:	bf00      	nop
 80009d8:	bf00      	nop
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	200008fc 	.word	0x200008fc

080009e8 <checkFunctionLen>:

bool checkFunctionLen(uint8_t functionLen)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	73fb      	strb	r3, [r7, #15]
	uint8_t arg_counter = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	73bb      	strb	r3, [r7, #14]
	bool error = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	737b      	strb	r3, [r7, #13]
	while(i <= input.msglen)
 80009fe:	e00f      	b.n	8000a20 <checkFunctionLen+0x38>
	{
		if(input.line_rx_buffer[i] == ',')	//if current character is a ',' the argument counter goes up
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	4a19      	ldr	r2, [pc, #100]	; (8000a68 <checkFunctionLen+0x80>)
 8000a04:	4413      	add	r3, r2
 8000a06:	785b      	ldrb	r3, [r3, #1]
 8000a08:	2b2c      	cmp	r3, #44	; 0x2c
 8000a0a:	d106      	bne.n	8000a1a <checkFunctionLen+0x32>
			{
				arg_counter++;
 8000a0c:	7bbb      	ldrb	r3, [r7, #14]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	73bb      	strb	r3, [r7, #14]
				i++;
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	3301      	adds	r3, #1
 8000a16:	73fb      	strb	r3, [r7, #15]
 8000a18:	e002      	b.n	8000a20 <checkFunctionLen+0x38>
			}
		else i++;
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	73fb      	strb	r3, [r7, #15]
	while(i <= input.msglen)
 8000a20:	7bfa      	ldrb	r2, [r7, #15]
 8000a22:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <checkFunctionLen+0x80>)
 8000a24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	dde9      	ble.n	8000a00 <checkFunctionLen+0x18>
	}
	if(arg_counter > functionLen)
 8000a2c:	7bba      	ldrb	r2, [r7, #14]
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d908      	bls.n	8000a46 <checkFunctionLen+0x5e>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"Warning: the input exceeds the maximum length of this function\n\r", sizeof("Warning: the input exceeds the maximum length of this function"),100);
 8000a34:	2364      	movs	r3, #100	; 0x64
 8000a36:	223f      	movs	r2, #63	; 0x3f
 8000a38:	490c      	ldr	r1, [pc, #48]	; (8000a6c <checkFunctionLen+0x84>)
 8000a3a:	480d      	ldr	r0, [pc, #52]	; (8000a70 <checkFunctionLen+0x88>)
 8000a3c:	f005 faf9 	bl	8006032 <HAL_UART_Transmit>
		error = false;
 8000a40:	2300      	movs	r3, #0
 8000a42:	737b      	strb	r3, [r7, #13]
 8000a44:	e00b      	b.n	8000a5e <checkFunctionLen+0x76>
	}
	else if(arg_counter < functionLen)
 8000a46:	7bba      	ldrb	r2, [r7, #14]
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d207      	bcs.n	8000a5e <checkFunctionLen+0x76>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"Error: not enough arguments for this function\n\r", sizeof("Error: not enough arguments for this function"),100);
 8000a4e:	2364      	movs	r3, #100	; 0x64
 8000a50:	222e      	movs	r2, #46	; 0x2e
 8000a52:	4908      	ldr	r1, [pc, #32]	; (8000a74 <checkFunctionLen+0x8c>)
 8000a54:	4806      	ldr	r0, [pc, #24]	; (8000a70 <checkFunctionLen+0x88>)
 8000a56:	f005 faec 	bl	8006032 <HAL_UART_Transmit>
		error = true;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	737b      	strb	r3, [r7, #13]
	}
	return error;
 8000a5e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200008fc 	.word	0x200008fc
 8000a6c:	080081ac 	.word	0x080081ac
 8000a70:	20000df0 	.word	0x20000df0
 8000a74:	080081f0 	.word	0x080081f0

08000a78 <Bitmap_init>:
//--------------------------------------------------------------
// @brief Initializes bitmap
// @details This function generates and initializes all the necessary memory and registers for the bitmaps to function
//--------------------------------------------------------------
void Bitmap_init()
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
	//----------------------------------------------------------
	// Generate lookup table
	//----------------------------------------------------------
	uint16_t i;

	for(i = 0; i < BM_AMOUNT; i++)
 8000a7e:	2300      	movs	r3, #0
 8000a80:	80fb      	strh	r3, [r7, #6]
 8000a82:	e08b      	b.n	8000b9c <Bitmap_init+0x124>
	{	if(i < ALPHABET_SIZE)
 8000a84:	88fb      	ldrh	r3, [r7, #6]
 8000a86:	2b19      	cmp	r3, #25
 8000a88:	d81c      	bhi.n	8000ac4 <Bitmap_init+0x4c>
		{
			bmLookup[i][ID] = ('a' + i);
 8000a8a:	88fb      	ldrh	r3, [r7, #6]
 8000a8c:	88fa      	ldrh	r2, [r7, #6]
 8000a8e:	3261      	adds	r2, #97	; 0x61
 8000a90:	b291      	uxth	r1, r2
 8000a92:	4a48      	ldr	r2, [pc, #288]	; (8000bb4 <Bitmap_init+0x13c>)
 8000a94:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000a98:	88fb      	ldrh	r3, [r7, #6]
 8000a9a:	4a46      	ldr	r2, [pc, #280]	; (8000bb4 <Bitmap_init+0x13c>)
 8000a9c:	00db      	lsls	r3, r3, #3
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2208      	movs	r2, #8
 8000aa2:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	4a43      	ldr	r2, [pc, #268]	; (8000bb4 <Bitmap_init+0x13c>)
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	4413      	add	r3, r2
 8000aac:	2208      	movs	r2, #8
 8000aae:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000ab0:	88fb      	ldrh	r3, [r7, #6]
 8000ab2:	88fa      	ldrh	r2, [r7, #6]
 8000ab4:	0192      	lsls	r2, r2, #6
 8000ab6:	b291      	uxth	r1, r2
 8000ab8:	4a3e      	ldr	r2, [pc, #248]	; (8000bb4 <Bitmap_init+0x13c>)
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	4413      	add	r3, r2
 8000abe:	460a      	mov	r2, r1
 8000ac0:	80da      	strh	r2, [r3, #6]
 8000ac2:	e068      	b.n	8000b96 <Bitmap_init+0x11e>
		}
		else if((i >= ALPHABET_SIZE) && (i < (ALPHABET_SIZE*2)))
 8000ac4:	88fb      	ldrh	r3, [r7, #6]
 8000ac6:	2b19      	cmp	r3, #25
 8000ac8:	d91f      	bls.n	8000b0a <Bitmap_init+0x92>
 8000aca:	88fb      	ldrh	r3, [r7, #6]
 8000acc:	2b33      	cmp	r3, #51	; 0x33
 8000ace:	d81c      	bhi.n	8000b0a <Bitmap_init+0x92>
		{
			bmLookup[i][ID] = ('A' + (i - 26));
 8000ad0:	88fb      	ldrh	r3, [r7, #6]
 8000ad2:	88fa      	ldrh	r2, [r7, #6]
 8000ad4:	3227      	adds	r2, #39	; 0x27
 8000ad6:	b291      	uxth	r1, r2
 8000ad8:	4a36      	ldr	r2, [pc, #216]	; (8000bb4 <Bitmap_init+0x13c>)
 8000ada:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000ade:	88fb      	ldrh	r3, [r7, #6]
 8000ae0:	4a34      	ldr	r2, [pc, #208]	; (8000bb4 <Bitmap_init+0x13c>)
 8000ae2:	00db      	lsls	r3, r3, #3
 8000ae4:	4413      	add	r3, r2
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	4a31      	ldr	r2, [pc, #196]	; (8000bb4 <Bitmap_init+0x13c>)
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	4413      	add	r3, r2
 8000af2:	2208      	movs	r2, #8
 8000af4:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000af6:	88fb      	ldrh	r3, [r7, #6]
 8000af8:	88fa      	ldrh	r2, [r7, #6]
 8000afa:	0192      	lsls	r2, r2, #6
 8000afc:	b291      	uxth	r1, r2
 8000afe:	4a2d      	ldr	r2, [pc, #180]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	4413      	add	r3, r2
 8000b04:	460a      	mov	r2, r1
 8000b06:	80da      	strh	r2, [r3, #6]
 8000b08:	e045      	b.n	8000b96 <Bitmap_init+0x11e>
		}
		else if((i >= (ALPHABET_SIZE*2)) && (i < (ALPHABET_SIZE*4)))
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	2b33      	cmp	r3, #51	; 0x33
 8000b0e:	d91f      	bls.n	8000b50 <Bitmap_init+0xd8>
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	2b67      	cmp	r3, #103	; 0x67
 8000b14:	d81c      	bhi.n	8000b50 <Bitmap_init+0xd8>
		{
			bmLookup[i][ID] = (i-(ALPHABET_SIZE*2));
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	88fa      	ldrh	r2, [r7, #6]
 8000b1a:	3a34      	subs	r2, #52	; 0x34
 8000b1c:	b291      	uxth	r1, r2
 8000b1e:	4a25      	ldr	r2, [pc, #148]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b20:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	4a23      	ldr	r2, [pc, #140]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2208      	movs	r2, #8
 8000b2e:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000b30:	88fb      	ldrh	r3, [r7, #6]
 8000b32:	4a20      	ldr	r2, [pc, #128]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b34:	00db      	lsls	r3, r3, #3
 8000b36:	4413      	add	r3, r2
 8000b38:	2208      	movs	r2, #8
 8000b3a:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000b3c:	88fb      	ldrh	r3, [r7, #6]
 8000b3e:	88fa      	ldrh	r2, [r7, #6]
 8000b40:	0192      	lsls	r2, r2, #6
 8000b42:	b291      	uxth	r1, r2
 8000b44:	4a1b      	ldr	r2, [pc, #108]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b46:	00db      	lsls	r3, r3, #3
 8000b48:	4413      	add	r3, r2
 8000b4a:	460a      	mov	r2, r1
 8000b4c:	80da      	strh	r2, [r3, #6]
 8000b4e:	e022      	b.n	8000b96 <Bitmap_init+0x11e>
		}
		else if((i >= (ALPHABET_SIZE*4)) && (i < (ALPHABET_SIZE*6)))
 8000b50:	88fb      	ldrh	r3, [r7, #6]
 8000b52:	2b67      	cmp	r3, #103	; 0x67
 8000b54:	d91f      	bls.n	8000b96 <Bitmap_init+0x11e>
 8000b56:	88fb      	ldrh	r3, [r7, #6]
 8000b58:	2b9b      	cmp	r3, #155	; 0x9b
 8000b5a:	d81c      	bhi.n	8000b96 <Bitmap_init+0x11e>
		{
			bmLookup[i][ID] = ((i-(ALPHABET_SIZE*4))+500);
 8000b5c:	88fb      	ldrh	r3, [r7, #6]
 8000b5e:	88fa      	ldrh	r2, [r7, #6]
 8000b60:	f502 72c6 	add.w	r2, r2, #396	; 0x18c
 8000b64:	b291      	uxth	r1, r2
 8000b66:	4a13      	ldr	r2, [pc, #76]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b68:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			bmLookup[i][X_LEN] = 8;
 8000b6c:	88fb      	ldrh	r3, [r7, #6]
 8000b6e:	4a11      	ldr	r2, [pc, #68]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	4413      	add	r3, r2
 8000b74:	2208      	movs	r2, #8
 8000b76:	805a      	strh	r2, [r3, #2]
			bmLookup[i][Y_LEN] = 8;
 8000b78:	88fb      	ldrh	r3, [r7, #6]
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b7c:	00db      	lsls	r3, r3, #3
 8000b7e:	4413      	add	r3, r2
 8000b80:	2208      	movs	r2, #8
 8000b82:	809a      	strh	r2, [r3, #4]
			bmLookup[i][OFFSET] = (TEXT_SIZE * TEXT_SIZE * i);
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	88fa      	ldrh	r2, [r7, #6]
 8000b88:	0192      	lsls	r2, r2, #6
 8000b8a:	b291      	uxth	r1, r2
 8000b8c:	4a09      	ldr	r2, [pc, #36]	; (8000bb4 <Bitmap_init+0x13c>)
 8000b8e:	00db      	lsls	r3, r3, #3
 8000b90:	4413      	add	r3, r2
 8000b92:	460a      	mov	r2, r1
 8000b94:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < BM_AMOUNT; i++)
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	80fb      	strh	r3, [r7, #6]
 8000b9c:	88fb      	ldrh	r3, [r7, #6]
 8000b9e:	2bc7      	cmp	r3, #199	; 0xc7
 8000ba0:	f67f af70 	bls.w	8000a84 <Bitmap_init+0xc>
		}
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	200002bc 	.word	0x200002bc

08000bb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_DMA_Init+0x3c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a0b      	ldr	r2, [pc, #44]	; (8000bf4 <MX_DMA_Init+0x3c>)
 8000bc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_DMA_Init+0x3c>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2044      	movs	r0, #68	; 0x44
 8000be0:	f003 f82d 	bl	8003c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000be4:	2044      	movs	r0, #68	; 0x44
 8000be6:	f003 f846 	bl	8003c76 <HAL_NVIC_EnableIRQ>

}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40023800 	.word	0x40023800

08000bf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	; 0x28
 8000bfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
 8000c0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	4b32      	ldr	r3, [pc, #200]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a31      	ldr	r2, [pc, #196]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b2f      	ldr	r3, [pc, #188]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	4b2b      	ldr	r3, [pc, #172]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a2a      	ldr	r2, [pc, #168]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b28      	ldr	r3, [pc, #160]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	4b24      	ldr	r3, [pc, #144]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a23      	ldr	r2, [pc, #140]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c50:	f043 0310 	orr.w	r3, r3, #16
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b21      	ldr	r3, [pc, #132]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0310 	and.w	r3, r3, #16
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	4b1d      	ldr	r3, [pc, #116]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a1c      	ldr	r2, [pc, #112]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <MX_GPIO_Init+0xe4>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000c84:	4816      	ldr	r0, [pc, #88]	; (8000ce0 <MX_GPIO_Init+0xe8>)
 8000c86:	f003 fd3f 	bl	8004708 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c90:	4814      	ldr	r0, [pc, #80]	; (8000ce4 <MX_GPIO_Init+0xec>)
 8000c92:	f003 fd39 	bl	8004708 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000c96:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000c9a:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <MX_GPIO_Init+0xe8>)
 8000cb0:	f003 fb8e 	bl	80043d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <MX_GPIO_Init+0xec>)
 8000cce:	f003 fb7f 	bl	80043d0 <HAL_GPIO_Init>

}
 8000cd2:	bf00      	nop
 8000cd4:	3728      	adds	r7, #40	; 0x28
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40020400 	.word	0x40020400

08000ce8 <logic>:
// @param[in] x: The X-coordinate of the top left corner of the bitmap
// @param[in] y: The Y-coordinate of the top left corner of the bitmap
// @param[in] bmNr: The number ID of the bitmap to be loaded in
//--------------------------------------------------------------
void logic()
{
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	b084      	sub	sp, #16
 8000cee:	af04      	add	r7, sp, #16

	switch(input.line_rx_buffer[firstCharacter])
 8000cf0:	4b64      	ldr	r3, [pc, #400]	; (8000e84 <logic+0x19c>)
 8000cf2:	785b      	ldrb	r3, [r3, #1]
 8000cf4:	3b62      	subs	r3, #98	; 0x62
 8000cf6:	2b12      	cmp	r3, #18
 8000cf8:	f200 80b8 	bhi.w	8000e6c <logic+0x184>
 8000cfc:	a201      	add	r2, pc, #4	; (adr r2, 8000d04 <logic+0x1c>)
 8000cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d02:	bf00      	nop
 8000d04:	08000e2f 	.word	0x08000e2f
 8000d08:	08000e53 	.word	0x08000e53
 8000d0c:	08000e6d 	.word	0x08000e6d
 8000d10:	08000e6d 	.word	0x08000e6d
 8000d14:	08000e6d 	.word	0x08000e6d
 8000d18:	08000e6d 	.word	0x08000e6d
 8000d1c:	08000e6d 	.word	0x08000e6d
 8000d20:	08000e6d 	.word	0x08000e6d
 8000d24:	08000e6d 	.word	0x08000e6d
 8000d28:	08000e6d 	.word	0x08000e6d
 8000d2c:	08000d51 	.word	0x08000d51
 8000d30:	08000e6d 	.word	0x08000e6d
 8000d34:	08000e6d 	.word	0x08000e6d
 8000d38:	08000e6d 	.word	0x08000e6d
 8000d3c:	08000e6d 	.word	0x08000e6d
 8000d40:	08000e6d 	.word	0x08000e6d
 8000d44:	08000d8f 	.word	0x08000d8f
 8000d48:	08000e6d 	.word	0x08000e6d
 8000d4c:	08000de1 	.word	0x08000de1
	{
		case line:
			 UB_VGA_SetLine(line_s.x1,
 8000d50:	4b4d      	ldr	r3, [pc, #308]	; (8000e88 <logic+0x1a0>)
 8000d52:	881c      	ldrh	r4, [r3, #0]
 8000d54:	4b4c      	ldr	r3, [pc, #304]	; (8000e88 <logic+0x1a0>)
 8000d56:	885d      	ldrh	r5, [r3, #2]
 8000d58:	4b4b      	ldr	r3, [pc, #300]	; (8000e88 <logic+0x1a0>)
 8000d5a:	889e      	ldrh	r6, [r3, #4]
 8000d5c:	4b4a      	ldr	r3, [pc, #296]	; (8000e88 <logic+0x1a0>)
 8000d5e:	f8b3 8006 	ldrh.w	r8, [r3, #6]
							 line_s.y1,
							 line_s.x2,
							 line_s.y2,
							 color_check(line_s.color),
 8000d62:	484a      	ldr	r0, [pc, #296]	; (8000e8c <logic+0x1a4>)
 8000d64:	f000 f92e 	bl	8000fc4 <color_check>
 8000d68:	4603      	mov	r3, r0
			 UB_VGA_SetLine(line_s.x1,
 8000d6a:	b2db      	uxtb	r3, r3
							 line_s.weight);
 8000d6c:	4a46      	ldr	r2, [pc, #280]	; (8000e88 <logic+0x1a0>)
 8000d6e:	7d12      	ldrb	r2, [r2, #20]
			 UB_VGA_SetLine(line_s.x1,
 8000d70:	b292      	uxth	r2, r2
 8000d72:	9201      	str	r2, [sp, #4]
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	4643      	mov	r3, r8
 8000d78:	4632      	mov	r2, r6
 8000d7a:	4629      	mov	r1, r5
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	f001 f827 	bl	8001dd0 <UB_VGA_SetLine>
			 memset(&line_s, 0, sizeof(LINE_S));
 8000d82:	2216      	movs	r2, #22
 8000d84:	2100      	movs	r1, #0
 8000d86:	4840      	ldr	r0, [pc, #256]	; (8000e88 <logic+0x1a0>)
 8000d88:	f006 f9c8 	bl	800711c <memset>
			 break;
 8000d8c:	e075      	b.n	8000e7a <logic+0x192>
		case rectangle:
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000d8e:	4b40      	ldr	r3, [pc, #256]	; (8000e90 <logic+0x1a8>)
 8000d90:	881e      	ldrh	r6, [r3, #0]
 8000d92:	4b3f      	ldr	r3, [pc, #252]	; (8000e90 <logic+0x1a8>)
 8000d94:	f8b3 8002 	ldrh.w	r8, [r3, #2]
 8000d98:	4b3d      	ldr	r3, [pc, #244]	; (8000e90 <logic+0x1a8>)
 8000d9a:	f893 9004 	ldrb.w	r9, [r3, #4]
 8000d9e:	4b3c      	ldr	r3, [pc, #240]	; (8000e90 <logic+0x1a8>)
 8000da0:	f893 a005 	ldrb.w	sl, [r3, #5]
					rectangle_s.ylup,
					rectangle_s.width,
					rectangle_s.height,
					color_check(rectangle_s.color),
 8000da4:	483b      	ldr	r0, [pc, #236]	; (8000e94 <logic+0x1ac>)
 8000da6:	f000 f90d 	bl	8000fc4 <color_check>
 8000daa:	4603      	mov	r3, r0
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000dac:	b2dc      	uxtb	r4, r3
 8000dae:	4b38      	ldr	r3, [pc, #224]	; (8000e90 <logic+0x1a8>)
 8000db0:	7c9d      	ldrb	r5, [r3, #18]
					rectangle_s.filled,
					color_check(rectangle_s.bordercolor),
 8000db2:	4839      	ldr	r0, [pc, #228]	; (8000e98 <logic+0x1b0>)
 8000db4:	f000 f906 	bl	8000fc4 <color_check>
 8000db8:	4603      	mov	r3, r0
			UB_VGA_DrawRectangle(rectangle_s.xlup,
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	4a34      	ldr	r2, [pc, #208]	; (8000e90 <logic+0x1a8>)
 8000dbe:	7fd2      	ldrb	r2, [r2, #31]
 8000dc0:	9203      	str	r2, [sp, #12]
 8000dc2:	9302      	str	r3, [sp, #8]
 8000dc4:	9501      	str	r5, [sp, #4]
 8000dc6:	9400      	str	r4, [sp, #0]
 8000dc8:	4653      	mov	r3, sl
 8000dca:	464a      	mov	r2, r9
 8000dcc:	4641      	mov	r1, r8
 8000dce:	4630      	mov	r0, r6
 8000dd0:	f001 f95f 	bl	8002092 <UB_VGA_DrawRectangle>
					rectangle_s.linewidth);
			 memset(&rectangle_s, 0, sizeof(RECTANGLE_S));
 8000dd4:	2220      	movs	r2, #32
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	482d      	ldr	r0, [pc, #180]	; (8000e90 <logic+0x1a8>)
 8000dda:	f006 f99f 	bl	800711c <memset>
			break;
 8000dde:	e04c      	b.n	8000e7a <logic+0x192>
		case text:
			UB_VGA_writeText(text_s.xlup,
 8000de0:	4b2e      	ldr	r3, [pc, #184]	; (8000e9c <logic+0x1b4>)
 8000de2:	881e      	ldrh	r6, [r3, #0]
 8000de4:	4b2d      	ldr	r3, [pc, #180]	; (8000e9c <logic+0x1b4>)
 8000de6:	f8b3 8002 	ldrh.w	r8, [r3, #2]
					text_s.ylup,
					color_check(text_s.color),
 8000dea:	482d      	ldr	r0, [pc, #180]	; (8000ea0 <logic+0x1b8>)
 8000dec:	f000 f8ea 	bl	8000fc4 <color_check>
 8000df0:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000df2:	fa5f f983 	uxtb.w	r9, r3
					text_s.textin,
					font_check(text_s.fontname),
 8000df6:	482b      	ldr	r0, [pc, #172]	; (8000ea4 <logic+0x1bc>)
 8000df8:	f000 f862 	bl	8000ec0 <font_check>
 8000dfc:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000dfe:	b2dc      	uxtb	r4, r3
 8000e00:	4b26      	ldr	r3, [pc, #152]	; (8000e9c <logic+0x1b4>)
 8000e02:	f893 50ae 	ldrb.w	r5, [r3, #174]	; 0xae
					text_s.fontsize,
					style_check(text_s.fontstyle));
 8000e06:	4828      	ldr	r0, [pc, #160]	; (8000ea8 <logic+0x1c0>)
 8000e08:	f000 f892 	bl	8000f30 <style_check>
 8000e0c:	4603      	mov	r3, r0
			UB_VGA_writeText(text_s.xlup,
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	9302      	str	r3, [sp, #8]
 8000e12:	9501      	str	r5, [sp, #4]
 8000e14:	9400      	str	r4, [sp, #0]
 8000e16:	4b25      	ldr	r3, [pc, #148]	; (8000eac <logic+0x1c4>)
 8000e18:	464a      	mov	r2, r9
 8000e1a:	4641      	mov	r1, r8
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	f001 fb03 	bl	8002428 <UB_VGA_writeText>
			 memset(&text_s, 0, sizeof(TEXT_S));
 8000e22:	22bc      	movs	r2, #188	; 0xbc
 8000e24:	2100      	movs	r1, #0
 8000e26:	481d      	ldr	r0, [pc, #116]	; (8000e9c <logic+0x1b4>)
 8000e28:	f006 f978 	bl	800711c <memset>
			break;
 8000e2c:	e025      	b.n	8000e7a <logic+0x192>
		case bitmap:
			UB_VGA_DrawBitmap(bitmap_s.nr,
 8000e2e:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <logic+0x1c8>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b298      	uxth	r0, r3
 8000e34:	4b1e      	ldr	r3, [pc, #120]	; (8000eb0 <logic+0x1c8>)
 8000e36:	8859      	ldrh	r1, [r3, #2]
 8000e38:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <logic+0x1c8>)
 8000e3a:	889a      	ldrh	r2, [r3, #4]
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	2300      	movs	r3, #0
 8000e42:	f001 fa35 	bl	80022b0 <UB_VGA_DrawBitmap>
					bitmap_s.xlup,
					bitmap_s.ylup, 0, 0);
			 memset(&bitmap_s, 0, sizeof(BITMAP_S));
 8000e46:	2206      	movs	r2, #6
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4819      	ldr	r0, [pc, #100]	; (8000eb0 <logic+0x1c8>)
 8000e4c:	f006 f966 	bl	800711c <memset>
			break;
 8000e50:	e013      	b.n	8000e7a <logic+0x192>
		case clearscreen:
			UB_VGA_clearScreen(color_check(clearscreen_s.color));
 8000e52:	4818      	ldr	r0, [pc, #96]	; (8000eb4 <logic+0x1cc>)
 8000e54:	f000 f8b6 	bl	8000fc4 <color_check>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f001 fa06 	bl	800226c <UB_VGA_clearScreen>
			 memset(&clearscreen_s, 0, sizeof(CLEARSCREEN_S));
 8000e60:	220c      	movs	r2, #12
 8000e62:	2100      	movs	r1, #0
 8000e64:	4813      	ldr	r0, [pc, #76]	; (8000eb4 <logic+0x1cc>)
 8000e66:	f006 f959 	bl	800711c <memset>
			break;
 8000e6a:	e006      	b.n	8000e7a <logic+0x192>
		default:
			HAL_UART_Transmit(&huart2, (uint8_t *)"no comando\n\r", sizeof("no comando"),100);
 8000e6c:	2364      	movs	r3, #100	; 0x64
 8000e6e:	220b      	movs	r2, #11
 8000e70:	4911      	ldr	r1, [pc, #68]	; (8000eb8 <logic+0x1d0>)
 8000e72:	4812      	ldr	r0, [pc, #72]	; (8000ebc <logic+0x1d4>)
 8000e74:	f005 f8dd 	bl	8006032 <HAL_UART_Transmit>
			break;
 8000e78:	bf00      	nop
	}
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	bf00      	nop
 8000e84:	200008fc 	.word	0x200008fc
 8000e88:	200001b4 	.word	0x200001b4
 8000e8c:	200001bc 	.word	0x200001bc
 8000e90:	200001e0 	.word	0x200001e0
 8000e94:	200001e6 	.word	0x200001e6
 8000e98:	200001f3 	.word	0x200001f3
 8000e9c:	20000200 	.word	0x20000200
 8000ea0:	20000204 	.word	0x20000204
 8000ea4:	20000290 	.word	0x20000290
 8000ea8:	200002af 	.word	0x200002af
 8000eac:	20000210 	.word	0x20000210
 8000eb0:	200001cc 	.word	0x200001cc
 8000eb4:	200001d4 	.word	0x200001d4
 8000eb8:	08008220 	.word	0x08008220
 8000ebc:	20000df0 	.word	0x20000df0

08000ec0 <font_check>:
// @param[in] fnt: char whit font type
//
// @return return font type as 1 or 2
//--------------------------------------------------------------
int font_check(char fnt[8])
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	int font;
	uint8_t result = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	72fb      	strb	r3, [r7, #11]

	result = strcmp(fnt, arial);
 8000ecc:	4914      	ldr	r1, [pc, #80]	; (8000f20 <font_check+0x60>)
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff f97e 	bl	80001d0 <strcmp>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000ed8:	7afb      	ldrb	r3, [r7, #11]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <font_check+0x22>
	{
		font = 1;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(fnt, consolas);
 8000ee2:	4910      	ldr	r1, [pc, #64]	; (8000f24 <font_check+0x64>)
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff f973 	bl	80001d0 <strcmp>
 8000eea:	4603      	mov	r3, r0
 8000eec:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000eee:	7afb      	ldrb	r3, [r7, #11]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <font_check+0x3a>
	{
		font = 2;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	e00c      	b.n	8000f14 <font_check+0x54>
	}
	else if(strcmp(fnt, arial) != 0)
 8000efa:	4909      	ldr	r1, [pc, #36]	; (8000f20 <font_check+0x60>)
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff f967 	bl	80001d0 <strcmp>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d005      	beq.n	8000f14 <font_check+0x54>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"wrong font\n\r", sizeof("wrong font"),100);
 8000f08:	2364      	movs	r3, #100	; 0x64
 8000f0a:	220b      	movs	r2, #11
 8000f0c:	4906      	ldr	r1, [pc, #24]	; (8000f28 <font_check+0x68>)
 8000f0e:	4807      	ldr	r0, [pc, #28]	; (8000f2c <font_check+0x6c>)
 8000f10:	f005 f88f 	bl	8006032 <HAL_UART_Transmit>
	}



	return font;
 8000f14:	68fb      	ldr	r3, [r7, #12]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	2000008c 	.word	0x2000008c
 8000f24:	20000080 	.word	0x20000080
 8000f28:	08008230 	.word	0x08008230
 8000f2c:	20000df0 	.word	0x20000df0

08000f30 <style_check>:
// @param[in] the char withe the fond style in it
//
// @return return the style code (1,2,3) 1 = normaal, 2 = vet, 3 = cursief
//--------------------------------------------------------------
int style_check(char stl[7])
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	int style;
	uint8_t result;

	result = strcmp(stl, normaal);
 8000f38:	491d      	ldr	r1, [pc, #116]	; (8000fb0 <style_check+0x80>)
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff f948 	bl	80001d0 <strcmp>
 8000f40:	4603      	mov	r3, r0
 8000f42:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f44:	7afb      	ldrb	r3, [r7, #11]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d101      	bne.n	8000f4e <style_check+0x1e>
	{
		style = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(stl, vet);
 8000f4e:	4919      	ldr	r1, [pc, #100]	; (8000fb4 <style_check+0x84>)
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff f93d 	bl	80001d0 <strcmp>
 8000f56:	4603      	mov	r3, r0
 8000f58:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f5a:	7afb      	ldrb	r3, [r7, #11]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <style_check+0x34>
	{
		style = 2;
 8000f60:	2302      	movs	r3, #2
 8000f62:	60fb      	str	r3, [r7, #12]
	}
	result = strcmp(stl, cursief);
 8000f64:	4914      	ldr	r1, [pc, #80]	; (8000fb8 <style_check+0x88>)
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff f932 	bl	80001d0 <strcmp>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	72fb      	strb	r3, [r7, #11]
	if (result == 0)
 8000f70:	7afb      	ldrb	r3, [r7, #11]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d102      	bne.n	8000f7c <style_check+0x4c>
	{
		style = 3;
 8000f76:	2303      	movs	r3, #3
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	e013      	b.n	8000fa4 <style_check+0x74>
	}
	else if(strcmp(stl, vet) != 0 && strcmp(stl, normaal) != 0)
 8000f7c:	490d      	ldr	r1, [pc, #52]	; (8000fb4 <style_check+0x84>)
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff f926 	bl	80001d0 <strcmp>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d00c      	beq.n	8000fa4 <style_check+0x74>
 8000f8a:	4909      	ldr	r1, [pc, #36]	; (8000fb0 <style_check+0x80>)
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff f91f 	bl	80001d0 <strcmp>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d005      	beq.n	8000fa4 <style_check+0x74>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)"wrong style\n\r", sizeof("wrong style"),100);
 8000f98:	2364      	movs	r3, #100	; 0x64
 8000f9a:	220c      	movs	r2, #12
 8000f9c:	4907      	ldr	r1, [pc, #28]	; (8000fbc <style_check+0x8c>)
 8000f9e:	4808      	ldr	r0, [pc, #32]	; (8000fc0 <style_check+0x90>)
 8000fa0:	f005 f847 	bl	8006032 <HAL_UART_Transmit>
	}

	return style;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000094 	.word	0x20000094
 8000fb4:	2000009c 	.word	0x2000009c
 8000fb8:	200000a0 	.word	0x200000a0
 8000fbc:	08008240 	.word	0x08008240
 8000fc0:	20000df0 	.word	0x20000df0

08000fc4 <color_check>:
// @param[in] color: char with the color
//
// @return return the color code
//--------------------------------------------------------------
int color_check(char color[11])
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
		int ret_val = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60fb      	str	r3, [r7, #12]
		uint8_t result = 1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	72fb      	strb	r3, [r7, #11]
		switch(color[0])
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	3b62      	subs	r3, #98	; 0x62
 8000fda:	2b18      	cmp	r3, #24
 8000fdc:	f200 8188 	bhi.w	80012f0 <color_check+0x32c>
 8000fe0:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <color_check+0x24>)
 8000fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe6:	bf00      	nop
 8000fe8:	080012ab 	.word	0x080012ab
 8000fec:	08001257 	.word	0x08001257
 8000ff0:	080012f1 	.word	0x080012f1
 8000ff4:	080012f1 	.word	0x080012f1
 8000ff8:	080012f1 	.word	0x080012f1
 8000ffc:	080011f9 	.word	0x080011f9
 8001000:	080012f1 	.word	0x080012f1
 8001004:	080012f1 	.word	0x080012f1
 8001008:	080012f1 	.word	0x080012f1
 800100c:	080012f1 	.word	0x080012f1
 8001010:	08001077 	.word	0x08001077
 8001014:	08001281 	.word	0x08001281
 8001018:	080012f1 	.word	0x080012f1
 800101c:	080012f1 	.word	0x080012f1
 8001020:	080012f1 	.word	0x080012f1
 8001024:	080012f1 	.word	0x080012f1
 8001028:	080011a5 	.word	0x080011a5
 800102c:	080012f1 	.word	0x080012f1
 8001030:	080012f1 	.word	0x080012f1
 8001034:	080012f1 	.word	0x080012f1
 8001038:	080012f1 	.word	0x080012f1
 800103c:	080011cf 	.word	0x080011cf
 8001040:	080012f1 	.word	0x080012f1
 8001044:	080012f1 	.word	0x080012f1
 8001048:	0800104d 	.word	0x0800104d
		{
		case 'z':
			result = strcmp(color, zwart);
 800104c:	49ab      	ldr	r1, [pc, #684]	; (80012fc <color_check+0x338>)
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff f8be 	bl	80001d0 <strcmp>
 8001054:	4603      	mov	r3, r0
 8001056:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001058:	7afb      	ldrb	r3, [r7, #11]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d104      	bne.n	8001068 <color_check+0xa4>
			{
			ret_val = VGA_COL_BLACK;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001062:	2301      	movs	r3, #1
 8001064:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 8001066:	e143      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001068:	2364      	movs	r3, #100	; 0x64
 800106a:	220c      	movs	r2, #12
 800106c:	49a4      	ldr	r1, [pc, #656]	; (8001300 <color_check+0x33c>)
 800106e:	48a5      	ldr	r0, [pc, #660]	; (8001304 <color_check+0x340>)
 8001070:	f004 ffdf 	bl	8006032 <HAL_UART_Transmit>
			break;
 8001074:	e13c      	b.n	80012f0 <color_check+0x32c>
		case 'l':
			switch(color[5])
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3305      	adds	r3, #5
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	3b62      	subs	r3, #98	; 0x62
 800107e:	2b10      	cmp	r3, #16
 8001080:	f200 8135 	bhi.w	80012ee <color_check+0x32a>
 8001084:	a201      	add	r2, pc, #4	; (adr r2, 800108c <color_check+0xc8>)
 8001086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108a:	bf00      	nop
 800108c:	080010d1 	.word	0x080010d1
 8001090:	0800114f 	.word	0x0800114f
 8001094:	080012ef 	.word	0x080012ef
 8001098:	080012ef 	.word	0x080012ef
 800109c:	080012ef 	.word	0x080012ef
 80010a0:	080010fb 	.word	0x080010fb
 80010a4:	080012ef 	.word	0x080012ef
 80010a8:	080012ef 	.word	0x080012ef
 80010ac:	080012ef 	.word	0x080012ef
 80010b0:	080012ef 	.word	0x080012ef
 80010b4:	080012ef 	.word	0x080012ef
 80010b8:	08001179 	.word	0x08001179
 80010bc:	080012ef 	.word	0x080012ef
 80010c0:	080012ef 	.word	0x080012ef
 80010c4:	080012ef 	.word	0x080012ef
 80010c8:	080012ef 	.word	0x080012ef
 80010cc:	08001125 	.word	0x08001125
			{
			case 'b':
				result = strcmp(color, lblauw);
 80010d0:	498d      	ldr	r1, [pc, #564]	; (8001308 <color_check+0x344>)
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff f87c 	bl	80001d0 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 80010dc:	7afb      	ldrb	r3, [r7, #11]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d104      	bne.n	80010ec <color_check+0x128>
				{
				ret_val = VGA_COL_LIGHTBLUE;
 80010e2:	232d      	movs	r3, #45	; 0x2d
 80010e4:	60fb      	str	r3, [r7, #12]
				result = 1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 80010ea:	e05a      	b.n	80011a2 <color_check+0x1de>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80010ec:	2364      	movs	r3, #100	; 0x64
 80010ee:	220c      	movs	r2, #12
 80010f0:	4983      	ldr	r1, [pc, #524]	; (8001300 <color_check+0x33c>)
 80010f2:	4884      	ldr	r0, [pc, #528]	; (8001304 <color_check+0x340>)
 80010f4:	f004 ff9d 	bl	8006032 <HAL_UART_Transmit>
				break;
 80010f8:	e053      	b.n	80011a2 <color_check+0x1de>
			case 'g':
				result = strcmp(color, lgroen);
 80010fa:	4984      	ldr	r1, [pc, #528]	; (800130c <color_check+0x348>)
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff f867 	bl	80001d0 <strcmp>
 8001102:	4603      	mov	r3, r0
 8001104:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001106:	7afb      	ldrb	r3, [r7, #11]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d104      	bne.n	8001116 <color_check+0x152>
				{
				ret_val = VGA_COL_LIGHTGREEN;
 800110c:	232e      	movs	r3, #46	; 0x2e
 800110e:	60fb      	str	r3, [r7, #12]
				result = 1;
 8001110:	2301      	movs	r3, #1
 8001112:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 8001114:	e045      	b.n	80011a2 <color_check+0x1de>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001116:	2364      	movs	r3, #100	; 0x64
 8001118:	220c      	movs	r2, #12
 800111a:	4979      	ldr	r1, [pc, #484]	; (8001300 <color_check+0x33c>)
 800111c:	4879      	ldr	r0, [pc, #484]	; (8001304 <color_check+0x340>)
 800111e:	f004 ff88 	bl	8006032 <HAL_UART_Transmit>
				break;
 8001122:	e03e      	b.n	80011a2 <color_check+0x1de>
			case 'r':
				result = strcmp(color, lrood);
 8001124:	497a      	ldr	r1, [pc, #488]	; (8001310 <color_check+0x34c>)
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff f852 	bl	80001d0 <strcmp>
 800112c:	4603      	mov	r3, r0
 800112e:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d104      	bne.n	8001140 <color_check+0x17c>
				{
				ret_val = VGA_COL_LIGHTRED;
 8001136:	23c4      	movs	r3, #196	; 0xc4
 8001138:	60fb      	str	r3, [r7, #12]
				result = 1;
 800113a:	2301      	movs	r3, #1
 800113c:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 800113e:	e030      	b.n	80011a2 <color_check+0x1de>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001140:	2364      	movs	r3, #100	; 0x64
 8001142:	220c      	movs	r2, #12
 8001144:	496e      	ldr	r1, [pc, #440]	; (8001300 <color_check+0x33c>)
 8001146:	486f      	ldr	r0, [pc, #444]	; (8001304 <color_check+0x340>)
 8001148:	f004 ff73 	bl	8006032 <HAL_UART_Transmit>
				break;
 800114c:	e029      	b.n	80011a2 <color_check+0x1de>
			case 'c':
				result = strcmp(color, lcyaan);
 800114e:	4971      	ldr	r1, [pc, #452]	; (8001314 <color_check+0x350>)
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff f83d 	bl	80001d0 <strcmp>
 8001156:	4603      	mov	r3, r0
 8001158:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 800115a:	7afb      	ldrb	r3, [r7, #11]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d104      	bne.n	800116a <color_check+0x1a6>
				{
				ret_val = VGA_COL_LIGHTCYAN;
 8001160:	2375      	movs	r3, #117	; 0x75
 8001162:	60fb      	str	r3, [r7, #12]
				result = 1;
 8001164:	2301      	movs	r3, #1
 8001166:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 8001168:	e01b      	b.n	80011a2 <color_check+0x1de>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 800116a:	2364      	movs	r3, #100	; 0x64
 800116c:	220c      	movs	r2, #12
 800116e:	4964      	ldr	r1, [pc, #400]	; (8001300 <color_check+0x33c>)
 8001170:	4864      	ldr	r0, [pc, #400]	; (8001304 <color_check+0x340>)
 8001172:	f004 ff5e 	bl	8006032 <HAL_UART_Transmit>
				break;
 8001176:	e014      	b.n	80011a2 <color_check+0x1de>
			case 'm':
				result = strcmp(color, lmagenta);
 8001178:	4967      	ldr	r1, [pc, #412]	; (8001318 <color_check+0x354>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f828 	bl	80001d0 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	72fb      	strb	r3, [r7, #11]
				if (result == 0)
 8001184:	7afb      	ldrb	r3, [r7, #11]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d104      	bne.n	8001194 <color_check+0x1d0>
				{
				ret_val = VGA_COL_LIGHTMAGENTA;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
				result = 1;
 800118e:	2301      	movs	r3, #1
 8001190:	72fb      	strb	r3, [r7, #11]
				}
				else
				{
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
				}
				break;
 8001192:	e005      	b.n	80011a0 <color_check+0x1dc>
					HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001194:	2364      	movs	r3, #100	; 0x64
 8001196:	220c      	movs	r2, #12
 8001198:	4959      	ldr	r1, [pc, #356]	; (8001300 <color_check+0x33c>)
 800119a:	485a      	ldr	r0, [pc, #360]	; (8001304 <color_check+0x340>)
 800119c:	f004 ff49 	bl	8006032 <HAL_UART_Transmit>
				break;
 80011a0:	bf00      	nop
			}
			break;
 80011a2:	e0a4      	b.n	80012ee <color_check+0x32a>
		case 'r':
			result = strcmp(color, rood);
 80011a4:	495d      	ldr	r1, [pc, #372]	; (800131c <color_check+0x358>)
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff f812 	bl	80001d0 <strcmp>
 80011ac:	4603      	mov	r3, r0
 80011ae:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80011b0:	7afb      	ldrb	r3, [r7, #11]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d104      	bne.n	80011c0 <color_check+0x1fc>
			{
			ret_val = VGA_COL_RED;
 80011b6:	23e0      	movs	r3, #224	; 0xe0
 80011b8:	60fb      	str	r3, [r7, #12]
			result = 1;
 80011ba:	2301      	movs	r3, #1
 80011bc:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80011be:	e097      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80011c0:	2364      	movs	r3, #100	; 0x64
 80011c2:	220c      	movs	r2, #12
 80011c4:	494e      	ldr	r1, [pc, #312]	; (8001300 <color_check+0x33c>)
 80011c6:	484f      	ldr	r0, [pc, #316]	; (8001304 <color_check+0x340>)
 80011c8:	f004 ff33 	bl	8006032 <HAL_UART_Transmit>
			break;
 80011cc:	e090      	b.n	80012f0 <color_check+0x32c>
		case 'w':
			result = strcmp(color, wit);
 80011ce:	4954      	ldr	r1, [pc, #336]	; (8001320 <color_check+0x35c>)
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7fe fffd 	bl	80001d0 <strcmp>
 80011d6:	4603      	mov	r3, r0
 80011d8:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80011da:	7afb      	ldrb	r3, [r7, #11]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d104      	bne.n	80011ea <color_check+0x226>
			{
			ret_val = VGA_COL_WHITE;
 80011e0:	23ff      	movs	r3, #255	; 0xff
 80011e2:	60fb      	str	r3, [r7, #12]
			result = 1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80011e8:	e082      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80011ea:	2364      	movs	r3, #100	; 0x64
 80011ec:	220c      	movs	r2, #12
 80011ee:	4944      	ldr	r1, [pc, #272]	; (8001300 <color_check+0x33c>)
 80011f0:	4844      	ldr	r0, [pc, #272]	; (8001304 <color_check+0x340>)
 80011f2:	f004 ff1e 	bl	8006032 <HAL_UART_Transmit>
			break;
 80011f6:	e07b      	b.n	80012f0 <color_check+0x32c>
		case 'g':
			result = strcmp(color, geel);
 80011f8:	494a      	ldr	r1, [pc, #296]	; (8001324 <color_check+0x360>)
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7fe ffe8 	bl	80001d0 <strcmp>
 8001200:	4603      	mov	r3, r0
 8001202:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001204:	7afb      	ldrb	r3, [r7, #11]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d103      	bne.n	8001212 <color_check+0x24e>
			{
			ret_val = VGA_COL_YELLOW;
 800120a:	23fc      	movs	r3, #252	; 0xfc
 800120c:	60fb      	str	r3, [r7, #12]
			result = 1;
 800120e:	2301      	movs	r3, #1
 8001210:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, grijs);
 8001212:	4945      	ldr	r1, [pc, #276]	; (8001328 <color_check+0x364>)
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7fe ffdb 	bl	80001d0 <strcmp>
 800121a:	4603      	mov	r3, r0
 800121c:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 800121e:	7afb      	ldrb	r3, [r7, #11]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d103      	bne.n	800122c <color_check+0x268>
			{
			ret_val = VGA_COL_GRAY;
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001228:	2301      	movs	r3, #1
 800122a:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, groen);
 800122c:	493f      	ldr	r1, [pc, #252]	; (800132c <color_check+0x368>)
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7fe ffce 	bl	80001d0 <strcmp>
 8001234:	4603      	mov	r3, r0
 8001236:	72fb      	strb	r3, [r7, #11]

			if (result == 0)
 8001238:	7afb      	ldrb	r3, [r7, #11]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d104      	bne.n	8001248 <color_check+0x284>
			{
			ret_val = VGA_COL_GREEN;
 800123e:	231c      	movs	r3, #28
 8001240:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001242:	2301      	movs	r3, #1
 8001244:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 8001246:	e053      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001248:	2364      	movs	r3, #100	; 0x64
 800124a:	220c      	movs	r2, #12
 800124c:	492c      	ldr	r1, [pc, #176]	; (8001300 <color_check+0x33c>)
 800124e:	482d      	ldr	r0, [pc, #180]	; (8001304 <color_check+0x340>)
 8001250:	f004 feef 	bl	8006032 <HAL_UART_Transmit>
			break;
 8001254:	e04c      	b.n	80012f0 <color_check+0x32c>
		case 'c':
			result = strcmp(color, cyaan);
 8001256:	4936      	ldr	r1, [pc, #216]	; (8001330 <color_check+0x36c>)
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7fe ffb9 	bl	80001d0 <strcmp>
 800125e:	4603      	mov	r3, r0
 8001260:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 8001262:	7afb      	ldrb	r3, [r7, #11]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d104      	bne.n	8001272 <color_check+0x2ae>
			{
			ret_val = VGA_COL_CYAN;
 8001268:	231f      	movs	r3, #31
 800126a:	60fb      	str	r3, [r7, #12]
			result = 1;
 800126c:	2301      	movs	r3, #1
 800126e:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 8001270:	e03e      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 8001272:	2364      	movs	r3, #100	; 0x64
 8001274:	220c      	movs	r2, #12
 8001276:	4922      	ldr	r1, [pc, #136]	; (8001300 <color_check+0x33c>)
 8001278:	4822      	ldr	r0, [pc, #136]	; (8001304 <color_check+0x340>)
 800127a:	f004 feda 	bl	8006032 <HAL_UART_Transmit>
			break;
 800127e:	e037      	b.n	80012f0 <color_check+0x32c>
		case 'm':
			result = strcmp(color, magenta);
 8001280:	492c      	ldr	r1, [pc, #176]	; (8001334 <color_check+0x370>)
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7fe ffa4 	bl	80001d0 <strcmp>
 8001288:	4603      	mov	r3, r0
 800128a:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 800128c:	7afb      	ldrb	r3, [r7, #11]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d104      	bne.n	800129c <color_check+0x2d8>
			{
			ret_val = VGA_COL_MAGENTA;
 8001292:	23e3      	movs	r3, #227	; 0xe3
 8001294:	60fb      	str	r3, [r7, #12]
			result = 1;
 8001296:	2301      	movs	r3, #1
 8001298:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 800129a:	e029      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 800129c:	2364      	movs	r3, #100	; 0x64
 800129e:	220c      	movs	r2, #12
 80012a0:	4917      	ldr	r1, [pc, #92]	; (8001300 <color_check+0x33c>)
 80012a2:	4818      	ldr	r0, [pc, #96]	; (8001304 <color_check+0x340>)
 80012a4:	f004 fec5 	bl	8006032 <HAL_UART_Transmit>
			break;
 80012a8:	e022      	b.n	80012f0 <color_check+0x32c>
		case 'b':
			result = strcmp(color, blauw);
 80012aa:	4923      	ldr	r1, [pc, #140]	; (8001338 <color_check+0x374>)
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7fe ff8f 	bl	80001d0 <strcmp>
 80012b2:	4603      	mov	r3, r0
 80012b4:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80012b6:	7afb      	ldrb	r3, [r7, #11]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d103      	bne.n	80012c4 <color_check+0x300>
			{
			ret_val = VGA_COL_BLUE;
 80012bc:	2303      	movs	r3, #3
 80012be:	60fb      	str	r3, [r7, #12]
			result = 1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	72fb      	strb	r3, [r7, #11]
			}
			result = strcmp(color, bruin);
 80012c4:	491d      	ldr	r1, [pc, #116]	; (800133c <color_check+0x378>)
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7fe ff82 	bl	80001d0 <strcmp>
 80012cc:	4603      	mov	r3, r0
 80012ce:	72fb      	strb	r3, [r7, #11]
			if (result == 0)
 80012d0:	7afb      	ldrb	r3, [r7, #11]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d104      	bne.n	80012e0 <color_check+0x31c>
			{
			ret_val = VGA_COL_BROWN;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
			result = 1;
 80012da:	2301      	movs	r3, #1
 80012dc:	72fb      	strb	r3, [r7, #11]
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
			}
			break;
 80012de:	e007      	b.n	80012f0 <color_check+0x32c>
				HAL_UART_Transmit(&huart2, (uint8_t *)"wrong color\n\r", sizeof("wrong color"),100);
 80012e0:	2364      	movs	r3, #100	; 0x64
 80012e2:	220c      	movs	r2, #12
 80012e4:	4906      	ldr	r1, [pc, #24]	; (8001300 <color_check+0x33c>)
 80012e6:	4807      	ldr	r0, [pc, #28]	; (8001304 <color_check+0x340>)
 80012e8:	f004 fea3 	bl	8006032 <HAL_UART_Transmit>
			break;
 80012ec:	e000      	b.n	80012f0 <color_check+0x32c>
			break;
 80012ee:	bf00      	nop
		}

	return ret_val;
 80012f0:	68fb      	ldr	r3, [r7, #12]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	2000000c 	.word	0x2000000c
 8001300:	08008250 	.word	0x08008250
 8001304:	20000df0 	.word	0x20000df0
 8001308:	20000014 	.word	0x20000014
 800130c:	20000028 	.word	0x20000028
 8001310:	20000048 	.word	0x20000048
 8001314:	2000003c 	.word	0x2000003c
 8001318:	2000005c 	.word	0x2000005c
 800131c:	20000000 	.word	0x20000000
 8001320:	2000007c 	.word	0x2000007c
 8001324:	20000070 	.word	0x20000070
 8001328:	20000074 	.word	0x20000074
 800132c:	20000020 	.word	0x20000020
 8001330:	20000034 	.word	0x20000034
 8001334:	20000054 	.word	0x20000054
 8001338:	20000004 	.word	0x20000004
 800133c:	20000068 	.word	0x20000068

08001340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001346:	f002 fb2d 	bl	80039a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134a:	f000 f843 	bl	80013d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134e:	f7ff fc53 	bl	8000bf8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001352:	f7ff fc31 	bl	8000bb8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001356:	f000 fa91 	bl	800187c <MX_TIM1_Init>
  MX_TIM2_Init();
 800135a:	f000 fadf 	bl	800191c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800135e:	f000 fbf5 	bl	8001b4c <MX_USART2_UART_Init>
  Bitmap_init();
 8001362:	f7ff fb89 	bl	8000a78 <Bitmap_init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8001366:	f000 fc95 	bl	8001c94 <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_WHITE);
 800136a:	20ff      	movs	r0, #255	; 0xff
 800136c:	f000 fce4 	bl	8001d38 <UB_VGA_FillScreen>
//	  UB_VGA_DrawBitmap(0 + (i*9), 145, (i+526), VGA_COL_GREEN, 0);
//  }

//  	  UB_VGA_DrawBitmap(100, 100, 'a', 1, 1);

  for(i = 0; i < LINE_BUFLEN; i++)
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	e008      	b.n	8001388 <main+0x48>
	  input.line_rx_buffer[i] = 0;
 8001376:	4a15      	ldr	r2, [pc, #84]	; (80013cc <main+0x8c>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	4413      	add	r3, r2
 800137c:	3301      	adds	r3, #1
 800137e:	2200      	movs	r2, #0
 8001380:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3301      	adds	r3, #1
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800138e:	dbf2      	blt.n	8001376 <main+0x36>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8001390:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <main+0x8c>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8001396:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <main+0x8c>)
 8001398:	2200      	movs	r2, #0
 800139a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  input.command_execute_flag = FALSE;
 800139e:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <main+0x8c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 80013a6:	2201      	movs	r2, #1
 80013a8:	4908      	ldr	r1, [pc, #32]	; (80013cc <main+0x8c>)
 80013aa:	4809      	ldr	r0, [pc, #36]	; (80013d0 <main+0x90>)
 80013ac:	f004 feda 	bl	8006164 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  UB_VGA_SetPixel(160,120,VGA_COL_RED);
	  if(input.command_execute_flag == TRUE)
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <main+0x8c>)
 80013b2:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 80013b6:	2bff      	cmp	r3, #255	; 0xff
 80013b8:	d1fa      	bne.n	80013b0 <main+0x70>
	  {
		  // jump to parser
		  FL_Input();
 80013ba:	f7ff f8eb 	bl	8000594 <FL_Input>
		  logic();
 80013be:	f7ff fc93 	bl	8000ce8 <logic>
		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 80013c2:	4b02      	ldr	r3, [pc, #8]	; (80013cc <main+0x8c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	  if(input.command_execute_flag == TRUE)
 80013ca:	e7f1      	b.n	80013b0 <main+0x70>
 80013cc:	200008fc 	.word	0x200008fc
 80013d0:	20000df0 	.word	0x20000df0

080013d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b094      	sub	sp, #80	; 0x50
 80013d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f005 fe9a 	bl	800711c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	4b28      	ldr	r3, [pc, #160]	; (80014a0 <SystemClock_Config+0xcc>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	4a27      	ldr	r2, [pc, #156]	; (80014a0 <SystemClock_Config+0xcc>)
 8001402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <SystemClock_Config+0xcc>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <SystemClock_Config+0xd0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a21      	ldr	r2, [pc, #132]	; (80014a4 <SystemClock_Config+0xd0>)
 800141e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <SystemClock_Config+0xd0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001430:	2301      	movs	r3, #1
 8001432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143a:	2302      	movs	r3, #2
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001442:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001444:	2304      	movs	r3, #4
 8001446:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001448:	23a8      	movs	r3, #168	; 0xa8
 800144a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001450:	2304      	movs	r3, #4
 8001452:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f003 f96f 	bl	800473c <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001464:	f000 f832 	bl	80014cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001468:	230f      	movs	r3, #15
 800146a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146c:	2302      	movs	r3, #2
 800146e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001474:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001478:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800147a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800147e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001480:	f107 030c 	add.w	r3, r7, #12
 8001484:	2105      	movs	r1, #5
 8001486:	4618      	mov	r0, r3
 8001488:	f003 fbc6 	bl	8004c18 <HAL_RCC_ClockConfig>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001492:	f000 f81b 	bl	80014cc <Error_Handler>
  }
}
 8001496:	bf00      	nop
 8001498:	3750      	adds	r7, #80	; 0x50
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40007000 	.word	0x40007000

080014a8 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 80014b0:	1d39      	adds	r1, r7, #4
 80014b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b6:	2201      	movs	r2, #1
 80014b8:	4803      	ldr	r0, [pc, #12]	; (80014c8 <__io_putchar+0x20>)
 80014ba:	f004 fdba 	bl	8006032 <HAL_UART_Transmit>
	return ch;												//Return the character
 80014be:	687b      	ldr	r3, [r7, #4]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000df0 	.word	0x20000df0

080014cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
	...

080014dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <HAL_MspInit+0x4c>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <HAL_MspInit+0x4c>)
 80014ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f0:	6453      	str	r3, [r2, #68]	; 0x44
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <HAL_MspInit+0x4c>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_MspInit+0x4c>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	4a08      	ldr	r2, [pc, #32]	; (8001528 <HAL_MspInit+0x4c>)
 8001508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150c:	6413      	str	r3, [r2, #64]	; 0x40
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_MspInit+0x4c>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800153e:	e7fe      	b.n	800153e <HardFault_Handler+0x4>

08001540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001544:	e7fe      	b.n	8001544 <MemManage_Handler+0x4>

08001546 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800154a:	e7fe      	b.n	800154a <BusFault_Handler+0x4>

0800154c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001550:	e7fe      	b.n	8001550 <UsageFault_Handler+0x4>

08001552 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001580:	f002 fa62 	bl	8003a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}

08001588 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800158c:	4828      	ldr	r0, [pc, #160]	; (8001630 <TIM2_IRQHandler+0xa8>)
 800158e:	f003 fe9f 	bl	80052d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8001592:	4b27      	ldr	r3, [pc, #156]	; (8001630 <TIM2_IRQHandler+0xa8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f06f 0208 	mvn.w	r2, #8
 800159a:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 800159c:	4b25      	ldr	r3, [pc, #148]	; (8001634 <TIM2_IRQHandler+0xac>)
 800159e:	881b      	ldrh	r3, [r3, #0]
 80015a0:	3301      	adds	r3, #1
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b23      	ldr	r3, [pc, #140]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015a6:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 80015a8:	4b22      	ldr	r3, [pc, #136]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 80015b0:	d905      	bls.n	80015be <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 80015b2:	4b20      	ldr	r3, [pc, #128]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 80015b8:	4a1f      	ldr	r2, [pc, #124]	; (8001638 <TIM2_IRQHandler+0xb0>)
 80015ba:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015bc:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d802      	bhi.n	80015cc <TIM2_IRQHandler+0x44>
 80015c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80015ca:	e001      	b.n	80015d0 <TIM2_IRQHandler+0x48>
 80015cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d0:	4a1a      	ldr	r2, [pc, #104]	; (800163c <TIM2_IRQHandler+0xb4>)
 80015d2:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	2b23      	cmp	r3, #35	; 0x23
 80015da:	d927      	bls.n	800162c <TIM2_IRQHandler+0xa4>
 80015dc:	4b15      	ldr	r3, [pc, #84]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	f240 2202 	movw	r2, #514	; 0x202
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d821      	bhi.n	800162c <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 80015e8:	4a15      	ldr	r2, [pc, #84]	; (8001640 <TIM2_IRQHandler+0xb8>)
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 80015f0:	4a13      	ldr	r2, [pc, #76]	; (8001640 <TIM2_IRQHandler+0xb8>)
 80015f2:	4b10      	ldr	r3, [pc, #64]	; (8001634 <TIM2_IRQHandler+0xac>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <TIM2_IRQHandler+0xbc>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a11      	ldr	r2, [pc, #68]	; (8001644 <TIM2_IRQHandler+0xbc>)
 80015fe:	f043 0301 	orr.w	r3, r3, #1
 8001602:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8001604:	4b10      	ldr	r3, [pc, #64]	; (8001648 <TIM2_IRQHandler+0xc0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <TIM2_IRQHandler+0xc0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f042 0201 	orr.w	r2, r2, #1
 8001612:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <TIM2_IRQHandler+0xac>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <TIM2_IRQHandler+0xac>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f203 1341 	addw	r3, r3, #321	; 0x141
 8001628:	4a02      	ldr	r2, [pc, #8]	; (8001634 <TIM2_IRQHandler+0xac>)
 800162a:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000d50 	.word	0x20000d50
 8001634:	20013b20 	.word	0x20013b20
 8001638:	20000e30 	.word	0x20000e30
 800163c:	40020400 	.word	0x40020400
 8001640:	40026488 	.word	0x40026488
 8001644:	40010000 	.word	0x40010000
 8001648:	20000d90 	.word	0x20000d90

0800164c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8001652:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <USART2_IRQHandler+0x70>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b0a      	cmp	r3, #10
 800165c:	d026      	beq.n	80016ac <USART2_IRQHandler+0x60>
	{
		// Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b0d      	cmp	r3, #13
 8001662:	d002      	beq.n	800166a <USART2_IRQHandler+0x1e>
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b2e      	cmp	r3, #46	; 0x2e
 8001668:	d10e      	bne.n	8001688 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 800166a:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <USART2_IRQHandler+0x74>)
 800166c:	22ff      	movs	r2, #255	; 0xff
 800166e:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <USART2_IRQHandler+0x74>)
 8001674:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001678:	4a11      	ldr	r2, [pc, #68]	; (80016c0 <USART2_IRQHandler+0x74>)
 800167a:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <USART2_IRQHandler+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001686:	e011      	b.n	80016ac <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <USART2_IRQHandler+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001690:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <USART2_IRQHandler+0x74>)
 8001692:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001696:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <USART2_IRQHandler+0x74>)
 8001698:	4413      	add	r3, r2
 800169a:	79fa      	ldrb	r2, [r7, #7]
 800169c:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 800169e:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <USART2_IRQHandler+0x74>)
 80016a0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80016a4:	3301      	adds	r3, #1
 80016a6:	4a06      	ldr	r2, [pc, #24]	; (80016c0 <USART2_IRQHandler+0x74>)
 80016a8:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016ac:	4805      	ldr	r0, [pc, #20]	; (80016c4 <USART2_IRQHandler+0x78>)
 80016ae:	f004 fdaf 	bl	8006210 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40004400 	.word	0x40004400
 80016c0:	200008fc 	.word	0x200008fc
 80016c4:	20000df0 	.word	0x20000df0

080016c8 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 80016cc:	4b10      	ldr	r3, [pc, #64]	; (8001710 <DMA2_Stream5_IRQHandler+0x48>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6a1a      	ldr	r2, [r3, #32]
 80016d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80016d6:	4013      	ands	r3, r2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d10f      	bne.n	80016fc <DMA2_Stream5_IRQHandler+0x34>
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <DMA2_Stream5_IRQHandler+0x48>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6a1a      	ldr	r2, [r3, #32]
 80016e2:	f240 4344 	movw	r3, #1092	; 0x444
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d107      	bne.n	80016fc <DMA2_Stream5_IRQHandler+0x34>
 80016ec:	4b08      	ldr	r3, [pc, #32]	; (8001710 <DMA2_Stream5_IRQHandler+0x48>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <DMA2_Stream5_IRQHandler+0x48>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f022 0201 	bic.w	r2, r2, #1
 80016fa:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <DMA2_Stream5_IRQHandler+0x4c>)
 80016fe:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8001702:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <DMA2_Stream5_IRQHandler+0x50>)
 8001706:	f002 fbf9 	bl	8003efc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000d10 	.word	0x20000d10
 8001714:	40021000 	.word	0x40021000
 8001718:	20000d90 	.word	0x20000d90

0800171c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	e00a      	b.n	8001744 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800172e:	f3af 8000 	nop.w
 8001732:	4601      	mov	r1, r0
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1c5a      	adds	r2, r3, #1
 8001738:	60ba      	str	r2, [r7, #8]
 800173a:	b2ca      	uxtb	r2, r1
 800173c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	3301      	adds	r3, #1
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	429a      	cmp	r2, r3
 800174a:	dbf0      	blt.n	800172e <_read+0x12>
	}

return len;
 800174c:	687b      	ldr	r3, [r7, #4]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b086      	sub	sp, #24
 800175a:	af00      	add	r7, sp, #0
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	e009      	b.n	800177c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	60ba      	str	r2, [r7, #8]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fe99 	bl	80014a8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	3301      	adds	r3, #1
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	429a      	cmp	r2, r3
 8001782:	dbf1      	blt.n	8001768 <_write+0x12>
	}
	return len;
 8001784:	687b      	ldr	r3, [r7, #4]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_close>:

int _close(int file)
{
 800178e:	b480      	push	{r7}
 8001790:	b083      	sub	sp, #12
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
	return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179a:	4618      	mov	r0, r3
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017b6:	605a      	str	r2, [r3, #4]
	return 0;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <_isatty>:

int _isatty(int file)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b083      	sub	sp, #12
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
	return 1;
 80017ce:	2301      	movs	r3, #1
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
	return 0;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
	...

080017f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <_sbrk+0x50>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <_sbrk+0x16>
		heap_end = &end;
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <_sbrk+0x50>)
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <_sbrk+0x54>)
 800180c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <_sbrk+0x50>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <_sbrk+0x50>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4413      	add	r3, r2
 800181c:	466a      	mov	r2, sp
 800181e:	4293      	cmp	r3, r2
 8001820:	d907      	bls.n	8001832 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001822:	f005 fc51 	bl	80070c8 <__errno>
 8001826:	4603      	mov	r3, r0
 8001828:	220c      	movs	r2, #12
 800182a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800182c:	f04f 33ff 	mov.w	r3, #4294967295
 8001830:	e006      	b.n	8001840 <_sbrk+0x48>
	}

	heap_end += incr;
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <_sbrk+0x50>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	4a03      	ldr	r2, [pc, #12]	; (8001848 <_sbrk+0x50>)
 800183c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000d0c 	.word	0x20000d0c
 800184c:	20013b40 	.word	0x20013b40

08001850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001854:	4b08      	ldr	r3, [pc, #32]	; (8001878 <SystemInit+0x28>)
 8001856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800185a:	4a07      	ldr	r2, [pc, #28]	; (8001878 <SystemInit+0x28>)
 800185c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001864:	4b04      	ldr	r3, [pc, #16]	; (8001878 <SystemInit+0x28>)
 8001866:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800186a:	609a      	str	r2, [r3, #8]
#endif
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	463b      	mov	r3, r7
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <MX_TIM1_Init+0x98>)
 800189a:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <MX_TIM1_Init+0x9c>)
 800189c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 800189e:	4b1d      	ldr	r3, [pc, #116]	; (8001914 <MX_TIM1_Init+0x98>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <MX_TIM1_Init+0x98>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <MX_TIM1_Init+0x98>)
 80018ac:	220b      	movs	r2, #11
 80018ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <MX_TIM1_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <MX_TIM1_Init+0x98>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b15      	ldr	r3, [pc, #84]	; (8001914 <MX_TIM1_Init+0x98>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018c2:	4814      	ldr	r0, [pc, #80]	; (8001914 <MX_TIM1_Init+0x98>)
 80018c4:	f003 fbc8 	bl	8005058 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80018ce:	f7ff fdfd 	bl	80014cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	4619      	mov	r1, r3
 80018de:	480d      	ldr	r0, [pc, #52]	; (8001914 <MX_TIM1_Init+0x98>)
 80018e0:	f003 fec4 	bl	800566c <HAL_TIM_ConfigClockSource>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80018ea:	f7ff fdef 	bl	80014cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018f6:	463b      	mov	r3, r7
 80018f8:	4619      	mov	r1, r3
 80018fa:	4806      	ldr	r0, [pc, #24]	; (8001914 <MX_TIM1_Init+0x98>)
 80018fc:	f004 fabc 	bl	8005e78 <HAL_TIMEx_MasterConfigSynchronization>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001906:	f7ff fde1 	bl	80014cc <Error_Handler>
  }

}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000d10 	.word	0x20000d10
 8001918:	40010000 	.word	0x40010000

0800191c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001922:	f107 0320 	add.w	r3, r7, #32
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]
 800193a:	615a      	str	r2, [r3, #20]
 800193c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800193e:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001940:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001944:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001946:	4b28      	ldr	r3, [pc, #160]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001948:	2200      	movs	r2, #0
 800194a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194c:	4b26      	ldr	r3, [pc, #152]	; (80019e8 <MX_TIM2_Init+0xcc>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8001952:	4b25      	ldr	r3, [pc, #148]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001954:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001958:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195a:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <MX_TIM2_Init+0xcc>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001960:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001966:	4820      	ldr	r0, [pc, #128]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001968:	f003 fbc5 	bl	80050f6 <HAL_TIM_PWM_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001972:	f7ff fdab 	bl	80014cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197a:	2300      	movs	r3, #0
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	4619      	mov	r1, r3
 8001984:	4818      	ldr	r0, [pc, #96]	; (80019e8 <MX_TIM2_Init+0xcc>)
 8001986:	f004 fa77 	bl	8005e78 <HAL_TIMEx_MasterConfigSynchronization>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001990:	f7ff fd9c 	bl	80014cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001994:	2360      	movs	r3, #96	; 0x60
 8001996:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001998:	f240 13bb 	movw	r3, #443	; 0x1bb
 800199c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800199e:	2302      	movs	r3, #2
 80019a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2208      	movs	r2, #8
 80019aa:	4619      	mov	r1, r3
 80019ac:	480e      	ldr	r0, [pc, #56]	; (80019e8 <MX_TIM2_Init+0xcc>)
 80019ae:	f003 fd97 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80019b8:	f7ff fd88 	bl	80014cc <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 80019bc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80019c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	220c      	movs	r2, #12
 80019c6:	4619      	mov	r1, r3
 80019c8:	4807      	ldr	r0, [pc, #28]	; (80019e8 <MX_TIM2_Init+0xcc>)
 80019ca:	f003 fd89 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80019d4:	f7ff fd7a 	bl	80014cc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80019d8:	4803      	ldr	r0, [pc, #12]	; (80019e8 <MX_TIM2_Init+0xcc>)
 80019da:	f000 f87f 	bl	8001adc <HAL_TIM_MspPostInit>

}
 80019de:	bf00      	nop
 80019e0:	3728      	adds	r7, #40	; 0x28
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000d50 	.word	0x20000d50

080019ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a21      	ldr	r2, [pc, #132]	; (8001a80 <HAL_TIM_Base_MspInit+0x94>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d13c      	bne.n	8001a78 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <HAL_TIM_Base_MspInit+0x98>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a1f      	ldr	r2, [pc, #124]	; (8001a84 <HAL_TIM_Base_MspInit+0x98>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	; (8001a84 <HAL_TIM_Base_MspInit+0x98>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	; (8001a8c <HAL_TIM_Base_MspInit+0xa0>)
 8001a1e:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001a20:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a22:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001a26:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a28:	4b17      	ldr	r3, [pc, #92]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a2a:	2240      	movs	r2, #64	; 0x40
 8001a2c:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001a34:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a3a:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a42:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a50:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a54:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001a5c:	480a      	ldr	r0, [pc, #40]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a5e:	f002 f925 	bl	8003cac <HAL_DMA_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001a68:	f7ff fd30 	bl	80014cc <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a06      	ldr	r2, [pc, #24]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a70:	621a      	str	r2, [r3, #32]
 8001a72:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <HAL_TIM_Base_MspInit+0x9c>)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40010000 	.word	0x40010000
 8001a84:	40023800 	.word	0x40023800
 8001a88:	20000d90 	.word	0x20000d90
 8001a8c:	40026488 	.word	0x40026488

08001a90 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa0:	d115      	bne.n	8001ace <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x48>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a0b      	ldr	r2, [pc, #44]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x48>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x48>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	201c      	movs	r0, #28
 8001ac4:	f002 f8bb 	bl	8003c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ac8:	201c      	movs	r0, #28
 8001aca:	f002 f8d4 	bl	8003c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001afc:	d11e      	bne.n	8001b3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a0f      	ldr	r2, [pc, #60]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001b08:	f043 0302 	orr.w	r3, r3, #2
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8001b1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	4619      	mov	r1, r3
 8001b36:	4804      	ldr	r0, [pc, #16]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b38:	f002 fc4a 	bl	80043d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	3720      	adds	r7, #32
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020400 	.word	0x40020400

08001b4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <MX_USART2_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b82:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b84:	f004 fa08 	bl	8005f98 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b8e:	f7ff fc9d 	bl	80014cc <Error_Handler>
  }

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000df0 	.word	0x20000df0
 8001b9c:	40004400 	.word	0x40004400

08001ba0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1d      	ldr	r2, [pc, #116]	; (8001c34 <HAL_UART_MspInit+0x94>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d133      	bne.n	8001c2a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	4a1b      	ldr	r2, [pc, #108]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd2:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_UART_MspInit+0x98>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bfa:	230c      	movs	r3, #12
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	4809      	ldr	r0, [pc, #36]	; (8001c3c <HAL_UART_MspInit+0x9c>)
 8001c16:	f002 fbdb 	bl	80043d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2026      	movs	r0, #38	; 0x26
 8001c20:	f002 f80d 	bl	8003c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c24:	2026      	movs	r0, #38	; 0x26
 8001c26:	f002 f826 	bl	8003c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c2a:	bf00      	nop
 8001c2c:	3728      	adds	r7, #40	; 0x28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004400 	.word	0x40004400
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40020000 	.word	0x40020000

08001c40 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 8001c40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c78 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c44:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c46:	e003      	b.n	8001c50 <LoopCopyDataInit>

08001c48 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c4a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c4c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c4e:	3104      	adds	r1, #4

08001c50 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c50:	480b      	ldr	r0, [pc, #44]	; (8001c80 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c54:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c56:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c58:	d3f6      	bcc.n	8001c48 <CopyDataInit>
  ldr  r2, =_sbss
 8001c5a:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c5c:	e002      	b.n	8001c64 <LoopFillZerobss>

08001c5e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c5e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c60:	f842 3b04 	str.w	r3, [r2], #4

08001c64 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c64:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c66:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c68:	d3f9      	bcc.n	8001c5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c6a:	f7ff fdf1 	bl	8001850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c6e:	f005 fa31 	bl	80070d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c72:	f7ff fb65 	bl	8001340 <main>
  bx  lr    
 8001c76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c78:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c7c:	0800d22c 	.word	0x0800d22c
  ldr  r0, =_sdata
 8001c80:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c84:	20000118 	.word	0x20000118
  ldr  r2, =_sbss
 8001c88:	20000118 	.word	0x20000118
  ldr  r3, = _ebss
 8001c8c:	20013b40 	.word	0x20013b40

08001c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC_IRQHandler>
	...

08001c94 <UB_VGA_Screen_Init>:
// @brief The initialisation of the VGA driver
// @details The function initialises the timer registers of timer 1 & 2.
//			It also initialises the DMA register.
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8001c98:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <UB_VGA_Screen_Init+0x84>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <UB_VGA_Screen_Init+0x84>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <UB_VGA_Screen_Init+0x84>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <UB_VGA_Screen_Init+0x88>)
 8001cac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb0:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 8001cb2:	481b      	ldr	r0, [pc, #108]	; (8001d20 <UB_VGA_Screen_Init+0x8c>)
 8001cb4:	f003 f9fb 	bl	80050ae <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001cb8:	210c      	movs	r1, #12
 8001cba:	4819      	ldr	r0, [pc, #100]	; (8001d20 <UB_VGA_Screen_Init+0x8c>)
 8001cbc:	f003 fa46 	bl	800514c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8001cc0:	2108      	movs	r1, #8
 8001cc2:	4817      	ldr	r0, [pc, #92]	; (8001d20 <UB_VGA_Screen_Init+0x8c>)
 8001cc4:	f003 fa80 	bl	80051c8 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8001cc8:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <UB_VGA_Screen_Init+0x90>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68da      	ldr	r2, [r3, #12]
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <UB_VGA_Screen_Init+0x90>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cd6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <UB_VGA_Screen_Init+0x90>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <UB_VGA_Screen_Init+0x90>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8001ce8:	490f      	ldr	r1, [pc, #60]	; (8001d28 <UB_VGA_Screen_Init+0x94>)
 8001cea:	f240 1341 	movw	r3, #321	; 0x141
 8001cee:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <UB_VGA_Screen_Init+0x98>)
 8001cf0:	480f      	ldr	r0, [pc, #60]	; (8001d30 <UB_VGA_Screen_Init+0x9c>)
 8001cf2:	f002 f889 	bl	8003e08 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8001cf6:	480e      	ldr	r0, [pc, #56]	; (8001d30 <UB_VGA_Screen_Init+0x9c>)
 8001cf8:	f001 ffd8 	bl	8003cac <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <UB_VGA_Screen_Init+0x9c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <UB_VGA_Screen_Init+0x9c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0210 	orr.w	r2, r2, #16
 8001d0a:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <UB_VGA_Screen_Init+0xa0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a01      	ldr	r2, [pc, #4]	; (8001d18 <UB_VGA_Screen_Init+0x84>)
 8001d12:	6093      	str	r3, [r2, #8]
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20013b20 	.word	0x20013b20
 8001d1c:	40020400 	.word	0x40020400
 8001d20:	20000d50 	.word	0x20000d50
 8001d24:	20000d10 	.word	0x20000d10
 8001d28:	20000e30 	.word	0x20000e30
 8001d2c:	40021015 	.word	0x40021015
 8001d30:	20000d90 	.word	0x20000d90
 8001d34:	40026488 	.word	0x40026488

08001d38 <UB_VGA_FillScreen>:
// @details This function writes for all pixels a single color to the ram.
//
// @param[in] color The 8-bit color-code to display
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001d42:	2300      	movs	r3, #0
 8001d44:	81bb      	strh	r3, [r7, #12]
 8001d46:	e012      	b.n	8001d6e <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001d48:	2300      	movs	r3, #0
 8001d4a:	81fb      	strh	r3, [r7, #14]
 8001d4c:	e008      	b.n	8001d60 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	89b9      	ldrh	r1, [r7, #12]
 8001d52:	89fb      	ldrh	r3, [r7, #14]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 f813 	bl	8001d80 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001d5a:	89fb      	ldrh	r3, [r7, #14]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	81fb      	strh	r3, [r7, #14]
 8001d60:	89fb      	ldrh	r3, [r7, #14]
 8001d62:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001d66:	d3f2      	bcc.n	8001d4e <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001d68:	89bb      	ldrh	r3, [r7, #12]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	81bb      	strh	r3, [r7, #12]
 8001d6e:	89bb      	ldrh	r3, [r7, #12]
 8001d70:	2bef      	cmp	r3, #239	; 0xef
 8001d72:	d9e9      	bls.n	8001d48 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <UB_VGA_SetPixel>:
// @param[in] xp The X-coordinate of the pixel
// @param[in] yp The Y-coordinate of the pixel
// @param[in] color The 8-bit color-code to display
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	80fb      	strh	r3, [r7, #6]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	80bb      	strh	r3, [r7, #4]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001d98:	d301      	bcc.n	8001d9e <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8001d9e:	88bb      	ldrh	r3, [r7, #4]
 8001da0:	2bef      	cmp	r3, #239	; 0xef
 8001da2:	d901      	bls.n	8001da8 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8001da8:	88ba      	ldrh	r2, [r7, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	019b      	lsls	r3, r3, #6
 8001db2:	441a      	add	r2, r3
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	4413      	add	r3, r2
 8001db8:	4904      	ldr	r1, [pc, #16]	; (8001dcc <UB_VGA_SetPixel+0x4c>)
 8001dba:	78fa      	ldrb	r2, [r7, #3]
 8001dbc:	54ca      	strb	r2, [r1, r3]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000e30 	.word	0x20000e30

08001dd0 <UB_VGA_SetLine>:
// @param[in] y2 The Y-coordinate of point 2 of the line
// @param[in] color The 8-bit color-code to display
// @param[in] width The width of the line in pixels
//--------------------------------------------------------------
void UB_VGA_SetLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color, uint16_t width)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b089      	sub	sp, #36	; 0x24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	4608      	mov	r0, r1
 8001dda:	4611      	mov	r1, r2
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4623      	mov	r3, r4
 8001de0:	80fb      	strh	r3, [r7, #6]
 8001de2:	4603      	mov	r3, r0
 8001de4:	80bb      	strh	r3, [r7, #4]
 8001de6:	460b      	mov	r3, r1
 8001de8:	807b      	strh	r3, [r7, #2]
 8001dea:	4613      	mov	r3, r2
 8001dec:	803b      	strh	r3, [r7, #0]
  uint16_t j; 								//Count amount of width pixels
  uint8_t neg;
  uint16_t amPerSide;
  float slope;

  dx=x2-x1;      							//the horizontal distance of the line
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	88fb      	ldrh	r3, [r7, #6]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	837b      	strh	r3, [r7, #26]
  dy=y2-y1;      							//the vertical distance of the line
 8001df8:	883a      	ldrh	r2, [r7, #0]
 8001dfa:	88bb      	ldrh	r3, [r7, #4]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	833b      	strh	r3, [r7, #24]
  dxabs=abs(dx);
 8001e02:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	bfb8      	it	lt
 8001e0a:	425b      	neglt	r3, r3
 8001e0c:	82fb      	strh	r3, [r7, #22]
  dyabs=abs(dy);
 8001e0e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bfb8      	it	lt
 8001e16:	425b      	neglt	r3, r3
 8001e18:	82bb      	strh	r3, [r7, #20]
  amPerSide = width / 2;
 8001e1a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e1c:	085b      	lsrs	r3, r3, #1
 8001e1e:	827b      	strh	r3, [r7, #18]
  neg = width % 2;
 8001e20:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	747b      	strb	r3, [r7, #17]

  if (dxabs>=dyabs) 						//the line is more horizontal than vertical
 8001e2a:	8afa      	ldrh	r2, [r7, #22]
 8001e2c:	8abb      	ldrh	r3, [r7, #20]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	f0c0 8096 	bcc.w	8001f60 <UB_VGA_SetLine+0x190>
  {
    slope=(float)dy / (float)dx;
 8001e34:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e38:	ee07 3a90 	vmov	s15, r3
 8001e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e40:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e44:	ee07 3a90 	vmov	s15, r3
 8001e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e50:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=0;i!=dx;i++)
 8001e54:	2300      	movs	r3, #0
 8001e56:	83fb      	strh	r3, [r7, #30]
 8001e58:	e07b      	b.n	8001f52 <UB_VGA_SetLine+0x182>
    {
      px=i+x1;
 8001e5a:	8bfa      	ldrh	r2, [r7, #30]
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	4413      	add	r3, r2
 8001e60:	817b      	strh	r3, [r7, #10]
      py=slope*i+y1;						//Calculate Y-value for the current Y-value
 8001e62:	8bfb      	ldrh	r3, [r7, #30]
 8001e64:	ee07 3a90 	vmov	s15, r3
 8001e68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e74:	88bb      	ldrh	r3, [r7, #4]
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e86:	ee17 3a90 	vmov	r3, s15
 8001e8a:	813b      	strh	r3, [r7, #8]
      UB_VGA_SetPixel(px,py,color);
 8001e8c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001e90:	8939      	ldrh	r1, [r7, #8]
 8001e92:	897b      	ldrh	r3, [r7, #10]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff73 	bl	8001d80 <UB_VGA_SetPixel>

      for(j = 0; j <= amPerSide; j++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	83bb      	strh	r3, [r7, #28]
 8001e9e:	e04f      	b.n	8001f40 <UB_VGA_SetLine+0x170>
      {
          py = slope * i + y1 + j;			//Calculate extra width-pixels on the positive side
 8001ea0:	8bfb      	ldrh	r3, [r7, #30]
 8001ea2:	ee07 3a90 	vmov	s15, r3
 8001ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eaa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001eae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eb2:	88bb      	ldrh	r3, [r7, #4]
 8001eb4:	ee07 3a90 	vmov	s15, r3
 8001eb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ebc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ec0:	8bbb      	ldrh	r3, [r7, #28]
 8001ec2:	ee07 3a90 	vmov	s15, r3
 8001ec6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ed2:	ee17 3a90 	vmov	r3, s15
 8001ed6:	813b      	strh	r3, [r7, #8]
          UB_VGA_SetPixel(px,py,color);
 8001ed8:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001edc:	8939      	ldrh	r1, [r7, #8]
 8001ede:	897b      	ldrh	r3, [r7, #10]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff4d 	bl	8001d80 <UB_VGA_SetPixel>

          if(!(neg) && (j == amPerSide))
 8001ee6:	7c7b      	ldrb	r3, [r7, #17]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d103      	bne.n	8001ef4 <UB_VGA_SetLine+0x124>
 8001eec:	8bba      	ldrh	r2, [r7, #28]
 8001eee:	8a7b      	ldrh	r3, [r7, #18]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d02a      	beq.n	8001f4a <UB_VGA_SetLine+0x17a>
        	  break;						//Break when positive and last width pixel

          py = slope * i + y1 - j;			//Calculate extra width-pixels on the negative side
 8001ef4:	8bfb      	ldrh	r3, [r7, #30]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f06:	88bb      	ldrh	r3, [r7, #4]
 8001f08:	ee07 3a90 	vmov	s15, r3
 8001f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f14:	8bbb      	ldrh	r3, [r7, #28]
 8001f16:	ee07 3a90 	vmov	s15, r3
 8001f1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f26:	ee17 3a90 	vmov	r3, s15
 8001f2a:	813b      	strh	r3, [r7, #8]
          UB_VGA_SetPixel(px,py,color);
 8001f2c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001f30:	8939      	ldrh	r1, [r7, #8]
 8001f32:	897b      	ldrh	r3, [r7, #10]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff23 	bl	8001d80 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 8001f3a:	8bbb      	ldrh	r3, [r7, #28]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	83bb      	strh	r3, [r7, #28]
 8001f40:	8bba      	ldrh	r2, [r7, #28]
 8001f42:	8a7b      	ldrh	r3, [r7, #18]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d9ab      	bls.n	8001ea0 <UB_VGA_SetLine+0xd0>
 8001f48:	e000      	b.n	8001f4c <UB_VGA_SetLine+0x17c>
        	  break;						//Break when positive and last width pixel
 8001f4a:	bf00      	nop
    for(i=0;i!=dx;i++)
 8001f4c:	8bfb      	ldrh	r3, [r7, #30]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	83fb      	strh	r3, [r7, #30]
 8001f52:	8bfa      	ldrh	r2, [r7, #30]
 8001f54:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f47f af7e 	bne.w	8001e5a <UB_VGA_SetLine+0x8a>
          px = slope * i + x1 - j;			//Calculate extra width-pixels on the negative side
    	  UB_VGA_SetPixel(px,py,color);
      }
    }
  }
}
 8001f5e:	e094      	b.n	800208a <UB_VGA_SetLine+0x2ba>
    slope=(float)dx / (float)dy;
 8001f60:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f64:	ee07 3a90 	vmov	s15, r3
 8001f68:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f6c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f7c:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=0;i!=dy;i++)
 8001f80:	2300      	movs	r3, #0
 8001f82:	83fb      	strh	r3, [r7, #30]
 8001f84:	e07b      	b.n	800207e <UB_VGA_SetLine+0x2ae>
      px=slope*i+x1; 						//Calculate X-value for the current Y-value
 8001f86:	8bfb      	ldrh	r3, [r7, #30]
 8001f88:	ee07 3a90 	vmov	s15, r3
 8001f8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f90:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	ee07 3a90 	vmov	s15, r3
 8001f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001faa:	ee17 3a90 	vmov	r3, s15
 8001fae:	817b      	strh	r3, [r7, #10]
      py=i+y1;
 8001fb0:	8bfa      	ldrh	r2, [r7, #30]
 8001fb2:	88bb      	ldrh	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	813b      	strh	r3, [r7, #8]
      UB_VGA_SetPixel(px,py,color);
 8001fb8:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001fbc:	8939      	ldrh	r1, [r7, #8]
 8001fbe:	897b      	ldrh	r3, [r7, #10]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff fedd 	bl	8001d80 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	83bb      	strh	r3, [r7, #28]
 8001fca:	e04f      	b.n	800206c <UB_VGA_SetLine+0x29c>
          px = slope * i + x1 + j;			//Calculate extra width-pixels on the positive side
 8001fcc:	8bfb      	ldrh	r3, [r7, #30]
 8001fce:	ee07 3a90 	vmov	s15, r3
 8001fd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fde:	88fb      	ldrh	r3, [r7, #6]
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fec:	8bbb      	ldrh	r3, [r7, #28]
 8001fee:	ee07 3a90 	vmov	s15, r3
 8001ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ffe:	ee17 3a90 	vmov	r3, s15
 8002002:	817b      	strh	r3, [r7, #10]
    	  UB_VGA_SetPixel(px,py,color);
 8002004:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002008:	8939      	ldrh	r1, [r7, #8]
 800200a:	897b      	ldrh	r3, [r7, #10]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff feb7 	bl	8001d80 <UB_VGA_SetPixel>
    	  if(!(neg) && (j == amPerSide))
 8002012:	7c7b      	ldrb	r3, [r7, #17]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d103      	bne.n	8002020 <UB_VGA_SetLine+0x250>
 8002018:	8bba      	ldrh	r2, [r7, #28]
 800201a:	8a7b      	ldrh	r3, [r7, #18]
 800201c:	429a      	cmp	r2, r3
 800201e:	d02a      	beq.n	8002076 <UB_VGA_SetLine+0x2a6>
          px = slope * i + x1 - j;			//Calculate extra width-pixels on the negative side
 8002020:	8bfb      	ldrh	r3, [r7, #30]
 8002022:	ee07 3a90 	vmov	s15, r3
 8002026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202a:	edd7 7a03 	vldr	s15, [r7, #12]
 800202e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800203c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002040:	8bbb      	ldrh	r3, [r7, #28]
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800204a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800204e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002052:	ee17 3a90 	vmov	r3, s15
 8002056:	817b      	strh	r3, [r7, #10]
    	  UB_VGA_SetPixel(px,py,color);
 8002058:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800205c:	8939      	ldrh	r1, [r7, #8]
 800205e:	897b      	ldrh	r3, [r7, #10]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fe8d 	bl	8001d80 <UB_VGA_SetPixel>
      for(j = 0; j <= amPerSide; j++)
 8002066:	8bbb      	ldrh	r3, [r7, #28]
 8002068:	3301      	adds	r3, #1
 800206a:	83bb      	strh	r3, [r7, #28]
 800206c:	8bba      	ldrh	r2, [r7, #28]
 800206e:	8a7b      	ldrh	r3, [r7, #18]
 8002070:	429a      	cmp	r2, r3
 8002072:	d9ab      	bls.n	8001fcc <UB_VGA_SetLine+0x1fc>
 8002074:	e000      	b.n	8002078 <UB_VGA_SetLine+0x2a8>
    		  break;						//Break when positive and last width pixel
 8002076:	bf00      	nop
    for(i=0;i!=dy;i++)
 8002078:	8bfb      	ldrh	r3, [r7, #30]
 800207a:	3301      	adds	r3, #1
 800207c:	83fb      	strh	r3, [r7, #30]
 800207e:	8bfa      	ldrh	r2, [r7, #30]
 8002080:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002084:	429a      	cmp	r2, r3
 8002086:	f47f af7e 	bne.w	8001f86 <UB_VGA_SetLine+0x1b6>
}
 800208a:	bf00      	nop
 800208c:	3724      	adds	r7, #36	; 0x24
 800208e:	46bd      	mov	sp, r7
 8002090:	bd90      	pop	{r4, r7, pc}

08002092 <UB_VGA_DrawRectangle>:
// @param[in] lineWidth: The width of the line that determines the border of the rectangle
//--------------------------------------------------------------

void UB_VGA_DrawRectangle(uint16_t xp, uint16_t yp, uint8_t width, uint8_t height, uint8_t color, uint8_t filled,
		uint8_t bordercolor, uint8_t lineWidth)
{
 8002092:	b590      	push	{r4, r7, lr}
 8002094:	b085      	sub	sp, #20
 8002096:	af00      	add	r7, sp, #0
 8002098:	4604      	mov	r4, r0
 800209a:	4608      	mov	r0, r1
 800209c:	4611      	mov	r1, r2
 800209e:	461a      	mov	r2, r3
 80020a0:	4623      	mov	r3, r4
 80020a2:	80fb      	strh	r3, [r7, #6]
 80020a4:	4603      	mov	r3, r0
 80020a6:	80bb      	strh	r3, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	70fb      	strb	r3, [r7, #3]
 80020ac:	4613      	mov	r3, r2
 80020ae:	70bb      	strb	r3, [r7, #2]
	uint16_t px;
	uint16_t py;
	uint16_t i;
	uint16_t j;

	if(xp >= VGA_DISPLAY_X)
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80020b6:	d301      	bcc.n	80020bc <UB_VGA_DrawRectangle+0x2a>
	  xp = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	80fb      	strh	r3, [r7, #6]
	if(yp >= VGA_DISPLAY_Y)
 80020bc:	88bb      	ldrh	r3, [r7, #4]
 80020be:	2bef      	cmp	r3, #239	; 0xef
 80020c0:	d901      	bls.n	80020c6 <UB_VGA_DrawRectangle+0x34>
	  yp = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	80bb      	strh	r3, [r7, #4]

	/* the vertical part of the rectangle */
	for(j=0; j < lineWidth; j++)
 80020c6:	2300      	movs	r3, #0
 80020c8:	81bb      	strh	r3, [r7, #12]
 80020ca:	e03a      	b.n	8002142 <UB_VGA_DrawRectangle+0xb0>
	{
		for(i=0; i <= height; i++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	81fb      	strh	r3, [r7, #14]
 80020d0:	e011      	b.n	80020f6 <UB_VGA_DrawRectangle+0x64>
		{
			py = yp + i;
 80020d2:	88ba      	ldrh	r2, [r7, #4]
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	4413      	add	r3, r2
 80020d8:	813b      	strh	r3, [r7, #8]
			px = xp + j;
 80020da:	88fa      	ldrh	r2, [r7, #6]
 80020dc:	89bb      	ldrh	r3, [r7, #12]
 80020de:	4413      	add	r3, r2
 80020e0:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 80020e2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80020e6:	8939      	ldrh	r1, [r7, #8]
 80020e8:	897b      	ldrh	r3, [r7, #10]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fe48 	bl	8001d80 <UB_VGA_SetPixel>
		for(i=0; i <= height; i++)
 80020f0:	89fb      	ldrh	r3, [r7, #14]
 80020f2:	3301      	adds	r3, #1
 80020f4:	81fb      	strh	r3, [r7, #14]
 80020f6:	78bb      	ldrb	r3, [r7, #2]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	89fa      	ldrh	r2, [r7, #14]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d9e8      	bls.n	80020d2 <UB_VGA_DrawRectangle+0x40>
		}
		for(i=0; i <= height; i++)
 8002100:	2300      	movs	r3, #0
 8002102:	81fb      	strh	r3, [r7, #14]
 8002104:	e015      	b.n	8002132 <UB_VGA_DrawRectangle+0xa0>
		{
			py = yp + i;
 8002106:	88ba      	ldrh	r2, [r7, #4]
 8002108:	89fb      	ldrh	r3, [r7, #14]
 800210a:	4413      	add	r3, r2
 800210c:	813b      	strh	r3, [r7, #8]
			px = xp + width - j;
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	b29a      	uxth	r2, r3
 8002112:	88fb      	ldrh	r3, [r7, #6]
 8002114:	4413      	add	r3, r2
 8002116:	b29a      	uxth	r2, r3
 8002118:	89bb      	ldrh	r3, [r7, #12]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 800211e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002122:	8939      	ldrh	r1, [r7, #8]
 8002124:	897b      	ldrh	r3, [r7, #10]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fe2a 	bl	8001d80 <UB_VGA_SetPixel>
		for(i=0; i <= height; i++)
 800212c:	89fb      	ldrh	r3, [r7, #14]
 800212e:	3301      	adds	r3, #1
 8002130:	81fb      	strh	r3, [r7, #14]
 8002132:	78bb      	ldrb	r3, [r7, #2]
 8002134:	b29b      	uxth	r3, r3
 8002136:	89fa      	ldrh	r2, [r7, #14]
 8002138:	429a      	cmp	r2, r3
 800213a:	d9e4      	bls.n	8002106 <UB_VGA_DrawRectangle+0x74>
	for(j=0; j < lineWidth; j++)
 800213c:	89bb      	ldrh	r3, [r7, #12]
 800213e:	3301      	adds	r3, #1
 8002140:	81bb      	strh	r3, [r7, #12]
 8002142:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002146:	b29b      	uxth	r3, r3
 8002148:	89ba      	ldrh	r2, [r7, #12]
 800214a:	429a      	cmp	r2, r3
 800214c:	d3be      	bcc.n	80020cc <UB_VGA_DrawRectangle+0x3a>
		}
	}

    /* the horizontal part of the rectangle */
	for(j=0; j < lineWidth; j++)
 800214e:	2300      	movs	r3, #0
 8002150:	81bb      	strh	r3, [r7, #12]
 8002152:	e048      	b.n	80021e6 <UB_VGA_DrawRectangle+0x154>
	{
		for(i=0; i <= width-lineWidth; i++)
 8002154:	2300      	movs	r3, #0
 8002156:	81fb      	strh	r3, [r7, #14]
 8002158:	e016      	b.n	8002188 <UB_VGA_DrawRectangle+0xf6>
		{
			py = yp + j;
 800215a:	88ba      	ldrh	r2, [r7, #4]
 800215c:	89bb      	ldrh	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	813b      	strh	r3, [r7, #8]
			px = xp + i + lineWidth;
 8002162:	88fa      	ldrh	r2, [r7, #6]
 8002164:	89fb      	ldrh	r3, [r7, #14]
 8002166:	4413      	add	r3, r2
 8002168:	b29a      	uxth	r2, r3
 800216a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800216e:	b29b      	uxth	r3, r3
 8002170:	4413      	add	r3, r2
 8002172:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 8002174:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002178:	8939      	ldrh	r1, [r7, #8]
 800217a:	897b      	ldrh	r3, [r7, #10]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fdff 	bl	8001d80 <UB_VGA_SetPixel>
		for(i=0; i <= width-lineWidth; i++)
 8002182:	89fb      	ldrh	r3, [r7, #14]
 8002184:	3301      	adds	r3, #1
 8002186:	81fb      	strh	r3, [r7, #14]
 8002188:	89fa      	ldrh	r2, [r7, #14]
 800218a:	78f9      	ldrb	r1, [r7, #3]
 800218c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002190:	1acb      	subs	r3, r1, r3
 8002192:	429a      	cmp	r2, r3
 8002194:	dde1      	ble.n	800215a <UB_VGA_DrawRectangle+0xc8>
		}
		for(i=0; i <= width-lineWidth; i++)
 8002196:	2300      	movs	r3, #0
 8002198:	81fb      	strh	r3, [r7, #14]
 800219a:	e01a      	b.n	80021d2 <UB_VGA_DrawRectangle+0x140>
		{
			py = yp + height - j;
 800219c:	78bb      	ldrb	r3, [r7, #2]
 800219e:	b29a      	uxth	r2, r3
 80021a0:	88bb      	ldrh	r3, [r7, #4]
 80021a2:	4413      	add	r3, r2
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	89bb      	ldrh	r3, [r7, #12]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	813b      	strh	r3, [r7, #8]
			px = xp + i + lineWidth;
 80021ac:	88fa      	ldrh	r2, [r7, #6]
 80021ae:	89fb      	ldrh	r3, [r7, #14]
 80021b0:	4413      	add	r3, r2
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	4413      	add	r3, r2
 80021bc:	817b      	strh	r3, [r7, #10]
			UB_VGA_SetPixel(px,py,bordercolor);
 80021be:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80021c2:	8939      	ldrh	r1, [r7, #8]
 80021c4:	897b      	ldrh	r3, [r7, #10]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fdda 	bl	8001d80 <UB_VGA_SetPixel>
		for(i=0; i <= width-lineWidth; i++)
 80021cc:	89fb      	ldrh	r3, [r7, #14]
 80021ce:	3301      	adds	r3, #1
 80021d0:	81fb      	strh	r3, [r7, #14]
 80021d2:	89fa      	ldrh	r2, [r7, #14]
 80021d4:	78f9      	ldrb	r1, [r7, #3]
 80021d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021da:	1acb      	subs	r3, r1, r3
 80021dc:	429a      	cmp	r2, r3
 80021de:	dddd      	ble.n	800219c <UB_VGA_DrawRectangle+0x10a>
	for(j=0; j < lineWidth; j++)
 80021e0:	89bb      	ldrh	r3, [r7, #12]
 80021e2:	3301      	adds	r3, #1
 80021e4:	81bb      	strh	r3, [r7, #12]
 80021e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	89ba      	ldrh	r2, [r7, #12]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3b0      	bcc.n	8002154 <UB_VGA_DrawRectangle+0xc2>
		}
	}

    /* filling in the rectangle */
    if(filled == 1)
 80021f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d134      	bne.n	8002264 <UB_VGA_DrawRectangle+0x1d2>
    {
    	for(i=0; i <= width-lineWidth*2; i++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	81fb      	strh	r3, [r7, #14]
 80021fe:	e029      	b.n	8002254 <UB_VGA_DrawRectangle+0x1c2>
    	{
    		px = xp + i + lineWidth;
 8002200:	88fa      	ldrh	r2, [r7, #6]
 8002202:	89fb      	ldrh	r3, [r7, #14]
 8002204:	4413      	add	r3, r2
 8002206:	b29a      	uxth	r2, r3
 8002208:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800220c:	b29b      	uxth	r3, r3
 800220e:	4413      	add	r3, r2
 8002210:	817b      	strh	r3, [r7, #10]

        	for(j=0; j <= height-(lineWidth*2); j++)
 8002212:	2300      	movs	r3, #0
 8002214:	81bb      	strh	r3, [r7, #12]
 8002216:	e012      	b.n	800223e <UB_VGA_DrawRectangle+0x1ac>
        	{
        		py = yp + j + lineWidth;
 8002218:	88ba      	ldrh	r2, [r7, #4]
 800221a:	89bb      	ldrh	r3, [r7, #12]
 800221c:	4413      	add	r3, r2
 800221e:	b29a      	uxth	r2, r3
 8002220:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002224:	b29b      	uxth	r3, r3
 8002226:	4413      	add	r3, r2
 8002228:	813b      	strh	r3, [r7, #8]
        		UB_VGA_SetPixel(px,py,color);
 800222a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800222e:	8939      	ldrh	r1, [r7, #8]
 8002230:	897b      	ldrh	r3, [r7, #10]
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fda4 	bl	8001d80 <UB_VGA_SetPixel>
        	for(j=0; j <= height-(lineWidth*2); j++)
 8002238:	89bb      	ldrh	r3, [r7, #12]
 800223a:	3301      	adds	r3, #1
 800223c:	81bb      	strh	r3, [r7, #12]
 800223e:	89ba      	ldrh	r2, [r7, #12]
 8002240:	78b9      	ldrb	r1, [r7, #2]
 8002242:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	1acb      	subs	r3, r1, r3
 800224a:	429a      	cmp	r2, r3
 800224c:	dde4      	ble.n	8002218 <UB_VGA_DrawRectangle+0x186>
    	for(i=0; i <= width-lineWidth*2; i++)
 800224e:	89fb      	ldrh	r3, [r7, #14]
 8002250:	3301      	adds	r3, #1
 8002252:	81fb      	strh	r3, [r7, #14]
 8002254:	89fa      	ldrh	r2, [r7, #14]
 8002256:	78f9      	ldrb	r1, [r7, #3]
 8002258:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	1acb      	subs	r3, r1, r3
 8002260:	429a      	cmp	r2, r3
 8002262:	ddcd      	ble.n	8002200 <UB_VGA_DrawRectangle+0x16e>
        	}
    	}
    }

}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bd90      	pop	{r4, r7, pc}

0800226c <UB_VGA_clearScreen>:
//--------------------------------------------------------------
// @brief Function to clear the whole screen.
// @details This function writes for all pixels the color white to the ram.
//--------------------------------------------------------------
void UB_VGA_clearScreen()
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8002272:	2300      	movs	r3, #0
 8002274:	80bb      	strh	r3, [r7, #4]
 8002276:	e012      	b.n	800229e <UB_VGA_clearScreen+0x32>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8002278:	2300      	movs	r3, #0
 800227a:	80fb      	strh	r3, [r7, #6]
 800227c:	e008      	b.n	8002290 <UB_VGA_clearScreen+0x24>
      UB_VGA_SetPixel(xp, yp, VGA_COL_WHITE);
 800227e:	88b9      	ldrh	r1, [r7, #4]
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	22ff      	movs	r2, #255	; 0xff
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fd7b 	bl	8001d80 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 800228a:	88fb      	ldrh	r3, [r7, #6]
 800228c:	3301      	adds	r3, #1
 800228e:	80fb      	strh	r3, [r7, #6]
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002296:	d3f2      	bcc.n	800227e <UB_VGA_clearScreen+0x12>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8002298:	88bb      	ldrh	r3, [r7, #4]
 800229a:	3301      	adds	r3, #1
 800229c:	80bb      	strh	r3, [r7, #4]
 800229e:	88bb      	ldrh	r3, [r7, #4]
 80022a0:	2bef      	cmp	r3, #239	; 0xef
 80022a2:	d9e9      	bls.n	8002278 <UB_VGA_clearScreen+0xc>
    }
  }
}
 80022a4:	bf00      	nop
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <UB_VGA_DrawBitmap>:
// @param[in] x: The X-coordinate of the top left corner of the bitmap
// @param[in] y: The Y-coordinate of the top left corner of the bitmap
// @param[in] bmNr: The number ID of the bitmap to be loaded in
//--------------------------------------------------------------
void UB_VGA_DrawBitmap(uint16_t x, uint16_t y, uint16_t bmNr, uint8_t color, uint8_t double_size)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b087      	sub	sp, #28
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4604      	mov	r4, r0
 80022b8:	4608      	mov	r0, r1
 80022ba:	4611      	mov	r1, r2
 80022bc:	461a      	mov	r2, r3
 80022be:	4623      	mov	r3, r4
 80022c0:	80fb      	strh	r3, [r7, #6]
 80022c2:	4603      	mov	r3, r0
 80022c4:	80bb      	strh	r3, [r7, #4]
 80022c6:	460b      	mov	r3, r1
 80022c8:	807b      	strh	r3, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	707b      	strb	r3, [r7, #1]
  	uint8_t yBm; //Counts y of the bitmap
  	uint16_t bmCoord;
  	uint8_t doubleXFlag;
  	uint8_t doubleYFlag;

  	doubleXFlag = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]
  	doubleYFlag = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	73bb      	strb	r3, [r7, #14]
  	bmCoord = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	823b      	strh	r3, [r7, #16]
  	yBm = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	74bb      	strb	r3, [r7, #18]
  	xBm = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	74fb      	strb	r3, [r7, #19]

  	for(i = 0; i < BM_AMOUNT; i++) //Look for bm ID
 80022e2:	2300      	movs	r3, #0
 80022e4:	82fb      	strh	r3, [r7, #22]
 80022e6:	e00c      	b.n	8002302 <UB_VGA_DrawBitmap+0x52>
  	{
  		if(bmNr == bmLookup[i][ID])
 80022e8:	8afb      	ldrh	r3, [r7, #22]
 80022ea:	4a4d      	ldr	r2, [pc, #308]	; (8002420 <UB_VGA_DrawBitmap+0x170>)
 80022ec:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 80022f0:	887a      	ldrh	r2, [r7, #2]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d102      	bne.n	80022fc <UB_VGA_DrawBitmap+0x4c>
  		{
  			bmNr = i;
 80022f6:	8afb      	ldrh	r3, [r7, #22]
 80022f8:	807b      	strh	r3, [r7, #2]
  			break;
 80022fa:	e005      	b.n	8002308 <UB_VGA_DrawBitmap+0x58>
  	for(i = 0; i < BM_AMOUNT; i++) //Look for bm ID
 80022fc:	8afb      	ldrh	r3, [r7, #22]
 80022fe:	3301      	adds	r3, #1
 8002300:	82fb      	strh	r3, [r7, #22]
 8002302:	8afb      	ldrh	r3, [r7, #22]
 8002304:	2bc7      	cmp	r3, #199	; 0xc7
 8002306:	d9ef      	bls.n	80022e8 <UB_VGA_DrawBitmap+0x38>
  		}
  	}

  	bmCoord = bmLookup[bmNr][OFFSET];
 8002308:	887b      	ldrh	r3, [r7, #2]
 800230a:	4a45      	ldr	r2, [pc, #276]	; (8002420 <UB_VGA_DrawBitmap+0x170>)
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	88db      	ldrh	r3, [r3, #6]
 8002312:	823b      	strh	r3, [r7, #16]

  	for(i = 0; i < VGA_DISPLAY_Y; i++)
 8002314:	2300      	movs	r3, #0
 8002316:	82fb      	strh	r3, [r7, #22]
 8002318:	e078      	b.n	800240c <UB_VGA_DrawBitmap+0x15c>
    {
  		if(i >= y)
 800231a:	8afa      	ldrh	r2, [r7, #22]
 800231c:	88bb      	ldrh	r3, [r7, #4]
 800231e:	429a      	cmp	r2, r3
 8002320:	d371      	bcc.n	8002406 <UB_VGA_DrawBitmap+0x156>
  		{
  			if(yBm == bmLookup[bmNr][Y_LEN]) //Check for Y length of bm
 8002322:	7cbb      	ldrb	r3, [r7, #18]
 8002324:	b29a      	uxth	r2, r3
 8002326:	887b      	ldrh	r3, [r7, #2]
 8002328:	493d      	ldr	r1, [pc, #244]	; (8002420 <UB_VGA_DrawBitmap+0x170>)
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	440b      	add	r3, r1
 800232e:	889b      	ldrh	r3, [r3, #4]
 8002330:	429a      	cmp	r2, r3
 8002332:	d06f      	beq.n	8002414 <UB_VGA_DrawBitmap+0x164>
  				break;
  			for(j = 0; j < VGA_DISPLAY_X; j++)
 8002334:	2300      	movs	r3, #0
 8002336:	82bb      	strh	r3, [r7, #20]
 8002338:	e044      	b.n	80023c4 <UB_VGA_DrawBitmap+0x114>
  			{
  				if(j >= x)
 800233a:	8aba      	ldrh	r2, [r7, #20]
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	429a      	cmp	r2, r3
 8002340:	d33d      	bcc.n	80023be <UB_VGA_DrawBitmap+0x10e>
  				{
  					if(xBm == bmLookup[bmNr][X_LEN]) //Check for X length of bm
 8002342:	7cfb      	ldrb	r3, [r7, #19]
 8002344:	b29a      	uxth	r2, r3
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	4935      	ldr	r1, [pc, #212]	; (8002420 <UB_VGA_DrawBitmap+0x170>)
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	440b      	add	r3, r1
 800234e:	885b      	ldrh	r3, [r3, #2]
 8002350:	429a      	cmp	r2, r3
 8002352:	d03c      	beq.n	80023ce <UB_VGA_DrawBitmap+0x11e>
  						break;

  					if (color)
 8002354:	787b      	ldrb	r3, [r7, #1]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d013      	beq.n	8002382 <UB_VGA_DrawBitmap+0xd2>
  					{
  						if (bitmap_test[bmCoord] == 0XFF)
 800235a:	8a3b      	ldrh	r3, [r7, #16]
 800235c:	4a31      	ldr	r2, [pc, #196]	; (8002424 <UB_VGA_DrawBitmap+0x174>)
 800235e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002362:	2bff      	cmp	r3, #255	; 0xff
 8002364:	d106      	bne.n	8002374 <UB_VGA_DrawBitmap+0xc4>
  						{
  							UB_VGA_SetPixel(j, i, color);
 8002366:	787a      	ldrb	r2, [r7, #1]
 8002368:	8af9      	ldrh	r1, [r7, #22]
 800236a:	8abb      	ldrh	r3, [r7, #20]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff fd07 	bl	8001d80 <UB_VGA_SetPixel>
 8002372:	e010      	b.n	8002396 <UB_VGA_DrawBitmap+0xe6>
  						}
  						else
  							UB_VGA_SetPixel(j, i, 0xFF);
 8002374:	8af9      	ldrh	r1, [r7, #22]
 8002376:	8abb      	ldrh	r3, [r7, #20]
 8002378:	22ff      	movs	r2, #255	; 0xff
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fd00 	bl	8001d80 <UB_VGA_SetPixel>
 8002380:	e009      	b.n	8002396 <UB_VGA_DrawBitmap+0xe6>
  					}
  					else
  						UB_VGA_SetPixel(j, i, bitmap_test[bmCoord]);
 8002382:	8a3b      	ldrh	r3, [r7, #16]
 8002384:	4a27      	ldr	r2, [pc, #156]	; (8002424 <UB_VGA_DrawBitmap+0x174>)
 8002386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800238a:	b2da      	uxtb	r2, r3
 800238c:	8af9      	ldrh	r1, [r7, #22]
 800238e:	8abb      	ldrh	r3, [r7, #20]
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fcf5 	bl	8001d80 <UB_VGA_SetPixel>

  					if(double_size && !doubleXFlag)
 8002396:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800239a:	2b00      	cmp	r3, #0
 800239c:	d006      	beq.n	80023ac <UB_VGA_DrawBitmap+0xfc>
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d103      	bne.n	80023ac <UB_VGA_DrawBitmap+0xfc>
  						doubleXFlag++;
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	3301      	adds	r3, #1
 80023a8:	73fb      	strb	r3, [r7, #15]
 80023aa:	e008      	b.n	80023be <UB_VGA_DrawBitmap+0x10e>
  					else
  					{
  						doubleXFlag--;
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	3b01      	subs	r3, #1
 80023b0:	73fb      	strb	r3, [r7, #15]
  	  					xBm++;
 80023b2:	7cfb      	ldrb	r3, [r7, #19]
 80023b4:	3301      	adds	r3, #1
 80023b6:	74fb      	strb	r3, [r7, #19]
  	  					bmCoord++;
 80023b8:	8a3b      	ldrh	r3, [r7, #16]
 80023ba:	3301      	adds	r3, #1
 80023bc:	823b      	strh	r3, [r7, #16]
  			for(j = 0; j < VGA_DISPLAY_X; j++)
 80023be:	8abb      	ldrh	r3, [r7, #20]
 80023c0:	3301      	adds	r3, #1
 80023c2:	82bb      	strh	r3, [r7, #20]
 80023c4:	8abb      	ldrh	r3, [r7, #20]
 80023c6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80023ca:	d3b6      	bcc.n	800233a <UB_VGA_DrawBitmap+0x8a>
 80023cc:	e000      	b.n	80023d0 <UB_VGA_DrawBitmap+0x120>
  						break;
 80023ce:	bf00      	nop
  					}
  				}
	    	}
  			xBm = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	74fb      	strb	r3, [r7, #19]


			if(double_size && !doubleYFlag)
 80023d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00e      	beq.n	80023fa <UB_VGA_DrawBitmap+0x14a>
 80023dc:	7bbb      	ldrb	r3, [r7, #14]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10b      	bne.n	80023fa <UB_VGA_DrawBitmap+0x14a>
			{
				doubleYFlag++;
 80023e2:	7bbb      	ldrb	r3, [r7, #14]
 80023e4:	3301      	adds	r3, #1
 80023e6:	73bb      	strb	r3, [r7, #14]
				bmCoord -= bmLookup[bmNr][X_LEN];
 80023e8:	887b      	ldrh	r3, [r7, #2]
 80023ea:	4a0d      	ldr	r2, [pc, #52]	; (8002420 <UB_VGA_DrawBitmap+0x170>)
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4413      	add	r3, r2
 80023f0:	885b      	ldrh	r3, [r3, #2]
 80023f2:	8a3a      	ldrh	r2, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	823b      	strh	r3, [r7, #16]
 80023f8:	e005      	b.n	8002406 <UB_VGA_DrawBitmap+0x156>
			}
			else
			{
				doubleYFlag--;
 80023fa:	7bbb      	ldrb	r3, [r7, #14]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	73bb      	strb	r3, [r7, #14]
				yBm++;
 8002400:	7cbb      	ldrb	r3, [r7, #18]
 8002402:	3301      	adds	r3, #1
 8002404:	74bb      	strb	r3, [r7, #18]
  	for(i = 0; i < VGA_DISPLAY_Y; i++)
 8002406:	8afb      	ldrh	r3, [r7, #22]
 8002408:	3301      	adds	r3, #1
 800240a:	82fb      	strh	r3, [r7, #22]
 800240c:	8afb      	ldrh	r3, [r7, #22]
 800240e:	2bef      	cmp	r3, #239	; 0xef
 8002410:	d983      	bls.n	800231a <UB_VGA_DrawBitmap+0x6a>
			}
  		}
    }
}
 8002412:	e000      	b.n	8002416 <UB_VGA_DrawBitmap+0x166>
  				break;
 8002414:	bf00      	nop
}
 8002416:	bf00      	nop
 8002418:	371c      	adds	r7, #28
 800241a:	46bd      	mov	sp, r7
 800241c:	bd90      	pop	{r4, r7, pc}
 800241e:	bf00      	nop
 8002420:	200002bc 	.word	0x200002bc
 8002424:	08008260 	.word	0x08008260

08002428 <UB_VGA_writeText>:
// @param[in] fontname: The fontname that the text is printed in
// @param[in] fontsize: The fontsize that the text is printed in
// @param[in] fontstyle: The fontstyle that the text is printed in
//--------------------------------------------------------------
void UB_VGA_writeText(uint16_t x_lup, uint16_t y_lup, uint8_t color, char text[20], char fontname, uint8_t fontsize, uint8_t fontstyle)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af02      	add	r7, sp, #8
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	4603      	mov	r3, r0
 8002432:	81fb      	strh	r3, [r7, #14]
 8002434:	460b      	mov	r3, r1
 8002436:	81bb      	strh	r3, [r7, #12]
 8002438:	4613      	mov	r3, r2
 800243a:	72fb      	strb	r3, [r7, #11]
    uint16_t px = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	82bb      	strh	r3, [r7, #20]
    uint8_t i = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	75fb      	strb	r3, [r7, #23]
    uint8_t letterWidth = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	75bb      	strb	r3, [r7, #22]
    if(fontsize == 1)	//normal fontsize is selected
 8002448:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800244c:	2b01      	cmp	r3, #1
 800244e:	d102      	bne.n	8002456 <UB_VGA_writeText+0x2e>
    {
        letterWidth = 16;
 8002450:	2310      	movs	r3, #16
 8002452:	75bb      	strb	r3, [r7, #22]
 8002454:	e005      	b.n	8002462 <UB_VGA_writeText+0x3a>
    }
    else if(fontsize == 2)	//large fontsize is selected
 8002456:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800245a:	2b02      	cmp	r3, #2
 800245c:	d101      	bne.n	8002462 <UB_VGA_writeText+0x3a>
    {
        letterWidth = 24;
 800245e:	2318      	movs	r3, #24
 8002460:	75bb      	strb	r3, [r7, #22]
    }


    for(i=0; i < 20; i++)	//maximum text size of 20 letters
 8002462:	2300      	movs	r3, #0
 8002464:	75fb      	strb	r3, [r7, #23]
 8002466:	f001 ba94 	b.w	8003992 <UB_VGA_writeText+0x156a>
    {
        px = x_lup + (i * letterWidth);	//changes the position of x
 800246a:	7dfb      	ldrb	r3, [r7, #23]
 800246c:	b29a      	uxth	r2, r3
 800246e:	7dbb      	ldrb	r3, [r7, #22]
 8002470:	b29b      	uxth	r3, r3
 8002472:	fb12 f303 	smulbb	r3, r2, r3
 8002476:	b29a      	uxth	r2, r3
 8002478:	89fb      	ldrh	r3, [r7, #14]
 800247a:	4413      	add	r3, r2
 800247c:	82bb      	strh	r3, [r7, #20]
        switch(text[i])
 800247e:	7dfb      	ldrb	r3, [r7, #23]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	4413      	add	r3, r2
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	3b61      	subs	r3, #97	; 0x61
 8002488:	2b19      	cmp	r3, #25
 800248a:	f201 827e 	bhi.w	800398a <UB_VGA_writeText+0x1562>
 800248e:	a201      	add	r2, pc, #4	; (adr r2, 8002494 <UB_VGA_writeText+0x6c>)
 8002490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002494:	080024fd 	.word	0x080024fd
 8002498:	080025c9 	.word	0x080025c9
 800249c:	08002695 	.word	0x08002695
 80024a0:	08002761 	.word	0x08002761
 80024a4:	0800282d 	.word	0x0800282d
 80024a8:	080028f9 	.word	0x080028f9
 80024ac:	080029c5 	.word	0x080029c5
 80024b0:	08002a91 	.word	0x08002a91
 80024b4:	08002b5d 	.word	0x08002b5d
 80024b8:	08002c29 	.word	0x08002c29
 80024bc:	08002cf5 	.word	0x08002cf5
 80024c0:	08002dc1 	.word	0x08002dc1
 80024c4:	08002e8d 	.word	0x08002e8d
 80024c8:	08002f59 	.word	0x08002f59
 80024cc:	08003025 	.word	0x08003025
 80024d0:	080030f1 	.word	0x080030f1
 80024d4:	080031bb 	.word	0x080031bb
 80024d8:	08003283 	.word	0x08003283
 80024dc:	0800334b 	.word	0x0800334b
 80024e0:	08003413 	.word	0x08003413
 80024e4:	080034db 	.word	0x080034db
 80024e8:	080035a3 	.word	0x080035a3
 80024ec:	0800366b 	.word	0x0800366b
 80024f0:	08003733 	.word	0x08003733
 80024f4:	080037fb 	.word	0x080037fb
 80024f8:	080038c3 	.word	0x080038c3
        {
            case 'a':	//if the letter is 'a'
            	switch(fontname)	//checks what the fontname is
 80024fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d003      	beq.n	800250c <UB_VGA_writeText+0xe4>
 8002504:	2b02      	cmp	r3, #2
 8002506:	d02e      	beq.n	8002566 <UB_VGA_writeText+0x13e>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 527, color, fontsize); break;	//cursive fontstyle
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002508:	f001 ba40 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)	//checks what fontname is
 800250c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002510:	2b03      	cmp	r3, #3
 8002512:	d01c      	beq.n	800254e <UB_VGA_writeText+0x126>
 8002514:	2b03      	cmp	r3, #3
 8002516:	dc25      	bgt.n	8002564 <UB_VGA_writeText+0x13c>
 8002518:	2b01      	cmp	r3, #1
 800251a:	d002      	beq.n	8002522 <UB_VGA_writeText+0xfa>
 800251c:	2b02      	cmp	r3, #2
 800251e:	d00b      	beq.n	8002538 <UB_VGA_writeText+0x110>
            				default: break;
 8002520:	e020      	b.n	8002564 <UB_VGA_writeText+0x13c>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'a', color, fontsize); break;	//normal fontstyle
 8002522:	7afa      	ldrb	r2, [r7, #11]
 8002524:	89b9      	ldrh	r1, [r7, #12]
 8002526:	8ab8      	ldrh	r0, [r7, #20]
 8002528:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	4613      	mov	r3, r2
 8002530:	2261      	movs	r2, #97	; 0x61
 8002532:	f7ff febd 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002536:	e016      	b.n	8002566 <UB_VGA_writeText+0x13e>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'A', color, fontsize); break;	//bold fontstyle
 8002538:	7afa      	ldrb	r2, [r7, #11]
 800253a:	89b9      	ldrh	r1, [r7, #12]
 800253c:	8ab8      	ldrh	r0, [r7, #20]
 800253e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	4613      	mov	r3, r2
 8002546:	2241      	movs	r2, #65	; 0x41
 8002548:	f7ff feb2 	bl	80022b0 <UB_VGA_DrawBitmap>
 800254c:	e00b      	b.n	8002566 <UB_VGA_writeText+0x13e>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 0, color, fontsize); break;	//cursive fontstyle
 800254e:	7afa      	ldrb	r2, [r7, #11]
 8002550:	89b9      	ldrh	r1, [r7, #12]
 8002552:	8ab8      	ldrh	r0, [r7, #20]
 8002554:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	4613      	mov	r3, r2
 800255c:	2200      	movs	r2, #0
 800255e:	f7ff fea7 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002562:	e000      	b.n	8002566 <UB_VGA_writeText+0x13e>
            				default: break;
 8002564:	bf00      	nop
                		switch(fontstyle)
 8002566:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800256a:	2b03      	cmp	r3, #3
 800256c:	d01d      	beq.n	80025aa <UB_VGA_writeText+0x182>
 800256e:	2b03      	cmp	r3, #3
 8002570:	dc27      	bgt.n	80025c2 <UB_VGA_writeText+0x19a>
 8002572:	2b01      	cmp	r3, #1
 8002574:	d002      	beq.n	800257c <UB_VGA_writeText+0x154>
 8002576:	2b02      	cmp	r3, #2
 8002578:	d00b      	beq.n	8002592 <UB_VGA_writeText+0x16a>
                			default: break;
 800257a:	e022      	b.n	80025c2 <UB_VGA_writeText+0x19a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 27, color, fontsize); break;	//normal fontstyle
 800257c:	7afa      	ldrb	r2, [r7, #11]
 800257e:	89b9      	ldrh	r1, [r7, #12]
 8002580:	8ab8      	ldrh	r0, [r7, #20]
 8002582:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	4613      	mov	r3, r2
 800258a:	221b      	movs	r2, #27
 800258c:	f7ff fe90 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002590:	e018      	b.n	80025c4 <UB_VGA_writeText+0x19c>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 500, color, fontsize); break;	//bold fontstyle
 8002592:	7afa      	ldrb	r2, [r7, #11]
 8002594:	89b9      	ldrh	r1, [r7, #12]
 8002596:	8ab8      	ldrh	r0, [r7, #20]
 8002598:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	4613      	mov	r3, r2
 80025a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80025a4:	f7ff fe84 	bl	80022b0 <UB_VGA_DrawBitmap>
 80025a8:	e00c      	b.n	80025c4 <UB_VGA_writeText+0x19c>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 527, color, fontsize); break;	//cursive fontstyle
 80025aa:	7afa      	ldrb	r2, [r7, #11]
 80025ac:	89b9      	ldrh	r1, [r7, #12]
 80025ae:	8ab8      	ldrh	r0, [r7, #20]
 80025b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	4613      	mov	r3, r2
 80025b8:	f240 220f 	movw	r2, #527	; 0x20f
 80025bc:	f7ff fe78 	bl	80022b0 <UB_VGA_DrawBitmap>
 80025c0:	e000      	b.n	80025c4 <UB_VGA_writeText+0x19c>
                			default: break;
 80025c2:	bf00      	nop
                break;
 80025c4:	f001 b9e2 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'b':
            	switch(fontname)
 80025c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d003      	beq.n	80025d8 <UB_VGA_writeText+0x1b0>
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d02e      	beq.n	8002632 <UB_VGA_writeText+0x20a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 528, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80025d4:	f001 b9da 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80025d8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d01c      	beq.n	800261a <UB_VGA_writeText+0x1f2>
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	dc25      	bgt.n	8002630 <UB_VGA_writeText+0x208>
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d002      	beq.n	80025ee <UB_VGA_writeText+0x1c6>
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d00b      	beq.n	8002604 <UB_VGA_writeText+0x1dc>
            				default: break;
 80025ec:	e020      	b.n	8002630 <UB_VGA_writeText+0x208>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'b', color, fontsize); break;
 80025ee:	7afa      	ldrb	r2, [r7, #11]
 80025f0:	89b9      	ldrh	r1, [r7, #12]
 80025f2:	8ab8      	ldrh	r0, [r7, #20]
 80025f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	4613      	mov	r3, r2
 80025fc:	2262      	movs	r2, #98	; 0x62
 80025fe:	f7ff fe57 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002602:	e016      	b.n	8002632 <UB_VGA_writeText+0x20a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'B', color, fontsize); break;
 8002604:	7afa      	ldrb	r2, [r7, #11]
 8002606:	89b9      	ldrh	r1, [r7, #12]
 8002608:	8ab8      	ldrh	r0, [r7, #20]
 800260a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	4613      	mov	r3, r2
 8002612:	2242      	movs	r2, #66	; 0x42
 8002614:	f7ff fe4c 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002618:	e00b      	b.n	8002632 <UB_VGA_writeText+0x20a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 1, color, fontsize); break;
 800261a:	7afa      	ldrb	r2, [r7, #11]
 800261c:	89b9      	ldrh	r1, [r7, #12]
 800261e:	8ab8      	ldrh	r0, [r7, #20]
 8002620:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	4613      	mov	r3, r2
 8002628:	2201      	movs	r2, #1
 800262a:	f7ff fe41 	bl	80022b0 <UB_VGA_DrawBitmap>
 800262e:	e000      	b.n	8002632 <UB_VGA_writeText+0x20a>
            				default: break;
 8002630:	bf00      	nop
                		switch(fontstyle)
 8002632:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002636:	2b03      	cmp	r3, #3
 8002638:	d01d      	beq.n	8002676 <UB_VGA_writeText+0x24e>
 800263a:	2b03      	cmp	r3, #3
 800263c:	dc27      	bgt.n	800268e <UB_VGA_writeText+0x266>
 800263e:	2b01      	cmp	r3, #1
 8002640:	d002      	beq.n	8002648 <UB_VGA_writeText+0x220>
 8002642:	2b02      	cmp	r3, #2
 8002644:	d00b      	beq.n	800265e <UB_VGA_writeText+0x236>
                			default: break;
 8002646:	e022      	b.n	800268e <UB_VGA_writeText+0x266>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 28, color, fontsize); break;
 8002648:	7afa      	ldrb	r2, [r7, #11]
 800264a:	89b9      	ldrh	r1, [r7, #12]
 800264c:	8ab8      	ldrh	r0, [r7, #20]
 800264e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	4613      	mov	r3, r2
 8002656:	221c      	movs	r2, #28
 8002658:	f7ff fe2a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800265c:	e018      	b.n	8002690 <UB_VGA_writeText+0x268>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 501, color, fontsize); break;
 800265e:	7afa      	ldrb	r2, [r7, #11]
 8002660:	89b9      	ldrh	r1, [r7, #12]
 8002662:	8ab8      	ldrh	r0, [r7, #20]
 8002664:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	4613      	mov	r3, r2
 800266c:	f240 12f5 	movw	r2, #501	; 0x1f5
 8002670:	f7ff fe1e 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002674:	e00c      	b.n	8002690 <UB_VGA_writeText+0x268>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 528, color, fontsize); break;
 8002676:	7afa      	ldrb	r2, [r7, #11]
 8002678:	89b9      	ldrh	r1, [r7, #12]
 800267a:	8ab8      	ldrh	r0, [r7, #20]
 800267c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	4613      	mov	r3, r2
 8002684:	f44f 7204 	mov.w	r2, #528	; 0x210
 8002688:	f7ff fe12 	bl	80022b0 <UB_VGA_DrawBitmap>
 800268c:	e000      	b.n	8002690 <UB_VGA_writeText+0x268>
                			default: break;
 800268e:	bf00      	nop
                break;
 8002690:	f001 b97c 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'c':
            	switch(fontname)
 8002694:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d003      	beq.n	80026a4 <UB_VGA_writeText+0x27c>
 800269c:	2b02      	cmp	r3, #2
 800269e:	d02e      	beq.n	80026fe <UB_VGA_writeText+0x2d6>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 529, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80026a0:	f001 b974 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80026a4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026a8:	2b03      	cmp	r3, #3
 80026aa:	d01c      	beq.n	80026e6 <UB_VGA_writeText+0x2be>
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	dc25      	bgt.n	80026fc <UB_VGA_writeText+0x2d4>
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d002      	beq.n	80026ba <UB_VGA_writeText+0x292>
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d00b      	beq.n	80026d0 <UB_VGA_writeText+0x2a8>
            				default: break;
 80026b8:	e020      	b.n	80026fc <UB_VGA_writeText+0x2d4>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'c', color, fontsize); break;
 80026ba:	7afa      	ldrb	r2, [r7, #11]
 80026bc:	89b9      	ldrh	r1, [r7, #12]
 80026be:	8ab8      	ldrh	r0, [r7, #20]
 80026c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	4613      	mov	r3, r2
 80026c8:	2263      	movs	r2, #99	; 0x63
 80026ca:	f7ff fdf1 	bl	80022b0 <UB_VGA_DrawBitmap>
 80026ce:	e016      	b.n	80026fe <UB_VGA_writeText+0x2d6>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'C', color, fontsize); break;
 80026d0:	7afa      	ldrb	r2, [r7, #11]
 80026d2:	89b9      	ldrh	r1, [r7, #12]
 80026d4:	8ab8      	ldrh	r0, [r7, #20]
 80026d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	4613      	mov	r3, r2
 80026de:	2243      	movs	r2, #67	; 0x43
 80026e0:	f7ff fde6 	bl	80022b0 <UB_VGA_DrawBitmap>
 80026e4:	e00b      	b.n	80026fe <UB_VGA_writeText+0x2d6>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 2, color, fontsize); break;
 80026e6:	7afa      	ldrb	r2, [r7, #11]
 80026e8:	89b9      	ldrh	r1, [r7, #12]
 80026ea:	8ab8      	ldrh	r0, [r7, #20]
 80026ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	4613      	mov	r3, r2
 80026f4:	2202      	movs	r2, #2
 80026f6:	f7ff fddb 	bl	80022b0 <UB_VGA_DrawBitmap>
 80026fa:	e000      	b.n	80026fe <UB_VGA_writeText+0x2d6>
            				default: break;
 80026fc:	bf00      	nop
                		switch(fontstyle)
 80026fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002702:	2b03      	cmp	r3, #3
 8002704:	d01d      	beq.n	8002742 <UB_VGA_writeText+0x31a>
 8002706:	2b03      	cmp	r3, #3
 8002708:	dc27      	bgt.n	800275a <UB_VGA_writeText+0x332>
 800270a:	2b01      	cmp	r3, #1
 800270c:	d002      	beq.n	8002714 <UB_VGA_writeText+0x2ec>
 800270e:	2b02      	cmp	r3, #2
 8002710:	d00b      	beq.n	800272a <UB_VGA_writeText+0x302>
                			default: break;
 8002712:	e022      	b.n	800275a <UB_VGA_writeText+0x332>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 29, color, fontsize); break;
 8002714:	7afa      	ldrb	r2, [r7, #11]
 8002716:	89b9      	ldrh	r1, [r7, #12]
 8002718:	8ab8      	ldrh	r0, [r7, #20]
 800271a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	4613      	mov	r3, r2
 8002722:	221d      	movs	r2, #29
 8002724:	f7ff fdc4 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002728:	e018      	b.n	800275c <UB_VGA_writeText+0x334>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 502, color, fontsize); break;
 800272a:	7afa      	ldrb	r2, [r7, #11]
 800272c:	89b9      	ldrh	r1, [r7, #12]
 800272e:	8ab8      	ldrh	r0, [r7, #20]
 8002730:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	4613      	mov	r3, r2
 8002738:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 800273c:	f7ff fdb8 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002740:	e00c      	b.n	800275c <UB_VGA_writeText+0x334>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 529, color, fontsize); break;
 8002742:	7afa      	ldrb	r2, [r7, #11]
 8002744:	89b9      	ldrh	r1, [r7, #12]
 8002746:	8ab8      	ldrh	r0, [r7, #20]
 8002748:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	4613      	mov	r3, r2
 8002750:	f240 2211 	movw	r2, #529	; 0x211
 8002754:	f7ff fdac 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002758:	e000      	b.n	800275c <UB_VGA_writeText+0x334>
                			default: break;
 800275a:	bf00      	nop
                break;
 800275c:	f001 b916 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'd':
            	switch(fontname)
 8002760:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d003      	beq.n	8002770 <UB_VGA_writeText+0x348>
 8002768:	2b02      	cmp	r3, #2
 800276a:	d02e      	beq.n	80027ca <UB_VGA_writeText+0x3a2>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 530, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 800276c:	f001 b90e 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002770:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002774:	2b03      	cmp	r3, #3
 8002776:	d01c      	beq.n	80027b2 <UB_VGA_writeText+0x38a>
 8002778:	2b03      	cmp	r3, #3
 800277a:	dc25      	bgt.n	80027c8 <UB_VGA_writeText+0x3a0>
 800277c:	2b01      	cmp	r3, #1
 800277e:	d002      	beq.n	8002786 <UB_VGA_writeText+0x35e>
 8002780:	2b02      	cmp	r3, #2
 8002782:	d00b      	beq.n	800279c <UB_VGA_writeText+0x374>
            				default: break;
 8002784:	e020      	b.n	80027c8 <UB_VGA_writeText+0x3a0>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'd', color, fontsize); break;
 8002786:	7afa      	ldrb	r2, [r7, #11]
 8002788:	89b9      	ldrh	r1, [r7, #12]
 800278a:	8ab8      	ldrh	r0, [r7, #20]
 800278c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	4613      	mov	r3, r2
 8002794:	2264      	movs	r2, #100	; 0x64
 8002796:	f7ff fd8b 	bl	80022b0 <UB_VGA_DrawBitmap>
 800279a:	e016      	b.n	80027ca <UB_VGA_writeText+0x3a2>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'D', color, fontsize); break;
 800279c:	7afa      	ldrb	r2, [r7, #11]
 800279e:	89b9      	ldrh	r1, [r7, #12]
 80027a0:	8ab8      	ldrh	r0, [r7, #20]
 80027a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	2244      	movs	r2, #68	; 0x44
 80027ac:	f7ff fd80 	bl	80022b0 <UB_VGA_DrawBitmap>
 80027b0:	e00b      	b.n	80027ca <UB_VGA_writeText+0x3a2>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 3, color, fontsize); break;
 80027b2:	7afa      	ldrb	r2, [r7, #11]
 80027b4:	89b9      	ldrh	r1, [r7, #12]
 80027b6:	8ab8      	ldrh	r0, [r7, #20]
 80027b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	4613      	mov	r3, r2
 80027c0:	2203      	movs	r2, #3
 80027c2:	f7ff fd75 	bl	80022b0 <UB_VGA_DrawBitmap>
 80027c6:	e000      	b.n	80027ca <UB_VGA_writeText+0x3a2>
            				default: break;
 80027c8:	bf00      	nop
                		switch(fontstyle)
 80027ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d01d      	beq.n	800280e <UB_VGA_writeText+0x3e6>
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	dc27      	bgt.n	8002826 <UB_VGA_writeText+0x3fe>
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d002      	beq.n	80027e0 <UB_VGA_writeText+0x3b8>
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d00b      	beq.n	80027f6 <UB_VGA_writeText+0x3ce>
                			default: break;
 80027de:	e022      	b.n	8002826 <UB_VGA_writeText+0x3fe>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 30, color, fontsize); break;
 80027e0:	7afa      	ldrb	r2, [r7, #11]
 80027e2:	89b9      	ldrh	r1, [r7, #12]
 80027e4:	8ab8      	ldrh	r0, [r7, #20]
 80027e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	4613      	mov	r3, r2
 80027ee:	221e      	movs	r2, #30
 80027f0:	f7ff fd5e 	bl	80022b0 <UB_VGA_DrawBitmap>
 80027f4:	e018      	b.n	8002828 <UB_VGA_writeText+0x400>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 503, color, fontsize); break;
 80027f6:	7afa      	ldrb	r2, [r7, #11]
 80027f8:	89b9      	ldrh	r1, [r7, #12]
 80027fa:	8ab8      	ldrh	r0, [r7, #20]
 80027fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	4613      	mov	r3, r2
 8002804:	f240 12f7 	movw	r2, #503	; 0x1f7
 8002808:	f7ff fd52 	bl	80022b0 <UB_VGA_DrawBitmap>
 800280c:	e00c      	b.n	8002828 <UB_VGA_writeText+0x400>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 530, color, fontsize); break;
 800280e:	7afa      	ldrb	r2, [r7, #11]
 8002810:	89b9      	ldrh	r1, [r7, #12]
 8002812:	8ab8      	ldrh	r0, [r7, #20]
 8002814:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	4613      	mov	r3, r2
 800281c:	f240 2212 	movw	r2, #530	; 0x212
 8002820:	f7ff fd46 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002824:	e000      	b.n	8002828 <UB_VGA_writeText+0x400>
                			default: break;
 8002826:	bf00      	nop
                break;
 8002828:	f001 b8b0 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'e':
            	switch(fontname)
 800282c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d003      	beq.n	800283c <UB_VGA_writeText+0x414>
 8002834:	2b02      	cmp	r3, #2
 8002836:	d02e      	beq.n	8002896 <UB_VGA_writeText+0x46e>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 531, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002838:	f001 b8a8 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 800283c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002840:	2b03      	cmp	r3, #3
 8002842:	d01c      	beq.n	800287e <UB_VGA_writeText+0x456>
 8002844:	2b03      	cmp	r3, #3
 8002846:	dc25      	bgt.n	8002894 <UB_VGA_writeText+0x46c>
 8002848:	2b01      	cmp	r3, #1
 800284a:	d002      	beq.n	8002852 <UB_VGA_writeText+0x42a>
 800284c:	2b02      	cmp	r3, #2
 800284e:	d00b      	beq.n	8002868 <UB_VGA_writeText+0x440>
            				default: break;
 8002850:	e020      	b.n	8002894 <UB_VGA_writeText+0x46c>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'e', color, fontsize); break;
 8002852:	7afa      	ldrb	r2, [r7, #11]
 8002854:	89b9      	ldrh	r1, [r7, #12]
 8002856:	8ab8      	ldrh	r0, [r7, #20]
 8002858:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	4613      	mov	r3, r2
 8002860:	2265      	movs	r2, #101	; 0x65
 8002862:	f7ff fd25 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002866:	e016      	b.n	8002896 <UB_VGA_writeText+0x46e>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'E', color, fontsize); break;
 8002868:	7afa      	ldrb	r2, [r7, #11]
 800286a:	89b9      	ldrh	r1, [r7, #12]
 800286c:	8ab8      	ldrh	r0, [r7, #20]
 800286e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	4613      	mov	r3, r2
 8002876:	2245      	movs	r2, #69	; 0x45
 8002878:	f7ff fd1a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800287c:	e00b      	b.n	8002896 <UB_VGA_writeText+0x46e>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 4, color, fontsize); break;
 800287e:	7afa      	ldrb	r2, [r7, #11]
 8002880:	89b9      	ldrh	r1, [r7, #12]
 8002882:	8ab8      	ldrh	r0, [r7, #20]
 8002884:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	4613      	mov	r3, r2
 800288c:	2204      	movs	r2, #4
 800288e:	f7ff fd0f 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002892:	e000      	b.n	8002896 <UB_VGA_writeText+0x46e>
            				default: break;
 8002894:	bf00      	nop
                		switch(fontstyle)
 8002896:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800289a:	2b03      	cmp	r3, #3
 800289c:	d01d      	beq.n	80028da <UB_VGA_writeText+0x4b2>
 800289e:	2b03      	cmp	r3, #3
 80028a0:	dc27      	bgt.n	80028f2 <UB_VGA_writeText+0x4ca>
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d002      	beq.n	80028ac <UB_VGA_writeText+0x484>
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d00b      	beq.n	80028c2 <UB_VGA_writeText+0x49a>
                			default: break;
 80028aa:	e022      	b.n	80028f2 <UB_VGA_writeText+0x4ca>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 31, color, fontsize); break;
 80028ac:	7afa      	ldrb	r2, [r7, #11]
 80028ae:	89b9      	ldrh	r1, [r7, #12]
 80028b0:	8ab8      	ldrh	r0, [r7, #20]
 80028b2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	4613      	mov	r3, r2
 80028ba:	221f      	movs	r2, #31
 80028bc:	f7ff fcf8 	bl	80022b0 <UB_VGA_DrawBitmap>
 80028c0:	e018      	b.n	80028f4 <UB_VGA_writeText+0x4cc>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 504, color, fontsize); break;
 80028c2:	7afa      	ldrb	r2, [r7, #11]
 80028c4:	89b9      	ldrh	r1, [r7, #12]
 80028c6:	8ab8      	ldrh	r0, [r7, #20]
 80028c8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	4613      	mov	r3, r2
 80028d0:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80028d4:	f7ff fcec 	bl	80022b0 <UB_VGA_DrawBitmap>
 80028d8:	e00c      	b.n	80028f4 <UB_VGA_writeText+0x4cc>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 531, color, fontsize); break;
 80028da:	7afa      	ldrb	r2, [r7, #11]
 80028dc:	89b9      	ldrh	r1, [r7, #12]
 80028de:	8ab8      	ldrh	r0, [r7, #20]
 80028e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4613      	mov	r3, r2
 80028e8:	f240 2213 	movw	r2, #531	; 0x213
 80028ec:	f7ff fce0 	bl	80022b0 <UB_VGA_DrawBitmap>
 80028f0:	e000      	b.n	80028f4 <UB_VGA_writeText+0x4cc>
                			default: break;
 80028f2:	bf00      	nop
                break;
 80028f4:	f001 b84a 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'f':
            	switch(fontname)
 80028f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d003      	beq.n	8002908 <UB_VGA_writeText+0x4e0>
 8002900:	2b02      	cmp	r3, #2
 8002902:	d02e      	beq.n	8002962 <UB_VGA_writeText+0x53a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 532, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002904:	f001 b842 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002908:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800290c:	2b03      	cmp	r3, #3
 800290e:	d01c      	beq.n	800294a <UB_VGA_writeText+0x522>
 8002910:	2b03      	cmp	r3, #3
 8002912:	dc25      	bgt.n	8002960 <UB_VGA_writeText+0x538>
 8002914:	2b01      	cmp	r3, #1
 8002916:	d002      	beq.n	800291e <UB_VGA_writeText+0x4f6>
 8002918:	2b02      	cmp	r3, #2
 800291a:	d00b      	beq.n	8002934 <UB_VGA_writeText+0x50c>
            				default: break;
 800291c:	e020      	b.n	8002960 <UB_VGA_writeText+0x538>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'f', color, fontsize); break;
 800291e:	7afa      	ldrb	r2, [r7, #11]
 8002920:	89b9      	ldrh	r1, [r7, #12]
 8002922:	8ab8      	ldrh	r0, [r7, #20]
 8002924:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	4613      	mov	r3, r2
 800292c:	2266      	movs	r2, #102	; 0x66
 800292e:	f7ff fcbf 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002932:	e016      	b.n	8002962 <UB_VGA_writeText+0x53a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'F', color, fontsize); break;
 8002934:	7afa      	ldrb	r2, [r7, #11]
 8002936:	89b9      	ldrh	r1, [r7, #12]
 8002938:	8ab8      	ldrh	r0, [r7, #20]
 800293a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	4613      	mov	r3, r2
 8002942:	2246      	movs	r2, #70	; 0x46
 8002944:	f7ff fcb4 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002948:	e00b      	b.n	8002962 <UB_VGA_writeText+0x53a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 5, color, fontsize); break;
 800294a:	7afa      	ldrb	r2, [r7, #11]
 800294c:	89b9      	ldrh	r1, [r7, #12]
 800294e:	8ab8      	ldrh	r0, [r7, #20]
 8002950:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	4613      	mov	r3, r2
 8002958:	2205      	movs	r2, #5
 800295a:	f7ff fca9 	bl	80022b0 <UB_VGA_DrawBitmap>
 800295e:	e000      	b.n	8002962 <UB_VGA_writeText+0x53a>
            				default: break;
 8002960:	bf00      	nop
                		switch(fontstyle)
 8002962:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002966:	2b03      	cmp	r3, #3
 8002968:	d01d      	beq.n	80029a6 <UB_VGA_writeText+0x57e>
 800296a:	2b03      	cmp	r3, #3
 800296c:	dc27      	bgt.n	80029be <UB_VGA_writeText+0x596>
 800296e:	2b01      	cmp	r3, #1
 8002970:	d002      	beq.n	8002978 <UB_VGA_writeText+0x550>
 8002972:	2b02      	cmp	r3, #2
 8002974:	d00b      	beq.n	800298e <UB_VGA_writeText+0x566>
                			default: break;
 8002976:	e022      	b.n	80029be <UB_VGA_writeText+0x596>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 32, color, fontsize); break;
 8002978:	7afa      	ldrb	r2, [r7, #11]
 800297a:	89b9      	ldrh	r1, [r7, #12]
 800297c:	8ab8      	ldrh	r0, [r7, #20]
 800297e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	2220      	movs	r2, #32
 8002988:	f7ff fc92 	bl	80022b0 <UB_VGA_DrawBitmap>
 800298c:	e018      	b.n	80029c0 <UB_VGA_writeText+0x598>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 505, color, fontsize); break;
 800298e:	7afa      	ldrb	r2, [r7, #11]
 8002990:	89b9      	ldrh	r1, [r7, #12]
 8002992:	8ab8      	ldrh	r0, [r7, #20]
 8002994:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	4613      	mov	r3, r2
 800299c:	f240 12f9 	movw	r2, #505	; 0x1f9
 80029a0:	f7ff fc86 	bl	80022b0 <UB_VGA_DrawBitmap>
 80029a4:	e00c      	b.n	80029c0 <UB_VGA_writeText+0x598>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 532, color, fontsize); break;
 80029a6:	7afa      	ldrb	r2, [r7, #11]
 80029a8:	89b9      	ldrh	r1, [r7, #12]
 80029aa:	8ab8      	ldrh	r0, [r7, #20]
 80029ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	4613      	mov	r3, r2
 80029b4:	f44f 7205 	mov.w	r2, #532	; 0x214
 80029b8:	f7ff fc7a 	bl	80022b0 <UB_VGA_DrawBitmap>
 80029bc:	e000      	b.n	80029c0 <UB_VGA_writeText+0x598>
                			default: break;
 80029be:	bf00      	nop
                break;
 80029c0:	f000 bfe4 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'g':
            	switch(fontname)
 80029c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d003      	beq.n	80029d4 <UB_VGA_writeText+0x5ac>
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d02e      	beq.n	8002a2e <UB_VGA_writeText+0x606>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 533, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80029d0:	f000 bfdc 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80029d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d01c      	beq.n	8002a16 <UB_VGA_writeText+0x5ee>
 80029dc:	2b03      	cmp	r3, #3
 80029de:	dc25      	bgt.n	8002a2c <UB_VGA_writeText+0x604>
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d002      	beq.n	80029ea <UB_VGA_writeText+0x5c2>
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d00b      	beq.n	8002a00 <UB_VGA_writeText+0x5d8>
            				default: break;
 80029e8:	e020      	b.n	8002a2c <UB_VGA_writeText+0x604>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'g', color, fontsize); break;
 80029ea:	7afa      	ldrb	r2, [r7, #11]
 80029ec:	89b9      	ldrh	r1, [r7, #12]
 80029ee:	8ab8      	ldrh	r0, [r7, #20]
 80029f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	4613      	mov	r3, r2
 80029f8:	2267      	movs	r2, #103	; 0x67
 80029fa:	f7ff fc59 	bl	80022b0 <UB_VGA_DrawBitmap>
 80029fe:	e016      	b.n	8002a2e <UB_VGA_writeText+0x606>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'G', color, fontsize); break;
 8002a00:	7afa      	ldrb	r2, [r7, #11]
 8002a02:	89b9      	ldrh	r1, [r7, #12]
 8002a04:	8ab8      	ldrh	r0, [r7, #20]
 8002a06:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	2247      	movs	r2, #71	; 0x47
 8002a10:	f7ff fc4e 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002a14:	e00b      	b.n	8002a2e <UB_VGA_writeText+0x606>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 6, color, fontsize); break;
 8002a16:	7afa      	ldrb	r2, [r7, #11]
 8002a18:	89b9      	ldrh	r1, [r7, #12]
 8002a1a:	8ab8      	ldrh	r0, [r7, #20]
 8002a1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	4613      	mov	r3, r2
 8002a24:	2206      	movs	r2, #6
 8002a26:	f7ff fc43 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002a2a:	e000      	b.n	8002a2e <UB_VGA_writeText+0x606>
            				default: break;
 8002a2c:	bf00      	nop
                		switch(fontstyle)
 8002a2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d01d      	beq.n	8002a72 <UB_VGA_writeText+0x64a>
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	dc27      	bgt.n	8002a8a <UB_VGA_writeText+0x662>
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d002      	beq.n	8002a44 <UB_VGA_writeText+0x61c>
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d00b      	beq.n	8002a5a <UB_VGA_writeText+0x632>
                			default: break;
 8002a42:	e022      	b.n	8002a8a <UB_VGA_writeText+0x662>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 33, color, fontsize); break;
 8002a44:	7afa      	ldrb	r2, [r7, #11]
 8002a46:	89b9      	ldrh	r1, [r7, #12]
 8002a48:	8ab8      	ldrh	r0, [r7, #20]
 8002a4a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	4613      	mov	r3, r2
 8002a52:	2221      	movs	r2, #33	; 0x21
 8002a54:	f7ff fc2c 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002a58:	e018      	b.n	8002a8c <UB_VGA_writeText+0x664>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 506, color, fontsize); break;
 8002a5a:	7afa      	ldrb	r2, [r7, #11]
 8002a5c:	89b9      	ldrh	r1, [r7, #12]
 8002a5e:	8ab8      	ldrh	r0, [r7, #20]
 8002a60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	4613      	mov	r3, r2
 8002a68:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
 8002a6c:	f7ff fc20 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002a70:	e00c      	b.n	8002a8c <UB_VGA_writeText+0x664>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 533, color, fontsize); break;
 8002a72:	7afa      	ldrb	r2, [r7, #11]
 8002a74:	89b9      	ldrh	r1, [r7, #12]
 8002a76:	8ab8      	ldrh	r0, [r7, #20]
 8002a78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	f240 2215 	movw	r2, #533	; 0x215
 8002a84:	f7ff fc14 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002a88:	e000      	b.n	8002a8c <UB_VGA_writeText+0x664>
                			default: break;
 8002a8a:	bf00      	nop
                break;
 8002a8c:	f000 bf7e 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'h':
            	switch(fontname)
 8002a90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d003      	beq.n	8002aa0 <UB_VGA_writeText+0x678>
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d02e      	beq.n	8002afa <UB_VGA_writeText+0x6d2>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 534, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002a9c:	f000 bf76 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002aa0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d01c      	beq.n	8002ae2 <UB_VGA_writeText+0x6ba>
 8002aa8:	2b03      	cmp	r3, #3
 8002aaa:	dc25      	bgt.n	8002af8 <UB_VGA_writeText+0x6d0>
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d002      	beq.n	8002ab6 <UB_VGA_writeText+0x68e>
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d00b      	beq.n	8002acc <UB_VGA_writeText+0x6a4>
            				default: break;
 8002ab4:	e020      	b.n	8002af8 <UB_VGA_writeText+0x6d0>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'h', color, fontsize); break;
 8002ab6:	7afa      	ldrb	r2, [r7, #11]
 8002ab8:	89b9      	ldrh	r1, [r7, #12]
 8002aba:	8ab8      	ldrh	r0, [r7, #20]
 8002abc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	2268      	movs	r2, #104	; 0x68
 8002ac6:	f7ff fbf3 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002aca:	e016      	b.n	8002afa <UB_VGA_writeText+0x6d2>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'H', color, fontsize); break;
 8002acc:	7afa      	ldrb	r2, [r7, #11]
 8002ace:	89b9      	ldrh	r1, [r7, #12]
 8002ad0:	8ab8      	ldrh	r0, [r7, #20]
 8002ad2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	2248      	movs	r2, #72	; 0x48
 8002adc:	f7ff fbe8 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002ae0:	e00b      	b.n	8002afa <UB_VGA_writeText+0x6d2>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 7, color, fontsize); break;
 8002ae2:	7afa      	ldrb	r2, [r7, #11]
 8002ae4:	89b9      	ldrh	r1, [r7, #12]
 8002ae6:	8ab8      	ldrh	r0, [r7, #20]
 8002ae8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	4613      	mov	r3, r2
 8002af0:	2207      	movs	r2, #7
 8002af2:	f7ff fbdd 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002af6:	e000      	b.n	8002afa <UB_VGA_writeText+0x6d2>
            				default: break;
 8002af8:	bf00      	nop
                		switch(fontstyle)
 8002afa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d01d      	beq.n	8002b3e <UB_VGA_writeText+0x716>
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	dc27      	bgt.n	8002b56 <UB_VGA_writeText+0x72e>
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d002      	beq.n	8002b10 <UB_VGA_writeText+0x6e8>
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d00b      	beq.n	8002b26 <UB_VGA_writeText+0x6fe>
                			default: break;
 8002b0e:	e022      	b.n	8002b56 <UB_VGA_writeText+0x72e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 34, color, fontsize); break;
 8002b10:	7afa      	ldrb	r2, [r7, #11]
 8002b12:	89b9      	ldrh	r1, [r7, #12]
 8002b14:	8ab8      	ldrh	r0, [r7, #20]
 8002b16:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	2222      	movs	r2, #34	; 0x22
 8002b20:	f7ff fbc6 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002b24:	e018      	b.n	8002b58 <UB_VGA_writeText+0x730>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 507, color, fontsize); break;
 8002b26:	7afa      	ldrb	r2, [r7, #11]
 8002b28:	89b9      	ldrh	r1, [r7, #12]
 8002b2a:	8ab8      	ldrh	r0, [r7, #20]
 8002b2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	4613      	mov	r3, r2
 8002b34:	f240 12fb 	movw	r2, #507	; 0x1fb
 8002b38:	f7ff fbba 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002b3c:	e00c      	b.n	8002b58 <UB_VGA_writeText+0x730>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 534, color, fontsize); break;
 8002b3e:	7afa      	ldrb	r2, [r7, #11]
 8002b40:	89b9      	ldrh	r1, [r7, #12]
 8002b42:	8ab8      	ldrh	r0, [r7, #20]
 8002b44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	f240 2216 	movw	r2, #534	; 0x216
 8002b50:	f7ff fbae 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002b54:	e000      	b.n	8002b58 <UB_VGA_writeText+0x730>
                			default: break;
 8002b56:	bf00      	nop
                break;
 8002b58:	f000 bf18 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'i':
            	switch(fontname)
 8002b5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d003      	beq.n	8002b6c <UB_VGA_writeText+0x744>
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d02e      	beq.n	8002bc6 <UB_VGA_writeText+0x79e>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 535, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002b68:	f000 bf10 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002b6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d01c      	beq.n	8002bae <UB_VGA_writeText+0x786>
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	dc25      	bgt.n	8002bc4 <UB_VGA_writeText+0x79c>
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d002      	beq.n	8002b82 <UB_VGA_writeText+0x75a>
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d00b      	beq.n	8002b98 <UB_VGA_writeText+0x770>
            				default: break;
 8002b80:	e020      	b.n	8002bc4 <UB_VGA_writeText+0x79c>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'i', color, fontsize); break;
 8002b82:	7afa      	ldrb	r2, [r7, #11]
 8002b84:	89b9      	ldrh	r1, [r7, #12]
 8002b86:	8ab8      	ldrh	r0, [r7, #20]
 8002b88:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	2269      	movs	r2, #105	; 0x69
 8002b92:	f7ff fb8d 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002b96:	e016      	b.n	8002bc6 <UB_VGA_writeText+0x79e>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'I', color, fontsize); break;
 8002b98:	7afa      	ldrb	r2, [r7, #11]
 8002b9a:	89b9      	ldrh	r1, [r7, #12]
 8002b9c:	8ab8      	ldrh	r0, [r7, #20]
 8002b9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	2249      	movs	r2, #73	; 0x49
 8002ba8:	f7ff fb82 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002bac:	e00b      	b.n	8002bc6 <UB_VGA_writeText+0x79e>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 8, color, fontsize); break;
 8002bae:	7afa      	ldrb	r2, [r7, #11]
 8002bb0:	89b9      	ldrh	r1, [r7, #12]
 8002bb2:	8ab8      	ldrh	r0, [r7, #20]
 8002bb4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	f7ff fb77 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002bc2:	e000      	b.n	8002bc6 <UB_VGA_writeText+0x79e>
            				default: break;
 8002bc4:	bf00      	nop
                		switch(fontstyle)
 8002bc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	d01d      	beq.n	8002c0a <UB_VGA_writeText+0x7e2>
 8002bce:	2b03      	cmp	r3, #3
 8002bd0:	dc27      	bgt.n	8002c22 <UB_VGA_writeText+0x7fa>
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d002      	beq.n	8002bdc <UB_VGA_writeText+0x7b4>
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d00b      	beq.n	8002bf2 <UB_VGA_writeText+0x7ca>
                			default: break;
 8002bda:	e022      	b.n	8002c22 <UB_VGA_writeText+0x7fa>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 35, color, fontsize); break;
 8002bdc:	7afa      	ldrb	r2, [r7, #11]
 8002bde:	89b9      	ldrh	r1, [r7, #12]
 8002be0:	8ab8      	ldrh	r0, [r7, #20]
 8002be2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	4613      	mov	r3, r2
 8002bea:	2223      	movs	r2, #35	; 0x23
 8002bec:	f7ff fb60 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002bf0:	e018      	b.n	8002c24 <UB_VGA_writeText+0x7fc>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 508, color, fontsize); break;
 8002bf2:	7afa      	ldrb	r2, [r7, #11]
 8002bf4:	89b9      	ldrh	r1, [r7, #12]
 8002bf6:	8ab8      	ldrh	r0, [r7, #20]
 8002bf8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8002c04:	f7ff fb54 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002c08:	e00c      	b.n	8002c24 <UB_VGA_writeText+0x7fc>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 535, color, fontsize); break;
 8002c0a:	7afa      	ldrb	r2, [r7, #11]
 8002c0c:	89b9      	ldrh	r1, [r7, #12]
 8002c0e:	8ab8      	ldrh	r0, [r7, #20]
 8002c10:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	4613      	mov	r3, r2
 8002c18:	f240 2217 	movw	r2, #535	; 0x217
 8002c1c:	f7ff fb48 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002c20:	e000      	b.n	8002c24 <UB_VGA_writeText+0x7fc>
                			default: break;
 8002c22:	bf00      	nop
                break;
 8002c24:	f000 beb2 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'j':
            	switch(fontname)
 8002c28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d003      	beq.n	8002c38 <UB_VGA_writeText+0x810>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d02e      	beq.n	8002c92 <UB_VGA_writeText+0x86a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 536, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002c34:	f000 beaa 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002c38:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002c3c:	2b03      	cmp	r3, #3
 8002c3e:	d01c      	beq.n	8002c7a <UB_VGA_writeText+0x852>
 8002c40:	2b03      	cmp	r3, #3
 8002c42:	dc25      	bgt.n	8002c90 <UB_VGA_writeText+0x868>
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d002      	beq.n	8002c4e <UB_VGA_writeText+0x826>
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d00b      	beq.n	8002c64 <UB_VGA_writeText+0x83c>
            				default: break;
 8002c4c:	e020      	b.n	8002c90 <UB_VGA_writeText+0x868>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'j', color, fontsize); break;
 8002c4e:	7afa      	ldrb	r2, [r7, #11]
 8002c50:	89b9      	ldrh	r1, [r7, #12]
 8002c52:	8ab8      	ldrh	r0, [r7, #20]
 8002c54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	226a      	movs	r2, #106	; 0x6a
 8002c5e:	f7ff fb27 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002c62:	e016      	b.n	8002c92 <UB_VGA_writeText+0x86a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'J', color, fontsize); break;
 8002c64:	7afa      	ldrb	r2, [r7, #11]
 8002c66:	89b9      	ldrh	r1, [r7, #12]
 8002c68:	8ab8      	ldrh	r0, [r7, #20]
 8002c6a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	4613      	mov	r3, r2
 8002c72:	224a      	movs	r2, #74	; 0x4a
 8002c74:	f7ff fb1c 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002c78:	e00b      	b.n	8002c92 <UB_VGA_writeText+0x86a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 9, color, fontsize); break;
 8002c7a:	7afa      	ldrb	r2, [r7, #11]
 8002c7c:	89b9      	ldrh	r1, [r7, #12]
 8002c7e:	8ab8      	ldrh	r0, [r7, #20]
 8002c80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	4613      	mov	r3, r2
 8002c88:	2209      	movs	r2, #9
 8002c8a:	f7ff fb11 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002c8e:	e000      	b.n	8002c92 <UB_VGA_writeText+0x86a>
            				default: break;
 8002c90:	bf00      	nop
                		switch(fontstyle)
 8002c92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	d01d      	beq.n	8002cd6 <UB_VGA_writeText+0x8ae>
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	dc27      	bgt.n	8002cee <UB_VGA_writeText+0x8c6>
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d002      	beq.n	8002ca8 <UB_VGA_writeText+0x880>
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d00b      	beq.n	8002cbe <UB_VGA_writeText+0x896>
                			default: break;
 8002ca6:	e022      	b.n	8002cee <UB_VGA_writeText+0x8c6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 36, color, fontsize); break;
 8002ca8:	7afa      	ldrb	r2, [r7, #11]
 8002caa:	89b9      	ldrh	r1, [r7, #12]
 8002cac:	8ab8      	ldrh	r0, [r7, #20]
 8002cae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	2224      	movs	r2, #36	; 0x24
 8002cb8:	f7ff fafa 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002cbc:	e018      	b.n	8002cf0 <UB_VGA_writeText+0x8c8>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 509, color, fontsize); break;
 8002cbe:	7afa      	ldrb	r2, [r7, #11]
 8002cc0:	89b9      	ldrh	r1, [r7, #12]
 8002cc2:	8ab8      	ldrh	r0, [r7, #20]
 8002cc4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	f240 12fd 	movw	r2, #509	; 0x1fd
 8002cd0:	f7ff faee 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002cd4:	e00c      	b.n	8002cf0 <UB_VGA_writeText+0x8c8>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 536, color, fontsize); break;
 8002cd6:	7afa      	ldrb	r2, [r7, #11]
 8002cd8:	89b9      	ldrh	r1, [r7, #12]
 8002cda:	8ab8      	ldrh	r0, [r7, #20]
 8002cdc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	f44f 7206 	mov.w	r2, #536	; 0x218
 8002ce8:	f7ff fae2 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002cec:	e000      	b.n	8002cf0 <UB_VGA_writeText+0x8c8>
                			default: break;
 8002cee:	bf00      	nop
                break;
 8002cf0:	f000 be4c 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'k':
            	switch(fontname)
 8002cf4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d003      	beq.n	8002d04 <UB_VGA_writeText+0x8dc>
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d02e      	beq.n	8002d5e <UB_VGA_writeText+0x936>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 537, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002d00:	f000 be44 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002d04:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d01c      	beq.n	8002d46 <UB_VGA_writeText+0x91e>
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	dc25      	bgt.n	8002d5c <UB_VGA_writeText+0x934>
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d002      	beq.n	8002d1a <UB_VGA_writeText+0x8f2>
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d00b      	beq.n	8002d30 <UB_VGA_writeText+0x908>
            				default: break;
 8002d18:	e020      	b.n	8002d5c <UB_VGA_writeText+0x934>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'k', color, fontsize); break;
 8002d1a:	7afa      	ldrb	r2, [r7, #11]
 8002d1c:	89b9      	ldrh	r1, [r7, #12]
 8002d1e:	8ab8      	ldrh	r0, [r7, #20]
 8002d20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	4613      	mov	r3, r2
 8002d28:	226b      	movs	r2, #107	; 0x6b
 8002d2a:	f7ff fac1 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002d2e:	e016      	b.n	8002d5e <UB_VGA_writeText+0x936>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'K', color, fontsize); break;
 8002d30:	7afa      	ldrb	r2, [r7, #11]
 8002d32:	89b9      	ldrh	r1, [r7, #12]
 8002d34:	8ab8      	ldrh	r0, [r7, #20]
 8002d36:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	224b      	movs	r2, #75	; 0x4b
 8002d40:	f7ff fab6 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002d44:	e00b      	b.n	8002d5e <UB_VGA_writeText+0x936>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 10, color, fontsize); break;
 8002d46:	7afa      	ldrb	r2, [r7, #11]
 8002d48:	89b9      	ldrh	r1, [r7, #12]
 8002d4a:	8ab8      	ldrh	r0, [r7, #20]
 8002d4c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	4613      	mov	r3, r2
 8002d54:	220a      	movs	r2, #10
 8002d56:	f7ff faab 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002d5a:	e000      	b.n	8002d5e <UB_VGA_writeText+0x936>
            				default: break;
 8002d5c:	bf00      	nop
                		switch(fontstyle)
 8002d5e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d01d      	beq.n	8002da2 <UB_VGA_writeText+0x97a>
 8002d66:	2b03      	cmp	r3, #3
 8002d68:	dc27      	bgt.n	8002dba <UB_VGA_writeText+0x992>
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d002      	beq.n	8002d74 <UB_VGA_writeText+0x94c>
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d00b      	beq.n	8002d8a <UB_VGA_writeText+0x962>
                			default: break;
 8002d72:	e022      	b.n	8002dba <UB_VGA_writeText+0x992>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 37, color, fontsize); break;
 8002d74:	7afa      	ldrb	r2, [r7, #11]
 8002d76:	89b9      	ldrh	r1, [r7, #12]
 8002d78:	8ab8      	ldrh	r0, [r7, #20]
 8002d7a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d7e:	9300      	str	r3, [sp, #0]
 8002d80:	4613      	mov	r3, r2
 8002d82:	2225      	movs	r2, #37	; 0x25
 8002d84:	f7ff fa94 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002d88:	e018      	b.n	8002dbc <UB_VGA_writeText+0x994>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 510, color, fontsize); break;
 8002d8a:	7afa      	ldrb	r2, [r7, #11]
 8002d8c:	89b9      	ldrh	r1, [r7, #12]
 8002d8e:	8ab8      	ldrh	r0, [r7, #20]
 8002d90:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	4613      	mov	r3, r2
 8002d98:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8002d9c:	f7ff fa88 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002da0:	e00c      	b.n	8002dbc <UB_VGA_writeText+0x994>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 537, color, fontsize); break;
 8002da2:	7afa      	ldrb	r2, [r7, #11]
 8002da4:	89b9      	ldrh	r1, [r7, #12]
 8002da6:	8ab8      	ldrh	r0, [r7, #20]
 8002da8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	4613      	mov	r3, r2
 8002db0:	f240 2219 	movw	r2, #537	; 0x219
 8002db4:	f7ff fa7c 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002db8:	e000      	b.n	8002dbc <UB_VGA_writeText+0x994>
                			default: break;
 8002dba:	bf00      	nop
                break;
 8002dbc:	f000 bde6 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'l':
            	switch(fontname)
 8002dc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d003      	beq.n	8002dd0 <UB_VGA_writeText+0x9a8>
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d02e      	beq.n	8002e2a <UB_VGA_writeText+0xa02>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 538, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002dcc:	f000 bdde 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002dd0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d01c      	beq.n	8002e12 <UB_VGA_writeText+0x9ea>
 8002dd8:	2b03      	cmp	r3, #3
 8002dda:	dc25      	bgt.n	8002e28 <UB_VGA_writeText+0xa00>
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d002      	beq.n	8002de6 <UB_VGA_writeText+0x9be>
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d00b      	beq.n	8002dfc <UB_VGA_writeText+0x9d4>
            				default: break;
 8002de4:	e020      	b.n	8002e28 <UB_VGA_writeText+0xa00>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'l', color, fontsize); break;
 8002de6:	7afa      	ldrb	r2, [r7, #11]
 8002de8:	89b9      	ldrh	r1, [r7, #12]
 8002dea:	8ab8      	ldrh	r0, [r7, #20]
 8002dec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	226c      	movs	r2, #108	; 0x6c
 8002df6:	f7ff fa5b 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002dfa:	e016      	b.n	8002e2a <UB_VGA_writeText+0xa02>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'L', color, fontsize); break;
 8002dfc:	7afa      	ldrb	r2, [r7, #11]
 8002dfe:	89b9      	ldrh	r1, [r7, #12]
 8002e00:	8ab8      	ldrh	r0, [r7, #20]
 8002e02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	224c      	movs	r2, #76	; 0x4c
 8002e0c:	f7ff fa50 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002e10:	e00b      	b.n	8002e2a <UB_VGA_writeText+0xa02>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 11, color, fontsize); break;
 8002e12:	7afa      	ldrb	r2, [r7, #11]
 8002e14:	89b9      	ldrh	r1, [r7, #12]
 8002e16:	8ab8      	ldrh	r0, [r7, #20]
 8002e18:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	220b      	movs	r2, #11
 8002e22:	f7ff fa45 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002e26:	e000      	b.n	8002e2a <UB_VGA_writeText+0xa02>
            				default: break;
 8002e28:	bf00      	nop
                		switch(fontstyle)
 8002e2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002e2e:	2b03      	cmp	r3, #3
 8002e30:	d01d      	beq.n	8002e6e <UB_VGA_writeText+0xa46>
 8002e32:	2b03      	cmp	r3, #3
 8002e34:	dc27      	bgt.n	8002e86 <UB_VGA_writeText+0xa5e>
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d002      	beq.n	8002e40 <UB_VGA_writeText+0xa18>
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d00b      	beq.n	8002e56 <UB_VGA_writeText+0xa2e>
                			default: break;
 8002e3e:	e022      	b.n	8002e86 <UB_VGA_writeText+0xa5e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 38, color, fontsize); break;
 8002e40:	7afa      	ldrb	r2, [r7, #11]
 8002e42:	89b9      	ldrh	r1, [r7, #12]
 8002e44:	8ab8      	ldrh	r0, [r7, #20]
 8002e46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	2226      	movs	r2, #38	; 0x26
 8002e50:	f7ff fa2e 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002e54:	e018      	b.n	8002e88 <UB_VGA_writeText+0xa60>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 511, color, fontsize); break;
 8002e56:	7afa      	ldrb	r2, [r7, #11]
 8002e58:	89b9      	ldrh	r1, [r7, #12]
 8002e5a:	8ab8      	ldrh	r0, [r7, #20]
 8002e5c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	4613      	mov	r3, r2
 8002e64:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002e68:	f7ff fa22 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002e6c:	e00c      	b.n	8002e88 <UB_VGA_writeText+0xa60>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 538, color, fontsize); break;
 8002e6e:	7afa      	ldrb	r2, [r7, #11]
 8002e70:	89b9      	ldrh	r1, [r7, #12]
 8002e72:	8ab8      	ldrh	r0, [r7, #20]
 8002e74:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	f240 221a 	movw	r2, #538	; 0x21a
 8002e80:	f7ff fa16 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002e84:	e000      	b.n	8002e88 <UB_VGA_writeText+0xa60>
                			default: break;
 8002e86:	bf00      	nop
                break;
 8002e88:	f000 bd80 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'm':
            	switch(fontname)
 8002e8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d003      	beq.n	8002e9c <UB_VGA_writeText+0xa74>
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d02e      	beq.n	8002ef6 <UB_VGA_writeText+0xace>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 539, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002e98:	f000 bd78 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002e9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d01c      	beq.n	8002ede <UB_VGA_writeText+0xab6>
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	dc25      	bgt.n	8002ef4 <UB_VGA_writeText+0xacc>
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d002      	beq.n	8002eb2 <UB_VGA_writeText+0xa8a>
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d00b      	beq.n	8002ec8 <UB_VGA_writeText+0xaa0>
            				default: break;
 8002eb0:	e020      	b.n	8002ef4 <UB_VGA_writeText+0xacc>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'm', color, fontsize); break;
 8002eb2:	7afa      	ldrb	r2, [r7, #11]
 8002eb4:	89b9      	ldrh	r1, [r7, #12]
 8002eb6:	8ab8      	ldrh	r0, [r7, #20]
 8002eb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	226d      	movs	r2, #109	; 0x6d
 8002ec2:	f7ff f9f5 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002ec6:	e016      	b.n	8002ef6 <UB_VGA_writeText+0xace>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'M', color, fontsize); break;
 8002ec8:	7afa      	ldrb	r2, [r7, #11]
 8002eca:	89b9      	ldrh	r1, [r7, #12]
 8002ecc:	8ab8      	ldrh	r0, [r7, #20]
 8002ece:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	224d      	movs	r2, #77	; 0x4d
 8002ed8:	f7ff f9ea 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002edc:	e00b      	b.n	8002ef6 <UB_VGA_writeText+0xace>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 12, color, fontsize); break;
 8002ede:	7afa      	ldrb	r2, [r7, #11]
 8002ee0:	89b9      	ldrh	r1, [r7, #12]
 8002ee2:	8ab8      	ldrh	r0, [r7, #20]
 8002ee4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	4613      	mov	r3, r2
 8002eec:	220c      	movs	r2, #12
 8002eee:	f7ff f9df 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002ef2:	e000      	b.n	8002ef6 <UB_VGA_writeText+0xace>
            				default: break;
 8002ef4:	bf00      	nop
                		switch(fontstyle)
 8002ef6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d01d      	beq.n	8002f3a <UB_VGA_writeText+0xb12>
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	dc27      	bgt.n	8002f52 <UB_VGA_writeText+0xb2a>
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d002      	beq.n	8002f0c <UB_VGA_writeText+0xae4>
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d00b      	beq.n	8002f22 <UB_VGA_writeText+0xafa>
                			default: break;
 8002f0a:	e022      	b.n	8002f52 <UB_VGA_writeText+0xb2a>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 39, color, fontsize); break;
 8002f0c:	7afa      	ldrb	r2, [r7, #11]
 8002f0e:	89b9      	ldrh	r1, [r7, #12]
 8002f10:	8ab8      	ldrh	r0, [r7, #20]
 8002f12:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	2227      	movs	r2, #39	; 0x27
 8002f1c:	f7ff f9c8 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002f20:	e018      	b.n	8002f54 <UB_VGA_writeText+0xb2c>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 512, color, fontsize); break;
 8002f22:	7afa      	ldrb	r2, [r7, #11]
 8002f24:	89b9      	ldrh	r1, [r7, #12]
 8002f26:	8ab8      	ldrh	r0, [r7, #20]
 8002f28:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f34:	f7ff f9bc 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002f38:	e00c      	b.n	8002f54 <UB_VGA_writeText+0xb2c>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 539, color, fontsize); break;
 8002f3a:	7afa      	ldrb	r2, [r7, #11]
 8002f3c:	89b9      	ldrh	r1, [r7, #12]
 8002f3e:	8ab8      	ldrh	r0, [r7, #20]
 8002f40:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	4613      	mov	r3, r2
 8002f48:	f240 221b 	movw	r2, #539	; 0x21b
 8002f4c:	f7ff f9b0 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002f50:	e000      	b.n	8002f54 <UB_VGA_writeText+0xb2c>
                			default: break;
 8002f52:	bf00      	nop
                break;
 8002f54:	f000 bd1a 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'n':
            	switch(fontname)
 8002f58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d003      	beq.n	8002f68 <UB_VGA_writeText+0xb40>
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d02e      	beq.n	8002fc2 <UB_VGA_writeText+0xb9a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 540, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8002f64:	f000 bd12 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8002f68:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d01c      	beq.n	8002faa <UB_VGA_writeText+0xb82>
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	dc25      	bgt.n	8002fc0 <UB_VGA_writeText+0xb98>
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d002      	beq.n	8002f7e <UB_VGA_writeText+0xb56>
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d00b      	beq.n	8002f94 <UB_VGA_writeText+0xb6c>
            				default: break;
 8002f7c:	e020      	b.n	8002fc0 <UB_VGA_writeText+0xb98>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'n', color, fontsize); break;
 8002f7e:	7afa      	ldrb	r2, [r7, #11]
 8002f80:	89b9      	ldrh	r1, [r7, #12]
 8002f82:	8ab8      	ldrh	r0, [r7, #20]
 8002f84:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	226e      	movs	r2, #110	; 0x6e
 8002f8e:	f7ff f98f 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002f92:	e016      	b.n	8002fc2 <UB_VGA_writeText+0xb9a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'N', color, fontsize); break;
 8002f94:	7afa      	ldrb	r2, [r7, #11]
 8002f96:	89b9      	ldrh	r1, [r7, #12]
 8002f98:	8ab8      	ldrh	r0, [r7, #20]
 8002f9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	224e      	movs	r2, #78	; 0x4e
 8002fa4:	f7ff f984 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002fa8:	e00b      	b.n	8002fc2 <UB_VGA_writeText+0xb9a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 13, color, fontsize); break;
 8002faa:	7afa      	ldrb	r2, [r7, #11]
 8002fac:	89b9      	ldrh	r1, [r7, #12]
 8002fae:	8ab8      	ldrh	r0, [r7, #20]
 8002fb0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	220d      	movs	r2, #13
 8002fba:	f7ff f979 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002fbe:	e000      	b.n	8002fc2 <UB_VGA_writeText+0xb9a>
            				default: break;
 8002fc0:	bf00      	nop
                		switch(fontstyle)
 8002fc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	d01d      	beq.n	8003006 <UB_VGA_writeText+0xbde>
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	dc27      	bgt.n	800301e <UB_VGA_writeText+0xbf6>
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d002      	beq.n	8002fd8 <UB_VGA_writeText+0xbb0>
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d00b      	beq.n	8002fee <UB_VGA_writeText+0xbc6>
                			default: break;
 8002fd6:	e022      	b.n	800301e <UB_VGA_writeText+0xbf6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 40, color, fontsize); break;
 8002fd8:	7afa      	ldrb	r2, [r7, #11]
 8002fda:	89b9      	ldrh	r1, [r7, #12]
 8002fdc:	8ab8      	ldrh	r0, [r7, #20]
 8002fde:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	2228      	movs	r2, #40	; 0x28
 8002fe8:	f7ff f962 	bl	80022b0 <UB_VGA_DrawBitmap>
 8002fec:	e018      	b.n	8003020 <UB_VGA_writeText+0xbf8>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 513, color, fontsize); break;
 8002fee:	7afa      	ldrb	r2, [r7, #11]
 8002ff0:	89b9      	ldrh	r1, [r7, #12]
 8002ff2:	8ab8      	ldrh	r0, [r7, #20]
 8002ff4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	f240 2201 	movw	r2, #513	; 0x201
 8003000:	f7ff f956 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003004:	e00c      	b.n	8003020 <UB_VGA_writeText+0xbf8>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 540, color, fontsize); break;
 8003006:	7afa      	ldrb	r2, [r7, #11]
 8003008:	89b9      	ldrh	r1, [r7, #12]
 800300a:	8ab8      	ldrh	r0, [r7, #20]
 800300c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	4613      	mov	r3, r2
 8003014:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8003018:	f7ff f94a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800301c:	e000      	b.n	8003020 <UB_VGA_writeText+0xbf8>
                			default: break;
 800301e:	bf00      	nop
                break;
 8003020:	f000 bcb4 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'o':
            	switch(fontname)
 8003024:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d003      	beq.n	8003034 <UB_VGA_writeText+0xc0c>
 800302c:	2b02      	cmp	r3, #2
 800302e:	d02e      	beq.n	800308e <UB_VGA_writeText+0xc66>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 541, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8003030:	f000 bcac 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003034:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003038:	2b03      	cmp	r3, #3
 800303a:	d01c      	beq.n	8003076 <UB_VGA_writeText+0xc4e>
 800303c:	2b03      	cmp	r3, #3
 800303e:	dc25      	bgt.n	800308c <UB_VGA_writeText+0xc64>
 8003040:	2b01      	cmp	r3, #1
 8003042:	d002      	beq.n	800304a <UB_VGA_writeText+0xc22>
 8003044:	2b02      	cmp	r3, #2
 8003046:	d00b      	beq.n	8003060 <UB_VGA_writeText+0xc38>
            				default: break;
 8003048:	e020      	b.n	800308c <UB_VGA_writeText+0xc64>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'o', color, fontsize); break;
 800304a:	7afa      	ldrb	r2, [r7, #11]
 800304c:	89b9      	ldrh	r1, [r7, #12]
 800304e:	8ab8      	ldrh	r0, [r7, #20]
 8003050:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	4613      	mov	r3, r2
 8003058:	226f      	movs	r2, #111	; 0x6f
 800305a:	f7ff f929 	bl	80022b0 <UB_VGA_DrawBitmap>
 800305e:	e016      	b.n	800308e <UB_VGA_writeText+0xc66>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'O', color, fontsize); break;
 8003060:	7afa      	ldrb	r2, [r7, #11]
 8003062:	89b9      	ldrh	r1, [r7, #12]
 8003064:	8ab8      	ldrh	r0, [r7, #20]
 8003066:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	4613      	mov	r3, r2
 800306e:	224f      	movs	r2, #79	; 0x4f
 8003070:	f7ff f91e 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003074:	e00b      	b.n	800308e <UB_VGA_writeText+0xc66>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 14, color, fontsize); break;
 8003076:	7afa      	ldrb	r2, [r7, #11]
 8003078:	89b9      	ldrh	r1, [r7, #12]
 800307a:	8ab8      	ldrh	r0, [r7, #20]
 800307c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	4613      	mov	r3, r2
 8003084:	220e      	movs	r2, #14
 8003086:	f7ff f913 	bl	80022b0 <UB_VGA_DrawBitmap>
 800308a:	e000      	b.n	800308e <UB_VGA_writeText+0xc66>
            				default: break;
 800308c:	bf00      	nop
                		switch(fontstyle)
 800308e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003092:	2b03      	cmp	r3, #3
 8003094:	d01d      	beq.n	80030d2 <UB_VGA_writeText+0xcaa>
 8003096:	2b03      	cmp	r3, #3
 8003098:	dc27      	bgt.n	80030ea <UB_VGA_writeText+0xcc2>
 800309a:	2b01      	cmp	r3, #1
 800309c:	d002      	beq.n	80030a4 <UB_VGA_writeText+0xc7c>
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d00b      	beq.n	80030ba <UB_VGA_writeText+0xc92>
                			default: break;
 80030a2:	e022      	b.n	80030ea <UB_VGA_writeText+0xcc2>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 41, color, fontsize); break;
 80030a4:	7afa      	ldrb	r2, [r7, #11]
 80030a6:	89b9      	ldrh	r1, [r7, #12]
 80030a8:	8ab8      	ldrh	r0, [r7, #20]
 80030aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	4613      	mov	r3, r2
 80030b2:	2229      	movs	r2, #41	; 0x29
 80030b4:	f7ff f8fc 	bl	80022b0 <UB_VGA_DrawBitmap>
 80030b8:	e018      	b.n	80030ec <UB_VGA_writeText+0xcc4>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 514, color, fontsize); break;
 80030ba:	7afa      	ldrb	r2, [r7, #11]
 80030bc:	89b9      	ldrh	r1, [r7, #12]
 80030be:	8ab8      	ldrh	r0, [r7, #20]
 80030c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	4613      	mov	r3, r2
 80030c8:	f240 2202 	movw	r2, #514	; 0x202
 80030cc:	f7ff f8f0 	bl	80022b0 <UB_VGA_DrawBitmap>
 80030d0:	e00c      	b.n	80030ec <UB_VGA_writeText+0xcc4>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 541, color, fontsize); break;
 80030d2:	7afa      	ldrb	r2, [r7, #11]
 80030d4:	89b9      	ldrh	r1, [r7, #12]
 80030d6:	8ab8      	ldrh	r0, [r7, #20]
 80030d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	4613      	mov	r3, r2
 80030e0:	f240 221d 	movw	r2, #541	; 0x21d
 80030e4:	f7ff f8e4 	bl	80022b0 <UB_VGA_DrawBitmap>
 80030e8:	e000      	b.n	80030ec <UB_VGA_writeText+0xcc4>
                			default: break;
 80030ea:	bf00      	nop
                break;
 80030ec:	f000 bc4e 	b.w	800398c <UB_VGA_writeText+0x1564>
            case 'p':
            	switch(fontname)
 80030f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d003      	beq.n	8003100 <UB_VGA_writeText+0xcd8>
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d02e      	beq.n	800315a <UB_VGA_writeText+0xd32>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 542, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80030fc:	f000 bc46 	b.w	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003100:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003104:	2b03      	cmp	r3, #3
 8003106:	d01c      	beq.n	8003142 <UB_VGA_writeText+0xd1a>
 8003108:	2b03      	cmp	r3, #3
 800310a:	dc25      	bgt.n	8003158 <UB_VGA_writeText+0xd30>
 800310c:	2b01      	cmp	r3, #1
 800310e:	d002      	beq.n	8003116 <UB_VGA_writeText+0xcee>
 8003110:	2b02      	cmp	r3, #2
 8003112:	d00b      	beq.n	800312c <UB_VGA_writeText+0xd04>
            				default: break;
 8003114:	e020      	b.n	8003158 <UB_VGA_writeText+0xd30>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'p', color, fontsize); break;
 8003116:	7afa      	ldrb	r2, [r7, #11]
 8003118:	89b9      	ldrh	r1, [r7, #12]
 800311a:	8ab8      	ldrh	r0, [r7, #20]
 800311c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	2270      	movs	r2, #112	; 0x70
 8003126:	f7ff f8c3 	bl	80022b0 <UB_VGA_DrawBitmap>
 800312a:	e016      	b.n	800315a <UB_VGA_writeText+0xd32>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'P', color, fontsize); break;
 800312c:	7afa      	ldrb	r2, [r7, #11]
 800312e:	89b9      	ldrh	r1, [r7, #12]
 8003130:	8ab8      	ldrh	r0, [r7, #20]
 8003132:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	4613      	mov	r3, r2
 800313a:	2250      	movs	r2, #80	; 0x50
 800313c:	f7ff f8b8 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003140:	e00b      	b.n	800315a <UB_VGA_writeText+0xd32>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 15, color, fontsize); break;
 8003142:	7afa      	ldrb	r2, [r7, #11]
 8003144:	89b9      	ldrh	r1, [r7, #12]
 8003146:	8ab8      	ldrh	r0, [r7, #20]
 8003148:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	4613      	mov	r3, r2
 8003150:	220f      	movs	r2, #15
 8003152:	f7ff f8ad 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003156:	e000      	b.n	800315a <UB_VGA_writeText+0xd32>
            				default: break;
 8003158:	bf00      	nop
                		switch(fontstyle)
 800315a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800315e:	2b03      	cmp	r3, #3
 8003160:	d01d      	beq.n	800319e <UB_VGA_writeText+0xd76>
 8003162:	2b03      	cmp	r3, #3
 8003164:	dc27      	bgt.n	80031b6 <UB_VGA_writeText+0xd8e>
 8003166:	2b01      	cmp	r3, #1
 8003168:	d002      	beq.n	8003170 <UB_VGA_writeText+0xd48>
 800316a:	2b02      	cmp	r3, #2
 800316c:	d00b      	beq.n	8003186 <UB_VGA_writeText+0xd5e>
                			default: break;
 800316e:	e022      	b.n	80031b6 <UB_VGA_writeText+0xd8e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 42, color, fontsize); break;
 8003170:	7afa      	ldrb	r2, [r7, #11]
 8003172:	89b9      	ldrh	r1, [r7, #12]
 8003174:	8ab8      	ldrh	r0, [r7, #20]
 8003176:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	4613      	mov	r3, r2
 800317e:	222a      	movs	r2, #42	; 0x2a
 8003180:	f7ff f896 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003184:	e018      	b.n	80031b8 <UB_VGA_writeText+0xd90>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 515, color, fontsize); break;
 8003186:	7afa      	ldrb	r2, [r7, #11]
 8003188:	89b9      	ldrh	r1, [r7, #12]
 800318a:	8ab8      	ldrh	r0, [r7, #20]
 800318c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	f240 2203 	movw	r2, #515	; 0x203
 8003198:	f7ff f88a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800319c:	e00c      	b.n	80031b8 <UB_VGA_writeText+0xd90>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 542, color, fontsize); break;
 800319e:	7afa      	ldrb	r2, [r7, #11]
 80031a0:	89b9      	ldrh	r1, [r7, #12]
 80031a2:	8ab8      	ldrh	r0, [r7, #20]
 80031a4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	4613      	mov	r3, r2
 80031ac:	f240 221e 	movw	r2, #542	; 0x21e
 80031b0:	f7ff f87e 	bl	80022b0 <UB_VGA_DrawBitmap>
 80031b4:	e000      	b.n	80031b8 <UB_VGA_writeText+0xd90>
                			default: break;
 80031b6:	bf00      	nop
                break;
 80031b8:	e3e8      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'q':
            	switch(fontname)
 80031ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d002      	beq.n	80031c8 <UB_VGA_writeText+0xda0>
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d02d      	beq.n	8003222 <UB_VGA_writeText+0xdfa>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 543, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80031c6:	e3e1      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80031c8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d01c      	beq.n	800320a <UB_VGA_writeText+0xde2>
 80031d0:	2b03      	cmp	r3, #3
 80031d2:	dc25      	bgt.n	8003220 <UB_VGA_writeText+0xdf8>
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d002      	beq.n	80031de <UB_VGA_writeText+0xdb6>
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d00b      	beq.n	80031f4 <UB_VGA_writeText+0xdcc>
            				default: break;
 80031dc:	e020      	b.n	8003220 <UB_VGA_writeText+0xdf8>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'q', color, fontsize); break;
 80031de:	7afa      	ldrb	r2, [r7, #11]
 80031e0:	89b9      	ldrh	r1, [r7, #12]
 80031e2:	8ab8      	ldrh	r0, [r7, #20]
 80031e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	4613      	mov	r3, r2
 80031ec:	2271      	movs	r2, #113	; 0x71
 80031ee:	f7ff f85f 	bl	80022b0 <UB_VGA_DrawBitmap>
 80031f2:	e016      	b.n	8003222 <UB_VGA_writeText+0xdfa>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Q', color, fontsize); break;
 80031f4:	7afa      	ldrb	r2, [r7, #11]
 80031f6:	89b9      	ldrh	r1, [r7, #12]
 80031f8:	8ab8      	ldrh	r0, [r7, #20]
 80031fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	2251      	movs	r2, #81	; 0x51
 8003204:	f7ff f854 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003208:	e00b      	b.n	8003222 <UB_VGA_writeText+0xdfa>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 16, color, fontsize); break;
 800320a:	7afa      	ldrb	r2, [r7, #11]
 800320c:	89b9      	ldrh	r1, [r7, #12]
 800320e:	8ab8      	ldrh	r0, [r7, #20]
 8003210:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	4613      	mov	r3, r2
 8003218:	2210      	movs	r2, #16
 800321a:	f7ff f849 	bl	80022b0 <UB_VGA_DrawBitmap>
 800321e:	e000      	b.n	8003222 <UB_VGA_writeText+0xdfa>
            				default: break;
 8003220:	bf00      	nop
                		switch(fontstyle)
 8003222:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003226:	2b03      	cmp	r3, #3
 8003228:	d01d      	beq.n	8003266 <UB_VGA_writeText+0xe3e>
 800322a:	2b03      	cmp	r3, #3
 800322c:	dc27      	bgt.n	800327e <UB_VGA_writeText+0xe56>
 800322e:	2b01      	cmp	r3, #1
 8003230:	d002      	beq.n	8003238 <UB_VGA_writeText+0xe10>
 8003232:	2b02      	cmp	r3, #2
 8003234:	d00b      	beq.n	800324e <UB_VGA_writeText+0xe26>
                			default: break;
 8003236:	e022      	b.n	800327e <UB_VGA_writeText+0xe56>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 43, color, fontsize); break;
 8003238:	7afa      	ldrb	r2, [r7, #11]
 800323a:	89b9      	ldrh	r1, [r7, #12]
 800323c:	8ab8      	ldrh	r0, [r7, #20]
 800323e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	222b      	movs	r2, #43	; 0x2b
 8003248:	f7ff f832 	bl	80022b0 <UB_VGA_DrawBitmap>
 800324c:	e018      	b.n	8003280 <UB_VGA_writeText+0xe58>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 516, color, fontsize); break;
 800324e:	7afa      	ldrb	r2, [r7, #11]
 8003250:	89b9      	ldrh	r1, [r7, #12]
 8003252:	8ab8      	ldrh	r0, [r7, #20]
 8003254:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	4613      	mov	r3, r2
 800325c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8003260:	f7ff f826 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003264:	e00c      	b.n	8003280 <UB_VGA_writeText+0xe58>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 543, color, fontsize); break;
 8003266:	7afa      	ldrb	r2, [r7, #11]
 8003268:	89b9      	ldrh	r1, [r7, #12]
 800326a:	8ab8      	ldrh	r0, [r7, #20]
 800326c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	4613      	mov	r3, r2
 8003274:	f240 221f 	movw	r2, #543	; 0x21f
 8003278:	f7ff f81a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800327c:	e000      	b.n	8003280 <UB_VGA_writeText+0xe58>
                			default: break;
 800327e:	bf00      	nop
                break;
 8003280:	e384      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'r':
            	switch(fontname)
 8003282:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d002      	beq.n	8003290 <UB_VGA_writeText+0xe68>
 800328a:	2b02      	cmp	r3, #2
 800328c:	d02d      	beq.n	80032ea <UB_VGA_writeText+0xec2>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 544, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 800328e:	e37d      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003290:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003294:	2b03      	cmp	r3, #3
 8003296:	d01c      	beq.n	80032d2 <UB_VGA_writeText+0xeaa>
 8003298:	2b03      	cmp	r3, #3
 800329a:	dc25      	bgt.n	80032e8 <UB_VGA_writeText+0xec0>
 800329c:	2b01      	cmp	r3, #1
 800329e:	d002      	beq.n	80032a6 <UB_VGA_writeText+0xe7e>
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d00b      	beq.n	80032bc <UB_VGA_writeText+0xe94>
            				default: break;
 80032a4:	e020      	b.n	80032e8 <UB_VGA_writeText+0xec0>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'r', color, fontsize); break;
 80032a6:	7afa      	ldrb	r2, [r7, #11]
 80032a8:	89b9      	ldrh	r1, [r7, #12]
 80032aa:	8ab8      	ldrh	r0, [r7, #20]
 80032ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	4613      	mov	r3, r2
 80032b4:	2272      	movs	r2, #114	; 0x72
 80032b6:	f7fe fffb 	bl	80022b0 <UB_VGA_DrawBitmap>
 80032ba:	e016      	b.n	80032ea <UB_VGA_writeText+0xec2>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'R', color, fontsize); break;
 80032bc:	7afa      	ldrb	r2, [r7, #11]
 80032be:	89b9      	ldrh	r1, [r7, #12]
 80032c0:	8ab8      	ldrh	r0, [r7, #20]
 80032c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	4613      	mov	r3, r2
 80032ca:	2252      	movs	r2, #82	; 0x52
 80032cc:	f7fe fff0 	bl	80022b0 <UB_VGA_DrawBitmap>
 80032d0:	e00b      	b.n	80032ea <UB_VGA_writeText+0xec2>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 17, color, fontsize); break;
 80032d2:	7afa      	ldrb	r2, [r7, #11]
 80032d4:	89b9      	ldrh	r1, [r7, #12]
 80032d6:	8ab8      	ldrh	r0, [r7, #20]
 80032d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	4613      	mov	r3, r2
 80032e0:	2211      	movs	r2, #17
 80032e2:	f7fe ffe5 	bl	80022b0 <UB_VGA_DrawBitmap>
 80032e6:	e000      	b.n	80032ea <UB_VGA_writeText+0xec2>
            				default: break;
 80032e8:	bf00      	nop
                		switch(fontstyle)
 80032ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d01d      	beq.n	800332e <UB_VGA_writeText+0xf06>
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	dc27      	bgt.n	8003346 <UB_VGA_writeText+0xf1e>
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d002      	beq.n	8003300 <UB_VGA_writeText+0xed8>
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d00b      	beq.n	8003316 <UB_VGA_writeText+0xeee>
                			default: break;
 80032fe:	e022      	b.n	8003346 <UB_VGA_writeText+0xf1e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 44, color, fontsize); break;
 8003300:	7afa      	ldrb	r2, [r7, #11]
 8003302:	89b9      	ldrh	r1, [r7, #12]
 8003304:	8ab8      	ldrh	r0, [r7, #20]
 8003306:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	4613      	mov	r3, r2
 800330e:	222c      	movs	r2, #44	; 0x2c
 8003310:	f7fe ffce 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003314:	e018      	b.n	8003348 <UB_VGA_writeText+0xf20>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 517, color, fontsize); break;
 8003316:	7afa      	ldrb	r2, [r7, #11]
 8003318:	89b9      	ldrh	r1, [r7, #12]
 800331a:	8ab8      	ldrh	r0, [r7, #20]
 800331c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	f240 2205 	movw	r2, #517	; 0x205
 8003328:	f7fe ffc2 	bl	80022b0 <UB_VGA_DrawBitmap>
 800332c:	e00c      	b.n	8003348 <UB_VGA_writeText+0xf20>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 544, color, fontsize); break;
 800332e:	7afa      	ldrb	r2, [r7, #11]
 8003330:	89b9      	ldrh	r1, [r7, #12]
 8003332:	8ab8      	ldrh	r0, [r7, #20]
 8003334:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	4613      	mov	r3, r2
 800333c:	f44f 7208 	mov.w	r2, #544	; 0x220
 8003340:	f7fe ffb6 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003344:	e000      	b.n	8003348 <UB_VGA_writeText+0xf20>
                			default: break;
 8003346:	bf00      	nop
                break;
 8003348:	e320      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 's':
            	switch(fontname)
 800334a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d002      	beq.n	8003358 <UB_VGA_writeText+0xf30>
 8003352:	2b02      	cmp	r3, #2
 8003354:	d02d      	beq.n	80033b2 <UB_VGA_writeText+0xf8a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 545, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
            	break;
 8003356:	e319      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003358:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800335c:	2b03      	cmp	r3, #3
 800335e:	d01c      	beq.n	800339a <UB_VGA_writeText+0xf72>
 8003360:	2b03      	cmp	r3, #3
 8003362:	dc25      	bgt.n	80033b0 <UB_VGA_writeText+0xf88>
 8003364:	2b01      	cmp	r3, #1
 8003366:	d002      	beq.n	800336e <UB_VGA_writeText+0xf46>
 8003368:	2b02      	cmp	r3, #2
 800336a:	d00b      	beq.n	8003384 <UB_VGA_writeText+0xf5c>
            				default: break;
 800336c:	e020      	b.n	80033b0 <UB_VGA_writeText+0xf88>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 's', color, fontsize); break;
 800336e:	7afa      	ldrb	r2, [r7, #11]
 8003370:	89b9      	ldrh	r1, [r7, #12]
 8003372:	8ab8      	ldrh	r0, [r7, #20]
 8003374:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	4613      	mov	r3, r2
 800337c:	2273      	movs	r2, #115	; 0x73
 800337e:	f7fe ff97 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003382:	e016      	b.n	80033b2 <UB_VGA_writeText+0xf8a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'S', color, fontsize); break;
 8003384:	7afa      	ldrb	r2, [r7, #11]
 8003386:	89b9      	ldrh	r1, [r7, #12]
 8003388:	8ab8      	ldrh	r0, [r7, #20]
 800338a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	4613      	mov	r3, r2
 8003392:	2253      	movs	r2, #83	; 0x53
 8003394:	f7fe ff8c 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003398:	e00b      	b.n	80033b2 <UB_VGA_writeText+0xf8a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 18, color, fontsize); break;
 800339a:	7afa      	ldrb	r2, [r7, #11]
 800339c:	89b9      	ldrh	r1, [r7, #12]
 800339e:	8ab8      	ldrh	r0, [r7, #20]
 80033a0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	4613      	mov	r3, r2
 80033a8:	2212      	movs	r2, #18
 80033aa:	f7fe ff81 	bl	80022b0 <UB_VGA_DrawBitmap>
 80033ae:	e000      	b.n	80033b2 <UB_VGA_writeText+0xf8a>
            				default: break;
 80033b0:	bf00      	nop
                		switch(fontstyle)
 80033b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d01d      	beq.n	80033f6 <UB_VGA_writeText+0xfce>
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	dc27      	bgt.n	800340e <UB_VGA_writeText+0xfe6>
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d002      	beq.n	80033c8 <UB_VGA_writeText+0xfa0>
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d00b      	beq.n	80033de <UB_VGA_writeText+0xfb6>
                			default: break;
 80033c6:	e022      	b.n	800340e <UB_VGA_writeText+0xfe6>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 45, color, fontsize); break;
 80033c8:	7afa      	ldrb	r2, [r7, #11]
 80033ca:	89b9      	ldrh	r1, [r7, #12]
 80033cc:	8ab8      	ldrh	r0, [r7, #20]
 80033ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	222d      	movs	r2, #45	; 0x2d
 80033d8:	f7fe ff6a 	bl	80022b0 <UB_VGA_DrawBitmap>
 80033dc:	e018      	b.n	8003410 <UB_VGA_writeText+0xfe8>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 518, color, fontsize); break;
 80033de:	7afa      	ldrb	r2, [r7, #11]
 80033e0:	89b9      	ldrh	r1, [r7, #12]
 80033e2:	8ab8      	ldrh	r0, [r7, #20]
 80033e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	4613      	mov	r3, r2
 80033ec:	f240 2206 	movw	r2, #518	; 0x206
 80033f0:	f7fe ff5e 	bl	80022b0 <UB_VGA_DrawBitmap>
 80033f4:	e00c      	b.n	8003410 <UB_VGA_writeText+0xfe8>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 545, color, fontsize); break;
 80033f6:	7afa      	ldrb	r2, [r7, #11]
 80033f8:	89b9      	ldrh	r1, [r7, #12]
 80033fa:	8ab8      	ldrh	r0, [r7, #20]
 80033fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	4613      	mov	r3, r2
 8003404:	f240 2221 	movw	r2, #545	; 0x221
 8003408:	f7fe ff52 	bl	80022b0 <UB_VGA_DrawBitmap>
 800340c:	e000      	b.n	8003410 <UB_VGA_writeText+0xfe8>
                			default: break;
 800340e:	bf00      	nop
            	break;
 8003410:	e2bc      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 't':
            	switch(fontname)
 8003412:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d002      	beq.n	8003420 <UB_VGA_writeText+0xff8>
 800341a:	2b02      	cmp	r3, #2
 800341c:	d02d      	beq.n	800347a <UB_VGA_writeText+0x1052>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 546, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 800341e:	e2b5      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003420:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003424:	2b03      	cmp	r3, #3
 8003426:	d01c      	beq.n	8003462 <UB_VGA_writeText+0x103a>
 8003428:	2b03      	cmp	r3, #3
 800342a:	dc25      	bgt.n	8003478 <UB_VGA_writeText+0x1050>
 800342c:	2b01      	cmp	r3, #1
 800342e:	d002      	beq.n	8003436 <UB_VGA_writeText+0x100e>
 8003430:	2b02      	cmp	r3, #2
 8003432:	d00b      	beq.n	800344c <UB_VGA_writeText+0x1024>
            				default: break;
 8003434:	e020      	b.n	8003478 <UB_VGA_writeText+0x1050>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 't', color, fontsize); break;
 8003436:	7afa      	ldrb	r2, [r7, #11]
 8003438:	89b9      	ldrh	r1, [r7, #12]
 800343a:	8ab8      	ldrh	r0, [r7, #20]
 800343c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	4613      	mov	r3, r2
 8003444:	2274      	movs	r2, #116	; 0x74
 8003446:	f7fe ff33 	bl	80022b0 <UB_VGA_DrawBitmap>
 800344a:	e016      	b.n	800347a <UB_VGA_writeText+0x1052>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'T', color, fontsize); break;
 800344c:	7afa      	ldrb	r2, [r7, #11]
 800344e:	89b9      	ldrh	r1, [r7, #12]
 8003450:	8ab8      	ldrh	r0, [r7, #20]
 8003452:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	4613      	mov	r3, r2
 800345a:	2254      	movs	r2, #84	; 0x54
 800345c:	f7fe ff28 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003460:	e00b      	b.n	800347a <UB_VGA_writeText+0x1052>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 19, color, fontsize); break;
 8003462:	7afa      	ldrb	r2, [r7, #11]
 8003464:	89b9      	ldrh	r1, [r7, #12]
 8003466:	8ab8      	ldrh	r0, [r7, #20]
 8003468:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	4613      	mov	r3, r2
 8003470:	2213      	movs	r2, #19
 8003472:	f7fe ff1d 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003476:	e000      	b.n	800347a <UB_VGA_writeText+0x1052>
            				default: break;
 8003478:	bf00      	nop
                		switch(fontstyle)
 800347a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800347e:	2b03      	cmp	r3, #3
 8003480:	d01d      	beq.n	80034be <UB_VGA_writeText+0x1096>
 8003482:	2b03      	cmp	r3, #3
 8003484:	dc27      	bgt.n	80034d6 <UB_VGA_writeText+0x10ae>
 8003486:	2b01      	cmp	r3, #1
 8003488:	d002      	beq.n	8003490 <UB_VGA_writeText+0x1068>
 800348a:	2b02      	cmp	r3, #2
 800348c:	d00b      	beq.n	80034a6 <UB_VGA_writeText+0x107e>
                			default: break;
 800348e:	e022      	b.n	80034d6 <UB_VGA_writeText+0x10ae>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 46, color, fontsize); break;
 8003490:	7afa      	ldrb	r2, [r7, #11]
 8003492:	89b9      	ldrh	r1, [r7, #12]
 8003494:	8ab8      	ldrh	r0, [r7, #20]
 8003496:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	4613      	mov	r3, r2
 800349e:	222e      	movs	r2, #46	; 0x2e
 80034a0:	f7fe ff06 	bl	80022b0 <UB_VGA_DrawBitmap>
 80034a4:	e018      	b.n	80034d8 <UB_VGA_writeText+0x10b0>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 519, color, fontsize); break;
 80034a6:	7afa      	ldrb	r2, [r7, #11]
 80034a8:	89b9      	ldrh	r1, [r7, #12]
 80034aa:	8ab8      	ldrh	r0, [r7, #20]
 80034ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	4613      	mov	r3, r2
 80034b4:	f240 2207 	movw	r2, #519	; 0x207
 80034b8:	f7fe fefa 	bl	80022b0 <UB_VGA_DrawBitmap>
 80034bc:	e00c      	b.n	80034d8 <UB_VGA_writeText+0x10b0>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 546, color, fontsize); break;
 80034be:	7afa      	ldrb	r2, [r7, #11]
 80034c0:	89b9      	ldrh	r1, [r7, #12]
 80034c2:	8ab8      	ldrh	r0, [r7, #20]
 80034c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	4613      	mov	r3, r2
 80034cc:	f240 2222 	movw	r2, #546	; 0x222
 80034d0:	f7fe feee 	bl	80022b0 <UB_VGA_DrawBitmap>
 80034d4:	e000      	b.n	80034d8 <UB_VGA_writeText+0x10b0>
                			default: break;
 80034d6:	bf00      	nop
                break;
 80034d8:	e258      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'u':
            	switch(fontname)
 80034da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d002      	beq.n	80034e8 <UB_VGA_writeText+0x10c0>
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d02d      	beq.n	8003542 <UB_VGA_writeText+0x111a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 547, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80034e6:	e251      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80034e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d01c      	beq.n	800352a <UB_VGA_writeText+0x1102>
 80034f0:	2b03      	cmp	r3, #3
 80034f2:	dc25      	bgt.n	8003540 <UB_VGA_writeText+0x1118>
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d002      	beq.n	80034fe <UB_VGA_writeText+0x10d6>
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d00b      	beq.n	8003514 <UB_VGA_writeText+0x10ec>
            				default: break;
 80034fc:	e020      	b.n	8003540 <UB_VGA_writeText+0x1118>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'u', color, fontsize); break;
 80034fe:	7afa      	ldrb	r2, [r7, #11]
 8003500:	89b9      	ldrh	r1, [r7, #12]
 8003502:	8ab8      	ldrh	r0, [r7, #20]
 8003504:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	4613      	mov	r3, r2
 800350c:	2275      	movs	r2, #117	; 0x75
 800350e:	f7fe fecf 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003512:	e016      	b.n	8003542 <UB_VGA_writeText+0x111a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'U', color, fontsize); break;
 8003514:	7afa      	ldrb	r2, [r7, #11]
 8003516:	89b9      	ldrh	r1, [r7, #12]
 8003518:	8ab8      	ldrh	r0, [r7, #20]
 800351a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	4613      	mov	r3, r2
 8003522:	2255      	movs	r2, #85	; 0x55
 8003524:	f7fe fec4 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003528:	e00b      	b.n	8003542 <UB_VGA_writeText+0x111a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 20, color, fontsize); break;
 800352a:	7afa      	ldrb	r2, [r7, #11]
 800352c:	89b9      	ldrh	r1, [r7, #12]
 800352e:	8ab8      	ldrh	r0, [r7, #20]
 8003530:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	4613      	mov	r3, r2
 8003538:	2214      	movs	r2, #20
 800353a:	f7fe feb9 	bl	80022b0 <UB_VGA_DrawBitmap>
 800353e:	e000      	b.n	8003542 <UB_VGA_writeText+0x111a>
            				default: break;
 8003540:	bf00      	nop
                		switch(fontstyle)
 8003542:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003546:	2b03      	cmp	r3, #3
 8003548:	d01d      	beq.n	8003586 <UB_VGA_writeText+0x115e>
 800354a:	2b03      	cmp	r3, #3
 800354c:	dc27      	bgt.n	800359e <UB_VGA_writeText+0x1176>
 800354e:	2b01      	cmp	r3, #1
 8003550:	d002      	beq.n	8003558 <UB_VGA_writeText+0x1130>
 8003552:	2b02      	cmp	r3, #2
 8003554:	d00b      	beq.n	800356e <UB_VGA_writeText+0x1146>
                			default: break;
 8003556:	e022      	b.n	800359e <UB_VGA_writeText+0x1176>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 47, color, fontsize); break;
 8003558:	7afa      	ldrb	r2, [r7, #11]
 800355a:	89b9      	ldrh	r1, [r7, #12]
 800355c:	8ab8      	ldrh	r0, [r7, #20]
 800355e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	222f      	movs	r2, #47	; 0x2f
 8003568:	f7fe fea2 	bl	80022b0 <UB_VGA_DrawBitmap>
 800356c:	e018      	b.n	80035a0 <UB_VGA_writeText+0x1178>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 520, color, fontsize); break;
 800356e:	7afa      	ldrb	r2, [r7, #11]
 8003570:	89b9      	ldrh	r1, [r7, #12]
 8003572:	8ab8      	ldrh	r0, [r7, #20]
 8003574:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	4613      	mov	r3, r2
 800357c:	f44f 7202 	mov.w	r2, #520	; 0x208
 8003580:	f7fe fe96 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003584:	e00c      	b.n	80035a0 <UB_VGA_writeText+0x1178>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 547, color, fontsize); break;
 8003586:	7afa      	ldrb	r2, [r7, #11]
 8003588:	89b9      	ldrh	r1, [r7, #12]
 800358a:	8ab8      	ldrh	r0, [r7, #20]
 800358c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	4613      	mov	r3, r2
 8003594:	f240 2223 	movw	r2, #547	; 0x223
 8003598:	f7fe fe8a 	bl	80022b0 <UB_VGA_DrawBitmap>
 800359c:	e000      	b.n	80035a0 <UB_VGA_writeText+0x1178>
                			default: break;
 800359e:	bf00      	nop
                break;
 80035a0:	e1f4      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'v':
            	switch(fontname)
 80035a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d002      	beq.n	80035b0 <UB_VGA_writeText+0x1188>
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d02d      	beq.n	800360a <UB_VGA_writeText+0x11e2>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 548, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80035ae:	e1ed      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80035b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d01c      	beq.n	80035f2 <UB_VGA_writeText+0x11ca>
 80035b8:	2b03      	cmp	r3, #3
 80035ba:	dc25      	bgt.n	8003608 <UB_VGA_writeText+0x11e0>
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d002      	beq.n	80035c6 <UB_VGA_writeText+0x119e>
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d00b      	beq.n	80035dc <UB_VGA_writeText+0x11b4>
            				default: break;
 80035c4:	e020      	b.n	8003608 <UB_VGA_writeText+0x11e0>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'v', color, fontsize); break;
 80035c6:	7afa      	ldrb	r2, [r7, #11]
 80035c8:	89b9      	ldrh	r1, [r7, #12]
 80035ca:	8ab8      	ldrh	r0, [r7, #20]
 80035cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	4613      	mov	r3, r2
 80035d4:	2276      	movs	r2, #118	; 0x76
 80035d6:	f7fe fe6b 	bl	80022b0 <UB_VGA_DrawBitmap>
 80035da:	e016      	b.n	800360a <UB_VGA_writeText+0x11e2>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'V', color, fontsize); break;
 80035dc:	7afa      	ldrb	r2, [r7, #11]
 80035de:	89b9      	ldrh	r1, [r7, #12]
 80035e0:	8ab8      	ldrh	r0, [r7, #20]
 80035e2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	4613      	mov	r3, r2
 80035ea:	2256      	movs	r2, #86	; 0x56
 80035ec:	f7fe fe60 	bl	80022b0 <UB_VGA_DrawBitmap>
 80035f0:	e00b      	b.n	800360a <UB_VGA_writeText+0x11e2>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 21, color, fontsize); break;
 80035f2:	7afa      	ldrb	r2, [r7, #11]
 80035f4:	89b9      	ldrh	r1, [r7, #12]
 80035f6:	8ab8      	ldrh	r0, [r7, #20]
 80035f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	4613      	mov	r3, r2
 8003600:	2215      	movs	r2, #21
 8003602:	f7fe fe55 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003606:	e000      	b.n	800360a <UB_VGA_writeText+0x11e2>
            				default: break;
 8003608:	bf00      	nop
                		switch(fontstyle)
 800360a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800360e:	2b03      	cmp	r3, #3
 8003610:	d01d      	beq.n	800364e <UB_VGA_writeText+0x1226>
 8003612:	2b03      	cmp	r3, #3
 8003614:	dc27      	bgt.n	8003666 <UB_VGA_writeText+0x123e>
 8003616:	2b01      	cmp	r3, #1
 8003618:	d002      	beq.n	8003620 <UB_VGA_writeText+0x11f8>
 800361a:	2b02      	cmp	r3, #2
 800361c:	d00b      	beq.n	8003636 <UB_VGA_writeText+0x120e>
                			default: break;
 800361e:	e022      	b.n	8003666 <UB_VGA_writeText+0x123e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 48, color, fontsize); break;
 8003620:	7afa      	ldrb	r2, [r7, #11]
 8003622:	89b9      	ldrh	r1, [r7, #12]
 8003624:	8ab8      	ldrh	r0, [r7, #20]
 8003626:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	4613      	mov	r3, r2
 800362e:	2230      	movs	r2, #48	; 0x30
 8003630:	f7fe fe3e 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003634:	e018      	b.n	8003668 <UB_VGA_writeText+0x1240>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 521, color, fontsize); break;
 8003636:	7afa      	ldrb	r2, [r7, #11]
 8003638:	89b9      	ldrh	r1, [r7, #12]
 800363a:	8ab8      	ldrh	r0, [r7, #20]
 800363c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	4613      	mov	r3, r2
 8003644:	f240 2209 	movw	r2, #521	; 0x209
 8003648:	f7fe fe32 	bl	80022b0 <UB_VGA_DrawBitmap>
 800364c:	e00c      	b.n	8003668 <UB_VGA_writeText+0x1240>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 548, color, fontsize); break;
 800364e:	7afa      	ldrb	r2, [r7, #11]
 8003650:	89b9      	ldrh	r1, [r7, #12]
 8003652:	8ab8      	ldrh	r0, [r7, #20]
 8003654:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	4613      	mov	r3, r2
 800365c:	f44f 7209 	mov.w	r2, #548	; 0x224
 8003660:	f7fe fe26 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003664:	e000      	b.n	8003668 <UB_VGA_writeText+0x1240>
                			default: break;
 8003666:	bf00      	nop
                break;
 8003668:	e190      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'w':
            	switch(fontname)
 800366a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d002      	beq.n	8003678 <UB_VGA_writeText+0x1250>
 8003672:	2b02      	cmp	r3, #2
 8003674:	d02d      	beq.n	80036d2 <UB_VGA_writeText+0x12aa>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 549, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8003676:	e189      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003678:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800367c:	2b03      	cmp	r3, #3
 800367e:	d01c      	beq.n	80036ba <UB_VGA_writeText+0x1292>
 8003680:	2b03      	cmp	r3, #3
 8003682:	dc25      	bgt.n	80036d0 <UB_VGA_writeText+0x12a8>
 8003684:	2b01      	cmp	r3, #1
 8003686:	d002      	beq.n	800368e <UB_VGA_writeText+0x1266>
 8003688:	2b02      	cmp	r3, #2
 800368a:	d00b      	beq.n	80036a4 <UB_VGA_writeText+0x127c>
            				default: break;
 800368c:	e020      	b.n	80036d0 <UB_VGA_writeText+0x12a8>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'w', color, fontsize); break;
 800368e:	7afa      	ldrb	r2, [r7, #11]
 8003690:	89b9      	ldrh	r1, [r7, #12]
 8003692:	8ab8      	ldrh	r0, [r7, #20]
 8003694:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	4613      	mov	r3, r2
 800369c:	2277      	movs	r2, #119	; 0x77
 800369e:	f7fe fe07 	bl	80022b0 <UB_VGA_DrawBitmap>
 80036a2:	e016      	b.n	80036d2 <UB_VGA_writeText+0x12aa>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'W', color, fontsize); break;
 80036a4:	7afa      	ldrb	r2, [r7, #11]
 80036a6:	89b9      	ldrh	r1, [r7, #12]
 80036a8:	8ab8      	ldrh	r0, [r7, #20]
 80036aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	2257      	movs	r2, #87	; 0x57
 80036b4:	f7fe fdfc 	bl	80022b0 <UB_VGA_DrawBitmap>
 80036b8:	e00b      	b.n	80036d2 <UB_VGA_writeText+0x12aa>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 22, color, fontsize); break;
 80036ba:	7afa      	ldrb	r2, [r7, #11]
 80036bc:	89b9      	ldrh	r1, [r7, #12]
 80036be:	8ab8      	ldrh	r0, [r7, #20]
 80036c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	4613      	mov	r3, r2
 80036c8:	2216      	movs	r2, #22
 80036ca:	f7fe fdf1 	bl	80022b0 <UB_VGA_DrawBitmap>
 80036ce:	e000      	b.n	80036d2 <UB_VGA_writeText+0x12aa>
            				default: break;
 80036d0:	bf00      	nop
                		switch(fontstyle)
 80036d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d01d      	beq.n	8003716 <UB_VGA_writeText+0x12ee>
 80036da:	2b03      	cmp	r3, #3
 80036dc:	dc27      	bgt.n	800372e <UB_VGA_writeText+0x1306>
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d002      	beq.n	80036e8 <UB_VGA_writeText+0x12c0>
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d00b      	beq.n	80036fe <UB_VGA_writeText+0x12d6>
                			default: break;
 80036e6:	e022      	b.n	800372e <UB_VGA_writeText+0x1306>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 49, color, fontsize); break;
 80036e8:	7afa      	ldrb	r2, [r7, #11]
 80036ea:	89b9      	ldrh	r1, [r7, #12]
 80036ec:	8ab8      	ldrh	r0, [r7, #20]
 80036ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	4613      	mov	r3, r2
 80036f6:	2231      	movs	r2, #49	; 0x31
 80036f8:	f7fe fdda 	bl	80022b0 <UB_VGA_DrawBitmap>
 80036fc:	e018      	b.n	8003730 <UB_VGA_writeText+0x1308>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 522, color, fontsize); break;
 80036fe:	7afa      	ldrb	r2, [r7, #11]
 8003700:	89b9      	ldrh	r1, [r7, #12]
 8003702:	8ab8      	ldrh	r0, [r7, #20]
 8003704:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	4613      	mov	r3, r2
 800370c:	f240 220a 	movw	r2, #522	; 0x20a
 8003710:	f7fe fdce 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003714:	e00c      	b.n	8003730 <UB_VGA_writeText+0x1308>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 549, color, fontsize); break;
 8003716:	7afa      	ldrb	r2, [r7, #11]
 8003718:	89b9      	ldrh	r1, [r7, #12]
 800371a:	8ab8      	ldrh	r0, [r7, #20]
 800371c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	4613      	mov	r3, r2
 8003724:	f240 2225 	movw	r2, #549	; 0x225
 8003728:	f7fe fdc2 	bl	80022b0 <UB_VGA_DrawBitmap>
 800372c:	e000      	b.n	8003730 <UB_VGA_writeText+0x1308>
                			default: break;
 800372e:	bf00      	nop
                break;
 8003730:	e12c      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'x':
            	switch(fontname)
 8003732:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d002      	beq.n	8003740 <UB_VGA_writeText+0x1318>
 800373a:	2b02      	cmp	r3, #2
 800373c:	d02d      	beq.n	800379a <UB_VGA_writeText+0x1372>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 550, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 800373e:	e125      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003740:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003744:	2b03      	cmp	r3, #3
 8003746:	d01c      	beq.n	8003782 <UB_VGA_writeText+0x135a>
 8003748:	2b03      	cmp	r3, #3
 800374a:	dc25      	bgt.n	8003798 <UB_VGA_writeText+0x1370>
 800374c:	2b01      	cmp	r3, #1
 800374e:	d002      	beq.n	8003756 <UB_VGA_writeText+0x132e>
 8003750:	2b02      	cmp	r3, #2
 8003752:	d00b      	beq.n	800376c <UB_VGA_writeText+0x1344>
            				default: break;
 8003754:	e020      	b.n	8003798 <UB_VGA_writeText+0x1370>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'x', color, fontsize); break;
 8003756:	7afa      	ldrb	r2, [r7, #11]
 8003758:	89b9      	ldrh	r1, [r7, #12]
 800375a:	8ab8      	ldrh	r0, [r7, #20]
 800375c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	4613      	mov	r3, r2
 8003764:	2278      	movs	r2, #120	; 0x78
 8003766:	f7fe fda3 	bl	80022b0 <UB_VGA_DrawBitmap>
 800376a:	e016      	b.n	800379a <UB_VGA_writeText+0x1372>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'X', color, fontsize); break;
 800376c:	7afa      	ldrb	r2, [r7, #11]
 800376e:	89b9      	ldrh	r1, [r7, #12]
 8003770:	8ab8      	ldrh	r0, [r7, #20]
 8003772:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	2258      	movs	r2, #88	; 0x58
 800377c:	f7fe fd98 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003780:	e00b      	b.n	800379a <UB_VGA_writeText+0x1372>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 23, color, fontsize); break;
 8003782:	7afa      	ldrb	r2, [r7, #11]
 8003784:	89b9      	ldrh	r1, [r7, #12]
 8003786:	8ab8      	ldrh	r0, [r7, #20]
 8003788:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	4613      	mov	r3, r2
 8003790:	2217      	movs	r2, #23
 8003792:	f7fe fd8d 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003796:	e000      	b.n	800379a <UB_VGA_writeText+0x1372>
            				default: break;
 8003798:	bf00      	nop
                		switch(fontstyle)
 800379a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d01d      	beq.n	80037de <UB_VGA_writeText+0x13b6>
 80037a2:	2b03      	cmp	r3, #3
 80037a4:	dc27      	bgt.n	80037f6 <UB_VGA_writeText+0x13ce>
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d002      	beq.n	80037b0 <UB_VGA_writeText+0x1388>
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d00b      	beq.n	80037c6 <UB_VGA_writeText+0x139e>
                			default: break;
 80037ae:	e022      	b.n	80037f6 <UB_VGA_writeText+0x13ce>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 50, color, fontsize); break;
 80037b0:	7afa      	ldrb	r2, [r7, #11]
 80037b2:	89b9      	ldrh	r1, [r7, #12]
 80037b4:	8ab8      	ldrh	r0, [r7, #20]
 80037b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	4613      	mov	r3, r2
 80037be:	2232      	movs	r2, #50	; 0x32
 80037c0:	f7fe fd76 	bl	80022b0 <UB_VGA_DrawBitmap>
 80037c4:	e018      	b.n	80037f8 <UB_VGA_writeText+0x13d0>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 523, color, fontsize); break;
 80037c6:	7afa      	ldrb	r2, [r7, #11]
 80037c8:	89b9      	ldrh	r1, [r7, #12]
 80037ca:	8ab8      	ldrh	r0, [r7, #20]
 80037cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	4613      	mov	r3, r2
 80037d4:	f240 220b 	movw	r2, #523	; 0x20b
 80037d8:	f7fe fd6a 	bl	80022b0 <UB_VGA_DrawBitmap>
 80037dc:	e00c      	b.n	80037f8 <UB_VGA_writeText+0x13d0>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 550, color, fontsize); break;
 80037de:	7afa      	ldrb	r2, [r7, #11]
 80037e0:	89b9      	ldrh	r1, [r7, #12]
 80037e2:	8ab8      	ldrh	r0, [r7, #20]
 80037e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	4613      	mov	r3, r2
 80037ec:	f240 2226 	movw	r2, #550	; 0x226
 80037f0:	f7fe fd5e 	bl	80022b0 <UB_VGA_DrawBitmap>
 80037f4:	e000      	b.n	80037f8 <UB_VGA_writeText+0x13d0>
                			default: break;
 80037f6:	bf00      	nop
                break;
 80037f8:	e0c8      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'y':
            	switch(fontname)
 80037fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d002      	beq.n	8003808 <UB_VGA_writeText+0x13e0>
 8003802:	2b02      	cmp	r3, #2
 8003804:	d02d      	beq.n	8003862 <UB_VGA_writeText+0x143a>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 551, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 8003806:	e0c1      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 8003808:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800380c:	2b03      	cmp	r3, #3
 800380e:	d01c      	beq.n	800384a <UB_VGA_writeText+0x1422>
 8003810:	2b03      	cmp	r3, #3
 8003812:	dc25      	bgt.n	8003860 <UB_VGA_writeText+0x1438>
 8003814:	2b01      	cmp	r3, #1
 8003816:	d002      	beq.n	800381e <UB_VGA_writeText+0x13f6>
 8003818:	2b02      	cmp	r3, #2
 800381a:	d00b      	beq.n	8003834 <UB_VGA_writeText+0x140c>
            				default: break;
 800381c:	e020      	b.n	8003860 <UB_VGA_writeText+0x1438>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'y', color, fontsize); break;
 800381e:	7afa      	ldrb	r2, [r7, #11]
 8003820:	89b9      	ldrh	r1, [r7, #12]
 8003822:	8ab8      	ldrh	r0, [r7, #20]
 8003824:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	4613      	mov	r3, r2
 800382c:	2279      	movs	r2, #121	; 0x79
 800382e:	f7fe fd3f 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003832:	e016      	b.n	8003862 <UB_VGA_writeText+0x143a>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Y', color, fontsize); break;
 8003834:	7afa      	ldrb	r2, [r7, #11]
 8003836:	89b9      	ldrh	r1, [r7, #12]
 8003838:	8ab8      	ldrh	r0, [r7, #20]
 800383a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	4613      	mov	r3, r2
 8003842:	2259      	movs	r2, #89	; 0x59
 8003844:	f7fe fd34 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003848:	e00b      	b.n	8003862 <UB_VGA_writeText+0x143a>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 24, color, fontsize); break;
 800384a:	7afa      	ldrb	r2, [r7, #11]
 800384c:	89b9      	ldrh	r1, [r7, #12]
 800384e:	8ab8      	ldrh	r0, [r7, #20]
 8003850:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	4613      	mov	r3, r2
 8003858:	2218      	movs	r2, #24
 800385a:	f7fe fd29 	bl	80022b0 <UB_VGA_DrawBitmap>
 800385e:	e000      	b.n	8003862 <UB_VGA_writeText+0x143a>
            				default: break;
 8003860:	bf00      	nop
                		switch(fontstyle)
 8003862:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003866:	2b03      	cmp	r3, #3
 8003868:	d01d      	beq.n	80038a6 <UB_VGA_writeText+0x147e>
 800386a:	2b03      	cmp	r3, #3
 800386c:	dc27      	bgt.n	80038be <UB_VGA_writeText+0x1496>
 800386e:	2b01      	cmp	r3, #1
 8003870:	d002      	beq.n	8003878 <UB_VGA_writeText+0x1450>
 8003872:	2b02      	cmp	r3, #2
 8003874:	d00b      	beq.n	800388e <UB_VGA_writeText+0x1466>
                			default: break;
 8003876:	e022      	b.n	80038be <UB_VGA_writeText+0x1496>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 51, color, fontsize); break;
 8003878:	7afa      	ldrb	r2, [r7, #11]
 800387a:	89b9      	ldrh	r1, [r7, #12]
 800387c:	8ab8      	ldrh	r0, [r7, #20]
 800387e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003882:	9300      	str	r3, [sp, #0]
 8003884:	4613      	mov	r3, r2
 8003886:	2233      	movs	r2, #51	; 0x33
 8003888:	f7fe fd12 	bl	80022b0 <UB_VGA_DrawBitmap>
 800388c:	e018      	b.n	80038c0 <UB_VGA_writeText+0x1498>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 524, color, fontsize); break;
 800388e:	7afa      	ldrb	r2, [r7, #11]
 8003890:	89b9      	ldrh	r1, [r7, #12]
 8003892:	8ab8      	ldrh	r0, [r7, #20]
 8003894:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	4613      	mov	r3, r2
 800389c:	f44f 7203 	mov.w	r2, #524	; 0x20c
 80038a0:	f7fe fd06 	bl	80022b0 <UB_VGA_DrawBitmap>
 80038a4:	e00c      	b.n	80038c0 <UB_VGA_writeText+0x1498>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 551, color, fontsize); break;
 80038a6:	7afa      	ldrb	r2, [r7, #11]
 80038a8:	89b9      	ldrh	r1, [r7, #12]
 80038aa:	8ab8      	ldrh	r0, [r7, #20]
 80038ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	4613      	mov	r3, r2
 80038b4:	f240 2227 	movw	r2, #551	; 0x227
 80038b8:	f7fe fcfa 	bl	80022b0 <UB_VGA_DrawBitmap>
 80038bc:	e000      	b.n	80038c0 <UB_VGA_writeText+0x1498>
                			default: break;
 80038be:	bf00      	nop
                break;
 80038c0:	e064      	b.n	800398c <UB_VGA_writeText+0x1564>
            case 'z':
            	switch(fontname)
 80038c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d002      	beq.n	80038d0 <UB_VGA_writeText+0x14a8>
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d02d      	beq.n	800392a <UB_VGA_writeText+0x1502>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 552, color, fontsize); break;
                			default: break;
                		}
                	default: break;
            	}
                break;
 80038ce:	e05d      	b.n	800398c <UB_VGA_writeText+0x1564>
            			switch(fontstyle)
 80038d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d01c      	beq.n	8003912 <UB_VGA_writeText+0x14ea>
 80038d8:	2b03      	cmp	r3, #3
 80038da:	dc25      	bgt.n	8003928 <UB_VGA_writeText+0x1500>
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d002      	beq.n	80038e6 <UB_VGA_writeText+0x14be>
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d00b      	beq.n	80038fc <UB_VGA_writeText+0x14d4>
            				default: break;
 80038e4:	e020      	b.n	8003928 <UB_VGA_writeText+0x1500>
            				case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'z', color, fontsize); break;
 80038e6:	7afa      	ldrb	r2, [r7, #11]
 80038e8:	89b9      	ldrh	r1, [r7, #12]
 80038ea:	8ab8      	ldrh	r0, [r7, #20]
 80038ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	4613      	mov	r3, r2
 80038f4:	227a      	movs	r2, #122	; 0x7a
 80038f6:	f7fe fcdb 	bl	80022b0 <UB_VGA_DrawBitmap>
 80038fa:	e016      	b.n	800392a <UB_VGA_writeText+0x1502>
            				case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 'Z', color, fontsize); break;
 80038fc:	7afa      	ldrb	r2, [r7, #11]
 80038fe:	89b9      	ldrh	r1, [r7, #12]
 8003900:	8ab8      	ldrh	r0, [r7, #20]
 8003902:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	4613      	mov	r3, r2
 800390a:	225a      	movs	r2, #90	; 0x5a
 800390c:	f7fe fcd0 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003910:	e00b      	b.n	800392a <UB_VGA_writeText+0x1502>
            				case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 25, color, fontsize); break;
 8003912:	7afa      	ldrb	r2, [r7, #11]
 8003914:	89b9      	ldrh	r1, [r7, #12]
 8003916:	8ab8      	ldrh	r0, [r7, #20]
 8003918:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	4613      	mov	r3, r2
 8003920:	2219      	movs	r2, #25
 8003922:	f7fe fcc5 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003926:	e000      	b.n	800392a <UB_VGA_writeText+0x1502>
            				default: break;
 8003928:	bf00      	nop
                		switch(fontstyle)
 800392a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800392e:	2b03      	cmp	r3, #3
 8003930:	d01d      	beq.n	800396e <UB_VGA_writeText+0x1546>
 8003932:	2b03      	cmp	r3, #3
 8003934:	dc27      	bgt.n	8003986 <UB_VGA_writeText+0x155e>
 8003936:	2b01      	cmp	r3, #1
 8003938:	d002      	beq.n	8003940 <UB_VGA_writeText+0x1518>
 800393a:	2b02      	cmp	r3, #2
 800393c:	d00b      	beq.n	8003956 <UB_VGA_writeText+0x152e>
                			default: break;
 800393e:	e022      	b.n	8003986 <UB_VGA_writeText+0x155e>
                			case NORMAL_STYLE: UB_VGA_DrawBitmap(px, y_lup, 52, color, fontsize); break;
 8003940:	7afa      	ldrb	r2, [r7, #11]
 8003942:	89b9      	ldrh	r1, [r7, #12]
 8003944:	8ab8      	ldrh	r0, [r7, #20]
 8003946:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	4613      	mov	r3, r2
 800394e:	2234      	movs	r2, #52	; 0x34
 8003950:	f7fe fcae 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003954:	e018      	b.n	8003988 <UB_VGA_writeText+0x1560>
                			case BOLD_STYLE: UB_VGA_DrawBitmap(px, y_lup, 525, color, fontsize); break;
 8003956:	7afa      	ldrb	r2, [r7, #11]
 8003958:	89b9      	ldrh	r1, [r7, #12]
 800395a:	8ab8      	ldrh	r0, [r7, #20]
 800395c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	4613      	mov	r3, r2
 8003964:	f240 220d 	movw	r2, #525	; 0x20d
 8003968:	f7fe fca2 	bl	80022b0 <UB_VGA_DrawBitmap>
 800396c:	e00c      	b.n	8003988 <UB_VGA_writeText+0x1560>
                			case CURSIVE_STYLE: UB_VGA_DrawBitmap(px, y_lup, 552, color, fontsize); break;
 800396e:	7afa      	ldrb	r2, [r7, #11]
 8003970:	89b9      	ldrh	r1, [r7, #12]
 8003972:	8ab8      	ldrh	r0, [r7, #20]
 8003974:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	4613      	mov	r3, r2
 800397c:	f44f 720a 	mov.w	r2, #552	; 0x228
 8003980:	f7fe fc96 	bl	80022b0 <UB_VGA_DrawBitmap>
 8003984:	e000      	b.n	8003988 <UB_VGA_writeText+0x1560>
                			default: break;
 8003986:	bf00      	nop
                break;
 8003988:	e000      	b.n	800398c <UB_VGA_writeText+0x1564>
            default:
                break;
 800398a:	bf00      	nop
    for(i=0; i < 20; i++)	//maximum text size of 20 letters
 800398c:	7dfb      	ldrb	r3, [r7, #23]
 800398e:	3301      	adds	r3, #1
 8003990:	75fb      	strb	r3, [r7, #23]
 8003992:	7dfb      	ldrb	r3, [r7, #23]
 8003994:	2b13      	cmp	r3, #19
 8003996:	f67e ad68 	bls.w	800246a <UB_VGA_writeText+0x42>


        }
    }
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039a8:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <HAL_Init+0x40>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <HAL_Init+0x40>)
 80039ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_Init+0x40>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a0a      	ldr	r2, [pc, #40]	; (80039e4 <HAL_Init+0x40>)
 80039ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039c0:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_Init+0x40>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a07      	ldr	r2, [pc, #28]	; (80039e4 <HAL_Init+0x40>)
 80039c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039cc:	2003      	movs	r0, #3
 80039ce:	f000 f92b 	bl	8003c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f000 f808 	bl	80039e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d8:	f7fd fd80 	bl	80014dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40023c00 	.word	0x40023c00

080039e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039f0:	4b12      	ldr	r3, [pc, #72]	; (8003a3c <HAL_InitTick+0x54>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <HAL_InitTick+0x58>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	4619      	mov	r1, r3
 80039fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 f943 	bl	8003c92 <HAL_SYSTICK_Config>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e00e      	b.n	8003a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b0f      	cmp	r3, #15
 8003a1a:	d80a      	bhi.n	8003a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	f000 f90b 	bl	8003c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a28:	4a06      	ldr	r2, [pc, #24]	; (8003a44 <HAL_InitTick+0x5c>)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e000      	b.n	8003a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	200000a8 	.word	0x200000a8
 8003a40:	200000b0 	.word	0x200000b0
 8003a44:	200000ac 	.word	0x200000ac

08003a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <HAL_IncTick+0x20>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	461a      	mov	r2, r3
 8003a52:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <HAL_IncTick+0x24>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4413      	add	r3, r2
 8003a58:	4a04      	ldr	r2, [pc, #16]	; (8003a6c <HAL_IncTick+0x24>)
 8003a5a:	6013      	str	r3, [r2, #0]
}
 8003a5c:	bf00      	nop
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	200000b0 	.word	0x200000b0
 8003a6c:	20013b2c 	.word	0x20013b2c

08003a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return uwTick;
 8003a74:	4b03      	ldr	r3, [pc, #12]	; (8003a84 <HAL_GetTick+0x14>)
 8003a76:	681b      	ldr	r3, [r3, #0]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	20013b2c 	.word	0x20013b2c

08003a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a98:	4b0c      	ldr	r3, [pc, #48]	; (8003acc <__NVIC_SetPriorityGrouping+0x44>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aba:	4a04      	ldr	r2, [pc, #16]	; (8003acc <__NVIC_SetPriorityGrouping+0x44>)
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	60d3      	str	r3, [r2, #12]
}
 8003ac0:	bf00      	nop
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ad4:	4b04      	ldr	r3, [pc, #16]	; (8003ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	0a1b      	lsrs	r3, r3, #8
 8003ada:	f003 0307 	and.w	r3, r3, #7
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	4603      	mov	r3, r0
 8003af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	db0b      	blt.n	8003b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	f003 021f 	and.w	r2, r3, #31
 8003b04:	4907      	ldr	r1, [pc, #28]	; (8003b24 <__NVIC_EnableIRQ+0x38>)
 8003b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0a:	095b      	lsrs	r3, r3, #5
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b16:	bf00      	nop
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	e000e100 	.word	0xe000e100

08003b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	6039      	str	r1, [r7, #0]
 8003b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	db0a      	blt.n	8003b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	490c      	ldr	r1, [pc, #48]	; (8003b74 <__NVIC_SetPriority+0x4c>)
 8003b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b46:	0112      	lsls	r2, r2, #4
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	440b      	add	r3, r1
 8003b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b50:	e00a      	b.n	8003b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	4908      	ldr	r1, [pc, #32]	; (8003b78 <__NVIC_SetPriority+0x50>)
 8003b58:	79fb      	ldrb	r3, [r7, #7]
 8003b5a:	f003 030f 	and.w	r3, r3, #15
 8003b5e:	3b04      	subs	r3, #4
 8003b60:	0112      	lsls	r2, r2, #4
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	440b      	add	r3, r1
 8003b66:	761a      	strb	r2, [r3, #24]
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	e000e100 	.word	0xe000e100
 8003b78:	e000ed00 	.word	0xe000ed00

08003b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b089      	sub	sp, #36	; 0x24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f1c3 0307 	rsb	r3, r3, #7
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	bf28      	it	cs
 8003b9a:	2304      	movcs	r3, #4
 8003b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	2b06      	cmp	r3, #6
 8003ba4:	d902      	bls.n	8003bac <NVIC_EncodePriority+0x30>
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	3b03      	subs	r3, #3
 8003baa:	e000      	b.n	8003bae <NVIC_EncodePriority+0x32>
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bba:	43da      	mvns	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	401a      	ands	r2, r3
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	fa01 f303 	lsl.w	r3, r1, r3
 8003bce:	43d9      	mvns	r1, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd4:	4313      	orrs	r3, r2
         );
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3724      	adds	r7, #36	; 0x24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
	...

08003be4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bf4:	d301      	bcc.n	8003bfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e00f      	b.n	8003c1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bfa:	4a0a      	ldr	r2, [pc, #40]	; (8003c24 <SysTick_Config+0x40>)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c02:	210f      	movs	r1, #15
 8003c04:	f04f 30ff 	mov.w	r0, #4294967295
 8003c08:	f7ff ff8e 	bl	8003b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <SysTick_Config+0x40>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c12:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <SysTick_Config+0x40>)
 8003c14:	2207      	movs	r2, #7
 8003c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	e000e010 	.word	0xe000e010

08003c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff ff29 	bl	8003a88 <__NVIC_SetPriorityGrouping>
}
 8003c36:	bf00      	nop
 8003c38:	3708      	adds	r7, #8
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b086      	sub	sp, #24
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	4603      	mov	r3, r0
 8003c46:	60b9      	str	r1, [r7, #8]
 8003c48:	607a      	str	r2, [r7, #4]
 8003c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c50:	f7ff ff3e 	bl	8003ad0 <__NVIC_GetPriorityGrouping>
 8003c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	68b9      	ldr	r1, [r7, #8]
 8003c5a:	6978      	ldr	r0, [r7, #20]
 8003c5c:	f7ff ff8e 	bl	8003b7c <NVIC_EncodePriority>
 8003c60:	4602      	mov	r2, r0
 8003c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c66:	4611      	mov	r1, r2
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7ff ff5d 	bl	8003b28 <__NVIC_SetPriority>
}
 8003c6e:	bf00      	nop
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b082      	sub	sp, #8
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff ff31 	bl	8003aec <__NVIC_EnableIRQ>
}
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b082      	sub	sp, #8
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff ffa2 	bl	8003be4 <SysTick_Config>
 8003ca0:	4603      	mov	r3, r0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cb8:	f7ff feda 	bl	8003a70 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e099      	b.n	8003dfc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0201 	bic.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ce8:	e00f      	b.n	8003d0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cea:	f7ff fec1 	bl	8003a70 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b05      	cmp	r3, #5
 8003cf6:	d908      	bls.n	8003d0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2203      	movs	r2, #3
 8003d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e078      	b.n	8003dfc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e8      	bne.n	8003cea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d20:	697a      	ldr	r2, [r7, #20]
 8003d22:	4b38      	ldr	r3, [pc, #224]	; (8003e04 <HAL_DMA_Init+0x158>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	2b04      	cmp	r3, #4
 8003d62:	d107      	bne.n	8003d74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f023 0307 	bic.w	r3, r3, #7
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d117      	bne.n	8003dce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00e      	beq.n	8003dce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 fa91 	bl	80042d8 <DMA_CheckFifoParam>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2240      	movs	r2, #64	; 0x40
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e016      	b.n	8003dfc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fa48 	bl	800426c <DMA_CalcBaseAndBitshift>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de4:	223f      	movs	r2, #63	; 0x3f
 8003de6:	409a      	lsls	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	f010803f 	.word	0xf010803f

08003e08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
 8003e14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d101      	bne.n	8003e2e <HAL_DMA_Start_IT+0x26>
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	e040      	b.n	8003eb0 <HAL_DMA_Start_IT+0xa8>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d12f      	bne.n	8003ea2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2202      	movs	r2, #2
 8003e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	68b9      	ldr	r1, [r7, #8]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f9da 	bl	8004210 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	223f      	movs	r2, #63	; 0x3f
 8003e62:	409a      	lsls	r2, r3
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f042 0216 	orr.w	r2, r2, #22
 8003e76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d007      	beq.n	8003e90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0208 	orr.w	r2, r2, #8
 8003e8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	e005      	b.n	8003eae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d004      	beq.n	8003ed6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2280      	movs	r2, #128	; 0x80
 8003ed0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e00c      	b.n	8003ef0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2205      	movs	r2, #5
 8003eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0201 	bic.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f08:	4b8e      	ldr	r3, [pc, #568]	; (8004144 <HAL_DMA_IRQHandler+0x248>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a8e      	ldr	r2, [pc, #568]	; (8004148 <HAL_DMA_IRQHandler+0x24c>)
 8003f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f12:	0a9b      	lsrs	r3, r3, #10
 8003f14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f26:	2208      	movs	r2, #8
 8003f28:	409a      	lsls	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d01a      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0304 	and.w	r3, r3, #4
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d013      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0204 	bic.w	r2, r2, #4
 8003f4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f54:	2208      	movs	r2, #8
 8003f56:	409a      	lsls	r2, r3
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f60:	f043 0201 	orr.w	r2, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	409a      	lsls	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d012      	beq.n	8003f9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00b      	beq.n	8003f9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f96:	f043 0202 	orr.w	r2, r3, #2
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d012      	beq.n	8003fd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00b      	beq.n	8003fd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc0:	2204      	movs	r2, #4
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fcc:	f043 0204 	orr.w	r2, r3, #4
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd8:	2210      	movs	r2, #16
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d043      	beq.n	800406c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d03c      	beq.n	800406c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff6:	2210      	movs	r2, #16
 8003ff8:	409a      	lsls	r2, r3
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d018      	beq.n	800403e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d108      	bne.n	800402c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	2b00      	cmp	r3, #0
 8004020:	d024      	beq.n	800406c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
 800402a:	e01f      	b.n	800406c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004030:	2b00      	cmp	r3, #0
 8004032:	d01b      	beq.n	800406c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
 800403c:	e016      	b.n	800406c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d107      	bne.n	800405c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0208 	bic.w	r2, r2, #8
 800405a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004070:	2220      	movs	r2, #32
 8004072:	409a      	lsls	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4013      	ands	r3, r2
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 808f 	beq.w	800419c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 8087 	beq.w	800419c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004092:	2220      	movs	r2, #32
 8004094:	409a      	lsls	r2, r3
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b05      	cmp	r3, #5
 80040a4:	d136      	bne.n	8004114 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0216 	bic.w	r2, r2, #22
 80040b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	695a      	ldr	r2, [r3, #20]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d103      	bne.n	80040d6 <HAL_DMA_IRQHandler+0x1da>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d007      	beq.n	80040e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0208 	bic.w	r2, r2, #8
 80040e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ea:	223f      	movs	r2, #63	; 0x3f
 80040ec:	409a      	lsls	r2, r3
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004106:	2b00      	cmp	r3, #0
 8004108:	d07e      	beq.n	8004208 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	4798      	blx	r3
        }
        return;
 8004112:	e079      	b.n	8004208 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d01d      	beq.n	800415e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10d      	bne.n	800414c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	2b00      	cmp	r3, #0
 8004136:	d031      	beq.n	800419c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	4798      	blx	r3
 8004140:	e02c      	b.n	800419c <HAL_DMA_IRQHandler+0x2a0>
 8004142:	bf00      	nop
 8004144:	200000a8 	.word	0x200000a8
 8004148:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004150:	2b00      	cmp	r3, #0
 8004152:	d023      	beq.n	800419c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	4798      	blx	r3
 800415c:	e01e      	b.n	800419c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10f      	bne.n	800418c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0210 	bic.w	r2, r2, #16
 800417a:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004190:	2b00      	cmp	r3, #0
 8004192:	d003      	beq.n	800419c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d032      	beq.n	800420a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d022      	beq.n	80041f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2205      	movs	r2, #5
 80041b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0201 	bic.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	3301      	adds	r3, #1
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d307      	bcc.n	80041e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1f2      	bne.n	80041c8 <HAL_DMA_IRQHandler+0x2cc>
 80041e2:	e000      	b.n	80041e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80041e4:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	4798      	blx	r3
 8004206:	e000      	b.n	800420a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004208:	bf00      	nop
    }
  }
}
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800422c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b40      	cmp	r3, #64	; 0x40
 800423c:	d108      	bne.n	8004250 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800424e:	e007      	b.n	8004260 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	60da      	str	r2, [r3, #12]
}
 8004260:	bf00      	nop
 8004262:	3714      	adds	r7, #20
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	3b10      	subs	r3, #16
 800427c:	4a14      	ldr	r2, [pc, #80]	; (80042d0 <DMA_CalcBaseAndBitshift+0x64>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	091b      	lsrs	r3, r3, #4
 8004284:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004286:	4a13      	ldr	r2, [pc, #76]	; (80042d4 <DMA_CalcBaseAndBitshift+0x68>)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4413      	add	r3, r2
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d909      	bls.n	80042ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042a2:	f023 0303 	bic.w	r3, r3, #3
 80042a6:	1d1a      	adds	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	659a      	str	r2, [r3, #88]	; 0x58
 80042ac:	e007      	b.n	80042be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042b6:	f023 0303 	bic.w	r3, r3, #3
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3714      	adds	r7, #20
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	aaaaaaab 	.word	0xaaaaaaab
 80042d4:	0800d078 	.word	0x0800d078

080042d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d11f      	bne.n	8004332 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d856      	bhi.n	80043a6 <DMA_CheckFifoParam+0xce>
 80042f8:	a201      	add	r2, pc, #4	; (adr r2, 8004300 <DMA_CheckFifoParam+0x28>)
 80042fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fe:	bf00      	nop
 8004300:	08004311 	.word	0x08004311
 8004304:	08004323 	.word	0x08004323
 8004308:	08004311 	.word	0x08004311
 800430c:	080043a7 	.word	0x080043a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d046      	beq.n	80043aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004320:	e043      	b.n	80043aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800432a:	d140      	bne.n	80043ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004330:	e03d      	b.n	80043ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433a:	d121      	bne.n	8004380 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b03      	cmp	r3, #3
 8004340:	d837      	bhi.n	80043b2 <DMA_CheckFifoParam+0xda>
 8004342:	a201      	add	r2, pc, #4	; (adr r2, 8004348 <DMA_CheckFifoParam+0x70>)
 8004344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004348:	08004359 	.word	0x08004359
 800434c:	0800435f 	.word	0x0800435f
 8004350:	08004359 	.word	0x08004359
 8004354:	08004371 	.word	0x08004371
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      break;
 800435c:	e030      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d025      	beq.n	80043b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800436e:	e022      	b.n	80043b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004374:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004378:	d11f      	bne.n	80043ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800437e:	e01c      	b.n	80043ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d903      	bls.n	800438e <DMA_CheckFifoParam+0xb6>
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b03      	cmp	r3, #3
 800438a:	d003      	beq.n	8004394 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800438c:	e018      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	73fb      	strb	r3, [r7, #15]
      break;
 8004392:	e015      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00e      	beq.n	80043be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
      break;
 80043a4:	e00b      	b.n	80043be <DMA_CheckFifoParam+0xe6>
      break;
 80043a6:	bf00      	nop
 80043a8:	e00a      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043aa:	bf00      	nop
 80043ac:	e008      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043ae:	bf00      	nop
 80043b0:	e006      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043b2:	bf00      	nop
 80043b4:	e004      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043b6:	bf00      	nop
 80043b8:	e002      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ba:	bf00      	nop
 80043bc:	e000      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043be:	bf00      	nop
    }
  } 
  
  return status; 
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop

080043d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b089      	sub	sp, #36	; 0x24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043da:	2300      	movs	r3, #0
 80043dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
 80043ea:	e16b      	b.n	80046c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043ec:	2201      	movs	r2, #1
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4013      	ands	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	429a      	cmp	r2, r3
 8004406:	f040 815a 	bne.w	80046be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d00b      	beq.n	800442a <HAL_GPIO_Init+0x5a>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b02      	cmp	r3, #2
 8004418:	d007      	beq.n	800442a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800441e:	2b11      	cmp	r3, #17
 8004420:	d003      	beq.n	800442a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b12      	cmp	r3, #18
 8004428:	d130      	bne.n	800448c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	2203      	movs	r2, #3
 8004436:	fa02 f303 	lsl.w	r3, r2, r3
 800443a:	43db      	mvns	r3, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4013      	ands	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	4313      	orrs	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69ba      	ldr	r2, [r7, #24]
 8004458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004460:	2201      	movs	r2, #1
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	43db      	mvns	r3, r3
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4013      	ands	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	091b      	lsrs	r3, r3, #4
 8004476:	f003 0201 	and.w	r2, r3, #1
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	fa02 f303 	lsl.w	r3, r2, r3
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	2203      	movs	r2, #3
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d003      	beq.n	80044cc <HAL_GPIO_Init+0xfc>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b12      	cmp	r3, #18
 80044ca:	d123      	bne.n	8004514 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	08da      	lsrs	r2, r3, #3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3208      	adds	r2, #8
 80044d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	220f      	movs	r2, #15
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	4013      	ands	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	691a      	ldr	r2, [r3, #16]
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	08da      	lsrs	r2, r3, #3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3208      	adds	r2, #8
 800450e:	69b9      	ldr	r1, [r7, #24]
 8004510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	2203      	movs	r2, #3
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 0203 	and.w	r2, r3, #3
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80b4 	beq.w	80046be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	4b60      	ldr	r3, [pc, #384]	; (80046dc <HAL_GPIO_Init+0x30c>)
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	4a5f      	ldr	r2, [pc, #380]	; (80046dc <HAL_GPIO_Init+0x30c>)
 8004560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004564:	6453      	str	r3, [r2, #68]	; 0x44
 8004566:	4b5d      	ldr	r3, [pc, #372]	; (80046dc <HAL_GPIO_Init+0x30c>)
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004572:	4a5b      	ldr	r2, [pc, #364]	; (80046e0 <HAL_GPIO_Init+0x310>)
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	3302      	adds	r3, #2
 800457a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800457e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	220f      	movs	r2, #15
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43db      	mvns	r3, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4013      	ands	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a52      	ldr	r2, [pc, #328]	; (80046e4 <HAL_GPIO_Init+0x314>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d02b      	beq.n	80045f6 <HAL_GPIO_Init+0x226>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a51      	ldr	r2, [pc, #324]	; (80046e8 <HAL_GPIO_Init+0x318>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d025      	beq.n	80045f2 <HAL_GPIO_Init+0x222>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a50      	ldr	r2, [pc, #320]	; (80046ec <HAL_GPIO_Init+0x31c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d01f      	beq.n	80045ee <HAL_GPIO_Init+0x21e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a4f      	ldr	r2, [pc, #316]	; (80046f0 <HAL_GPIO_Init+0x320>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d019      	beq.n	80045ea <HAL_GPIO_Init+0x21a>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a4e      	ldr	r2, [pc, #312]	; (80046f4 <HAL_GPIO_Init+0x324>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d013      	beq.n	80045e6 <HAL_GPIO_Init+0x216>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a4d      	ldr	r2, [pc, #308]	; (80046f8 <HAL_GPIO_Init+0x328>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00d      	beq.n	80045e2 <HAL_GPIO_Init+0x212>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a4c      	ldr	r2, [pc, #304]	; (80046fc <HAL_GPIO_Init+0x32c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d007      	beq.n	80045de <HAL_GPIO_Init+0x20e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a4b      	ldr	r2, [pc, #300]	; (8004700 <HAL_GPIO_Init+0x330>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d101      	bne.n	80045da <HAL_GPIO_Init+0x20a>
 80045d6:	2307      	movs	r3, #7
 80045d8:	e00e      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045da:	2308      	movs	r3, #8
 80045dc:	e00c      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045de:	2306      	movs	r3, #6
 80045e0:	e00a      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045e2:	2305      	movs	r3, #5
 80045e4:	e008      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045e6:	2304      	movs	r3, #4
 80045e8:	e006      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045ea:	2303      	movs	r3, #3
 80045ec:	e004      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e002      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045f6:	2300      	movs	r3, #0
 80045f8:	69fa      	ldr	r2, [r7, #28]
 80045fa:	f002 0203 	and.w	r2, r2, #3
 80045fe:	0092      	lsls	r2, r2, #2
 8004600:	4093      	lsls	r3, r2
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4313      	orrs	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004608:	4935      	ldr	r1, [pc, #212]	; (80046e0 <HAL_GPIO_Init+0x310>)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	089b      	lsrs	r3, r3, #2
 800460e:	3302      	adds	r3, #2
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004616:	4b3b      	ldr	r3, [pc, #236]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	43db      	mvns	r3, r3
 8004620:	69ba      	ldr	r2, [r7, #24]
 8004622:	4013      	ands	r3, r2
 8004624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800463a:	4a32      	ldr	r2, [pc, #200]	; (8004704 <HAL_GPIO_Init+0x334>)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004640:	4b30      	ldr	r3, [pc, #192]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004664:	4a27      	ldr	r2, [pc, #156]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800466a:	4b26      	ldr	r3, [pc, #152]	; (8004704 <HAL_GPIO_Init+0x334>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800468e:	4a1d      	ldr	r2, [pc, #116]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004694:	4b1b      	ldr	r3, [pc, #108]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	43db      	mvns	r3, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4013      	ands	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046b8:	4a12      	ldr	r2, [pc, #72]	; (8004704 <HAL_GPIO_Init+0x334>)
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	3301      	adds	r3, #1
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	2b0f      	cmp	r3, #15
 80046c8:	f67f ae90 	bls.w	80043ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046cc:	bf00      	nop
 80046ce:	bf00      	nop
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40023800 	.word	0x40023800
 80046e0:	40013800 	.word	0x40013800
 80046e4:	40020000 	.word	0x40020000
 80046e8:	40020400 	.word	0x40020400
 80046ec:	40020800 	.word	0x40020800
 80046f0:	40020c00 	.word	0x40020c00
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40021400 	.word	0x40021400
 80046fc:	40021800 	.word	0x40021800
 8004700:	40021c00 	.word	0x40021c00
 8004704:	40013c00 	.word	0x40013c00

08004708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	807b      	strh	r3, [r7, #2]
 8004714:	4613      	mov	r3, r2
 8004716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004718:	787b      	ldrb	r3, [r7, #1]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800471e:	887a      	ldrh	r2, [r7, #2]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004724:	e003      	b.n	800472e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004726:	887b      	ldrh	r3, [r7, #2]
 8004728:	041a      	lsls	r2, r3, #16
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	619a      	str	r2, [r3, #24]
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
	...

0800473c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e25e      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d075      	beq.n	8004846 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800475a:	4b88      	ldr	r3, [pc, #544]	; (800497c <HAL_RCC_OscConfig+0x240>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
 8004762:	2b04      	cmp	r3, #4
 8004764:	d00c      	beq.n	8004780 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004766:	4b85      	ldr	r3, [pc, #532]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800476e:	2b08      	cmp	r3, #8
 8004770:	d112      	bne.n	8004798 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004772:	4b82      	ldr	r3, [pc, #520]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800477a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800477e:	d10b      	bne.n	8004798 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004780:	4b7e      	ldr	r3, [pc, #504]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d05b      	beq.n	8004844 <HAL_RCC_OscConfig+0x108>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d157      	bne.n	8004844 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e239      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a0:	d106      	bne.n	80047b0 <HAL_RCC_OscConfig+0x74>
 80047a2:	4b76      	ldr	r3, [pc, #472]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a75      	ldr	r2, [pc, #468]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	e01d      	b.n	80047ec <HAL_RCC_OscConfig+0xb0>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCC_OscConfig+0x98>
 80047ba:	4b70      	ldr	r3, [pc, #448]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a6f      	ldr	r2, [pc, #444]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	4b6d      	ldr	r3, [pc, #436]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a6c      	ldr	r2, [pc, #432]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e00b      	b.n	80047ec <HAL_RCC_OscConfig+0xb0>
 80047d4:	4b69      	ldr	r3, [pc, #420]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a68      	ldr	r2, [pc, #416]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	4b66      	ldr	r3, [pc, #408]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a65      	ldr	r2, [pc, #404]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80047e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d013      	beq.n	800481c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f4:	f7ff f93c 	bl	8003a70 <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047fc:	f7ff f938 	bl	8003a70 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b64      	cmp	r3, #100	; 0x64
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e1fe      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480e:	4b5b      	ldr	r3, [pc, #364]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0f0      	beq.n	80047fc <HAL_RCC_OscConfig+0xc0>
 800481a:	e014      	b.n	8004846 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800481c:	f7ff f928 	bl	8003a70 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004824:	f7ff f924 	bl	8003a70 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e1ea      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004836:	4b51      	ldr	r3, [pc, #324]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1f0      	bne.n	8004824 <HAL_RCC_OscConfig+0xe8>
 8004842:	e000      	b.n	8004846 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004844:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d063      	beq.n	800491a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004852:	4b4a      	ldr	r3, [pc, #296]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00b      	beq.n	8004876 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800485e:	4b47      	ldr	r3, [pc, #284]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004866:	2b08      	cmp	r3, #8
 8004868:	d11c      	bne.n	80048a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800486a:	4b44      	ldr	r3, [pc, #272]	; (800497c <HAL_RCC_OscConfig+0x240>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d116      	bne.n	80048a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004876:	4b41      	ldr	r3, [pc, #260]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d005      	beq.n	800488e <HAL_RCC_OscConfig+0x152>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d001      	beq.n	800488e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e1be      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488e:	4b3b      	ldr	r3, [pc, #236]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	4937      	ldr	r1, [pc, #220]	; (800497c <HAL_RCC_OscConfig+0x240>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048a2:	e03a      	b.n	800491a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d020      	beq.n	80048ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048ac:	4b34      	ldr	r3, [pc, #208]	; (8004980 <HAL_RCC_OscConfig+0x244>)
 80048ae:	2201      	movs	r2, #1
 80048b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7ff f8dd 	bl	8003a70 <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b8:	e008      	b.n	80048cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ba:	f7ff f8d9 	bl	8003a70 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e19f      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048cc:	4b2b      	ldr	r3, [pc, #172]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d0f0      	beq.n	80048ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d8:	4b28      	ldr	r3, [pc, #160]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	4925      	ldr	r1, [pc, #148]	; (800497c <HAL_RCC_OscConfig+0x240>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	600b      	str	r3, [r1, #0]
 80048ec:	e015      	b.n	800491a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ee:	4b24      	ldr	r3, [pc, #144]	; (8004980 <HAL_RCC_OscConfig+0x244>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f4:	f7ff f8bc 	bl	8003a70 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048fc:	f7ff f8b8 	bl	8003a70 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e17e      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490e:	4b1b      	ldr	r3, [pc, #108]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f0      	bne.n	80048fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0308 	and.w	r3, r3, #8
 8004922:	2b00      	cmp	r3, #0
 8004924:	d036      	beq.n	8004994 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d016      	beq.n	800495c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800492e:	4b15      	ldr	r3, [pc, #84]	; (8004984 <HAL_RCC_OscConfig+0x248>)
 8004930:	2201      	movs	r2, #1
 8004932:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004934:	f7ff f89c 	bl	8003a70 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800493c:	f7ff f898 	bl	8003a70 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e15e      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <HAL_RCC_OscConfig+0x240>)
 8004950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0x200>
 800495a:	e01b      	b.n	8004994 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800495c:	4b09      	ldr	r3, [pc, #36]	; (8004984 <HAL_RCC_OscConfig+0x248>)
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004962:	f7ff f885 	bl	8003a70 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004968:	e00e      	b.n	8004988 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800496a:	f7ff f881 	bl	8003a70 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d907      	bls.n	8004988 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e147      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
 800497c:	40023800 	.word	0x40023800
 8004980:	42470000 	.word	0x42470000
 8004984:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004988:	4b88      	ldr	r3, [pc, #544]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 800498a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1ea      	bne.n	800496a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8097 	beq.w	8004ad0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a2:	2300      	movs	r3, #0
 80049a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049a6:	4b81      	ldr	r3, [pc, #516]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10f      	bne.n	80049d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b2:	2300      	movs	r3, #0
 80049b4:	60bb      	str	r3, [r7, #8]
 80049b6:	4b7d      	ldr	r3, [pc, #500]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	4a7c      	ldr	r2, [pc, #496]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 80049bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c0:	6413      	str	r3, [r2, #64]	; 0x40
 80049c2:	4b7a      	ldr	r3, [pc, #488]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ce:	2301      	movs	r3, #1
 80049d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d2:	4b77      	ldr	r3, [pc, #476]	; (8004bb0 <HAL_RCC_OscConfig+0x474>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d118      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049de:	4b74      	ldr	r3, [pc, #464]	; (8004bb0 <HAL_RCC_OscConfig+0x474>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a73      	ldr	r2, [pc, #460]	; (8004bb0 <HAL_RCC_OscConfig+0x474>)
 80049e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ea:	f7ff f841 	bl	8003a70 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f2:	f7ff f83d 	bl	8003a70 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e103      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a04:	4b6a      	ldr	r3, [pc, #424]	; (8004bb0 <HAL_RCC_OscConfig+0x474>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0f0      	beq.n	80049f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d106      	bne.n	8004a26 <HAL_RCC_OscConfig+0x2ea>
 8004a18:	4b64      	ldr	r3, [pc, #400]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a1c:	4a63      	ldr	r2, [pc, #396]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a1e:	f043 0301 	orr.w	r3, r3, #1
 8004a22:	6713      	str	r3, [r2, #112]	; 0x70
 8004a24:	e01c      	b.n	8004a60 <HAL_RCC_OscConfig+0x324>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	2b05      	cmp	r3, #5
 8004a2c:	d10c      	bne.n	8004a48 <HAL_RCC_OscConfig+0x30c>
 8004a2e:	4b5f      	ldr	r3, [pc, #380]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a32:	4a5e      	ldr	r2, [pc, #376]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a34:	f043 0304 	orr.w	r3, r3, #4
 8004a38:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3a:	4b5c      	ldr	r3, [pc, #368]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3e:	4a5b      	ldr	r2, [pc, #364]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a40:	f043 0301 	orr.w	r3, r3, #1
 8004a44:	6713      	str	r3, [r2, #112]	; 0x70
 8004a46:	e00b      	b.n	8004a60 <HAL_RCC_OscConfig+0x324>
 8004a48:	4b58      	ldr	r3, [pc, #352]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4c:	4a57      	ldr	r2, [pc, #348]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a4e:	f023 0301 	bic.w	r3, r3, #1
 8004a52:	6713      	str	r3, [r2, #112]	; 0x70
 8004a54:	4b55      	ldr	r3, [pc, #340]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a58:	4a54      	ldr	r2, [pc, #336]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a5a:	f023 0304 	bic.w	r3, r3, #4
 8004a5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d015      	beq.n	8004a94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a68:	f7ff f802 	bl	8003a70 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a6e:	e00a      	b.n	8004a86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a70:	f7fe fffe 	bl	8003a70 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d901      	bls.n	8004a86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e0c2      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a86:	4b49      	ldr	r3, [pc, #292]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d0ee      	beq.n	8004a70 <HAL_RCC_OscConfig+0x334>
 8004a92:	e014      	b.n	8004abe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a94:	f7fe ffec 	bl	8003a70 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a9a:	e00a      	b.n	8004ab2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a9c:	f7fe ffe8 	bl	8003a70 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e0ac      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ab2:	4b3e      	ldr	r3, [pc, #248]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1ee      	bne.n	8004a9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004abe:	7dfb      	ldrb	r3, [r7, #23]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d105      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac4:	4b39      	ldr	r3, [pc, #228]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	4a38      	ldr	r2, [pc, #224]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004aca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ace:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 8098 	beq.w	8004c0a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ada:	4b34      	ldr	r3, [pc, #208]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d05c      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d141      	bne.n	8004b72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aee:	4b31      	ldr	r3, [pc, #196]	; (8004bb4 <HAL_RCC_OscConfig+0x478>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af4:	f7fe ffbc 	bl	8003a70 <HAL_GetTick>
 8004af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afa:	e008      	b.n	8004b0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004afc:	f7fe ffb8 	bl	8003a70 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e07e      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b0e:	4b27      	ldr	r3, [pc, #156]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1f0      	bne.n	8004afc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	69da      	ldr	r2, [r3, #28]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	431a      	orrs	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b28:	019b      	lsls	r3, r3, #6
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b30:	085b      	lsrs	r3, r3, #1
 8004b32:	3b01      	subs	r3, #1
 8004b34:	041b      	lsls	r3, r3, #16
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3c:	061b      	lsls	r3, r3, #24
 8004b3e:	491b      	ldr	r1, [pc, #108]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b44:	4b1b      	ldr	r3, [pc, #108]	; (8004bb4 <HAL_RCC_OscConfig+0x478>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4a:	f7fe ff91 	bl	8003a70 <HAL_GetTick>
 8004b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b50:	e008      	b.n	8004b64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b52:	f7fe ff8d 	bl	8003a70 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e053      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b64:	4b11      	ldr	r3, [pc, #68]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0f0      	beq.n	8004b52 <HAL_RCC_OscConfig+0x416>
 8004b70:	e04b      	b.n	8004c0a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b72:	4b10      	ldr	r3, [pc, #64]	; (8004bb4 <HAL_RCC_OscConfig+0x478>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b78:	f7fe ff7a 	bl	8003a70 <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b80:	f7fe ff76 	bl	8003a70 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e03c      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b92:	4b06      	ldr	r3, [pc, #24]	; (8004bac <HAL_RCC_OscConfig+0x470>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f0      	bne.n	8004b80 <HAL_RCC_OscConfig+0x444>
 8004b9e:	e034      	b.n	8004c0a <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d107      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e02f      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	40007000 	.word	0x40007000
 8004bb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bb8:	4b16      	ldr	r3, [pc, #88]	; (8004c14 <HAL_RCC_OscConfig+0x4d8>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d11c      	bne.n	8004c06 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d115      	bne.n	8004c06 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004be0:	4013      	ands	r3, r2
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d10d      	bne.n	8004c06 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d106      	bne.n	8004c06 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d001      	beq.n	8004c0a <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40023800 	.word	0x40023800

08004c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0cc      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c2c:	4b68      	ldr	r3, [pc, #416]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 030f 	and.w	r3, r3, #15
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d90c      	bls.n	8004c54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3a:	4b65      	ldr	r3, [pc, #404]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c42:	4b63      	ldr	r3, [pc, #396]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d001      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e0b8      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d020      	beq.n	8004ca2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d005      	beq.n	8004c78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c6c:	4b59      	ldr	r3, [pc, #356]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	4a58      	ldr	r2, [pc, #352]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c84:	4b53      	ldr	r3, [pc, #332]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	4a52      	ldr	r2, [pc, #328]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c90:	4b50      	ldr	r3, [pc, #320]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	494d      	ldr	r1, [pc, #308]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d044      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d107      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cb6:	4b47      	ldr	r3, [pc, #284]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d119      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e07f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d003      	beq.n	8004cd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cd2:	2b03      	cmp	r3, #3
 8004cd4:	d107      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd6:	4b3f      	ldr	r3, [pc, #252]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e06f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce6:	4b3b      	ldr	r3, [pc, #236]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e067      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cf6:	4b37      	ldr	r3, [pc, #220]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f023 0203 	bic.w	r2, r3, #3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	4934      	ldr	r1, [pc, #208]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d08:	f7fe feb2 	bl	8003a70 <HAL_GetTick>
 8004d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d10:	f7fe feae 	bl	8003a70 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e04f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d26:	4b2b      	ldr	r3, [pc, #172]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 020c 	and.w	r2, r3, #12
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d1eb      	bne.n	8004d10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d38:	4b25      	ldr	r3, [pc, #148]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d20c      	bcs.n	8004d60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d46:	4b22      	ldr	r3, [pc, #136]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4e:	4b20      	ldr	r3, [pc, #128]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d001      	beq.n	8004d60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e032      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d6c:	4b19      	ldr	r3, [pc, #100]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	4916      	ldr	r1, [pc, #88]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d009      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d8a:	4b12      	ldr	r3, [pc, #72]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	490e      	ldr	r1, [pc, #56]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d9e:	f000 f821 	bl	8004de4 <HAL_RCC_GetSysClockFreq>
 8004da2:	4602      	mov	r2, r0
 8004da4:	4b0b      	ldr	r3, [pc, #44]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	091b      	lsrs	r3, r3, #4
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	490a      	ldr	r1, [pc, #40]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004db0:	5ccb      	ldrb	r3, [r1, r3]
 8004db2:	fa22 f303 	lsr.w	r3, r2, r3
 8004db6:	4a09      	ldr	r2, [pc, #36]	; (8004ddc <HAL_RCC_ClockConfig+0x1c4>)
 8004db8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dba:	4b09      	ldr	r3, [pc, #36]	; (8004de0 <HAL_RCC_ClockConfig+0x1c8>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fe fe12 	bl	80039e8 <HAL_InitTick>

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40023c00 	.word	0x40023c00
 8004dd4:	40023800 	.word	0x40023800
 8004dd8:	0800d060 	.word	0x0800d060
 8004ddc:	200000a8 	.word	0x200000a8
 8004de0:	200000ac 	.word	0x200000ac

08004de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de8:	b094      	sub	sp, #80	; 0x50
 8004dea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004dec:	2300      	movs	r3, #0
 8004dee:	647b      	str	r3, [r7, #68]	; 0x44
 8004df0:	2300      	movs	r3, #0
 8004df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004df4:	2300      	movs	r3, #0
 8004df6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dfc:	4b79      	ldr	r3, [pc, #484]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f003 030c 	and.w	r3, r3, #12
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d00d      	beq.n	8004e24 <HAL_RCC_GetSysClockFreq+0x40>
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	f200 80e1 	bhi.w	8004fd0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d002      	beq.n	8004e18 <HAL_RCC_GetSysClockFreq+0x34>
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d003      	beq.n	8004e1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004e16:	e0db      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e18:	4b73      	ldr	r3, [pc, #460]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e1a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e1c:	e0db      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e1e:	4b73      	ldr	r3, [pc, #460]	; (8004fec <HAL_RCC_GetSysClockFreq+0x208>)
 8004e20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e22:	e0d8      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e24:	4b6f      	ldr	r3, [pc, #444]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e2c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e2e:	4b6d      	ldr	r3, [pc, #436]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d063      	beq.n	8004f02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e3a:	4b6a      	ldr	r3, [pc, #424]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	099b      	lsrs	r3, r3, #6
 8004e40:	2200      	movs	r2, #0
 8004e42:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e44:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e4c:	633b      	str	r3, [r7, #48]	; 0x30
 8004e4e:	2300      	movs	r3, #0
 8004e50:	637b      	str	r3, [r7, #52]	; 0x34
 8004e52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e56:	4622      	mov	r2, r4
 8004e58:	462b      	mov	r3, r5
 8004e5a:	f04f 0000 	mov.w	r0, #0
 8004e5e:	f04f 0100 	mov.w	r1, #0
 8004e62:	0159      	lsls	r1, r3, #5
 8004e64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e68:	0150      	lsls	r0, r2, #5
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4621      	mov	r1, r4
 8004e70:	1a51      	subs	r1, r2, r1
 8004e72:	6139      	str	r1, [r7, #16]
 8004e74:	4629      	mov	r1, r5
 8004e76:	eb63 0301 	sbc.w	r3, r3, r1
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	f04f 0300 	mov.w	r3, #0
 8004e84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e88:	4659      	mov	r1, fp
 8004e8a:	018b      	lsls	r3, r1, #6
 8004e8c:	4651      	mov	r1, sl
 8004e8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e92:	4651      	mov	r1, sl
 8004e94:	018a      	lsls	r2, r1, #6
 8004e96:	4651      	mov	r1, sl
 8004e98:	ebb2 0801 	subs.w	r8, r2, r1
 8004e9c:	4659      	mov	r1, fp
 8004e9e:	eb63 0901 	sbc.w	r9, r3, r1
 8004ea2:	f04f 0200 	mov.w	r2, #0
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eb6:	4690      	mov	r8, r2
 8004eb8:	4699      	mov	r9, r3
 8004eba:	4623      	mov	r3, r4
 8004ebc:	eb18 0303 	adds.w	r3, r8, r3
 8004ec0:	60bb      	str	r3, [r7, #8]
 8004ec2:	462b      	mov	r3, r5
 8004ec4:	eb49 0303 	adc.w	r3, r9, r3
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	f04f 0200 	mov.w	r2, #0
 8004ece:	f04f 0300 	mov.w	r3, #0
 8004ed2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	024b      	lsls	r3, r1, #9
 8004eda:	4621      	mov	r1, r4
 8004edc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	024a      	lsls	r2, r1, #9
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eea:	2200      	movs	r2, #0
 8004eec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ef0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ef4:	f7fb f9cc 	bl	8000290 <__aeabi_uldivmod>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4613      	mov	r3, r2
 8004efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f00:	e058      	b.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f02:	4b38      	ldr	r3, [pc, #224]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	099b      	lsrs	r3, r3, #6
 8004f08:	2200      	movs	r2, #0
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	4611      	mov	r1, r2
 8004f0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f12:	623b      	str	r3, [r7, #32]
 8004f14:	2300      	movs	r3, #0
 8004f16:	627b      	str	r3, [r7, #36]	; 0x24
 8004f18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f1c:	4642      	mov	r2, r8
 8004f1e:	464b      	mov	r3, r9
 8004f20:	f04f 0000 	mov.w	r0, #0
 8004f24:	f04f 0100 	mov.w	r1, #0
 8004f28:	0159      	lsls	r1, r3, #5
 8004f2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f2e:	0150      	lsls	r0, r2, #5
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4641      	mov	r1, r8
 8004f36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f3a:	4649      	mov	r1, r9
 8004f3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f40:	f04f 0200 	mov.w	r2, #0
 8004f44:	f04f 0300 	mov.w	r3, #0
 8004f48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f54:	ebb2 040a 	subs.w	r4, r2, sl
 8004f58:	eb63 050b 	sbc.w	r5, r3, fp
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	00eb      	lsls	r3, r5, #3
 8004f66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f6a:	00e2      	lsls	r2, r4, #3
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	461d      	mov	r5, r3
 8004f70:	4643      	mov	r3, r8
 8004f72:	18e3      	adds	r3, r4, r3
 8004f74:	603b      	str	r3, [r7, #0]
 8004f76:	464b      	mov	r3, r9
 8004f78:	eb45 0303 	adc.w	r3, r5, r3
 8004f7c:	607b      	str	r3, [r7, #4]
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	f04f 0300 	mov.w	r3, #0
 8004f86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f8a:	4629      	mov	r1, r5
 8004f8c:	028b      	lsls	r3, r1, #10
 8004f8e:	4621      	mov	r1, r4
 8004f90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f94:	4621      	mov	r1, r4
 8004f96:	028a      	lsls	r2, r1, #10
 8004f98:	4610      	mov	r0, r2
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	61fa      	str	r2, [r7, #28]
 8004fa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fa8:	f7fb f972 	bl	8000290 <__aeabi_uldivmod>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	0c1b      	lsrs	r3, r3, #16
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fce:	e002      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd0:	4b05      	ldr	r3, [pc, #20]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fd2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3750      	adds	r7, #80	; 0x50
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	00f42400 	.word	0x00f42400
 8004fec:	007a1200 	.word	0x007a1200

08004ff0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ff4:	4b03      	ldr	r3, [pc, #12]	; (8005004 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	200000a8 	.word	0x200000a8

08005008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800500c:	f7ff fff0 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8005010:	4602      	mov	r2, r0
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	0a9b      	lsrs	r3, r3, #10
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	4903      	ldr	r1, [pc, #12]	; (800502c <HAL_RCC_GetPCLK1Freq+0x24>)
 800501e:	5ccb      	ldrb	r3, [r1, r3]
 8005020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005024:	4618      	mov	r0, r3
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40023800 	.word	0x40023800
 800502c:	0800d070 	.word	0x0800d070

08005030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005034:	f7ff ffdc 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8005038:	4602      	mov	r2, r0
 800503a:	4b05      	ldr	r3, [pc, #20]	; (8005050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	0b5b      	lsrs	r3, r3, #13
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	4903      	ldr	r1, [pc, #12]	; (8005054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005046:	5ccb      	ldrb	r3, [r1, r3]
 8005048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800504c:	4618      	mov	r0, r3
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40023800 	.word	0x40023800
 8005054:	0800d070 	.word	0x0800d070

08005058 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e01d      	b.n	80050a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fc fcb4 	bl	80019ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2202      	movs	r2, #2
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	3304      	adds	r3, #4
 8005094:	4619      	mov	r1, r3
 8005096:	4610      	mov	r0, r2
 8005098:	f000 fbde 	bl	8005858 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3708      	adds	r7, #8
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b085      	sub	sp, #20
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2202      	movs	r2, #2
 80050ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2b06      	cmp	r3, #6
 80050ce:	d007      	beq.n	80050e0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f042 0201 	orr.w	r2, r2, #1
 80050de:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e01d      	b.n	8005144 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b00      	cmp	r3, #0
 8005112:	d106      	bne.n	8005122 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7fc fcb7 	bl	8001a90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	3304      	adds	r3, #4
 8005132:	4619      	mov	r1, r3
 8005134:	4610      	mov	r0, r2
 8005136:	f000 fb8f 	bl	8005858 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3708      	adds	r7, #8
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2201      	movs	r2, #1
 800515c:	6839      	ldr	r1, [r7, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fe64 	bl	8005e2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a15      	ldr	r2, [pc, #84]	; (80051c0 <HAL_TIM_PWM_Start+0x74>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d004      	beq.n	8005178 <HAL_TIM_PWM_Start+0x2c>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a14      	ldr	r2, [pc, #80]	; (80051c4 <HAL_TIM_PWM_Start+0x78>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d101      	bne.n	800517c <HAL_TIM_PWM_Start+0x30>
 8005178:	2301      	movs	r3, #1
 800517a:	e000      	b.n	800517e <HAL_TIM_PWM_Start+0x32>
 800517c:	2300      	movs	r3, #0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d007      	beq.n	8005192 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005190:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b06      	cmp	r3, #6
 80051a2:	d007      	beq.n	80051b4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40010000 	.word	0x40010000
 80051c4:	40010400 	.word	0x40010400

080051c8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b0c      	cmp	r3, #12
 80051d6:	d841      	bhi.n	800525c <HAL_TIM_PWM_Start_IT+0x94>
 80051d8:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <HAL_TIM_PWM_Start_IT+0x18>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	08005215 	.word	0x08005215
 80051e4:	0800525d 	.word	0x0800525d
 80051e8:	0800525d 	.word	0x0800525d
 80051ec:	0800525d 	.word	0x0800525d
 80051f0:	08005227 	.word	0x08005227
 80051f4:	0800525d 	.word	0x0800525d
 80051f8:	0800525d 	.word	0x0800525d
 80051fc:	0800525d 	.word	0x0800525d
 8005200:	08005239 	.word	0x08005239
 8005204:	0800525d 	.word	0x0800525d
 8005208:	0800525d 	.word	0x0800525d
 800520c:	0800525d 	.word	0x0800525d
 8005210:	0800524b 	.word	0x0800524b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0202 	orr.w	r2, r2, #2
 8005222:	60da      	str	r2, [r3, #12]
      break;
 8005224:	e01b      	b.n	800525e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0204 	orr.w	r2, r2, #4
 8005234:	60da      	str	r2, [r3, #12]
      break;
 8005236:	e012      	b.n	800525e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0208 	orr.w	r2, r2, #8
 8005246:	60da      	str	r2, [r3, #12]
      break;
 8005248:	e009      	b.n	800525e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0210 	orr.w	r2, r2, #16
 8005258:	60da      	str	r2, [r3, #12]
      break;
 800525a:	e000      	b.n	800525e <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 800525c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2201      	movs	r2, #1
 8005264:	6839      	ldr	r1, [r7, #0]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fde0 	bl	8005e2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a15      	ldr	r2, [pc, #84]	; (80052c8 <HAL_TIM_PWM_Start_IT+0x100>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d004      	beq.n	8005280 <HAL_TIM_PWM_Start_IT+0xb8>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a14      	ldr	r2, [pc, #80]	; (80052cc <HAL_TIM_PWM_Start_IT+0x104>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d101      	bne.n	8005284 <HAL_TIM_PWM_Start_IT+0xbc>
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <HAL_TIM_PWM_Start_IT+0xbe>
 8005284:	2300      	movs	r3, #0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d007      	beq.n	800529a <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005298:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2b06      	cmp	r3, #6
 80052aa:	d007      	beq.n	80052bc <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40010400 	.word	0x40010400

080052d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d122      	bne.n	800532c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d11b      	bne.n	800532c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f06f 0202 	mvn.w	r2, #2
 80052fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fa82 	bl	800581c <HAL_TIM_IC_CaptureCallback>
 8005318:	e005      	b.n	8005326 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 fa74 	bl	8005808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fa85 	bl	8005830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b04      	cmp	r3, #4
 8005338:	d122      	bne.n	8005380 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b04      	cmp	r3, #4
 8005346:	d11b      	bne.n	8005380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f06f 0204 	mvn.w	r2, #4
 8005350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 fa58 	bl	800581c <HAL_TIM_IC_CaptureCallback>
 800536c:	e005      	b.n	800537a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 fa4a 	bl	8005808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fa5b 	bl	8005830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b08      	cmp	r3, #8
 800538c:	d122      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b08      	cmp	r3, #8
 800539a:	d11b      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f06f 0208 	mvn.w	r2, #8
 80053a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2204      	movs	r2, #4
 80053aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	f003 0303 	and.w	r3, r3, #3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 fa2e 	bl	800581c <HAL_TIM_IC_CaptureCallback>
 80053c0:	e005      	b.n	80053ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 fa20 	bl	8005808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 fa31 	bl	8005830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b10      	cmp	r3, #16
 80053e0:	d122      	bne.n	8005428 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f003 0310 	and.w	r3, r3, #16
 80053ec:	2b10      	cmp	r3, #16
 80053ee:	d11b      	bne.n	8005428 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0210 	mvn.w	r2, #16
 80053f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2208      	movs	r2, #8
 80053fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fa04 	bl	800581c <HAL_TIM_IC_CaptureCallback>
 8005414:	e005      	b.n	8005422 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f9f6 	bl	8005808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 fa07 	bl	8005830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b01      	cmp	r3, #1
 8005434:	d10e      	bne.n	8005454 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b01      	cmp	r3, #1
 8005442:	d107      	bne.n	8005454 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0201 	mvn.w	r2, #1
 800544c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f9d0 	bl	80057f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545e:	2b80      	cmp	r3, #128	; 0x80
 8005460:	d10e      	bne.n	8005480 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546c:	2b80      	cmp	r3, #128	; 0x80
 800546e:	d107      	bne.n	8005480 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fd82 	bl	8005f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548a:	2b40      	cmp	r3, #64	; 0x40
 800548c:	d10e      	bne.n	80054ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005498:	2b40      	cmp	r3, #64	; 0x40
 800549a:	d107      	bne.n	80054ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f9cc 	bl	8005844 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0320 	and.w	r3, r3, #32
 80054b6:	2b20      	cmp	r3, #32
 80054b8:	d10e      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	d107      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0220 	mvn.w	r2, #32
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 fd4c 	bl	8005f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e0b4      	b.n	8005664 <HAL_TIM_PWM_ConfigChannel+0x184>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2202      	movs	r2, #2
 8005506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b0c      	cmp	r3, #12
 800550e:	f200 809f 	bhi.w	8005650 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005512:	a201      	add	r2, pc, #4	; (adr r2, 8005518 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	0800554d 	.word	0x0800554d
 800551c:	08005651 	.word	0x08005651
 8005520:	08005651 	.word	0x08005651
 8005524:	08005651 	.word	0x08005651
 8005528:	0800558d 	.word	0x0800558d
 800552c:	08005651 	.word	0x08005651
 8005530:	08005651 	.word	0x08005651
 8005534:	08005651 	.word	0x08005651
 8005538:	080055cf 	.word	0x080055cf
 800553c:	08005651 	.word	0x08005651
 8005540:	08005651 	.word	0x08005651
 8005544:	08005651 	.word	0x08005651
 8005548:	0800560f 	.word	0x0800560f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fa20 	bl	8005998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699a      	ldr	r2, [r3, #24]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f042 0208 	orr.w	r2, r2, #8
 8005566:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699a      	ldr	r2, [r3, #24]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0204 	bic.w	r2, r2, #4
 8005576:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6999      	ldr	r1, [r3, #24]
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	691a      	ldr	r2, [r3, #16]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	619a      	str	r2, [r3, #24]
      break;
 800558a:	e062      	b.n	8005652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68b9      	ldr	r1, [r7, #8]
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fa70 	bl	8005a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6999      	ldr	r1, [r3, #24]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	021a      	lsls	r2, r3, #8
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	619a      	str	r2, [r3, #24]
      break;
 80055cc:	e041      	b.n	8005652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68b9      	ldr	r1, [r7, #8]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f000 fac5 	bl	8005b64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	69da      	ldr	r2, [r3, #28]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f042 0208 	orr.w	r2, r2, #8
 80055e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	69da      	ldr	r2, [r3, #28]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0204 	bic.w	r2, r2, #4
 80055f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	69d9      	ldr	r1, [r3, #28]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	691a      	ldr	r2, [r3, #16]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	61da      	str	r2, [r3, #28]
      break;
 800560c:	e021      	b.n	8005652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	4618      	mov	r0, r3
 8005616:	f000 fb19 	bl	8005c4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69da      	ldr	r2, [r3, #28]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	69da      	ldr	r2, [r3, #28]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69d9      	ldr	r1, [r3, #28]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	021a      	lsls	r2, r3, #8
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	61da      	str	r2, [r3, #28]
      break;
 800564e:	e000      	b.n	8005652 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005650:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_TIM_ConfigClockSource+0x18>
 8005680:	2302      	movs	r3, #2
 8005682:	e0b3      	b.n	80057ec <HAL_TIM_ConfigClockSource+0x180>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056bc:	d03e      	beq.n	800573c <HAL_TIM_ConfigClockSource+0xd0>
 80056be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056c2:	f200 8087 	bhi.w	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ca:	f000 8085 	beq.w	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056d2:	d87f      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056d4:	2b70      	cmp	r3, #112	; 0x70
 80056d6:	d01a      	beq.n	800570e <HAL_TIM_ConfigClockSource+0xa2>
 80056d8:	2b70      	cmp	r3, #112	; 0x70
 80056da:	d87b      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056dc:	2b60      	cmp	r3, #96	; 0x60
 80056de:	d050      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x116>
 80056e0:	2b60      	cmp	r3, #96	; 0x60
 80056e2:	d877      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056e4:	2b50      	cmp	r3, #80	; 0x50
 80056e6:	d03c      	beq.n	8005762 <HAL_TIM_ConfigClockSource+0xf6>
 80056e8:	2b50      	cmp	r3, #80	; 0x50
 80056ea:	d873      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056ec:	2b40      	cmp	r3, #64	; 0x40
 80056ee:	d058      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x136>
 80056f0:	2b40      	cmp	r3, #64	; 0x40
 80056f2:	d86f      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056f4:	2b30      	cmp	r3, #48	; 0x30
 80056f6:	d064      	beq.n	80057c2 <HAL_TIM_ConfigClockSource+0x156>
 80056f8:	2b30      	cmp	r3, #48	; 0x30
 80056fa:	d86b      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	d060      	beq.n	80057c2 <HAL_TIM_ConfigClockSource+0x156>
 8005700:	2b20      	cmp	r3, #32
 8005702:	d867      	bhi.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
 8005704:	2b00      	cmp	r3, #0
 8005706:	d05c      	beq.n	80057c2 <HAL_TIM_ConfigClockSource+0x156>
 8005708:	2b10      	cmp	r3, #16
 800570a:	d05a      	beq.n	80057c2 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800570c:	e062      	b.n	80057d4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6899      	ldr	r1, [r3, #8]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f000 fb65 	bl	8005dec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005730:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	609a      	str	r2, [r3, #8]
      break;
 800573a:	e04e      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6818      	ldr	r0, [r3, #0]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	6899      	ldr	r1, [r3, #8]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f000 fb4e 	bl	8005dec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689a      	ldr	r2, [r3, #8]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800575e:	609a      	str	r2, [r3, #8]
      break;
 8005760:	e03b      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	6859      	ldr	r1, [r3, #4]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	461a      	mov	r2, r3
 8005770:	f000 fac2 	bl	8005cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2150      	movs	r1, #80	; 0x50
 800577a:	4618      	mov	r0, r3
 800577c:	f000 fb1b 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 8005780:	e02b      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6818      	ldr	r0, [r3, #0]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	6859      	ldr	r1, [r3, #4]
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	461a      	mov	r2, r3
 8005790:	f000 fae1 	bl	8005d56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2160      	movs	r1, #96	; 0x60
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fb0b 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 80057a0:	e01b      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6818      	ldr	r0, [r3, #0]
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	6859      	ldr	r1, [r3, #4]
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	461a      	mov	r2, r3
 80057b0:	f000 faa2 	bl	8005cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2140      	movs	r1, #64	; 0x40
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 fafb 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 80057c0:	e00b      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4619      	mov	r1, r3
 80057cc:	4610      	mov	r0, r2
 80057ce:	f000 faf2 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 80057d2:	e002      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057d4:	bf00      	nop
 80057d6:	e000      	b.n	80057da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a40      	ldr	r2, [pc, #256]	; (800596c <TIM_Base_SetConfig+0x114>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d013      	beq.n	8005898 <TIM_Base_SetConfig+0x40>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005876:	d00f      	beq.n	8005898 <TIM_Base_SetConfig+0x40>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a3d      	ldr	r2, [pc, #244]	; (8005970 <TIM_Base_SetConfig+0x118>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d00b      	beq.n	8005898 <TIM_Base_SetConfig+0x40>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a3c      	ldr	r2, [pc, #240]	; (8005974 <TIM_Base_SetConfig+0x11c>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d007      	beq.n	8005898 <TIM_Base_SetConfig+0x40>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a3b      	ldr	r2, [pc, #236]	; (8005978 <TIM_Base_SetConfig+0x120>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d003      	beq.n	8005898 <TIM_Base_SetConfig+0x40>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a3a      	ldr	r2, [pc, #232]	; (800597c <TIM_Base_SetConfig+0x124>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d108      	bne.n	80058aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800589e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a2f      	ldr	r2, [pc, #188]	; (800596c <TIM_Base_SetConfig+0x114>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d02b      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b8:	d027      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2c      	ldr	r2, [pc, #176]	; (8005970 <TIM_Base_SetConfig+0x118>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d023      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a2b      	ldr	r2, [pc, #172]	; (8005974 <TIM_Base_SetConfig+0x11c>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d01f      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a2a      	ldr	r2, [pc, #168]	; (8005978 <TIM_Base_SetConfig+0x120>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d01b      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a29      	ldr	r2, [pc, #164]	; (800597c <TIM_Base_SetConfig+0x124>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d017      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a28      	ldr	r2, [pc, #160]	; (8005980 <TIM_Base_SetConfig+0x128>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d013      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a27      	ldr	r2, [pc, #156]	; (8005984 <TIM_Base_SetConfig+0x12c>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d00f      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a26      	ldr	r2, [pc, #152]	; (8005988 <TIM_Base_SetConfig+0x130>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d00b      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a25      	ldr	r2, [pc, #148]	; (800598c <TIM_Base_SetConfig+0x134>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d007      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a24      	ldr	r2, [pc, #144]	; (8005990 <TIM_Base_SetConfig+0x138>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d003      	beq.n	800590a <TIM_Base_SetConfig+0xb2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a23      	ldr	r2, [pc, #140]	; (8005994 <TIM_Base_SetConfig+0x13c>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d108      	bne.n	800591c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4313      	orrs	r3, r2
 800591a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	689a      	ldr	r2, [r3, #8]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a0a      	ldr	r2, [pc, #40]	; (800596c <TIM_Base_SetConfig+0x114>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_Base_SetConfig+0xf8>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a0c      	ldr	r2, [pc, #48]	; (800597c <TIM_Base_SetConfig+0x124>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d103      	bne.n	8005958 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	615a      	str	r2, [r3, #20]
}
 800595e:	bf00      	nop
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40010000 	.word	0x40010000
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40000c00 	.word	0x40000c00
 800597c:	40010400 	.word	0x40010400
 8005980:	40014000 	.word	0x40014000
 8005984:	40014400 	.word	0x40014400
 8005988:	40014800 	.word	0x40014800
 800598c:	40001800 	.word	0x40001800
 8005990:	40001c00 	.word	0x40001c00
 8005994:	40002000 	.word	0x40002000

08005998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	f023 0201 	bic.w	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f023 0303 	bic.w	r3, r3, #3
 80059ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f023 0302 	bic.w	r3, r3, #2
 80059e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a20      	ldr	r2, [pc, #128]	; (8005a70 <TIM_OC1_SetConfig+0xd8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d003      	beq.n	80059fc <TIM_OC1_SetConfig+0x64>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a1f      	ldr	r2, [pc, #124]	; (8005a74 <TIM_OC1_SetConfig+0xdc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d10c      	bne.n	8005a16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f023 0308 	bic.w	r3, r3, #8
 8005a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f023 0304 	bic.w	r3, r3, #4
 8005a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a15      	ldr	r2, [pc, #84]	; (8005a70 <TIM_OC1_SetConfig+0xd8>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d003      	beq.n	8005a26 <TIM_OC1_SetConfig+0x8e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a14      	ldr	r2, [pc, #80]	; (8005a74 <TIM_OC1_SetConfig+0xdc>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d111      	bne.n	8005a4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	621a      	str	r2, [r3, #32]
}
 8005a64:	bf00      	nop
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	40010000 	.word	0x40010000
 8005a74:	40010400 	.word	0x40010400

08005a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	f023 0210 	bic.w	r2, r3, #16
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 0320 	bic.w	r3, r3, #32
 8005ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	011b      	lsls	r3, r3, #4
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a22      	ldr	r2, [pc, #136]	; (8005b5c <TIM_OC2_SetConfig+0xe4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d003      	beq.n	8005ae0 <TIM_OC2_SetConfig+0x68>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a21      	ldr	r2, [pc, #132]	; (8005b60 <TIM_OC2_SetConfig+0xe8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d10d      	bne.n	8005afc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	011b      	lsls	r3, r3, #4
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005afa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a17      	ldr	r2, [pc, #92]	; (8005b5c <TIM_OC2_SetConfig+0xe4>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_OC2_SetConfig+0x94>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a16      	ldr	r2, [pc, #88]	; (8005b60 <TIM_OC2_SetConfig+0xe8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d113      	bne.n	8005b34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40010000 	.word	0x40010000
 8005b60:	40010400 	.word	0x40010400

08005b64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	021b      	lsls	r3, r3, #8
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a21      	ldr	r2, [pc, #132]	; (8005c44 <TIM_OC3_SetConfig+0xe0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d003      	beq.n	8005bca <TIM_OC3_SetConfig+0x66>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a20      	ldr	r2, [pc, #128]	; (8005c48 <TIM_OC3_SetConfig+0xe4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d10d      	bne.n	8005be6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	021b      	lsls	r3, r3, #8
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a16      	ldr	r2, [pc, #88]	; (8005c44 <TIM_OC3_SetConfig+0xe0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <TIM_OC3_SetConfig+0x92>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a15      	ldr	r2, [pc, #84]	; (8005c48 <TIM_OC3_SetConfig+0xe4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d113      	bne.n	8005c1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	621a      	str	r2, [r3, #32]
}
 8005c38:	bf00      	nop
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40010400 	.word	0x40010400

08005c4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	021b      	lsls	r3, r3, #8
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	031b      	lsls	r3, r3, #12
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a12      	ldr	r2, [pc, #72]	; (8005cf0 <TIM_OC4_SetConfig+0xa4>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d003      	beq.n	8005cb4 <TIM_OC4_SetConfig+0x68>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a11      	ldr	r2, [pc, #68]	; (8005cf4 <TIM_OC4_SetConfig+0xa8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d109      	bne.n	8005cc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	019b      	lsls	r3, r3, #6
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	621a      	str	r2, [r3, #32]
}
 8005ce2:	bf00      	nop
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40010000 	.word	0x40010000
 8005cf4:	40010400 	.word	0x40010400

08005cf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6a1b      	ldr	r3, [r3, #32]
 8005d08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	f023 0201 	bic.w	r2, r3, #1
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f023 030a 	bic.w	r3, r3, #10
 8005d34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	621a      	str	r2, [r3, #32]
}
 8005d4a:	bf00      	nop
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b087      	sub	sp, #28
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	f023 0210 	bic.w	r2, r3, #16
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	031b      	lsls	r3, r3, #12
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	621a      	str	r2, [r3, #32]
}
 8005daa:	bf00      	nop
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b085      	sub	sp, #20
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dce:	683a      	ldr	r2, [r7, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	f043 0307 	orr.w	r3, r3, #7
 8005dd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	609a      	str	r2, [r3, #8]
}
 8005de0:	bf00      	nop
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	021a      	lsls	r2, r3, #8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	371c      	adds	r7, #28
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 031f 	and.w	r3, r3, #31
 8005e3e:	2201      	movs	r2, #1
 8005e40:	fa02 f303 	lsl.w	r3, r2, r3
 8005e44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1a      	ldr	r2, [r3, #32]
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	401a      	ands	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a1a      	ldr	r2, [r3, #32]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f003 031f 	and.w	r3, r3, #31
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	fa01 f303 	lsl.w	r3, r1, r3
 8005e64:	431a      	orrs	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	621a      	str	r2, [r3, #32]
}
 8005e6a:	bf00      	nop
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
	...

08005e78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d101      	bne.n	8005e90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	e05a      	b.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a21      	ldr	r2, [pc, #132]	; (8005f54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005edc:	d01d      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1d      	ldr	r2, [pc, #116]	; (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1b      	ldr	r2, [pc, #108]	; (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1a      	ldr	r2, [pc, #104]	; (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a18      	ldr	r2, [pc, #96]	; (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a17      	ldr	r2, [pc, #92]	; (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a15      	ldr	r2, [pc, #84]	; (8005f6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d10c      	bne.n	8005f34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40000400 	.word	0x40000400
 8005f5c:	40000800 	.word	0x40000800
 8005f60:	40000c00 	.word	0x40000c00
 8005f64:	40010400 	.word	0x40010400
 8005f68:	40014000 	.word	0x40014000
 8005f6c:	40001800 	.word	0x40001800

08005f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e03f      	b.n	800602a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fb fdee 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2224      	movs	r2, #36	; 0x24
 8005fc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fba1 	bl	8006724 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	695a      	ldr	r2, [r3, #20]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006000:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68da      	ldr	r2, [r3, #12]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006010:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2220      	movs	r2, #32
 8006024:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b088      	sub	sp, #32
 8006036:	af02      	add	r7, sp, #8
 8006038:	60f8      	str	r0, [r7, #12]
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	603b      	str	r3, [r7, #0]
 800603e:	4613      	mov	r3, r2
 8006040:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b20      	cmp	r3, #32
 8006050:	f040 8083 	bne.w	800615a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d002      	beq.n	8006060 <HAL_UART_Transmit+0x2e>
 800605a:	88fb      	ldrh	r3, [r7, #6]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e07b      	b.n	800615c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800606a:	2b01      	cmp	r3, #1
 800606c:	d101      	bne.n	8006072 <HAL_UART_Transmit+0x40>
 800606e:	2302      	movs	r3, #2
 8006070:	e074      	b.n	800615c <HAL_UART_Transmit+0x12a>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2221      	movs	r2, #33	; 0x21
 8006084:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006088:	f7fd fcf2 	bl	8003a70 <HAL_GetTick>
 800608c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	88fa      	ldrh	r2, [r7, #6]
 8006092:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	88fa      	ldrh	r2, [r7, #6]
 8006098:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80060a2:	e042      	b.n	800612a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060ba:	d122      	bne.n	8006102 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2200      	movs	r2, #0
 80060c4:	2180      	movs	r1, #128	; 0x80
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 f9c0 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e042      	b.n	800615c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	881b      	ldrh	r3, [r3, #0]
 80060de:	461a      	mov	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060e8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d103      	bne.n	80060fa <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	3302      	adds	r3, #2
 80060f6:	60bb      	str	r3, [r7, #8]
 80060f8:	e017      	b.n	800612a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	3301      	adds	r3, #1
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	e013      	b.n	800612a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2200      	movs	r2, #0
 800610a:	2180      	movs	r1, #128	; 0x80
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f000 f99d 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e01f      	b.n	800615c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	60ba      	str	r2, [r7, #8]
 8006122:	781a      	ldrb	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800612e:	b29b      	uxth	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1b7      	bne.n	80060a4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2200      	movs	r2, #0
 800613c:	2140      	movs	r1, #64	; 0x40
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f984 	bl	800644c <UART_WaitOnFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e006      	b.n	800615c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2220      	movs	r2, #32
 8006152:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	e000      	b.n	800615c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800615a:	2302      	movs	r3, #2
  }
}
 800615c:	4618      	mov	r0, r3
 800615e:	3718      	adds	r7, #24
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	4613      	mov	r3, r2
 8006170:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b20      	cmp	r3, #32
 800617c:	d140      	bne.n	8006200 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <HAL_UART_Receive_IT+0x26>
 8006184:	88fb      	ldrh	r3, [r7, #6]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e039      	b.n	8006202 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_UART_Receive_IT+0x38>
 8006198:	2302      	movs	r3, #2
 800619a:	e032      	b.n	8006202 <HAL_UART_Receive_IT+0x9e>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	88fa      	ldrh	r2, [r7, #6]
 80061ae:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	88fa      	ldrh	r2, [r7, #6]
 80061b4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2222      	movs	r2, #34	; 0x22
 80061c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061da:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	695a      	ldr	r2, [r3, #20]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68da      	ldr	r2, [r3, #12]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f042 0220 	orr.w	r2, r2, #32
 80061fa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80061fc:	2300      	movs	r3, #0
 80061fe:	e000      	b.n	8006202 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006200:	2302      	movs	r3, #2
  }
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
	...

08006210 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006230:	2300      	movs	r3, #0
 8006232:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006234:	2300      	movs	r3, #0
 8006236:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	f003 030f 	and.w	r3, r3, #15
 800623e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10d      	bne.n	8006262 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	f003 0320 	and.w	r3, r3, #32
 800624c:	2b00      	cmp	r3, #0
 800624e:	d008      	beq.n	8006262 <HAL_UART_IRQHandler+0x52>
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f9e0 	bl	8006620 <UART_Receive_IT>
      return;
 8006260:	e0d0      	b.n	8006404 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 80b0 	beq.w	80063ca <HAL_UART_IRQHandler+0x1ba>
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d105      	bne.n	8006280 <HAL_UART_IRQHandler+0x70>
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 80a5 	beq.w	80063ca <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00a      	beq.n	80062a0 <HAL_UART_IRQHandler+0x90>
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006298:	f043 0201 	orr.w	r2, r3, #1
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	f003 0304 	and.w	r3, r3, #4
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00a      	beq.n	80062c0 <HAL_UART_IRQHandler+0xb0>
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d005      	beq.n	80062c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b8:	f043 0202 	orr.w	r2, r3, #2
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00a      	beq.n	80062e0 <HAL_UART_IRQHandler+0xd0>
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d005      	beq.n	80062e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062d8:	f043 0204 	orr.w	r2, r3, #4
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00f      	beq.n	800630a <HAL_UART_IRQHandler+0xfa>
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	f003 0320 	and.w	r3, r3, #32
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d104      	bne.n	80062fe <HAL_UART_IRQHandler+0xee>
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d005      	beq.n	800630a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006302:	f043 0208 	orr.w	r2, r3, #8
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d077      	beq.n	8006402 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	f003 0320 	and.w	r3, r3, #32
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <HAL_UART_IRQHandler+0x11c>
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 f97a 	bl	8006620 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006336:	2b40      	cmp	r3, #64	; 0x40
 8006338:	bf0c      	ite	eq
 800633a:	2301      	moveq	r3, #1
 800633c:	2300      	movne	r3, #0
 800633e:	b2db      	uxtb	r3, r3
 8006340:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006346:	f003 0308 	and.w	r3, r3, #8
 800634a:	2b00      	cmp	r3, #0
 800634c:	d102      	bne.n	8006354 <HAL_UART_IRQHandler+0x144>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d031      	beq.n	80063b8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f8c3 	bl	80064e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006364:	2b40      	cmp	r3, #64	; 0x40
 8006366:	d123      	bne.n	80063b0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695a      	ldr	r2, [r3, #20]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006376:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800637c:	2b00      	cmp	r3, #0
 800637e:	d013      	beq.n	80063a8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006384:	4a21      	ldr	r2, [pc, #132]	; (800640c <HAL_UART_IRQHandler+0x1fc>)
 8006386:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800638c:	4618      	mov	r0, r3
 800638e:	f7fd fd93 	bl	8003eb8 <HAL_DMA_Abort_IT>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d016      	beq.n	80063c6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800639c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80063a2:	4610      	mov	r0, r2
 80063a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a6:	e00e      	b.n	80063c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f845 	bl	8006438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ae:	e00a      	b.n	80063c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f841 	bl	8006438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b6:	e006      	b.n	80063c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f83d 	bl	8006438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80063c4:	e01d      	b.n	8006402 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c6:	bf00      	nop
    return;
 80063c8:	e01b      	b.n	8006402 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d008      	beq.n	80063e6 <HAL_UART_IRQHandler+0x1d6>
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d003      	beq.n	80063e6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f8b0 	bl	8006544 <UART_Transmit_IT>
    return;
 80063e4:	e00e      	b.n	8006404 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d009      	beq.n	8006404 <HAL_UART_IRQHandler+0x1f4>
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d004      	beq.n	8006404 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f8f8 	bl	80065f0 <UART_EndTransmit_IT>
    return;
 8006400:	e000      	b.n	8006404 <HAL_UART_IRQHandler+0x1f4>
    return;
 8006402:	bf00      	nop
  }
}
 8006404:	3720      	adds	r7, #32
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	0800651d 	.word	0x0800651d

08006410 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	603b      	str	r3, [r7, #0]
 8006458:	4613      	mov	r3, r2
 800645a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800645c:	e02c      	b.n	80064b8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006464:	d028      	beq.n	80064b8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d007      	beq.n	800647c <UART_WaitOnFlagUntilTimeout+0x30>
 800646c:	f7fd fb00 	bl	8003a70 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	429a      	cmp	r2, r3
 800647a:	d21d      	bcs.n	80064b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800648a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	695a      	ldr	r2, [r3, #20]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 0201 	bic.w	r2, r2, #1
 800649a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e00f      	b.n	80064d8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	4013      	ands	r3, r2
 80064c2:	68ba      	ldr	r2, [r7, #8]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	bf0c      	ite	eq
 80064c8:	2301      	moveq	r3, #1
 80064ca:	2300      	movne	r3, #0
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	461a      	mov	r2, r3
 80064d0:	79fb      	ldrb	r3, [r7, #7]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d0c3      	beq.n	800645e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064f6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0201 	bic.w	r2, r2, #1
 8006506:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2220      	movs	r2, #32
 800650c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006528:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f7ff ff7e 	bl	8006438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800653c:	bf00      	nop
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b21      	cmp	r3, #33	; 0x21
 8006556:	d144      	bne.n	80065e2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006560:	d11a      	bne.n	8006598 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	881b      	ldrh	r3, [r3, #0]
 800656c:	461a      	mov	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006576:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d105      	bne.n	800658c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	1c9a      	adds	r2, r3, #2
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	621a      	str	r2, [r3, #32]
 800658a:	e00e      	b.n	80065aa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	1c5a      	adds	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	621a      	str	r2, [r3, #32]
 8006596:	e008      	b.n	80065aa <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	1c59      	adds	r1, r3, #1
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6211      	str	r1, [r2, #32]
 80065a2:	781a      	ldrb	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	3b01      	subs	r3, #1
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	4619      	mov	r1, r3
 80065b8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d10f      	bne.n	80065de <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68da      	ldr	r2, [r3, #12]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065cc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065dc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065de:	2300      	movs	r3, #0
 80065e0:	e000      	b.n	80065e4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80065e2:	2302      	movs	r3, #2
  }
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3714      	adds	r7, #20
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006606:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2220      	movs	r2, #32
 800660c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7ff fefd 	bl	8006410 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800662e:	b2db      	uxtb	r3, r3
 8006630:	2b22      	cmp	r3, #34	; 0x22
 8006632:	d171      	bne.n	8006718 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800663c:	d123      	bne.n	8006686 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006642:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10e      	bne.n	800666a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	b29b      	uxth	r3, r3
 8006654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006658:	b29a      	uxth	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006662:	1c9a      	adds	r2, r3, #2
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	629a      	str	r2, [r3, #40]	; 0x28
 8006668:	e029      	b.n	80066be <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	b29b      	uxth	r3, r3
 8006672:	b2db      	uxtb	r3, r3
 8006674:	b29a      	uxth	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667e:	1c5a      	adds	r2, r3, #1
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	629a      	str	r2, [r3, #40]	; 0x28
 8006684:	e01b      	b.n	80066be <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10a      	bne.n	80066a4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6858      	ldr	r0, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006698:	1c59      	adds	r1, r3, #1
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	6291      	str	r1, [r2, #40]	; 0x28
 800669e:	b2c2      	uxtb	r2, r0
 80066a0:	701a      	strb	r2, [r3, #0]
 80066a2:	e00c      	b.n	80066be <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b0:	1c58      	adds	r0, r3, #1
 80066b2:	6879      	ldr	r1, [r7, #4]
 80066b4:	6288      	str	r0, [r1, #40]	; 0x28
 80066b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	4619      	mov	r1, r3
 80066cc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d120      	bne.n	8006714 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0220 	bic.w	r2, r2, #32
 80066e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68da      	ldr	r2, [r3, #12]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695a      	ldr	r2, [r3, #20]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0201 	bic.w	r2, r2, #1
 8006700:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2220      	movs	r2, #32
 8006706:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff fe8a 	bl	8006424 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	e002      	b.n	800671a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	e000      	b.n	800671a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
  }
}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
	...

08006724 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006728:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800672c:	af00      	add	r7, sp, #0
 800672e:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006732:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800673e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006742:	68d9      	ldr	r1, [r3, #12]
 8006744:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	ea40 0301 	orr.w	r3, r0, r1
 800674e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006750:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	431a      	orrs	r2, r3
 800675e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	431a      	orrs	r2, r3
 8006766:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	4313      	orrs	r3, r2
 800676e:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8006772:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800677e:	f021 010c 	bic.w	r1, r1, #12
 8006782:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800678c:	430b      	orrs	r3, r1
 800678e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006790:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	695b      	ldr	r3, [r3, #20]
 8006798:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800679c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067a0:	6999      	ldr	r1, [r3, #24]
 80067a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	ea40 0301 	orr.w	r3, r0, r1
 80067ac:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b8:	f040 824a 	bne.w	8006c50 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b96      	ldr	r3, [pc, #600]	; (8006a1c <UART_SetConfig+0x2f8>)
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d006      	beq.n	80067d6 <UART_SetConfig+0xb2>
 80067c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	4b94      	ldr	r3, [pc, #592]	; (8006a20 <UART_SetConfig+0x2fc>)
 80067d0:	429a      	cmp	r2, r3
 80067d2:	f040 8129 	bne.w	8006a28 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067d6:	f7fe fc2b 	bl	8005030 <HAL_RCC_GetPCLK2Freq>
 80067da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80067e2:	2200      	movs	r2, #0
 80067e4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80067e8:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 80067ec:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80067f0:	4622      	mov	r2, r4
 80067f2:	462b      	mov	r3, r5
 80067f4:	1891      	adds	r1, r2, r2
 80067f6:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80067fa:	415b      	adcs	r3, r3
 80067fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006800:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8006804:	4621      	mov	r1, r4
 8006806:	1851      	adds	r1, r2, r1
 8006808:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800680c:	4629      	mov	r1, r5
 800680e:	414b      	adcs	r3, r1
 8006810:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8006820:	4649      	mov	r1, r9
 8006822:	00cb      	lsls	r3, r1, #3
 8006824:	4641      	mov	r1, r8
 8006826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800682a:	4641      	mov	r1, r8
 800682c:	00ca      	lsls	r2, r1, #3
 800682e:	4610      	mov	r0, r2
 8006830:	4619      	mov	r1, r3
 8006832:	4603      	mov	r3, r0
 8006834:	4622      	mov	r2, r4
 8006836:	189b      	adds	r3, r3, r2
 8006838:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800683c:	462b      	mov	r3, r5
 800683e:	460a      	mov	r2, r1
 8006840:	eb42 0303 	adc.w	r3, r2, r3
 8006844:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8006848:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006854:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8006858:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800685c:	460b      	mov	r3, r1
 800685e:	18db      	adds	r3, r3, r3
 8006860:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006864:	4613      	mov	r3, r2
 8006866:	eb42 0303 	adc.w	r3, r2, r3
 800686a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800686e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006872:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8006876:	f7f9 fd0b 	bl	8000290 <__aeabi_uldivmod>
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	4b69      	ldr	r3, [pc, #420]	; (8006a24 <UART_SetConfig+0x300>)
 8006880:	fba3 2302 	umull	r2, r3, r3, r2
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	011c      	lsls	r4, r3, #4
 8006888:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800688c:	2200      	movs	r2, #0
 800688e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8006892:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8006896:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800689a:	4642      	mov	r2, r8
 800689c:	464b      	mov	r3, r9
 800689e:	1891      	adds	r1, r2, r2
 80068a0:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80068a4:	415b      	adcs	r3, r3
 80068a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80068aa:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80068ae:	4641      	mov	r1, r8
 80068b0:	1851      	adds	r1, r2, r1
 80068b2:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 80068b6:	4649      	mov	r1, r9
 80068b8:	414b      	adcs	r3, r1
 80068ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	f04f 0300 	mov.w	r3, #0
 80068c6:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 80068ca:	4659      	mov	r1, fp
 80068cc:	00cb      	lsls	r3, r1, #3
 80068ce:	4651      	mov	r1, sl
 80068d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068d4:	4651      	mov	r1, sl
 80068d6:	00ca      	lsls	r2, r1, #3
 80068d8:	4610      	mov	r0, r2
 80068da:	4619      	mov	r1, r3
 80068dc:	4603      	mov	r3, r0
 80068de:	4642      	mov	r2, r8
 80068e0:	189b      	adds	r3, r3, r2
 80068e2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80068e6:	464b      	mov	r3, r9
 80068e8:	460a      	mov	r2, r1
 80068ea:	eb42 0303 	adc.w	r3, r2, r3
 80068ee:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80068f2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80068fe:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8006902:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8006906:	460b      	mov	r3, r1
 8006908:	18db      	adds	r3, r3, r3
 800690a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800690e:	4613      	mov	r3, r2
 8006910:	eb42 0303 	adc.w	r3, r2, r3
 8006914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006918:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800691c:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8006920:	f7f9 fcb6 	bl	8000290 <__aeabi_uldivmod>
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	4611      	mov	r1, r2
 800692a:	4b3e      	ldr	r3, [pc, #248]	; (8006a24 <UART_SetConfig+0x300>)
 800692c:	fba3 2301 	umull	r2, r3, r3, r1
 8006930:	095b      	lsrs	r3, r3, #5
 8006932:	2264      	movs	r2, #100	; 0x64
 8006934:	fb02 f303 	mul.w	r3, r2, r3
 8006938:	1acb      	subs	r3, r1, r3
 800693a:	00db      	lsls	r3, r3, #3
 800693c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006940:	4b38      	ldr	r3, [pc, #224]	; (8006a24 <UART_SetConfig+0x300>)
 8006942:	fba3 2302 	umull	r2, r3, r3, r2
 8006946:	095b      	lsrs	r3, r3, #5
 8006948:	005b      	lsls	r3, r3, #1
 800694a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800694e:	441c      	add	r4, r3
 8006950:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006954:	2200      	movs	r2, #0
 8006956:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800695a:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800695e:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8006962:	4642      	mov	r2, r8
 8006964:	464b      	mov	r3, r9
 8006966:	1891      	adds	r1, r2, r2
 8006968:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800696c:	415b      	adcs	r3, r3
 800696e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006972:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8006976:	4641      	mov	r1, r8
 8006978:	1851      	adds	r1, r2, r1
 800697a:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800697e:	4649      	mov	r1, r9
 8006980:	414b      	adcs	r3, r1
 8006982:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006986:	f04f 0200 	mov.w	r2, #0
 800698a:	f04f 0300 	mov.w	r3, #0
 800698e:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8006992:	4659      	mov	r1, fp
 8006994:	00cb      	lsls	r3, r1, #3
 8006996:	4651      	mov	r1, sl
 8006998:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800699c:	4651      	mov	r1, sl
 800699e:	00ca      	lsls	r2, r1, #3
 80069a0:	4610      	mov	r0, r2
 80069a2:	4619      	mov	r1, r3
 80069a4:	4603      	mov	r3, r0
 80069a6:	4642      	mov	r2, r8
 80069a8:	189b      	adds	r3, r3, r2
 80069aa:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80069ae:	464b      	mov	r3, r9
 80069b0:	460a      	mov	r2, r1
 80069b2:	eb42 0303 	adc.w	r3, r2, r3
 80069b6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80069ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80069c6:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 80069ca:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 80069ce:	460b      	mov	r3, r1
 80069d0:	18db      	adds	r3, r3, r3
 80069d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80069d6:	4613      	mov	r3, r2
 80069d8:	eb42 0303 	adc.w	r3, r2, r3
 80069dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80069e0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80069e4:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 80069e8:	f7f9 fc52 	bl	8000290 <__aeabi_uldivmod>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4b0c      	ldr	r3, [pc, #48]	; (8006a24 <UART_SetConfig+0x300>)
 80069f2:	fba3 1302 	umull	r1, r3, r3, r2
 80069f6:	095b      	lsrs	r3, r3, #5
 80069f8:	2164      	movs	r1, #100	; 0x64
 80069fa:	fb01 f303 	mul.w	r3, r1, r3
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	00db      	lsls	r3, r3, #3
 8006a02:	3332      	adds	r3, #50	; 0x32
 8006a04:	4a07      	ldr	r2, [pc, #28]	; (8006a24 <UART_SetConfig+0x300>)
 8006a06:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0a:	095b      	lsrs	r3, r3, #5
 8006a0c:	f003 0207 	and.w	r2, r3, #7
 8006a10:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4422      	add	r2, r4
 8006a18:	609a      	str	r2, [r3, #8]
 8006a1a:	e349      	b.n	80070b0 <UART_SetConfig+0x98c>
 8006a1c:	40011000 	.word	0x40011000
 8006a20:	40011400 	.word	0x40011400
 8006a24:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a28:	f7fe faee 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8006a2c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a30:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006a34:	2200      	movs	r2, #0
 8006a36:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8006a3a:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8006a3e:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8006a42:	4622      	mov	r2, r4
 8006a44:	462b      	mov	r3, r5
 8006a46:	1891      	adds	r1, r2, r2
 8006a48:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8006a4c:	415b      	adcs	r3, r3
 8006a4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006a52:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006a56:	4621      	mov	r1, r4
 8006a58:	eb12 0a01 	adds.w	sl, r2, r1
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	eb43 0b01 	adc.w	fp, r3, r1
 8006a62:	f04f 0200 	mov.w	r2, #0
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a76:	4692      	mov	sl, r2
 8006a78:	469b      	mov	fp, r3
 8006a7a:	4623      	mov	r3, r4
 8006a7c:	eb1a 0303 	adds.w	r3, sl, r3
 8006a80:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006a84:	462b      	mov	r3, r5
 8006a86:	eb4b 0303 	adc.w	r3, fp, r3
 8006a8a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006a8e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8006a9a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8006a9e:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	18db      	adds	r3, r3, r3
 8006aa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006aaa:	4613      	mov	r3, r2
 8006aac:	eb42 0303 	adc.w	r3, r2, r3
 8006ab0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ab4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8006ab8:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8006abc:	f7f9 fbe8 	bl	8000290 <__aeabi_uldivmod>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4b61      	ldr	r3, [pc, #388]	; (8006c4c <UART_SetConfig+0x528>)
 8006ac6:	fba3 2302 	umull	r2, r3, r3, r2
 8006aca:	095b      	lsrs	r3, r3, #5
 8006acc:	011c      	lsls	r4, r3, #4
 8006ace:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8006ad8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8006adc:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	464b      	mov	r3, r9
 8006ae4:	1891      	adds	r1, r2, r2
 8006ae6:	67b9      	str	r1, [r7, #120]	; 0x78
 8006ae8:	415b      	adcs	r3, r3
 8006aea:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006aec:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006af0:	4641      	mov	r1, r8
 8006af2:	1851      	adds	r1, r2, r1
 8006af4:	6739      	str	r1, [r7, #112]	; 0x70
 8006af6:	4649      	mov	r1, r9
 8006af8:	414b      	adcs	r3, r1
 8006afa:	677b      	str	r3, [r7, #116]	; 0x74
 8006afc:	f04f 0200 	mov.w	r2, #0
 8006b00:	f04f 0300 	mov.w	r3, #0
 8006b04:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8006b08:	4659      	mov	r1, fp
 8006b0a:	00cb      	lsls	r3, r1, #3
 8006b0c:	4651      	mov	r1, sl
 8006b0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b12:	4651      	mov	r1, sl
 8006b14:	00ca      	lsls	r2, r1, #3
 8006b16:	4610      	mov	r0, r2
 8006b18:	4619      	mov	r1, r3
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	189b      	adds	r3, r3, r2
 8006b20:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8006b24:	464b      	mov	r3, r9
 8006b26:	460a      	mov	r2, r1
 8006b28:	eb42 0303 	adc.w	r3, r2, r3
 8006b2c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8006b30:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006b3c:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8006b40:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8006b44:	460b      	mov	r3, r1
 8006b46:	18db      	adds	r3, r3, r3
 8006b48:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	eb42 0303 	adc.w	r3, r2, r3
 8006b50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b52:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006b56:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006b5a:	f7f9 fb99 	bl	8000290 <__aeabi_uldivmod>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	460b      	mov	r3, r1
 8006b62:	4611      	mov	r1, r2
 8006b64:	4b39      	ldr	r3, [pc, #228]	; (8006c4c <UART_SetConfig+0x528>)
 8006b66:	fba3 2301 	umull	r2, r3, r3, r1
 8006b6a:	095b      	lsrs	r3, r3, #5
 8006b6c:	2264      	movs	r2, #100	; 0x64
 8006b6e:	fb02 f303 	mul.w	r3, r2, r3
 8006b72:	1acb      	subs	r3, r1, r3
 8006b74:	00db      	lsls	r3, r3, #3
 8006b76:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b7a:	4b34      	ldr	r3, [pc, #208]	; (8006c4c <UART_SetConfig+0x528>)
 8006b7c:	fba3 2302 	umull	r2, r3, r3, r2
 8006b80:	095b      	lsrs	r3, r3, #5
 8006b82:	005b      	lsls	r3, r3, #1
 8006b84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b88:	441c      	add	r4, r3
 8006b8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8006b94:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8006b98:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8006b9c:	4642      	mov	r2, r8
 8006b9e:	464b      	mov	r3, r9
 8006ba0:	1891      	adds	r1, r2, r2
 8006ba2:	6639      	str	r1, [r7, #96]	; 0x60
 8006ba4:	415b      	adcs	r3, r3
 8006ba6:	667b      	str	r3, [r7, #100]	; 0x64
 8006ba8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006bac:	4641      	mov	r1, r8
 8006bae:	1851      	adds	r1, r2, r1
 8006bb0:	65b9      	str	r1, [r7, #88]	; 0x58
 8006bb2:	4649      	mov	r1, r9
 8006bb4:	414b      	adcs	r3, r1
 8006bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bb8:	f04f 0200 	mov.w	r2, #0
 8006bbc:	f04f 0300 	mov.w	r3, #0
 8006bc0:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8006bc4:	4659      	mov	r1, fp
 8006bc6:	00cb      	lsls	r3, r1, #3
 8006bc8:	4651      	mov	r1, sl
 8006bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bce:	4651      	mov	r1, sl
 8006bd0:	00ca      	lsls	r2, r1, #3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	4642      	mov	r2, r8
 8006bda:	189b      	adds	r3, r3, r2
 8006bdc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8006be0:	464b      	mov	r3, r9
 8006be2:	460a      	mov	r2, r1
 8006be4:	eb42 0303 	adc.w	r3, r2, r3
 8006be8:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8006bec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8006bf8:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8006bfc:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8006c00:	460b      	mov	r3, r1
 8006c02:	18db      	adds	r3, r3, r3
 8006c04:	653b      	str	r3, [r7, #80]	; 0x50
 8006c06:	4613      	mov	r3, r2
 8006c08:	eb42 0303 	adc.w	r3, r2, r3
 8006c0c:	657b      	str	r3, [r7, #84]	; 0x54
 8006c0e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c12:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8006c16:	f7f9 fb3b 	bl	8000290 <__aeabi_uldivmod>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	4b0b      	ldr	r3, [pc, #44]	; (8006c4c <UART_SetConfig+0x528>)
 8006c20:	fba3 1302 	umull	r1, r3, r3, r2
 8006c24:	095b      	lsrs	r3, r3, #5
 8006c26:	2164      	movs	r1, #100	; 0x64
 8006c28:	fb01 f303 	mul.w	r3, r1, r3
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	00db      	lsls	r3, r3, #3
 8006c30:	3332      	adds	r3, #50	; 0x32
 8006c32:	4a06      	ldr	r2, [pc, #24]	; (8006c4c <UART_SetConfig+0x528>)
 8006c34:	fba2 2303 	umull	r2, r3, r2, r3
 8006c38:	095b      	lsrs	r3, r3, #5
 8006c3a:	f003 0207 	and.w	r2, r3, #7
 8006c3e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4422      	add	r2, r4
 8006c46:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006c48:	e232      	b.n	80070b0 <UART_SetConfig+0x98c>
 8006c4a:	bf00      	nop
 8006c4c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c50:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	4b8d      	ldr	r3, [pc, #564]	; (8006e8c <UART_SetConfig+0x768>)
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d006      	beq.n	8006c6a <UART_SetConfig+0x546>
 8006c5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	4b8b      	ldr	r3, [pc, #556]	; (8006e90 <UART_SetConfig+0x76c>)
 8006c64:	429a      	cmp	r2, r3
 8006c66:	f040 8117 	bne.w	8006e98 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c6a:	f7fe f9e1 	bl	8005030 <HAL_RCC_GetPCLK2Freq>
 8006c6e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c72:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006c76:	2200      	movs	r2, #0
 8006c78:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8006c7c:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8006c80:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8006c84:	4622      	mov	r2, r4
 8006c86:	462b      	mov	r3, r5
 8006c88:	1891      	adds	r1, r2, r2
 8006c8a:	64b9      	str	r1, [r7, #72]	; 0x48
 8006c8c:	415b      	adcs	r3, r3
 8006c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006c94:	4621      	mov	r1, r4
 8006c96:	eb12 0801 	adds.w	r8, r2, r1
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	eb43 0901 	adc.w	r9, r3, r1
 8006ca0:	f04f 0200 	mov.w	r2, #0
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cb4:	4690      	mov	r8, r2
 8006cb6:	4699      	mov	r9, r3
 8006cb8:	4623      	mov	r3, r4
 8006cba:	eb18 0303 	adds.w	r3, r8, r3
 8006cbe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	eb49 0303 	adc.w	r3, r9, r3
 8006cc8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8006ccc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006cd8:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8006ce8:	4629      	mov	r1, r5
 8006cea:	008b      	lsls	r3, r1, #2
 8006cec:	4621      	mov	r1, r4
 8006cee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cf2:	4621      	mov	r1, r4
 8006cf4:	008a      	lsls	r2, r1, #2
 8006cf6:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8006cfa:	f7f9 fac9 	bl	8000290 <__aeabi_uldivmod>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4b64      	ldr	r3, [pc, #400]	; (8006e94 <UART_SetConfig+0x770>)
 8006d04:	fba3 2302 	umull	r2, r3, r3, r2
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	011c      	lsls	r4, r3, #4
 8006d0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006d10:	2200      	movs	r2, #0
 8006d12:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8006d16:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8006d1a:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8006d1e:	4642      	mov	r2, r8
 8006d20:	464b      	mov	r3, r9
 8006d22:	1891      	adds	r1, r2, r2
 8006d24:	6439      	str	r1, [r7, #64]	; 0x40
 8006d26:	415b      	adcs	r3, r3
 8006d28:	647b      	str	r3, [r7, #68]	; 0x44
 8006d2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d2e:	4641      	mov	r1, r8
 8006d30:	1851      	adds	r1, r2, r1
 8006d32:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d34:	4649      	mov	r1, r9
 8006d36:	414b      	adcs	r3, r1
 8006d38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d3a:	f04f 0200 	mov.w	r2, #0
 8006d3e:	f04f 0300 	mov.w	r3, #0
 8006d42:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8006d46:	4659      	mov	r1, fp
 8006d48:	00cb      	lsls	r3, r1, #3
 8006d4a:	4651      	mov	r1, sl
 8006d4c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d50:	4651      	mov	r1, sl
 8006d52:	00ca      	lsls	r2, r1, #3
 8006d54:	4610      	mov	r0, r2
 8006d56:	4619      	mov	r1, r3
 8006d58:	4603      	mov	r3, r0
 8006d5a:	4642      	mov	r2, r8
 8006d5c:	189b      	adds	r3, r3, r2
 8006d5e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8006d62:	464b      	mov	r3, r9
 8006d64:	460a      	mov	r2, r1
 8006d66:	eb42 0303 	adc.w	r3, r2, r3
 8006d6a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8006d6e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8006d7a:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8006d7e:	f04f 0200 	mov.w	r2, #0
 8006d82:	f04f 0300 	mov.w	r3, #0
 8006d86:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	008b      	lsls	r3, r1, #2
 8006d8e:	4641      	mov	r1, r8
 8006d90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d94:	4641      	mov	r1, r8
 8006d96:	008a      	lsls	r2, r1, #2
 8006d98:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8006d9c:	f7f9 fa78 	bl	8000290 <__aeabi_uldivmod>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <UART_SetConfig+0x770>)
 8006da6:	fba3 1302 	umull	r1, r3, r3, r2
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	2164      	movs	r1, #100	; 0x64
 8006dae:	fb01 f303 	mul.w	r3, r1, r3
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	3332      	adds	r3, #50	; 0x32
 8006db8:	4a36      	ldr	r2, [pc, #216]	; (8006e94 <UART_SetConfig+0x770>)
 8006dba:	fba2 2303 	umull	r2, r3, r2, r3
 8006dbe:	095b      	lsrs	r3, r3, #5
 8006dc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006dc4:	441c      	add	r4, r3
 8006dc6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006dd0:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8006dd4:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8006dd8:	4642      	mov	r2, r8
 8006dda:	464b      	mov	r3, r9
 8006ddc:	1891      	adds	r1, r2, r2
 8006dde:	6339      	str	r1, [r7, #48]	; 0x30
 8006de0:	415b      	adcs	r3, r3
 8006de2:	637b      	str	r3, [r7, #52]	; 0x34
 8006de4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006de8:	4641      	mov	r1, r8
 8006dea:	1851      	adds	r1, r2, r1
 8006dec:	62b9      	str	r1, [r7, #40]	; 0x28
 8006dee:	4649      	mov	r1, r9
 8006df0:	414b      	adcs	r3, r1
 8006df2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8006e00:	4659      	mov	r1, fp
 8006e02:	00cb      	lsls	r3, r1, #3
 8006e04:	4651      	mov	r1, sl
 8006e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e0a:	4651      	mov	r1, sl
 8006e0c:	00ca      	lsls	r2, r1, #3
 8006e0e:	4610      	mov	r0, r2
 8006e10:	4619      	mov	r1, r3
 8006e12:	4603      	mov	r3, r0
 8006e14:	4642      	mov	r2, r8
 8006e16:	189b      	adds	r3, r3, r2
 8006e18:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006e1c:	464b      	mov	r3, r9
 8006e1e:	460a      	mov	r2, r1
 8006e20:	eb42 0303 	adc.w	r3, r2, r3
 8006e24:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006e28:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006e34:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8006e38:	f04f 0200 	mov.w	r2, #0
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8006e44:	4649      	mov	r1, r9
 8006e46:	008b      	lsls	r3, r1, #2
 8006e48:	4641      	mov	r1, r8
 8006e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e4e:	4641      	mov	r1, r8
 8006e50:	008a      	lsls	r2, r1, #2
 8006e52:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8006e56:	f7f9 fa1b 	bl	8000290 <__aeabi_uldivmod>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	4b0d      	ldr	r3, [pc, #52]	; (8006e94 <UART_SetConfig+0x770>)
 8006e60:	fba3 1302 	umull	r1, r3, r3, r2
 8006e64:	095b      	lsrs	r3, r3, #5
 8006e66:	2164      	movs	r1, #100	; 0x64
 8006e68:	fb01 f303 	mul.w	r3, r1, r3
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	011b      	lsls	r3, r3, #4
 8006e70:	3332      	adds	r3, #50	; 0x32
 8006e72:	4a08      	ldr	r2, [pc, #32]	; (8006e94 <UART_SetConfig+0x770>)
 8006e74:	fba2 2303 	umull	r2, r3, r2, r3
 8006e78:	095b      	lsrs	r3, r3, #5
 8006e7a:	f003 020f 	and.w	r2, r3, #15
 8006e7e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4422      	add	r2, r4
 8006e86:	609a      	str	r2, [r3, #8]
 8006e88:	e112      	b.n	80070b0 <UART_SetConfig+0x98c>
 8006e8a:	bf00      	nop
 8006e8c:	40011000 	.word	0x40011000
 8006e90:	40011400 	.word	0x40011400
 8006e94:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e98:	f7fe f8b6 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8006e9c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ea0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006eaa:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8006eae:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8006eb2:	4642      	mov	r2, r8
 8006eb4:	464b      	mov	r3, r9
 8006eb6:	1891      	adds	r1, r2, r2
 8006eb8:	6239      	str	r1, [r7, #32]
 8006eba:	415b      	adcs	r3, r3
 8006ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8006ebe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ec2:	4641      	mov	r1, r8
 8006ec4:	1854      	adds	r4, r2, r1
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	eb43 0501 	adc.w	r5, r3, r1
 8006ecc:	f04f 0200 	mov.w	r2, #0
 8006ed0:	f04f 0300 	mov.w	r3, #0
 8006ed4:	00eb      	lsls	r3, r5, #3
 8006ed6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006eda:	00e2      	lsls	r2, r4, #3
 8006edc:	4614      	mov	r4, r2
 8006ede:	461d      	mov	r5, r3
 8006ee0:	4643      	mov	r3, r8
 8006ee2:	18e3      	adds	r3, r4, r3
 8006ee4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006ee8:	464b      	mov	r3, r9
 8006eea:	eb45 0303 	adc.w	r3, r5, r3
 8006eee:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006ef2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006efe:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8006f02:	f04f 0200 	mov.w	r2, #0
 8006f06:	f04f 0300 	mov.w	r3, #0
 8006f0a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8006f0e:	4629      	mov	r1, r5
 8006f10:	008b      	lsls	r3, r1, #2
 8006f12:	4621      	mov	r1, r4
 8006f14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f18:	4621      	mov	r1, r4
 8006f1a:	008a      	lsls	r2, r1, #2
 8006f1c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8006f20:	f7f9 f9b6 	bl	8000290 <__aeabi_uldivmod>
 8006f24:	4602      	mov	r2, r0
 8006f26:	460b      	mov	r3, r1
 8006f28:	4b64      	ldr	r3, [pc, #400]	; (80070bc <UART_SetConfig+0x998>)
 8006f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f2e:	095b      	lsrs	r3, r3, #5
 8006f30:	011c      	lsls	r4, r3, #4
 8006f32:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006f3c:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8006f40:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8006f44:	4642      	mov	r2, r8
 8006f46:	464b      	mov	r3, r9
 8006f48:	1891      	adds	r1, r2, r2
 8006f4a:	61b9      	str	r1, [r7, #24]
 8006f4c:	415b      	adcs	r3, r3
 8006f4e:	61fb      	str	r3, [r7, #28]
 8006f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f54:	4641      	mov	r1, r8
 8006f56:	1851      	adds	r1, r2, r1
 8006f58:	6139      	str	r1, [r7, #16]
 8006f5a:	4649      	mov	r1, r9
 8006f5c:	414b      	adcs	r3, r1
 8006f5e:	617b      	str	r3, [r7, #20]
 8006f60:	f04f 0200 	mov.w	r2, #0
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f6c:	4659      	mov	r1, fp
 8006f6e:	00cb      	lsls	r3, r1, #3
 8006f70:	4651      	mov	r1, sl
 8006f72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f76:	4651      	mov	r1, sl
 8006f78:	00ca      	lsls	r2, r1, #3
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4642      	mov	r2, r8
 8006f82:	189b      	adds	r3, r3, r2
 8006f84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006f88:	464b      	mov	r3, r9
 8006f8a:	460a      	mov	r2, r1
 8006f8c:	eb42 0303 	adc.w	r3, r2, r3
 8006f90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006f94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006fa0:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006fa4:	f04f 0200 	mov.w	r2, #0
 8006fa8:	f04f 0300 	mov.w	r3, #0
 8006fac:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8006fb0:	4649      	mov	r1, r9
 8006fb2:	008b      	lsls	r3, r1, #2
 8006fb4:	4641      	mov	r1, r8
 8006fb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fba:	4641      	mov	r1, r8
 8006fbc:	008a      	lsls	r2, r1, #2
 8006fbe:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8006fc2:	f7f9 f965 	bl	8000290 <__aeabi_uldivmod>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4b3c      	ldr	r3, [pc, #240]	; (80070bc <UART_SetConfig+0x998>)
 8006fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8006fd0:	095b      	lsrs	r3, r3, #5
 8006fd2:	2164      	movs	r1, #100	; 0x64
 8006fd4:	fb01 f303 	mul.w	r3, r1, r3
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	011b      	lsls	r3, r3, #4
 8006fdc:	3332      	adds	r3, #50	; 0x32
 8006fde:	4a37      	ldr	r2, [pc, #220]	; (80070bc <UART_SetConfig+0x998>)
 8006fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe4:	095b      	lsrs	r3, r3, #5
 8006fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fea:	441c      	add	r4, r3
 8006fec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006ff6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006ffa:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8006ffe:	4642      	mov	r2, r8
 8007000:	464b      	mov	r3, r9
 8007002:	1891      	adds	r1, r2, r2
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	415b      	adcs	r3, r3
 8007008:	60fb      	str	r3, [r7, #12]
 800700a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800700e:	4641      	mov	r1, r8
 8007010:	1851      	adds	r1, r2, r1
 8007012:	6039      	str	r1, [r7, #0]
 8007014:	4649      	mov	r1, r9
 8007016:	414b      	adcs	r3, r1
 8007018:	607b      	str	r3, [r7, #4]
 800701a:	f04f 0200 	mov.w	r2, #0
 800701e:	f04f 0300 	mov.w	r3, #0
 8007022:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007026:	4659      	mov	r1, fp
 8007028:	00cb      	lsls	r3, r1, #3
 800702a:	4651      	mov	r1, sl
 800702c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007030:	4651      	mov	r1, sl
 8007032:	00ca      	lsls	r2, r1, #3
 8007034:	4610      	mov	r0, r2
 8007036:	4619      	mov	r1, r3
 8007038:	4603      	mov	r3, r0
 800703a:	4642      	mov	r2, r8
 800703c:	189b      	adds	r3, r3, r2
 800703e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007042:	464b      	mov	r3, r9
 8007044:	460a      	mov	r2, r1
 8007046:	eb42 0303 	adc.w	r3, r2, r3
 800704a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800704e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800705a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800705e:	f04f 0200 	mov.w	r2, #0
 8007062:	f04f 0300 	mov.w	r3, #0
 8007066:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800706a:	4649      	mov	r1, r9
 800706c:	008b      	lsls	r3, r1, #2
 800706e:	4641      	mov	r1, r8
 8007070:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007074:	4641      	mov	r1, r8
 8007076:	008a      	lsls	r2, r1, #2
 8007078:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800707c:	f7f9 f908 	bl	8000290 <__aeabi_uldivmod>
 8007080:	4602      	mov	r2, r0
 8007082:	460b      	mov	r3, r1
 8007084:	4b0d      	ldr	r3, [pc, #52]	; (80070bc <UART_SetConfig+0x998>)
 8007086:	fba3 1302 	umull	r1, r3, r3, r2
 800708a:	095b      	lsrs	r3, r3, #5
 800708c:	2164      	movs	r1, #100	; 0x64
 800708e:	fb01 f303 	mul.w	r3, r1, r3
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	011b      	lsls	r3, r3, #4
 8007096:	3332      	adds	r3, #50	; 0x32
 8007098:	4a08      	ldr	r2, [pc, #32]	; (80070bc <UART_SetConfig+0x998>)
 800709a:	fba2 2303 	umull	r2, r3, r2, r3
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	f003 020f 	and.w	r2, r3, #15
 80070a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4422      	add	r2, r4
 80070ac:	609a      	str	r2, [r3, #8]
}
 80070ae:	e7ff      	b.n	80070b0 <UART_SetConfig+0x98c>
 80070b0:	bf00      	nop
 80070b2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80070b6:	46bd      	mov	sp, r7
 80070b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070bc:	51eb851f 	.word	0x51eb851f

080070c0 <atoi>:
 80070c0:	220a      	movs	r2, #10
 80070c2:	2100      	movs	r1, #0
 80070c4:	f000 b8d4 	b.w	8007270 <strtol>

080070c8 <__errno>:
 80070c8:	4b01      	ldr	r3, [pc, #4]	; (80070d0 <__errno+0x8>)
 80070ca:	6818      	ldr	r0, [r3, #0]
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	200000b4 	.word	0x200000b4

080070d4 <__libc_init_array>:
 80070d4:	b570      	push	{r4, r5, r6, lr}
 80070d6:	4d0d      	ldr	r5, [pc, #52]	; (800710c <__libc_init_array+0x38>)
 80070d8:	4c0d      	ldr	r4, [pc, #52]	; (8007110 <__libc_init_array+0x3c>)
 80070da:	1b64      	subs	r4, r4, r5
 80070dc:	10a4      	asrs	r4, r4, #2
 80070de:	2600      	movs	r6, #0
 80070e0:	42a6      	cmp	r6, r4
 80070e2:	d109      	bne.n	80070f8 <__libc_init_array+0x24>
 80070e4:	4d0b      	ldr	r5, [pc, #44]	; (8007114 <__libc_init_array+0x40>)
 80070e6:	4c0c      	ldr	r4, [pc, #48]	; (8007118 <__libc_init_array+0x44>)
 80070e8:	f001 f842 	bl	8008170 <_init>
 80070ec:	1b64      	subs	r4, r4, r5
 80070ee:	10a4      	asrs	r4, r4, #2
 80070f0:	2600      	movs	r6, #0
 80070f2:	42a6      	cmp	r6, r4
 80070f4:	d105      	bne.n	8007102 <__libc_init_array+0x2e>
 80070f6:	bd70      	pop	{r4, r5, r6, pc}
 80070f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070fc:	4798      	blx	r3
 80070fe:	3601      	adds	r6, #1
 8007100:	e7ee      	b.n	80070e0 <__libc_init_array+0xc>
 8007102:	f855 3b04 	ldr.w	r3, [r5], #4
 8007106:	4798      	blx	r3
 8007108:	3601      	adds	r6, #1
 800710a:	e7f2      	b.n	80070f2 <__libc_init_array+0x1e>
 800710c:	0800d224 	.word	0x0800d224
 8007110:	0800d224 	.word	0x0800d224
 8007114:	0800d224 	.word	0x0800d224
 8007118:	0800d228 	.word	0x0800d228

0800711c <memset>:
 800711c:	4402      	add	r2, r0
 800711e:	4603      	mov	r3, r0
 8007120:	4293      	cmp	r3, r2
 8007122:	d100      	bne.n	8007126 <memset+0xa>
 8007124:	4770      	bx	lr
 8007126:	f803 1b01 	strb.w	r1, [r3], #1
 800712a:	e7f9      	b.n	8007120 <memset+0x4>

0800712c <iprintf>:
 800712c:	b40f      	push	{r0, r1, r2, r3}
 800712e:	4b0a      	ldr	r3, [pc, #40]	; (8007158 <iprintf+0x2c>)
 8007130:	b513      	push	{r0, r1, r4, lr}
 8007132:	681c      	ldr	r4, [r3, #0]
 8007134:	b124      	cbz	r4, 8007140 <iprintf+0x14>
 8007136:	69a3      	ldr	r3, [r4, #24]
 8007138:	b913      	cbnz	r3, 8007140 <iprintf+0x14>
 800713a:	4620      	mov	r0, r4
 800713c:	f000 f8fa 	bl	8007334 <__sinit>
 8007140:	ab05      	add	r3, sp, #20
 8007142:	9a04      	ldr	r2, [sp, #16]
 8007144:	68a1      	ldr	r1, [r4, #8]
 8007146:	9301      	str	r3, [sp, #4]
 8007148:	4620      	mov	r0, r4
 800714a:	f000 fa51 	bl	80075f0 <_vfiprintf_r>
 800714e:	b002      	add	sp, #8
 8007150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007154:	b004      	add	sp, #16
 8007156:	4770      	bx	lr
 8007158:	200000b4 	.word	0x200000b4

0800715c <strcpy>:
 800715c:	4603      	mov	r3, r0
 800715e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007162:	f803 2b01 	strb.w	r2, [r3], #1
 8007166:	2a00      	cmp	r2, #0
 8007168:	d1f9      	bne.n	800715e <strcpy+0x2>
 800716a:	4770      	bx	lr

0800716c <_strtol_l.constprop.0>:
 800716c:	2b01      	cmp	r3, #1
 800716e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007172:	d001      	beq.n	8007178 <_strtol_l.constprop.0+0xc>
 8007174:	2b24      	cmp	r3, #36	; 0x24
 8007176:	d906      	bls.n	8007186 <_strtol_l.constprop.0+0x1a>
 8007178:	f7ff ffa6 	bl	80070c8 <__errno>
 800717c:	2316      	movs	r3, #22
 800717e:	6003      	str	r3, [r0, #0]
 8007180:	2000      	movs	r0, #0
 8007182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007186:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800726c <_strtol_l.constprop.0+0x100>
 800718a:	460d      	mov	r5, r1
 800718c:	462e      	mov	r6, r5
 800718e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007192:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007196:	f017 0708 	ands.w	r7, r7, #8
 800719a:	d1f7      	bne.n	800718c <_strtol_l.constprop.0+0x20>
 800719c:	2c2d      	cmp	r4, #45	; 0x2d
 800719e:	d132      	bne.n	8007206 <_strtol_l.constprop.0+0x9a>
 80071a0:	782c      	ldrb	r4, [r5, #0]
 80071a2:	2701      	movs	r7, #1
 80071a4:	1cb5      	adds	r5, r6, #2
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d05b      	beq.n	8007262 <_strtol_l.constprop.0+0xf6>
 80071aa:	2b10      	cmp	r3, #16
 80071ac:	d109      	bne.n	80071c2 <_strtol_l.constprop.0+0x56>
 80071ae:	2c30      	cmp	r4, #48	; 0x30
 80071b0:	d107      	bne.n	80071c2 <_strtol_l.constprop.0+0x56>
 80071b2:	782c      	ldrb	r4, [r5, #0]
 80071b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80071b8:	2c58      	cmp	r4, #88	; 0x58
 80071ba:	d14d      	bne.n	8007258 <_strtol_l.constprop.0+0xec>
 80071bc:	786c      	ldrb	r4, [r5, #1]
 80071be:	2310      	movs	r3, #16
 80071c0:	3502      	adds	r5, #2
 80071c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80071c6:	f108 38ff 	add.w	r8, r8, #4294967295
 80071ca:	f04f 0c00 	mov.w	ip, #0
 80071ce:	fbb8 f9f3 	udiv	r9, r8, r3
 80071d2:	4666      	mov	r6, ip
 80071d4:	fb03 8a19 	mls	sl, r3, r9, r8
 80071d8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80071dc:	f1be 0f09 	cmp.w	lr, #9
 80071e0:	d816      	bhi.n	8007210 <_strtol_l.constprop.0+0xa4>
 80071e2:	4674      	mov	r4, lr
 80071e4:	42a3      	cmp	r3, r4
 80071e6:	dd24      	ble.n	8007232 <_strtol_l.constprop.0+0xc6>
 80071e8:	f1bc 0f00 	cmp.w	ip, #0
 80071ec:	db1e      	blt.n	800722c <_strtol_l.constprop.0+0xc0>
 80071ee:	45b1      	cmp	r9, r6
 80071f0:	d31c      	bcc.n	800722c <_strtol_l.constprop.0+0xc0>
 80071f2:	d101      	bne.n	80071f8 <_strtol_l.constprop.0+0x8c>
 80071f4:	45a2      	cmp	sl, r4
 80071f6:	db19      	blt.n	800722c <_strtol_l.constprop.0+0xc0>
 80071f8:	fb06 4603 	mla	r6, r6, r3, r4
 80071fc:	f04f 0c01 	mov.w	ip, #1
 8007200:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007204:	e7e8      	b.n	80071d8 <_strtol_l.constprop.0+0x6c>
 8007206:	2c2b      	cmp	r4, #43	; 0x2b
 8007208:	bf04      	itt	eq
 800720a:	782c      	ldrbeq	r4, [r5, #0]
 800720c:	1cb5      	addeq	r5, r6, #2
 800720e:	e7ca      	b.n	80071a6 <_strtol_l.constprop.0+0x3a>
 8007210:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007214:	f1be 0f19 	cmp.w	lr, #25
 8007218:	d801      	bhi.n	800721e <_strtol_l.constprop.0+0xb2>
 800721a:	3c37      	subs	r4, #55	; 0x37
 800721c:	e7e2      	b.n	80071e4 <_strtol_l.constprop.0+0x78>
 800721e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007222:	f1be 0f19 	cmp.w	lr, #25
 8007226:	d804      	bhi.n	8007232 <_strtol_l.constprop.0+0xc6>
 8007228:	3c57      	subs	r4, #87	; 0x57
 800722a:	e7db      	b.n	80071e4 <_strtol_l.constprop.0+0x78>
 800722c:	f04f 3cff 	mov.w	ip, #4294967295
 8007230:	e7e6      	b.n	8007200 <_strtol_l.constprop.0+0x94>
 8007232:	f1bc 0f00 	cmp.w	ip, #0
 8007236:	da05      	bge.n	8007244 <_strtol_l.constprop.0+0xd8>
 8007238:	2322      	movs	r3, #34	; 0x22
 800723a:	6003      	str	r3, [r0, #0]
 800723c:	4646      	mov	r6, r8
 800723e:	b942      	cbnz	r2, 8007252 <_strtol_l.constprop.0+0xe6>
 8007240:	4630      	mov	r0, r6
 8007242:	e79e      	b.n	8007182 <_strtol_l.constprop.0+0x16>
 8007244:	b107      	cbz	r7, 8007248 <_strtol_l.constprop.0+0xdc>
 8007246:	4276      	negs	r6, r6
 8007248:	2a00      	cmp	r2, #0
 800724a:	d0f9      	beq.n	8007240 <_strtol_l.constprop.0+0xd4>
 800724c:	f1bc 0f00 	cmp.w	ip, #0
 8007250:	d000      	beq.n	8007254 <_strtol_l.constprop.0+0xe8>
 8007252:	1e69      	subs	r1, r5, #1
 8007254:	6011      	str	r1, [r2, #0]
 8007256:	e7f3      	b.n	8007240 <_strtol_l.constprop.0+0xd4>
 8007258:	2430      	movs	r4, #48	; 0x30
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1b1      	bne.n	80071c2 <_strtol_l.constprop.0+0x56>
 800725e:	2308      	movs	r3, #8
 8007260:	e7af      	b.n	80071c2 <_strtol_l.constprop.0+0x56>
 8007262:	2c30      	cmp	r4, #48	; 0x30
 8007264:	d0a5      	beq.n	80071b2 <_strtol_l.constprop.0+0x46>
 8007266:	230a      	movs	r3, #10
 8007268:	e7ab      	b.n	80071c2 <_strtol_l.constprop.0+0x56>
 800726a:	bf00      	nop
 800726c:	0800d085 	.word	0x0800d085

08007270 <strtol>:
 8007270:	4613      	mov	r3, r2
 8007272:	460a      	mov	r2, r1
 8007274:	4601      	mov	r1, r0
 8007276:	4802      	ldr	r0, [pc, #8]	; (8007280 <strtol+0x10>)
 8007278:	6800      	ldr	r0, [r0, #0]
 800727a:	f7ff bf77 	b.w	800716c <_strtol_l.constprop.0>
 800727e:	bf00      	nop
 8007280:	200000b4 	.word	0x200000b4

08007284 <std>:
 8007284:	2300      	movs	r3, #0
 8007286:	b510      	push	{r4, lr}
 8007288:	4604      	mov	r4, r0
 800728a:	e9c0 3300 	strd	r3, r3, [r0]
 800728e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007292:	6083      	str	r3, [r0, #8]
 8007294:	8181      	strh	r1, [r0, #12]
 8007296:	6643      	str	r3, [r0, #100]	; 0x64
 8007298:	81c2      	strh	r2, [r0, #14]
 800729a:	6183      	str	r3, [r0, #24]
 800729c:	4619      	mov	r1, r3
 800729e:	2208      	movs	r2, #8
 80072a0:	305c      	adds	r0, #92	; 0x5c
 80072a2:	f7ff ff3b 	bl	800711c <memset>
 80072a6:	4b05      	ldr	r3, [pc, #20]	; (80072bc <std+0x38>)
 80072a8:	6263      	str	r3, [r4, #36]	; 0x24
 80072aa:	4b05      	ldr	r3, [pc, #20]	; (80072c0 <std+0x3c>)
 80072ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80072ae:	4b05      	ldr	r3, [pc, #20]	; (80072c4 <std+0x40>)
 80072b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80072b2:	4b05      	ldr	r3, [pc, #20]	; (80072c8 <std+0x44>)
 80072b4:	6224      	str	r4, [r4, #32]
 80072b6:	6323      	str	r3, [r4, #48]	; 0x30
 80072b8:	bd10      	pop	{r4, pc}
 80072ba:	bf00      	nop
 80072bc:	08007b99 	.word	0x08007b99
 80072c0:	08007bbb 	.word	0x08007bbb
 80072c4:	08007bf3 	.word	0x08007bf3
 80072c8:	08007c17 	.word	0x08007c17

080072cc <_cleanup_r>:
 80072cc:	4901      	ldr	r1, [pc, #4]	; (80072d4 <_cleanup_r+0x8>)
 80072ce:	f000 b8af 	b.w	8007430 <_fwalk_reent>
 80072d2:	bf00      	nop
 80072d4:	08007ef1 	.word	0x08007ef1

080072d8 <__sfmoreglue>:
 80072d8:	b570      	push	{r4, r5, r6, lr}
 80072da:	2268      	movs	r2, #104	; 0x68
 80072dc:	1e4d      	subs	r5, r1, #1
 80072de:	4355      	muls	r5, r2
 80072e0:	460e      	mov	r6, r1
 80072e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80072e6:	f000 f8e5 	bl	80074b4 <_malloc_r>
 80072ea:	4604      	mov	r4, r0
 80072ec:	b140      	cbz	r0, 8007300 <__sfmoreglue+0x28>
 80072ee:	2100      	movs	r1, #0
 80072f0:	e9c0 1600 	strd	r1, r6, [r0]
 80072f4:	300c      	adds	r0, #12
 80072f6:	60a0      	str	r0, [r4, #8]
 80072f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80072fc:	f7ff ff0e 	bl	800711c <memset>
 8007300:	4620      	mov	r0, r4
 8007302:	bd70      	pop	{r4, r5, r6, pc}

08007304 <__sfp_lock_acquire>:
 8007304:	4801      	ldr	r0, [pc, #4]	; (800730c <__sfp_lock_acquire+0x8>)
 8007306:	f000 b8b3 	b.w	8007470 <__retarget_lock_acquire_recursive>
 800730a:	bf00      	nop
 800730c:	20013b31 	.word	0x20013b31

08007310 <__sfp_lock_release>:
 8007310:	4801      	ldr	r0, [pc, #4]	; (8007318 <__sfp_lock_release+0x8>)
 8007312:	f000 b8ae 	b.w	8007472 <__retarget_lock_release_recursive>
 8007316:	bf00      	nop
 8007318:	20013b31 	.word	0x20013b31

0800731c <__sinit_lock_acquire>:
 800731c:	4801      	ldr	r0, [pc, #4]	; (8007324 <__sinit_lock_acquire+0x8>)
 800731e:	f000 b8a7 	b.w	8007470 <__retarget_lock_acquire_recursive>
 8007322:	bf00      	nop
 8007324:	20013b32 	.word	0x20013b32

08007328 <__sinit_lock_release>:
 8007328:	4801      	ldr	r0, [pc, #4]	; (8007330 <__sinit_lock_release+0x8>)
 800732a:	f000 b8a2 	b.w	8007472 <__retarget_lock_release_recursive>
 800732e:	bf00      	nop
 8007330:	20013b32 	.word	0x20013b32

08007334 <__sinit>:
 8007334:	b510      	push	{r4, lr}
 8007336:	4604      	mov	r4, r0
 8007338:	f7ff fff0 	bl	800731c <__sinit_lock_acquire>
 800733c:	69a3      	ldr	r3, [r4, #24]
 800733e:	b11b      	cbz	r3, 8007348 <__sinit+0x14>
 8007340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007344:	f7ff bff0 	b.w	8007328 <__sinit_lock_release>
 8007348:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800734c:	6523      	str	r3, [r4, #80]	; 0x50
 800734e:	4b13      	ldr	r3, [pc, #76]	; (800739c <__sinit+0x68>)
 8007350:	4a13      	ldr	r2, [pc, #76]	; (80073a0 <__sinit+0x6c>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	62a2      	str	r2, [r4, #40]	; 0x28
 8007356:	42a3      	cmp	r3, r4
 8007358:	bf04      	itt	eq
 800735a:	2301      	moveq	r3, #1
 800735c:	61a3      	streq	r3, [r4, #24]
 800735e:	4620      	mov	r0, r4
 8007360:	f000 f820 	bl	80073a4 <__sfp>
 8007364:	6060      	str	r0, [r4, #4]
 8007366:	4620      	mov	r0, r4
 8007368:	f000 f81c 	bl	80073a4 <__sfp>
 800736c:	60a0      	str	r0, [r4, #8]
 800736e:	4620      	mov	r0, r4
 8007370:	f000 f818 	bl	80073a4 <__sfp>
 8007374:	2200      	movs	r2, #0
 8007376:	60e0      	str	r0, [r4, #12]
 8007378:	2104      	movs	r1, #4
 800737a:	6860      	ldr	r0, [r4, #4]
 800737c:	f7ff ff82 	bl	8007284 <std>
 8007380:	68a0      	ldr	r0, [r4, #8]
 8007382:	2201      	movs	r2, #1
 8007384:	2109      	movs	r1, #9
 8007386:	f7ff ff7d 	bl	8007284 <std>
 800738a:	68e0      	ldr	r0, [r4, #12]
 800738c:	2202      	movs	r2, #2
 800738e:	2112      	movs	r1, #18
 8007390:	f7ff ff78 	bl	8007284 <std>
 8007394:	2301      	movs	r3, #1
 8007396:	61a3      	str	r3, [r4, #24]
 8007398:	e7d2      	b.n	8007340 <__sinit+0xc>
 800739a:	bf00      	nop
 800739c:	0800d080 	.word	0x0800d080
 80073a0:	080072cd 	.word	0x080072cd

080073a4 <__sfp>:
 80073a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a6:	4607      	mov	r7, r0
 80073a8:	f7ff ffac 	bl	8007304 <__sfp_lock_acquire>
 80073ac:	4b1e      	ldr	r3, [pc, #120]	; (8007428 <__sfp+0x84>)
 80073ae:	681e      	ldr	r6, [r3, #0]
 80073b0:	69b3      	ldr	r3, [r6, #24]
 80073b2:	b913      	cbnz	r3, 80073ba <__sfp+0x16>
 80073b4:	4630      	mov	r0, r6
 80073b6:	f7ff ffbd 	bl	8007334 <__sinit>
 80073ba:	3648      	adds	r6, #72	; 0x48
 80073bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80073c0:	3b01      	subs	r3, #1
 80073c2:	d503      	bpl.n	80073cc <__sfp+0x28>
 80073c4:	6833      	ldr	r3, [r6, #0]
 80073c6:	b30b      	cbz	r3, 800740c <__sfp+0x68>
 80073c8:	6836      	ldr	r6, [r6, #0]
 80073ca:	e7f7      	b.n	80073bc <__sfp+0x18>
 80073cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80073d0:	b9d5      	cbnz	r5, 8007408 <__sfp+0x64>
 80073d2:	4b16      	ldr	r3, [pc, #88]	; (800742c <__sfp+0x88>)
 80073d4:	60e3      	str	r3, [r4, #12]
 80073d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073da:	6665      	str	r5, [r4, #100]	; 0x64
 80073dc:	f000 f847 	bl	800746e <__retarget_lock_init_recursive>
 80073e0:	f7ff ff96 	bl	8007310 <__sfp_lock_release>
 80073e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80073e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80073ec:	6025      	str	r5, [r4, #0]
 80073ee:	61a5      	str	r5, [r4, #24]
 80073f0:	2208      	movs	r2, #8
 80073f2:	4629      	mov	r1, r5
 80073f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80073f8:	f7ff fe90 	bl	800711c <memset>
 80073fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007400:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007404:	4620      	mov	r0, r4
 8007406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007408:	3468      	adds	r4, #104	; 0x68
 800740a:	e7d9      	b.n	80073c0 <__sfp+0x1c>
 800740c:	2104      	movs	r1, #4
 800740e:	4638      	mov	r0, r7
 8007410:	f7ff ff62 	bl	80072d8 <__sfmoreglue>
 8007414:	4604      	mov	r4, r0
 8007416:	6030      	str	r0, [r6, #0]
 8007418:	2800      	cmp	r0, #0
 800741a:	d1d5      	bne.n	80073c8 <__sfp+0x24>
 800741c:	f7ff ff78 	bl	8007310 <__sfp_lock_release>
 8007420:	230c      	movs	r3, #12
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	e7ee      	b.n	8007404 <__sfp+0x60>
 8007426:	bf00      	nop
 8007428:	0800d080 	.word	0x0800d080
 800742c:	ffff0001 	.word	0xffff0001

08007430 <_fwalk_reent>:
 8007430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007434:	4606      	mov	r6, r0
 8007436:	4688      	mov	r8, r1
 8007438:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800743c:	2700      	movs	r7, #0
 800743e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007442:	f1b9 0901 	subs.w	r9, r9, #1
 8007446:	d505      	bpl.n	8007454 <_fwalk_reent+0x24>
 8007448:	6824      	ldr	r4, [r4, #0]
 800744a:	2c00      	cmp	r4, #0
 800744c:	d1f7      	bne.n	800743e <_fwalk_reent+0xe>
 800744e:	4638      	mov	r0, r7
 8007450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007454:	89ab      	ldrh	r3, [r5, #12]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d907      	bls.n	800746a <_fwalk_reent+0x3a>
 800745a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800745e:	3301      	adds	r3, #1
 8007460:	d003      	beq.n	800746a <_fwalk_reent+0x3a>
 8007462:	4629      	mov	r1, r5
 8007464:	4630      	mov	r0, r6
 8007466:	47c0      	blx	r8
 8007468:	4307      	orrs	r7, r0
 800746a:	3568      	adds	r5, #104	; 0x68
 800746c:	e7e9      	b.n	8007442 <_fwalk_reent+0x12>

0800746e <__retarget_lock_init_recursive>:
 800746e:	4770      	bx	lr

08007470 <__retarget_lock_acquire_recursive>:
 8007470:	4770      	bx	lr

08007472 <__retarget_lock_release_recursive>:
 8007472:	4770      	bx	lr

08007474 <sbrk_aligned>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4e0e      	ldr	r6, [pc, #56]	; (80074b0 <sbrk_aligned+0x3c>)
 8007478:	460c      	mov	r4, r1
 800747a:	6831      	ldr	r1, [r6, #0]
 800747c:	4605      	mov	r5, r0
 800747e:	b911      	cbnz	r1, 8007486 <sbrk_aligned+0x12>
 8007480:	f000 fb7a 	bl	8007b78 <_sbrk_r>
 8007484:	6030      	str	r0, [r6, #0]
 8007486:	4621      	mov	r1, r4
 8007488:	4628      	mov	r0, r5
 800748a:	f000 fb75 	bl	8007b78 <_sbrk_r>
 800748e:	1c43      	adds	r3, r0, #1
 8007490:	d00a      	beq.n	80074a8 <sbrk_aligned+0x34>
 8007492:	1cc4      	adds	r4, r0, #3
 8007494:	f024 0403 	bic.w	r4, r4, #3
 8007498:	42a0      	cmp	r0, r4
 800749a:	d007      	beq.n	80074ac <sbrk_aligned+0x38>
 800749c:	1a21      	subs	r1, r4, r0
 800749e:	4628      	mov	r0, r5
 80074a0:	f000 fb6a 	bl	8007b78 <_sbrk_r>
 80074a4:	3001      	adds	r0, #1
 80074a6:	d101      	bne.n	80074ac <sbrk_aligned+0x38>
 80074a8:	f04f 34ff 	mov.w	r4, #4294967295
 80074ac:	4620      	mov	r0, r4
 80074ae:	bd70      	pop	{r4, r5, r6, pc}
 80074b0:	20013b38 	.word	0x20013b38

080074b4 <_malloc_r>:
 80074b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b8:	1ccd      	adds	r5, r1, #3
 80074ba:	f025 0503 	bic.w	r5, r5, #3
 80074be:	3508      	adds	r5, #8
 80074c0:	2d0c      	cmp	r5, #12
 80074c2:	bf38      	it	cc
 80074c4:	250c      	movcc	r5, #12
 80074c6:	2d00      	cmp	r5, #0
 80074c8:	4607      	mov	r7, r0
 80074ca:	db01      	blt.n	80074d0 <_malloc_r+0x1c>
 80074cc:	42a9      	cmp	r1, r5
 80074ce:	d905      	bls.n	80074dc <_malloc_r+0x28>
 80074d0:	230c      	movs	r3, #12
 80074d2:	603b      	str	r3, [r7, #0]
 80074d4:	2600      	movs	r6, #0
 80074d6:	4630      	mov	r0, r6
 80074d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074dc:	4e2e      	ldr	r6, [pc, #184]	; (8007598 <_malloc_r+0xe4>)
 80074de:	f000 fdbb 	bl	8008058 <__malloc_lock>
 80074e2:	6833      	ldr	r3, [r6, #0]
 80074e4:	461c      	mov	r4, r3
 80074e6:	bb34      	cbnz	r4, 8007536 <_malloc_r+0x82>
 80074e8:	4629      	mov	r1, r5
 80074ea:	4638      	mov	r0, r7
 80074ec:	f7ff ffc2 	bl	8007474 <sbrk_aligned>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	4604      	mov	r4, r0
 80074f4:	d14d      	bne.n	8007592 <_malloc_r+0xde>
 80074f6:	6834      	ldr	r4, [r6, #0]
 80074f8:	4626      	mov	r6, r4
 80074fa:	2e00      	cmp	r6, #0
 80074fc:	d140      	bne.n	8007580 <_malloc_r+0xcc>
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	4631      	mov	r1, r6
 8007502:	4638      	mov	r0, r7
 8007504:	eb04 0803 	add.w	r8, r4, r3
 8007508:	f000 fb36 	bl	8007b78 <_sbrk_r>
 800750c:	4580      	cmp	r8, r0
 800750e:	d13a      	bne.n	8007586 <_malloc_r+0xd2>
 8007510:	6821      	ldr	r1, [r4, #0]
 8007512:	3503      	adds	r5, #3
 8007514:	1a6d      	subs	r5, r5, r1
 8007516:	f025 0503 	bic.w	r5, r5, #3
 800751a:	3508      	adds	r5, #8
 800751c:	2d0c      	cmp	r5, #12
 800751e:	bf38      	it	cc
 8007520:	250c      	movcc	r5, #12
 8007522:	4629      	mov	r1, r5
 8007524:	4638      	mov	r0, r7
 8007526:	f7ff ffa5 	bl	8007474 <sbrk_aligned>
 800752a:	3001      	adds	r0, #1
 800752c:	d02b      	beq.n	8007586 <_malloc_r+0xd2>
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	442b      	add	r3, r5
 8007532:	6023      	str	r3, [r4, #0]
 8007534:	e00e      	b.n	8007554 <_malloc_r+0xa0>
 8007536:	6822      	ldr	r2, [r4, #0]
 8007538:	1b52      	subs	r2, r2, r5
 800753a:	d41e      	bmi.n	800757a <_malloc_r+0xc6>
 800753c:	2a0b      	cmp	r2, #11
 800753e:	d916      	bls.n	800756e <_malloc_r+0xba>
 8007540:	1961      	adds	r1, r4, r5
 8007542:	42a3      	cmp	r3, r4
 8007544:	6025      	str	r5, [r4, #0]
 8007546:	bf18      	it	ne
 8007548:	6059      	strne	r1, [r3, #4]
 800754a:	6863      	ldr	r3, [r4, #4]
 800754c:	bf08      	it	eq
 800754e:	6031      	streq	r1, [r6, #0]
 8007550:	5162      	str	r2, [r4, r5]
 8007552:	604b      	str	r3, [r1, #4]
 8007554:	4638      	mov	r0, r7
 8007556:	f104 060b 	add.w	r6, r4, #11
 800755a:	f000 fd83 	bl	8008064 <__malloc_unlock>
 800755e:	f026 0607 	bic.w	r6, r6, #7
 8007562:	1d23      	adds	r3, r4, #4
 8007564:	1af2      	subs	r2, r6, r3
 8007566:	d0b6      	beq.n	80074d6 <_malloc_r+0x22>
 8007568:	1b9b      	subs	r3, r3, r6
 800756a:	50a3      	str	r3, [r4, r2]
 800756c:	e7b3      	b.n	80074d6 <_malloc_r+0x22>
 800756e:	6862      	ldr	r2, [r4, #4]
 8007570:	42a3      	cmp	r3, r4
 8007572:	bf0c      	ite	eq
 8007574:	6032      	streq	r2, [r6, #0]
 8007576:	605a      	strne	r2, [r3, #4]
 8007578:	e7ec      	b.n	8007554 <_malloc_r+0xa0>
 800757a:	4623      	mov	r3, r4
 800757c:	6864      	ldr	r4, [r4, #4]
 800757e:	e7b2      	b.n	80074e6 <_malloc_r+0x32>
 8007580:	4634      	mov	r4, r6
 8007582:	6876      	ldr	r6, [r6, #4]
 8007584:	e7b9      	b.n	80074fa <_malloc_r+0x46>
 8007586:	230c      	movs	r3, #12
 8007588:	603b      	str	r3, [r7, #0]
 800758a:	4638      	mov	r0, r7
 800758c:	f000 fd6a 	bl	8008064 <__malloc_unlock>
 8007590:	e7a1      	b.n	80074d6 <_malloc_r+0x22>
 8007592:	6025      	str	r5, [r4, #0]
 8007594:	e7de      	b.n	8007554 <_malloc_r+0xa0>
 8007596:	bf00      	nop
 8007598:	20013b34 	.word	0x20013b34

0800759c <__sfputc_r>:
 800759c:	6893      	ldr	r3, [r2, #8]
 800759e:	3b01      	subs	r3, #1
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	b410      	push	{r4}
 80075a4:	6093      	str	r3, [r2, #8]
 80075a6:	da08      	bge.n	80075ba <__sfputc_r+0x1e>
 80075a8:	6994      	ldr	r4, [r2, #24]
 80075aa:	42a3      	cmp	r3, r4
 80075ac:	db01      	blt.n	80075b2 <__sfputc_r+0x16>
 80075ae:	290a      	cmp	r1, #10
 80075b0:	d103      	bne.n	80075ba <__sfputc_r+0x1e>
 80075b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075b6:	f000 bb33 	b.w	8007c20 <__swbuf_r>
 80075ba:	6813      	ldr	r3, [r2, #0]
 80075bc:	1c58      	adds	r0, r3, #1
 80075be:	6010      	str	r0, [r2, #0]
 80075c0:	7019      	strb	r1, [r3, #0]
 80075c2:	4608      	mov	r0, r1
 80075c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <__sfputs_r>:
 80075ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075cc:	4606      	mov	r6, r0
 80075ce:	460f      	mov	r7, r1
 80075d0:	4614      	mov	r4, r2
 80075d2:	18d5      	adds	r5, r2, r3
 80075d4:	42ac      	cmp	r4, r5
 80075d6:	d101      	bne.n	80075dc <__sfputs_r+0x12>
 80075d8:	2000      	movs	r0, #0
 80075da:	e007      	b.n	80075ec <__sfputs_r+0x22>
 80075dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e0:	463a      	mov	r2, r7
 80075e2:	4630      	mov	r0, r6
 80075e4:	f7ff ffda 	bl	800759c <__sfputc_r>
 80075e8:	1c43      	adds	r3, r0, #1
 80075ea:	d1f3      	bne.n	80075d4 <__sfputs_r+0xa>
 80075ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075f0 <_vfiprintf_r>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	460d      	mov	r5, r1
 80075f6:	b09d      	sub	sp, #116	; 0x74
 80075f8:	4614      	mov	r4, r2
 80075fa:	4698      	mov	r8, r3
 80075fc:	4606      	mov	r6, r0
 80075fe:	b118      	cbz	r0, 8007608 <_vfiprintf_r+0x18>
 8007600:	6983      	ldr	r3, [r0, #24]
 8007602:	b90b      	cbnz	r3, 8007608 <_vfiprintf_r+0x18>
 8007604:	f7ff fe96 	bl	8007334 <__sinit>
 8007608:	4b89      	ldr	r3, [pc, #548]	; (8007830 <_vfiprintf_r+0x240>)
 800760a:	429d      	cmp	r5, r3
 800760c:	d11b      	bne.n	8007646 <_vfiprintf_r+0x56>
 800760e:	6875      	ldr	r5, [r6, #4]
 8007610:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007612:	07d9      	lsls	r1, r3, #31
 8007614:	d405      	bmi.n	8007622 <_vfiprintf_r+0x32>
 8007616:	89ab      	ldrh	r3, [r5, #12]
 8007618:	059a      	lsls	r2, r3, #22
 800761a:	d402      	bmi.n	8007622 <_vfiprintf_r+0x32>
 800761c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800761e:	f7ff ff27 	bl	8007470 <__retarget_lock_acquire_recursive>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	071b      	lsls	r3, r3, #28
 8007626:	d501      	bpl.n	800762c <_vfiprintf_r+0x3c>
 8007628:	692b      	ldr	r3, [r5, #16]
 800762a:	b9eb      	cbnz	r3, 8007668 <_vfiprintf_r+0x78>
 800762c:	4629      	mov	r1, r5
 800762e:	4630      	mov	r0, r6
 8007630:	f000 fb5a 	bl	8007ce8 <__swsetup_r>
 8007634:	b1c0      	cbz	r0, 8007668 <_vfiprintf_r+0x78>
 8007636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007638:	07dc      	lsls	r4, r3, #31
 800763a:	d50e      	bpl.n	800765a <_vfiprintf_r+0x6a>
 800763c:	f04f 30ff 	mov.w	r0, #4294967295
 8007640:	b01d      	add	sp, #116	; 0x74
 8007642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007646:	4b7b      	ldr	r3, [pc, #492]	; (8007834 <_vfiprintf_r+0x244>)
 8007648:	429d      	cmp	r5, r3
 800764a:	d101      	bne.n	8007650 <_vfiprintf_r+0x60>
 800764c:	68b5      	ldr	r5, [r6, #8]
 800764e:	e7df      	b.n	8007610 <_vfiprintf_r+0x20>
 8007650:	4b79      	ldr	r3, [pc, #484]	; (8007838 <_vfiprintf_r+0x248>)
 8007652:	429d      	cmp	r5, r3
 8007654:	bf08      	it	eq
 8007656:	68f5      	ldreq	r5, [r6, #12]
 8007658:	e7da      	b.n	8007610 <_vfiprintf_r+0x20>
 800765a:	89ab      	ldrh	r3, [r5, #12]
 800765c:	0598      	lsls	r0, r3, #22
 800765e:	d4ed      	bmi.n	800763c <_vfiprintf_r+0x4c>
 8007660:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007662:	f7ff ff06 	bl	8007472 <__retarget_lock_release_recursive>
 8007666:	e7e9      	b.n	800763c <_vfiprintf_r+0x4c>
 8007668:	2300      	movs	r3, #0
 800766a:	9309      	str	r3, [sp, #36]	; 0x24
 800766c:	2320      	movs	r3, #32
 800766e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007672:	f8cd 800c 	str.w	r8, [sp, #12]
 8007676:	2330      	movs	r3, #48	; 0x30
 8007678:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800783c <_vfiprintf_r+0x24c>
 800767c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007680:	f04f 0901 	mov.w	r9, #1
 8007684:	4623      	mov	r3, r4
 8007686:	469a      	mov	sl, r3
 8007688:	f813 2b01 	ldrb.w	r2, [r3], #1
 800768c:	b10a      	cbz	r2, 8007692 <_vfiprintf_r+0xa2>
 800768e:	2a25      	cmp	r2, #37	; 0x25
 8007690:	d1f9      	bne.n	8007686 <_vfiprintf_r+0x96>
 8007692:	ebba 0b04 	subs.w	fp, sl, r4
 8007696:	d00b      	beq.n	80076b0 <_vfiprintf_r+0xc0>
 8007698:	465b      	mov	r3, fp
 800769a:	4622      	mov	r2, r4
 800769c:	4629      	mov	r1, r5
 800769e:	4630      	mov	r0, r6
 80076a0:	f7ff ff93 	bl	80075ca <__sfputs_r>
 80076a4:	3001      	adds	r0, #1
 80076a6:	f000 80aa 	beq.w	80077fe <_vfiprintf_r+0x20e>
 80076aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ac:	445a      	add	r2, fp
 80076ae:	9209      	str	r2, [sp, #36]	; 0x24
 80076b0:	f89a 3000 	ldrb.w	r3, [sl]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 80a2 	beq.w	80077fe <_vfiprintf_r+0x20e>
 80076ba:	2300      	movs	r3, #0
 80076bc:	f04f 32ff 	mov.w	r2, #4294967295
 80076c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076c4:	f10a 0a01 	add.w	sl, sl, #1
 80076c8:	9304      	str	r3, [sp, #16]
 80076ca:	9307      	str	r3, [sp, #28]
 80076cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076d0:	931a      	str	r3, [sp, #104]	; 0x68
 80076d2:	4654      	mov	r4, sl
 80076d4:	2205      	movs	r2, #5
 80076d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076da:	4858      	ldr	r0, [pc, #352]	; (800783c <_vfiprintf_r+0x24c>)
 80076dc:	f7f8 fd88 	bl	80001f0 <memchr>
 80076e0:	9a04      	ldr	r2, [sp, #16]
 80076e2:	b9d8      	cbnz	r0, 800771c <_vfiprintf_r+0x12c>
 80076e4:	06d1      	lsls	r1, r2, #27
 80076e6:	bf44      	itt	mi
 80076e8:	2320      	movmi	r3, #32
 80076ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076ee:	0713      	lsls	r3, r2, #28
 80076f0:	bf44      	itt	mi
 80076f2:	232b      	movmi	r3, #43	; 0x2b
 80076f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076f8:	f89a 3000 	ldrb.w	r3, [sl]
 80076fc:	2b2a      	cmp	r3, #42	; 0x2a
 80076fe:	d015      	beq.n	800772c <_vfiprintf_r+0x13c>
 8007700:	9a07      	ldr	r2, [sp, #28]
 8007702:	4654      	mov	r4, sl
 8007704:	2000      	movs	r0, #0
 8007706:	f04f 0c0a 	mov.w	ip, #10
 800770a:	4621      	mov	r1, r4
 800770c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007710:	3b30      	subs	r3, #48	; 0x30
 8007712:	2b09      	cmp	r3, #9
 8007714:	d94e      	bls.n	80077b4 <_vfiprintf_r+0x1c4>
 8007716:	b1b0      	cbz	r0, 8007746 <_vfiprintf_r+0x156>
 8007718:	9207      	str	r2, [sp, #28]
 800771a:	e014      	b.n	8007746 <_vfiprintf_r+0x156>
 800771c:	eba0 0308 	sub.w	r3, r0, r8
 8007720:	fa09 f303 	lsl.w	r3, r9, r3
 8007724:	4313      	orrs	r3, r2
 8007726:	9304      	str	r3, [sp, #16]
 8007728:	46a2      	mov	sl, r4
 800772a:	e7d2      	b.n	80076d2 <_vfiprintf_r+0xe2>
 800772c:	9b03      	ldr	r3, [sp, #12]
 800772e:	1d19      	adds	r1, r3, #4
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	9103      	str	r1, [sp, #12]
 8007734:	2b00      	cmp	r3, #0
 8007736:	bfbb      	ittet	lt
 8007738:	425b      	neglt	r3, r3
 800773a:	f042 0202 	orrlt.w	r2, r2, #2
 800773e:	9307      	strge	r3, [sp, #28]
 8007740:	9307      	strlt	r3, [sp, #28]
 8007742:	bfb8      	it	lt
 8007744:	9204      	strlt	r2, [sp, #16]
 8007746:	7823      	ldrb	r3, [r4, #0]
 8007748:	2b2e      	cmp	r3, #46	; 0x2e
 800774a:	d10c      	bne.n	8007766 <_vfiprintf_r+0x176>
 800774c:	7863      	ldrb	r3, [r4, #1]
 800774e:	2b2a      	cmp	r3, #42	; 0x2a
 8007750:	d135      	bne.n	80077be <_vfiprintf_r+0x1ce>
 8007752:	9b03      	ldr	r3, [sp, #12]
 8007754:	1d1a      	adds	r2, r3, #4
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	9203      	str	r2, [sp, #12]
 800775a:	2b00      	cmp	r3, #0
 800775c:	bfb8      	it	lt
 800775e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007762:	3402      	adds	r4, #2
 8007764:	9305      	str	r3, [sp, #20]
 8007766:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800784c <_vfiprintf_r+0x25c>
 800776a:	7821      	ldrb	r1, [r4, #0]
 800776c:	2203      	movs	r2, #3
 800776e:	4650      	mov	r0, sl
 8007770:	f7f8 fd3e 	bl	80001f0 <memchr>
 8007774:	b140      	cbz	r0, 8007788 <_vfiprintf_r+0x198>
 8007776:	2340      	movs	r3, #64	; 0x40
 8007778:	eba0 000a 	sub.w	r0, r0, sl
 800777c:	fa03 f000 	lsl.w	r0, r3, r0
 8007780:	9b04      	ldr	r3, [sp, #16]
 8007782:	4303      	orrs	r3, r0
 8007784:	3401      	adds	r4, #1
 8007786:	9304      	str	r3, [sp, #16]
 8007788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800778c:	482c      	ldr	r0, [pc, #176]	; (8007840 <_vfiprintf_r+0x250>)
 800778e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007792:	2206      	movs	r2, #6
 8007794:	f7f8 fd2c 	bl	80001f0 <memchr>
 8007798:	2800      	cmp	r0, #0
 800779a:	d03f      	beq.n	800781c <_vfiprintf_r+0x22c>
 800779c:	4b29      	ldr	r3, [pc, #164]	; (8007844 <_vfiprintf_r+0x254>)
 800779e:	bb1b      	cbnz	r3, 80077e8 <_vfiprintf_r+0x1f8>
 80077a0:	9b03      	ldr	r3, [sp, #12]
 80077a2:	3307      	adds	r3, #7
 80077a4:	f023 0307 	bic.w	r3, r3, #7
 80077a8:	3308      	adds	r3, #8
 80077aa:	9303      	str	r3, [sp, #12]
 80077ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ae:	443b      	add	r3, r7
 80077b0:	9309      	str	r3, [sp, #36]	; 0x24
 80077b2:	e767      	b.n	8007684 <_vfiprintf_r+0x94>
 80077b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80077b8:	460c      	mov	r4, r1
 80077ba:	2001      	movs	r0, #1
 80077bc:	e7a5      	b.n	800770a <_vfiprintf_r+0x11a>
 80077be:	2300      	movs	r3, #0
 80077c0:	3401      	adds	r4, #1
 80077c2:	9305      	str	r3, [sp, #20]
 80077c4:	4619      	mov	r1, r3
 80077c6:	f04f 0c0a 	mov.w	ip, #10
 80077ca:	4620      	mov	r0, r4
 80077cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077d0:	3a30      	subs	r2, #48	; 0x30
 80077d2:	2a09      	cmp	r2, #9
 80077d4:	d903      	bls.n	80077de <_vfiprintf_r+0x1ee>
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d0c5      	beq.n	8007766 <_vfiprintf_r+0x176>
 80077da:	9105      	str	r1, [sp, #20]
 80077dc:	e7c3      	b.n	8007766 <_vfiprintf_r+0x176>
 80077de:	fb0c 2101 	mla	r1, ip, r1, r2
 80077e2:	4604      	mov	r4, r0
 80077e4:	2301      	movs	r3, #1
 80077e6:	e7f0      	b.n	80077ca <_vfiprintf_r+0x1da>
 80077e8:	ab03      	add	r3, sp, #12
 80077ea:	9300      	str	r3, [sp, #0]
 80077ec:	462a      	mov	r2, r5
 80077ee:	4b16      	ldr	r3, [pc, #88]	; (8007848 <_vfiprintf_r+0x258>)
 80077f0:	a904      	add	r1, sp, #16
 80077f2:	4630      	mov	r0, r6
 80077f4:	f3af 8000 	nop.w
 80077f8:	4607      	mov	r7, r0
 80077fa:	1c78      	adds	r0, r7, #1
 80077fc:	d1d6      	bne.n	80077ac <_vfiprintf_r+0x1bc>
 80077fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007800:	07d9      	lsls	r1, r3, #31
 8007802:	d405      	bmi.n	8007810 <_vfiprintf_r+0x220>
 8007804:	89ab      	ldrh	r3, [r5, #12]
 8007806:	059a      	lsls	r2, r3, #22
 8007808:	d402      	bmi.n	8007810 <_vfiprintf_r+0x220>
 800780a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800780c:	f7ff fe31 	bl	8007472 <__retarget_lock_release_recursive>
 8007810:	89ab      	ldrh	r3, [r5, #12]
 8007812:	065b      	lsls	r3, r3, #25
 8007814:	f53f af12 	bmi.w	800763c <_vfiprintf_r+0x4c>
 8007818:	9809      	ldr	r0, [sp, #36]	; 0x24
 800781a:	e711      	b.n	8007640 <_vfiprintf_r+0x50>
 800781c:	ab03      	add	r3, sp, #12
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	462a      	mov	r2, r5
 8007822:	4b09      	ldr	r3, [pc, #36]	; (8007848 <_vfiprintf_r+0x258>)
 8007824:	a904      	add	r1, sp, #16
 8007826:	4630      	mov	r0, r6
 8007828:	f000 f880 	bl	800792c <_printf_i>
 800782c:	e7e4      	b.n	80077f8 <_vfiprintf_r+0x208>
 800782e:	bf00      	nop
 8007830:	0800d1a8 	.word	0x0800d1a8
 8007834:	0800d1c8 	.word	0x0800d1c8
 8007838:	0800d188 	.word	0x0800d188
 800783c:	0800d1e8 	.word	0x0800d1e8
 8007840:	0800d1f2 	.word	0x0800d1f2
 8007844:	00000000 	.word	0x00000000
 8007848:	080075cb 	.word	0x080075cb
 800784c:	0800d1ee 	.word	0x0800d1ee

08007850 <_printf_common>:
 8007850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007854:	4616      	mov	r6, r2
 8007856:	4699      	mov	r9, r3
 8007858:	688a      	ldr	r2, [r1, #8]
 800785a:	690b      	ldr	r3, [r1, #16]
 800785c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007860:	4293      	cmp	r3, r2
 8007862:	bfb8      	it	lt
 8007864:	4613      	movlt	r3, r2
 8007866:	6033      	str	r3, [r6, #0]
 8007868:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800786c:	4607      	mov	r7, r0
 800786e:	460c      	mov	r4, r1
 8007870:	b10a      	cbz	r2, 8007876 <_printf_common+0x26>
 8007872:	3301      	adds	r3, #1
 8007874:	6033      	str	r3, [r6, #0]
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	0699      	lsls	r1, r3, #26
 800787a:	bf42      	ittt	mi
 800787c:	6833      	ldrmi	r3, [r6, #0]
 800787e:	3302      	addmi	r3, #2
 8007880:	6033      	strmi	r3, [r6, #0]
 8007882:	6825      	ldr	r5, [r4, #0]
 8007884:	f015 0506 	ands.w	r5, r5, #6
 8007888:	d106      	bne.n	8007898 <_printf_common+0x48>
 800788a:	f104 0a19 	add.w	sl, r4, #25
 800788e:	68e3      	ldr	r3, [r4, #12]
 8007890:	6832      	ldr	r2, [r6, #0]
 8007892:	1a9b      	subs	r3, r3, r2
 8007894:	42ab      	cmp	r3, r5
 8007896:	dc26      	bgt.n	80078e6 <_printf_common+0x96>
 8007898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800789c:	1e13      	subs	r3, r2, #0
 800789e:	6822      	ldr	r2, [r4, #0]
 80078a0:	bf18      	it	ne
 80078a2:	2301      	movne	r3, #1
 80078a4:	0692      	lsls	r2, r2, #26
 80078a6:	d42b      	bmi.n	8007900 <_printf_common+0xb0>
 80078a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078ac:	4649      	mov	r1, r9
 80078ae:	4638      	mov	r0, r7
 80078b0:	47c0      	blx	r8
 80078b2:	3001      	adds	r0, #1
 80078b4:	d01e      	beq.n	80078f4 <_printf_common+0xa4>
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	68e5      	ldr	r5, [r4, #12]
 80078ba:	6832      	ldr	r2, [r6, #0]
 80078bc:	f003 0306 	and.w	r3, r3, #6
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	bf08      	it	eq
 80078c4:	1aad      	subeq	r5, r5, r2
 80078c6:	68a3      	ldr	r3, [r4, #8]
 80078c8:	6922      	ldr	r2, [r4, #16]
 80078ca:	bf0c      	ite	eq
 80078cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078d0:	2500      	movne	r5, #0
 80078d2:	4293      	cmp	r3, r2
 80078d4:	bfc4      	itt	gt
 80078d6:	1a9b      	subgt	r3, r3, r2
 80078d8:	18ed      	addgt	r5, r5, r3
 80078da:	2600      	movs	r6, #0
 80078dc:	341a      	adds	r4, #26
 80078de:	42b5      	cmp	r5, r6
 80078e0:	d11a      	bne.n	8007918 <_printf_common+0xc8>
 80078e2:	2000      	movs	r0, #0
 80078e4:	e008      	b.n	80078f8 <_printf_common+0xa8>
 80078e6:	2301      	movs	r3, #1
 80078e8:	4652      	mov	r2, sl
 80078ea:	4649      	mov	r1, r9
 80078ec:	4638      	mov	r0, r7
 80078ee:	47c0      	blx	r8
 80078f0:	3001      	adds	r0, #1
 80078f2:	d103      	bne.n	80078fc <_printf_common+0xac>
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078fc:	3501      	adds	r5, #1
 80078fe:	e7c6      	b.n	800788e <_printf_common+0x3e>
 8007900:	18e1      	adds	r1, r4, r3
 8007902:	1c5a      	adds	r2, r3, #1
 8007904:	2030      	movs	r0, #48	; 0x30
 8007906:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800790a:	4422      	add	r2, r4
 800790c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007910:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007914:	3302      	adds	r3, #2
 8007916:	e7c7      	b.n	80078a8 <_printf_common+0x58>
 8007918:	2301      	movs	r3, #1
 800791a:	4622      	mov	r2, r4
 800791c:	4649      	mov	r1, r9
 800791e:	4638      	mov	r0, r7
 8007920:	47c0      	blx	r8
 8007922:	3001      	adds	r0, #1
 8007924:	d0e6      	beq.n	80078f4 <_printf_common+0xa4>
 8007926:	3601      	adds	r6, #1
 8007928:	e7d9      	b.n	80078de <_printf_common+0x8e>
	...

0800792c <_printf_i>:
 800792c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007930:	7e0f      	ldrb	r7, [r1, #24]
 8007932:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007934:	2f78      	cmp	r7, #120	; 0x78
 8007936:	4691      	mov	r9, r2
 8007938:	4680      	mov	r8, r0
 800793a:	460c      	mov	r4, r1
 800793c:	469a      	mov	sl, r3
 800793e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007942:	d807      	bhi.n	8007954 <_printf_i+0x28>
 8007944:	2f62      	cmp	r7, #98	; 0x62
 8007946:	d80a      	bhi.n	800795e <_printf_i+0x32>
 8007948:	2f00      	cmp	r7, #0
 800794a:	f000 80d8 	beq.w	8007afe <_printf_i+0x1d2>
 800794e:	2f58      	cmp	r7, #88	; 0x58
 8007950:	f000 80a3 	beq.w	8007a9a <_printf_i+0x16e>
 8007954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007958:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800795c:	e03a      	b.n	80079d4 <_printf_i+0xa8>
 800795e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007962:	2b15      	cmp	r3, #21
 8007964:	d8f6      	bhi.n	8007954 <_printf_i+0x28>
 8007966:	a101      	add	r1, pc, #4	; (adr r1, 800796c <_printf_i+0x40>)
 8007968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800796c:	080079c5 	.word	0x080079c5
 8007970:	080079d9 	.word	0x080079d9
 8007974:	08007955 	.word	0x08007955
 8007978:	08007955 	.word	0x08007955
 800797c:	08007955 	.word	0x08007955
 8007980:	08007955 	.word	0x08007955
 8007984:	080079d9 	.word	0x080079d9
 8007988:	08007955 	.word	0x08007955
 800798c:	08007955 	.word	0x08007955
 8007990:	08007955 	.word	0x08007955
 8007994:	08007955 	.word	0x08007955
 8007998:	08007ae5 	.word	0x08007ae5
 800799c:	08007a09 	.word	0x08007a09
 80079a0:	08007ac7 	.word	0x08007ac7
 80079a4:	08007955 	.word	0x08007955
 80079a8:	08007955 	.word	0x08007955
 80079ac:	08007b07 	.word	0x08007b07
 80079b0:	08007955 	.word	0x08007955
 80079b4:	08007a09 	.word	0x08007a09
 80079b8:	08007955 	.word	0x08007955
 80079bc:	08007955 	.word	0x08007955
 80079c0:	08007acf 	.word	0x08007acf
 80079c4:	682b      	ldr	r3, [r5, #0]
 80079c6:	1d1a      	adds	r2, r3, #4
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	602a      	str	r2, [r5, #0]
 80079cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079d4:	2301      	movs	r3, #1
 80079d6:	e0a3      	b.n	8007b20 <_printf_i+0x1f4>
 80079d8:	6820      	ldr	r0, [r4, #0]
 80079da:	6829      	ldr	r1, [r5, #0]
 80079dc:	0606      	lsls	r6, r0, #24
 80079de:	f101 0304 	add.w	r3, r1, #4
 80079e2:	d50a      	bpl.n	80079fa <_printf_i+0xce>
 80079e4:	680e      	ldr	r6, [r1, #0]
 80079e6:	602b      	str	r3, [r5, #0]
 80079e8:	2e00      	cmp	r6, #0
 80079ea:	da03      	bge.n	80079f4 <_printf_i+0xc8>
 80079ec:	232d      	movs	r3, #45	; 0x2d
 80079ee:	4276      	negs	r6, r6
 80079f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079f4:	485e      	ldr	r0, [pc, #376]	; (8007b70 <_printf_i+0x244>)
 80079f6:	230a      	movs	r3, #10
 80079f8:	e019      	b.n	8007a2e <_printf_i+0x102>
 80079fa:	680e      	ldr	r6, [r1, #0]
 80079fc:	602b      	str	r3, [r5, #0]
 80079fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a02:	bf18      	it	ne
 8007a04:	b236      	sxthne	r6, r6
 8007a06:	e7ef      	b.n	80079e8 <_printf_i+0xbc>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	6820      	ldr	r0, [r4, #0]
 8007a0c:	1d19      	adds	r1, r3, #4
 8007a0e:	6029      	str	r1, [r5, #0]
 8007a10:	0601      	lsls	r1, r0, #24
 8007a12:	d501      	bpl.n	8007a18 <_printf_i+0xec>
 8007a14:	681e      	ldr	r6, [r3, #0]
 8007a16:	e002      	b.n	8007a1e <_printf_i+0xf2>
 8007a18:	0646      	lsls	r6, r0, #25
 8007a1a:	d5fb      	bpl.n	8007a14 <_printf_i+0xe8>
 8007a1c:	881e      	ldrh	r6, [r3, #0]
 8007a1e:	4854      	ldr	r0, [pc, #336]	; (8007b70 <_printf_i+0x244>)
 8007a20:	2f6f      	cmp	r7, #111	; 0x6f
 8007a22:	bf0c      	ite	eq
 8007a24:	2308      	moveq	r3, #8
 8007a26:	230a      	movne	r3, #10
 8007a28:	2100      	movs	r1, #0
 8007a2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a2e:	6865      	ldr	r5, [r4, #4]
 8007a30:	60a5      	str	r5, [r4, #8]
 8007a32:	2d00      	cmp	r5, #0
 8007a34:	bfa2      	ittt	ge
 8007a36:	6821      	ldrge	r1, [r4, #0]
 8007a38:	f021 0104 	bicge.w	r1, r1, #4
 8007a3c:	6021      	strge	r1, [r4, #0]
 8007a3e:	b90e      	cbnz	r6, 8007a44 <_printf_i+0x118>
 8007a40:	2d00      	cmp	r5, #0
 8007a42:	d04d      	beq.n	8007ae0 <_printf_i+0x1b4>
 8007a44:	4615      	mov	r5, r2
 8007a46:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a4a:	fb03 6711 	mls	r7, r3, r1, r6
 8007a4e:	5dc7      	ldrb	r7, [r0, r7]
 8007a50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a54:	4637      	mov	r7, r6
 8007a56:	42bb      	cmp	r3, r7
 8007a58:	460e      	mov	r6, r1
 8007a5a:	d9f4      	bls.n	8007a46 <_printf_i+0x11a>
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	d10b      	bne.n	8007a78 <_printf_i+0x14c>
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	07de      	lsls	r6, r3, #31
 8007a64:	d508      	bpl.n	8007a78 <_printf_i+0x14c>
 8007a66:	6923      	ldr	r3, [r4, #16]
 8007a68:	6861      	ldr	r1, [r4, #4]
 8007a6a:	4299      	cmp	r1, r3
 8007a6c:	bfde      	ittt	le
 8007a6e:	2330      	movle	r3, #48	; 0x30
 8007a70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a78:	1b52      	subs	r2, r2, r5
 8007a7a:	6122      	str	r2, [r4, #16]
 8007a7c:	f8cd a000 	str.w	sl, [sp]
 8007a80:	464b      	mov	r3, r9
 8007a82:	aa03      	add	r2, sp, #12
 8007a84:	4621      	mov	r1, r4
 8007a86:	4640      	mov	r0, r8
 8007a88:	f7ff fee2 	bl	8007850 <_printf_common>
 8007a8c:	3001      	adds	r0, #1
 8007a8e:	d14c      	bne.n	8007b2a <_printf_i+0x1fe>
 8007a90:	f04f 30ff 	mov.w	r0, #4294967295
 8007a94:	b004      	add	sp, #16
 8007a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9a:	4835      	ldr	r0, [pc, #212]	; (8007b70 <_printf_i+0x244>)
 8007a9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007aa0:	6829      	ldr	r1, [r5, #0]
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	f851 6b04 	ldr.w	r6, [r1], #4
 8007aa8:	6029      	str	r1, [r5, #0]
 8007aaa:	061d      	lsls	r5, r3, #24
 8007aac:	d514      	bpl.n	8007ad8 <_printf_i+0x1ac>
 8007aae:	07df      	lsls	r7, r3, #31
 8007ab0:	bf44      	itt	mi
 8007ab2:	f043 0320 	orrmi.w	r3, r3, #32
 8007ab6:	6023      	strmi	r3, [r4, #0]
 8007ab8:	b91e      	cbnz	r6, 8007ac2 <_printf_i+0x196>
 8007aba:	6823      	ldr	r3, [r4, #0]
 8007abc:	f023 0320 	bic.w	r3, r3, #32
 8007ac0:	6023      	str	r3, [r4, #0]
 8007ac2:	2310      	movs	r3, #16
 8007ac4:	e7b0      	b.n	8007a28 <_printf_i+0xfc>
 8007ac6:	6823      	ldr	r3, [r4, #0]
 8007ac8:	f043 0320 	orr.w	r3, r3, #32
 8007acc:	6023      	str	r3, [r4, #0]
 8007ace:	2378      	movs	r3, #120	; 0x78
 8007ad0:	4828      	ldr	r0, [pc, #160]	; (8007b74 <_printf_i+0x248>)
 8007ad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ad6:	e7e3      	b.n	8007aa0 <_printf_i+0x174>
 8007ad8:	0659      	lsls	r1, r3, #25
 8007ada:	bf48      	it	mi
 8007adc:	b2b6      	uxthmi	r6, r6
 8007ade:	e7e6      	b.n	8007aae <_printf_i+0x182>
 8007ae0:	4615      	mov	r5, r2
 8007ae2:	e7bb      	b.n	8007a5c <_printf_i+0x130>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	6826      	ldr	r6, [r4, #0]
 8007ae8:	6961      	ldr	r1, [r4, #20]
 8007aea:	1d18      	adds	r0, r3, #4
 8007aec:	6028      	str	r0, [r5, #0]
 8007aee:	0635      	lsls	r5, r6, #24
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	d501      	bpl.n	8007af8 <_printf_i+0x1cc>
 8007af4:	6019      	str	r1, [r3, #0]
 8007af6:	e002      	b.n	8007afe <_printf_i+0x1d2>
 8007af8:	0670      	lsls	r0, r6, #25
 8007afa:	d5fb      	bpl.n	8007af4 <_printf_i+0x1c8>
 8007afc:	8019      	strh	r1, [r3, #0]
 8007afe:	2300      	movs	r3, #0
 8007b00:	6123      	str	r3, [r4, #16]
 8007b02:	4615      	mov	r5, r2
 8007b04:	e7ba      	b.n	8007a7c <_printf_i+0x150>
 8007b06:	682b      	ldr	r3, [r5, #0]
 8007b08:	1d1a      	adds	r2, r3, #4
 8007b0a:	602a      	str	r2, [r5, #0]
 8007b0c:	681d      	ldr	r5, [r3, #0]
 8007b0e:	6862      	ldr	r2, [r4, #4]
 8007b10:	2100      	movs	r1, #0
 8007b12:	4628      	mov	r0, r5
 8007b14:	f7f8 fb6c 	bl	80001f0 <memchr>
 8007b18:	b108      	cbz	r0, 8007b1e <_printf_i+0x1f2>
 8007b1a:	1b40      	subs	r0, r0, r5
 8007b1c:	6060      	str	r0, [r4, #4]
 8007b1e:	6863      	ldr	r3, [r4, #4]
 8007b20:	6123      	str	r3, [r4, #16]
 8007b22:	2300      	movs	r3, #0
 8007b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b28:	e7a8      	b.n	8007a7c <_printf_i+0x150>
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	462a      	mov	r2, r5
 8007b2e:	4649      	mov	r1, r9
 8007b30:	4640      	mov	r0, r8
 8007b32:	47d0      	blx	sl
 8007b34:	3001      	adds	r0, #1
 8007b36:	d0ab      	beq.n	8007a90 <_printf_i+0x164>
 8007b38:	6823      	ldr	r3, [r4, #0]
 8007b3a:	079b      	lsls	r3, r3, #30
 8007b3c:	d413      	bmi.n	8007b66 <_printf_i+0x23a>
 8007b3e:	68e0      	ldr	r0, [r4, #12]
 8007b40:	9b03      	ldr	r3, [sp, #12]
 8007b42:	4298      	cmp	r0, r3
 8007b44:	bfb8      	it	lt
 8007b46:	4618      	movlt	r0, r3
 8007b48:	e7a4      	b.n	8007a94 <_printf_i+0x168>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	4632      	mov	r2, r6
 8007b4e:	4649      	mov	r1, r9
 8007b50:	4640      	mov	r0, r8
 8007b52:	47d0      	blx	sl
 8007b54:	3001      	adds	r0, #1
 8007b56:	d09b      	beq.n	8007a90 <_printf_i+0x164>
 8007b58:	3501      	adds	r5, #1
 8007b5a:	68e3      	ldr	r3, [r4, #12]
 8007b5c:	9903      	ldr	r1, [sp, #12]
 8007b5e:	1a5b      	subs	r3, r3, r1
 8007b60:	42ab      	cmp	r3, r5
 8007b62:	dcf2      	bgt.n	8007b4a <_printf_i+0x21e>
 8007b64:	e7eb      	b.n	8007b3e <_printf_i+0x212>
 8007b66:	2500      	movs	r5, #0
 8007b68:	f104 0619 	add.w	r6, r4, #25
 8007b6c:	e7f5      	b.n	8007b5a <_printf_i+0x22e>
 8007b6e:	bf00      	nop
 8007b70:	0800d1f9 	.word	0x0800d1f9
 8007b74:	0800d20a 	.word	0x0800d20a

08007b78 <_sbrk_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4d06      	ldr	r5, [pc, #24]	; (8007b94 <_sbrk_r+0x1c>)
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	4604      	mov	r4, r0
 8007b80:	4608      	mov	r0, r1
 8007b82:	602b      	str	r3, [r5, #0]
 8007b84:	f7f9 fe38 	bl	80017f8 <_sbrk>
 8007b88:	1c43      	adds	r3, r0, #1
 8007b8a:	d102      	bne.n	8007b92 <_sbrk_r+0x1a>
 8007b8c:	682b      	ldr	r3, [r5, #0]
 8007b8e:	b103      	cbz	r3, 8007b92 <_sbrk_r+0x1a>
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	bd38      	pop	{r3, r4, r5, pc}
 8007b94:	20013b3c 	.word	0x20013b3c

08007b98 <__sread>:
 8007b98:	b510      	push	{r4, lr}
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba0:	f000 fab2 	bl	8008108 <_read_r>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	bfab      	itete	ge
 8007ba8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007baa:	89a3      	ldrhlt	r3, [r4, #12]
 8007bac:	181b      	addge	r3, r3, r0
 8007bae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bb2:	bfac      	ite	ge
 8007bb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007bb6:	81a3      	strhlt	r3, [r4, #12]
 8007bb8:	bd10      	pop	{r4, pc}

08007bba <__swrite>:
 8007bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bbe:	461f      	mov	r7, r3
 8007bc0:	898b      	ldrh	r3, [r1, #12]
 8007bc2:	05db      	lsls	r3, r3, #23
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	4616      	mov	r6, r2
 8007bca:	d505      	bpl.n	8007bd8 <__swrite+0x1e>
 8007bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f000 f9c8 	bl	8007f68 <_lseek_r>
 8007bd8:	89a3      	ldrh	r3, [r4, #12]
 8007bda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007be2:	81a3      	strh	r3, [r4, #12]
 8007be4:	4632      	mov	r2, r6
 8007be6:	463b      	mov	r3, r7
 8007be8:	4628      	mov	r0, r5
 8007bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bee:	f000 b869 	b.w	8007cc4 <_write_r>

08007bf2 <__sseek>:
 8007bf2:	b510      	push	{r4, lr}
 8007bf4:	460c      	mov	r4, r1
 8007bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bfa:	f000 f9b5 	bl	8007f68 <_lseek_r>
 8007bfe:	1c43      	adds	r3, r0, #1
 8007c00:	89a3      	ldrh	r3, [r4, #12]
 8007c02:	bf15      	itete	ne
 8007c04:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c0e:	81a3      	strheq	r3, [r4, #12]
 8007c10:	bf18      	it	ne
 8007c12:	81a3      	strhne	r3, [r4, #12]
 8007c14:	bd10      	pop	{r4, pc}

08007c16 <__sclose>:
 8007c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c1a:	f000 b8d3 	b.w	8007dc4 <_close_r>
	...

08007c20 <__swbuf_r>:
 8007c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c22:	460e      	mov	r6, r1
 8007c24:	4614      	mov	r4, r2
 8007c26:	4605      	mov	r5, r0
 8007c28:	b118      	cbz	r0, 8007c32 <__swbuf_r+0x12>
 8007c2a:	6983      	ldr	r3, [r0, #24]
 8007c2c:	b90b      	cbnz	r3, 8007c32 <__swbuf_r+0x12>
 8007c2e:	f7ff fb81 	bl	8007334 <__sinit>
 8007c32:	4b21      	ldr	r3, [pc, #132]	; (8007cb8 <__swbuf_r+0x98>)
 8007c34:	429c      	cmp	r4, r3
 8007c36:	d12b      	bne.n	8007c90 <__swbuf_r+0x70>
 8007c38:	686c      	ldr	r4, [r5, #4]
 8007c3a:	69a3      	ldr	r3, [r4, #24]
 8007c3c:	60a3      	str	r3, [r4, #8]
 8007c3e:	89a3      	ldrh	r3, [r4, #12]
 8007c40:	071a      	lsls	r2, r3, #28
 8007c42:	d52f      	bpl.n	8007ca4 <__swbuf_r+0x84>
 8007c44:	6923      	ldr	r3, [r4, #16]
 8007c46:	b36b      	cbz	r3, 8007ca4 <__swbuf_r+0x84>
 8007c48:	6923      	ldr	r3, [r4, #16]
 8007c4a:	6820      	ldr	r0, [r4, #0]
 8007c4c:	1ac0      	subs	r0, r0, r3
 8007c4e:	6963      	ldr	r3, [r4, #20]
 8007c50:	b2f6      	uxtb	r6, r6
 8007c52:	4283      	cmp	r3, r0
 8007c54:	4637      	mov	r7, r6
 8007c56:	dc04      	bgt.n	8007c62 <__swbuf_r+0x42>
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	f000 f948 	bl	8007ef0 <_fflush_r>
 8007c60:	bb30      	cbnz	r0, 8007cb0 <__swbuf_r+0x90>
 8007c62:	68a3      	ldr	r3, [r4, #8]
 8007c64:	3b01      	subs	r3, #1
 8007c66:	60a3      	str	r3, [r4, #8]
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	6022      	str	r2, [r4, #0]
 8007c6e:	701e      	strb	r6, [r3, #0]
 8007c70:	6963      	ldr	r3, [r4, #20]
 8007c72:	3001      	adds	r0, #1
 8007c74:	4283      	cmp	r3, r0
 8007c76:	d004      	beq.n	8007c82 <__swbuf_r+0x62>
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	07db      	lsls	r3, r3, #31
 8007c7c:	d506      	bpl.n	8007c8c <__swbuf_r+0x6c>
 8007c7e:	2e0a      	cmp	r6, #10
 8007c80:	d104      	bne.n	8007c8c <__swbuf_r+0x6c>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4628      	mov	r0, r5
 8007c86:	f000 f933 	bl	8007ef0 <_fflush_r>
 8007c8a:	b988      	cbnz	r0, 8007cb0 <__swbuf_r+0x90>
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c90:	4b0a      	ldr	r3, [pc, #40]	; (8007cbc <__swbuf_r+0x9c>)
 8007c92:	429c      	cmp	r4, r3
 8007c94:	d101      	bne.n	8007c9a <__swbuf_r+0x7a>
 8007c96:	68ac      	ldr	r4, [r5, #8]
 8007c98:	e7cf      	b.n	8007c3a <__swbuf_r+0x1a>
 8007c9a:	4b09      	ldr	r3, [pc, #36]	; (8007cc0 <__swbuf_r+0xa0>)
 8007c9c:	429c      	cmp	r4, r3
 8007c9e:	bf08      	it	eq
 8007ca0:	68ec      	ldreq	r4, [r5, #12]
 8007ca2:	e7ca      	b.n	8007c3a <__swbuf_r+0x1a>
 8007ca4:	4621      	mov	r1, r4
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f000 f81e 	bl	8007ce8 <__swsetup_r>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d0cb      	beq.n	8007c48 <__swbuf_r+0x28>
 8007cb0:	f04f 37ff 	mov.w	r7, #4294967295
 8007cb4:	e7ea      	b.n	8007c8c <__swbuf_r+0x6c>
 8007cb6:	bf00      	nop
 8007cb8:	0800d1a8 	.word	0x0800d1a8
 8007cbc:	0800d1c8 	.word	0x0800d1c8
 8007cc0:	0800d188 	.word	0x0800d188

08007cc4 <_write_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	4d07      	ldr	r5, [pc, #28]	; (8007ce4 <_write_r+0x20>)
 8007cc8:	4604      	mov	r4, r0
 8007cca:	4608      	mov	r0, r1
 8007ccc:	4611      	mov	r1, r2
 8007cce:	2200      	movs	r2, #0
 8007cd0:	602a      	str	r2, [r5, #0]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f7f9 fd3f 	bl	8001756 <_write>
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	d102      	bne.n	8007ce2 <_write_r+0x1e>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	b103      	cbz	r3, 8007ce2 <_write_r+0x1e>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	20013b3c 	.word	0x20013b3c

08007ce8 <__swsetup_r>:
 8007ce8:	4b32      	ldr	r3, [pc, #200]	; (8007db4 <__swsetup_r+0xcc>)
 8007cea:	b570      	push	{r4, r5, r6, lr}
 8007cec:	681d      	ldr	r5, [r3, #0]
 8007cee:	4606      	mov	r6, r0
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	b125      	cbz	r5, 8007cfe <__swsetup_r+0x16>
 8007cf4:	69ab      	ldr	r3, [r5, #24]
 8007cf6:	b913      	cbnz	r3, 8007cfe <__swsetup_r+0x16>
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	f7ff fb1b 	bl	8007334 <__sinit>
 8007cfe:	4b2e      	ldr	r3, [pc, #184]	; (8007db8 <__swsetup_r+0xd0>)
 8007d00:	429c      	cmp	r4, r3
 8007d02:	d10f      	bne.n	8007d24 <__swsetup_r+0x3c>
 8007d04:	686c      	ldr	r4, [r5, #4]
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d0c:	0719      	lsls	r1, r3, #28
 8007d0e:	d42c      	bmi.n	8007d6a <__swsetup_r+0x82>
 8007d10:	06dd      	lsls	r5, r3, #27
 8007d12:	d411      	bmi.n	8007d38 <__swsetup_r+0x50>
 8007d14:	2309      	movs	r3, #9
 8007d16:	6033      	str	r3, [r6, #0]
 8007d18:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d1c:	81a3      	strh	r3, [r4, #12]
 8007d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d22:	e03e      	b.n	8007da2 <__swsetup_r+0xba>
 8007d24:	4b25      	ldr	r3, [pc, #148]	; (8007dbc <__swsetup_r+0xd4>)
 8007d26:	429c      	cmp	r4, r3
 8007d28:	d101      	bne.n	8007d2e <__swsetup_r+0x46>
 8007d2a:	68ac      	ldr	r4, [r5, #8]
 8007d2c:	e7eb      	b.n	8007d06 <__swsetup_r+0x1e>
 8007d2e:	4b24      	ldr	r3, [pc, #144]	; (8007dc0 <__swsetup_r+0xd8>)
 8007d30:	429c      	cmp	r4, r3
 8007d32:	bf08      	it	eq
 8007d34:	68ec      	ldreq	r4, [r5, #12]
 8007d36:	e7e6      	b.n	8007d06 <__swsetup_r+0x1e>
 8007d38:	0758      	lsls	r0, r3, #29
 8007d3a:	d512      	bpl.n	8007d62 <__swsetup_r+0x7a>
 8007d3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d3e:	b141      	cbz	r1, 8007d52 <__swsetup_r+0x6a>
 8007d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d44:	4299      	cmp	r1, r3
 8007d46:	d002      	beq.n	8007d4e <__swsetup_r+0x66>
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f000 f991 	bl	8008070 <_free_r>
 8007d4e:	2300      	movs	r3, #0
 8007d50:	6363      	str	r3, [r4, #52]	; 0x34
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	6063      	str	r3, [r4, #4]
 8007d5e:	6923      	ldr	r3, [r4, #16]
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	f043 0308 	orr.w	r3, r3, #8
 8007d68:	81a3      	strh	r3, [r4, #12]
 8007d6a:	6923      	ldr	r3, [r4, #16]
 8007d6c:	b94b      	cbnz	r3, 8007d82 <__swsetup_r+0x9a>
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d78:	d003      	beq.n	8007d82 <__swsetup_r+0x9a>
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	f000 f92b 	bl	8007fd8 <__smakebuf_r>
 8007d82:	89a0      	ldrh	r0, [r4, #12]
 8007d84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d88:	f010 0301 	ands.w	r3, r0, #1
 8007d8c:	d00a      	beq.n	8007da4 <__swsetup_r+0xbc>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	60a3      	str	r3, [r4, #8]
 8007d92:	6963      	ldr	r3, [r4, #20]
 8007d94:	425b      	negs	r3, r3
 8007d96:	61a3      	str	r3, [r4, #24]
 8007d98:	6923      	ldr	r3, [r4, #16]
 8007d9a:	b943      	cbnz	r3, 8007dae <__swsetup_r+0xc6>
 8007d9c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007da0:	d1ba      	bne.n	8007d18 <__swsetup_r+0x30>
 8007da2:	bd70      	pop	{r4, r5, r6, pc}
 8007da4:	0781      	lsls	r1, r0, #30
 8007da6:	bf58      	it	pl
 8007da8:	6963      	ldrpl	r3, [r4, #20]
 8007daa:	60a3      	str	r3, [r4, #8]
 8007dac:	e7f4      	b.n	8007d98 <__swsetup_r+0xb0>
 8007dae:	2000      	movs	r0, #0
 8007db0:	e7f7      	b.n	8007da2 <__swsetup_r+0xba>
 8007db2:	bf00      	nop
 8007db4:	200000b4 	.word	0x200000b4
 8007db8:	0800d1a8 	.word	0x0800d1a8
 8007dbc:	0800d1c8 	.word	0x0800d1c8
 8007dc0:	0800d188 	.word	0x0800d188

08007dc4 <_close_r>:
 8007dc4:	b538      	push	{r3, r4, r5, lr}
 8007dc6:	4d06      	ldr	r5, [pc, #24]	; (8007de0 <_close_r+0x1c>)
 8007dc8:	2300      	movs	r3, #0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	4608      	mov	r0, r1
 8007dce:	602b      	str	r3, [r5, #0]
 8007dd0:	f7f9 fcdd 	bl	800178e <_close>
 8007dd4:	1c43      	adds	r3, r0, #1
 8007dd6:	d102      	bne.n	8007dde <_close_r+0x1a>
 8007dd8:	682b      	ldr	r3, [r5, #0]
 8007dda:	b103      	cbz	r3, 8007dde <_close_r+0x1a>
 8007ddc:	6023      	str	r3, [r4, #0]
 8007dde:	bd38      	pop	{r3, r4, r5, pc}
 8007de0:	20013b3c 	.word	0x20013b3c

08007de4 <__sflush_r>:
 8007de4:	898a      	ldrh	r2, [r1, #12]
 8007de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dea:	4605      	mov	r5, r0
 8007dec:	0710      	lsls	r0, r2, #28
 8007dee:	460c      	mov	r4, r1
 8007df0:	d458      	bmi.n	8007ea4 <__sflush_r+0xc0>
 8007df2:	684b      	ldr	r3, [r1, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	dc05      	bgt.n	8007e04 <__sflush_r+0x20>
 8007df8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	dc02      	bgt.n	8007e04 <__sflush_r+0x20>
 8007dfe:	2000      	movs	r0, #0
 8007e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e06:	2e00      	cmp	r6, #0
 8007e08:	d0f9      	beq.n	8007dfe <__sflush_r+0x1a>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e10:	682f      	ldr	r7, [r5, #0]
 8007e12:	602b      	str	r3, [r5, #0]
 8007e14:	d032      	beq.n	8007e7c <__sflush_r+0x98>
 8007e16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	075a      	lsls	r2, r3, #29
 8007e1c:	d505      	bpl.n	8007e2a <__sflush_r+0x46>
 8007e1e:	6863      	ldr	r3, [r4, #4]
 8007e20:	1ac0      	subs	r0, r0, r3
 8007e22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e24:	b10b      	cbz	r3, 8007e2a <__sflush_r+0x46>
 8007e26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e28:	1ac0      	subs	r0, r0, r3
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e30:	6a21      	ldr	r1, [r4, #32]
 8007e32:	4628      	mov	r0, r5
 8007e34:	47b0      	blx	r6
 8007e36:	1c43      	adds	r3, r0, #1
 8007e38:	89a3      	ldrh	r3, [r4, #12]
 8007e3a:	d106      	bne.n	8007e4a <__sflush_r+0x66>
 8007e3c:	6829      	ldr	r1, [r5, #0]
 8007e3e:	291d      	cmp	r1, #29
 8007e40:	d82c      	bhi.n	8007e9c <__sflush_r+0xb8>
 8007e42:	4a2a      	ldr	r2, [pc, #168]	; (8007eec <__sflush_r+0x108>)
 8007e44:	40ca      	lsrs	r2, r1
 8007e46:	07d6      	lsls	r6, r2, #31
 8007e48:	d528      	bpl.n	8007e9c <__sflush_r+0xb8>
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	6062      	str	r2, [r4, #4]
 8007e4e:	04d9      	lsls	r1, r3, #19
 8007e50:	6922      	ldr	r2, [r4, #16]
 8007e52:	6022      	str	r2, [r4, #0]
 8007e54:	d504      	bpl.n	8007e60 <__sflush_r+0x7c>
 8007e56:	1c42      	adds	r2, r0, #1
 8007e58:	d101      	bne.n	8007e5e <__sflush_r+0x7a>
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	b903      	cbnz	r3, 8007e60 <__sflush_r+0x7c>
 8007e5e:	6560      	str	r0, [r4, #84]	; 0x54
 8007e60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e62:	602f      	str	r7, [r5, #0]
 8007e64:	2900      	cmp	r1, #0
 8007e66:	d0ca      	beq.n	8007dfe <__sflush_r+0x1a>
 8007e68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e6c:	4299      	cmp	r1, r3
 8007e6e:	d002      	beq.n	8007e76 <__sflush_r+0x92>
 8007e70:	4628      	mov	r0, r5
 8007e72:	f000 f8fd 	bl	8008070 <_free_r>
 8007e76:	2000      	movs	r0, #0
 8007e78:	6360      	str	r0, [r4, #52]	; 0x34
 8007e7a:	e7c1      	b.n	8007e00 <__sflush_r+0x1c>
 8007e7c:	6a21      	ldr	r1, [r4, #32]
 8007e7e:	2301      	movs	r3, #1
 8007e80:	4628      	mov	r0, r5
 8007e82:	47b0      	blx	r6
 8007e84:	1c41      	adds	r1, r0, #1
 8007e86:	d1c7      	bne.n	8007e18 <__sflush_r+0x34>
 8007e88:	682b      	ldr	r3, [r5, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d0c4      	beq.n	8007e18 <__sflush_r+0x34>
 8007e8e:	2b1d      	cmp	r3, #29
 8007e90:	d001      	beq.n	8007e96 <__sflush_r+0xb2>
 8007e92:	2b16      	cmp	r3, #22
 8007e94:	d101      	bne.n	8007e9a <__sflush_r+0xb6>
 8007e96:	602f      	str	r7, [r5, #0]
 8007e98:	e7b1      	b.n	8007dfe <__sflush_r+0x1a>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ea0:	81a3      	strh	r3, [r4, #12]
 8007ea2:	e7ad      	b.n	8007e00 <__sflush_r+0x1c>
 8007ea4:	690f      	ldr	r7, [r1, #16]
 8007ea6:	2f00      	cmp	r7, #0
 8007ea8:	d0a9      	beq.n	8007dfe <__sflush_r+0x1a>
 8007eaa:	0793      	lsls	r3, r2, #30
 8007eac:	680e      	ldr	r6, [r1, #0]
 8007eae:	bf08      	it	eq
 8007eb0:	694b      	ldreq	r3, [r1, #20]
 8007eb2:	600f      	str	r7, [r1, #0]
 8007eb4:	bf18      	it	ne
 8007eb6:	2300      	movne	r3, #0
 8007eb8:	eba6 0807 	sub.w	r8, r6, r7
 8007ebc:	608b      	str	r3, [r1, #8]
 8007ebe:	f1b8 0f00 	cmp.w	r8, #0
 8007ec2:	dd9c      	ble.n	8007dfe <__sflush_r+0x1a>
 8007ec4:	6a21      	ldr	r1, [r4, #32]
 8007ec6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ec8:	4643      	mov	r3, r8
 8007eca:	463a      	mov	r2, r7
 8007ecc:	4628      	mov	r0, r5
 8007ece:	47b0      	blx	r6
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	dc06      	bgt.n	8007ee2 <__sflush_r+0xfe>
 8007ed4:	89a3      	ldrh	r3, [r4, #12]
 8007ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eda:	81a3      	strh	r3, [r4, #12]
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee0:	e78e      	b.n	8007e00 <__sflush_r+0x1c>
 8007ee2:	4407      	add	r7, r0
 8007ee4:	eba8 0800 	sub.w	r8, r8, r0
 8007ee8:	e7e9      	b.n	8007ebe <__sflush_r+0xda>
 8007eea:	bf00      	nop
 8007eec:	20400001 	.word	0x20400001

08007ef0 <_fflush_r>:
 8007ef0:	b538      	push	{r3, r4, r5, lr}
 8007ef2:	690b      	ldr	r3, [r1, #16]
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	b913      	cbnz	r3, 8007f00 <_fflush_r+0x10>
 8007efa:	2500      	movs	r5, #0
 8007efc:	4628      	mov	r0, r5
 8007efe:	bd38      	pop	{r3, r4, r5, pc}
 8007f00:	b118      	cbz	r0, 8007f0a <_fflush_r+0x1a>
 8007f02:	6983      	ldr	r3, [r0, #24]
 8007f04:	b90b      	cbnz	r3, 8007f0a <_fflush_r+0x1a>
 8007f06:	f7ff fa15 	bl	8007334 <__sinit>
 8007f0a:	4b14      	ldr	r3, [pc, #80]	; (8007f5c <_fflush_r+0x6c>)
 8007f0c:	429c      	cmp	r4, r3
 8007f0e:	d11b      	bne.n	8007f48 <_fflush_r+0x58>
 8007f10:	686c      	ldr	r4, [r5, #4]
 8007f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0ef      	beq.n	8007efa <_fflush_r+0xa>
 8007f1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f1c:	07d0      	lsls	r0, r2, #31
 8007f1e:	d404      	bmi.n	8007f2a <_fflush_r+0x3a>
 8007f20:	0599      	lsls	r1, r3, #22
 8007f22:	d402      	bmi.n	8007f2a <_fflush_r+0x3a>
 8007f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f26:	f7ff faa3 	bl	8007470 <__retarget_lock_acquire_recursive>
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	f7ff ff59 	bl	8007de4 <__sflush_r>
 8007f32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f34:	07da      	lsls	r2, r3, #31
 8007f36:	4605      	mov	r5, r0
 8007f38:	d4e0      	bmi.n	8007efc <_fflush_r+0xc>
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	059b      	lsls	r3, r3, #22
 8007f3e:	d4dd      	bmi.n	8007efc <_fflush_r+0xc>
 8007f40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f42:	f7ff fa96 	bl	8007472 <__retarget_lock_release_recursive>
 8007f46:	e7d9      	b.n	8007efc <_fflush_r+0xc>
 8007f48:	4b05      	ldr	r3, [pc, #20]	; (8007f60 <_fflush_r+0x70>)
 8007f4a:	429c      	cmp	r4, r3
 8007f4c:	d101      	bne.n	8007f52 <_fflush_r+0x62>
 8007f4e:	68ac      	ldr	r4, [r5, #8]
 8007f50:	e7df      	b.n	8007f12 <_fflush_r+0x22>
 8007f52:	4b04      	ldr	r3, [pc, #16]	; (8007f64 <_fflush_r+0x74>)
 8007f54:	429c      	cmp	r4, r3
 8007f56:	bf08      	it	eq
 8007f58:	68ec      	ldreq	r4, [r5, #12]
 8007f5a:	e7da      	b.n	8007f12 <_fflush_r+0x22>
 8007f5c:	0800d1a8 	.word	0x0800d1a8
 8007f60:	0800d1c8 	.word	0x0800d1c8
 8007f64:	0800d188 	.word	0x0800d188

08007f68 <_lseek_r>:
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	4d07      	ldr	r5, [pc, #28]	; (8007f88 <_lseek_r+0x20>)
 8007f6c:	4604      	mov	r4, r0
 8007f6e:	4608      	mov	r0, r1
 8007f70:	4611      	mov	r1, r2
 8007f72:	2200      	movs	r2, #0
 8007f74:	602a      	str	r2, [r5, #0]
 8007f76:	461a      	mov	r2, r3
 8007f78:	f7f9 fc30 	bl	80017dc <_lseek>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	d102      	bne.n	8007f86 <_lseek_r+0x1e>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	b103      	cbz	r3, 8007f86 <_lseek_r+0x1e>
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	bd38      	pop	{r3, r4, r5, pc}
 8007f88:	20013b3c 	.word	0x20013b3c

08007f8c <__swhatbuf_r>:
 8007f8c:	b570      	push	{r4, r5, r6, lr}
 8007f8e:	460e      	mov	r6, r1
 8007f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f94:	2900      	cmp	r1, #0
 8007f96:	b096      	sub	sp, #88	; 0x58
 8007f98:	4614      	mov	r4, r2
 8007f9a:	461d      	mov	r5, r3
 8007f9c:	da08      	bge.n	8007fb0 <__swhatbuf_r+0x24>
 8007f9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	602a      	str	r2, [r5, #0]
 8007fa6:	061a      	lsls	r2, r3, #24
 8007fa8:	d410      	bmi.n	8007fcc <__swhatbuf_r+0x40>
 8007faa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fae:	e00e      	b.n	8007fce <__swhatbuf_r+0x42>
 8007fb0:	466a      	mov	r2, sp
 8007fb2:	f000 f8bb 	bl	800812c <_fstat_r>
 8007fb6:	2800      	cmp	r0, #0
 8007fb8:	dbf1      	blt.n	8007f9e <__swhatbuf_r+0x12>
 8007fba:	9a01      	ldr	r2, [sp, #4]
 8007fbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fc4:	425a      	negs	r2, r3
 8007fc6:	415a      	adcs	r2, r3
 8007fc8:	602a      	str	r2, [r5, #0]
 8007fca:	e7ee      	b.n	8007faa <__swhatbuf_r+0x1e>
 8007fcc:	2340      	movs	r3, #64	; 0x40
 8007fce:	2000      	movs	r0, #0
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	b016      	add	sp, #88	; 0x58
 8007fd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007fd8 <__smakebuf_r>:
 8007fd8:	898b      	ldrh	r3, [r1, #12]
 8007fda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fdc:	079d      	lsls	r5, r3, #30
 8007fde:	4606      	mov	r6, r0
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	d507      	bpl.n	8007ff4 <__smakebuf_r+0x1c>
 8007fe4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	2301      	movs	r3, #1
 8007fee:	6163      	str	r3, [r4, #20]
 8007ff0:	b002      	add	sp, #8
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}
 8007ff4:	ab01      	add	r3, sp, #4
 8007ff6:	466a      	mov	r2, sp
 8007ff8:	f7ff ffc8 	bl	8007f8c <__swhatbuf_r>
 8007ffc:	9900      	ldr	r1, [sp, #0]
 8007ffe:	4605      	mov	r5, r0
 8008000:	4630      	mov	r0, r6
 8008002:	f7ff fa57 	bl	80074b4 <_malloc_r>
 8008006:	b948      	cbnz	r0, 800801c <__smakebuf_r+0x44>
 8008008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800c:	059a      	lsls	r2, r3, #22
 800800e:	d4ef      	bmi.n	8007ff0 <__smakebuf_r+0x18>
 8008010:	f023 0303 	bic.w	r3, r3, #3
 8008014:	f043 0302 	orr.w	r3, r3, #2
 8008018:	81a3      	strh	r3, [r4, #12]
 800801a:	e7e3      	b.n	8007fe4 <__smakebuf_r+0xc>
 800801c:	4b0d      	ldr	r3, [pc, #52]	; (8008054 <__smakebuf_r+0x7c>)
 800801e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	6020      	str	r0, [r4, #0]
 8008024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008028:	81a3      	strh	r3, [r4, #12]
 800802a:	9b00      	ldr	r3, [sp, #0]
 800802c:	6163      	str	r3, [r4, #20]
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	6120      	str	r0, [r4, #16]
 8008032:	b15b      	cbz	r3, 800804c <__smakebuf_r+0x74>
 8008034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008038:	4630      	mov	r0, r6
 800803a:	f000 f889 	bl	8008150 <_isatty_r>
 800803e:	b128      	cbz	r0, 800804c <__smakebuf_r+0x74>
 8008040:	89a3      	ldrh	r3, [r4, #12]
 8008042:	f023 0303 	bic.w	r3, r3, #3
 8008046:	f043 0301 	orr.w	r3, r3, #1
 800804a:	81a3      	strh	r3, [r4, #12]
 800804c:	89a0      	ldrh	r0, [r4, #12]
 800804e:	4305      	orrs	r5, r0
 8008050:	81a5      	strh	r5, [r4, #12]
 8008052:	e7cd      	b.n	8007ff0 <__smakebuf_r+0x18>
 8008054:	080072cd 	.word	0x080072cd

08008058 <__malloc_lock>:
 8008058:	4801      	ldr	r0, [pc, #4]	; (8008060 <__malloc_lock+0x8>)
 800805a:	f7ff ba09 	b.w	8007470 <__retarget_lock_acquire_recursive>
 800805e:	bf00      	nop
 8008060:	20013b30 	.word	0x20013b30

08008064 <__malloc_unlock>:
 8008064:	4801      	ldr	r0, [pc, #4]	; (800806c <__malloc_unlock+0x8>)
 8008066:	f7ff ba04 	b.w	8007472 <__retarget_lock_release_recursive>
 800806a:	bf00      	nop
 800806c:	20013b30 	.word	0x20013b30

08008070 <_free_r>:
 8008070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008072:	2900      	cmp	r1, #0
 8008074:	d044      	beq.n	8008100 <_free_r+0x90>
 8008076:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800807a:	9001      	str	r0, [sp, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	f1a1 0404 	sub.w	r4, r1, #4
 8008082:	bfb8      	it	lt
 8008084:	18e4      	addlt	r4, r4, r3
 8008086:	f7ff ffe7 	bl	8008058 <__malloc_lock>
 800808a:	4a1e      	ldr	r2, [pc, #120]	; (8008104 <_free_r+0x94>)
 800808c:	9801      	ldr	r0, [sp, #4]
 800808e:	6813      	ldr	r3, [r2, #0]
 8008090:	b933      	cbnz	r3, 80080a0 <_free_r+0x30>
 8008092:	6063      	str	r3, [r4, #4]
 8008094:	6014      	str	r4, [r2, #0]
 8008096:	b003      	add	sp, #12
 8008098:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800809c:	f7ff bfe2 	b.w	8008064 <__malloc_unlock>
 80080a0:	42a3      	cmp	r3, r4
 80080a2:	d908      	bls.n	80080b6 <_free_r+0x46>
 80080a4:	6825      	ldr	r5, [r4, #0]
 80080a6:	1961      	adds	r1, r4, r5
 80080a8:	428b      	cmp	r3, r1
 80080aa:	bf01      	itttt	eq
 80080ac:	6819      	ldreq	r1, [r3, #0]
 80080ae:	685b      	ldreq	r3, [r3, #4]
 80080b0:	1949      	addeq	r1, r1, r5
 80080b2:	6021      	streq	r1, [r4, #0]
 80080b4:	e7ed      	b.n	8008092 <_free_r+0x22>
 80080b6:	461a      	mov	r2, r3
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	b10b      	cbz	r3, 80080c0 <_free_r+0x50>
 80080bc:	42a3      	cmp	r3, r4
 80080be:	d9fa      	bls.n	80080b6 <_free_r+0x46>
 80080c0:	6811      	ldr	r1, [r2, #0]
 80080c2:	1855      	adds	r5, r2, r1
 80080c4:	42a5      	cmp	r5, r4
 80080c6:	d10b      	bne.n	80080e0 <_free_r+0x70>
 80080c8:	6824      	ldr	r4, [r4, #0]
 80080ca:	4421      	add	r1, r4
 80080cc:	1854      	adds	r4, r2, r1
 80080ce:	42a3      	cmp	r3, r4
 80080d0:	6011      	str	r1, [r2, #0]
 80080d2:	d1e0      	bne.n	8008096 <_free_r+0x26>
 80080d4:	681c      	ldr	r4, [r3, #0]
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	6053      	str	r3, [r2, #4]
 80080da:	4421      	add	r1, r4
 80080dc:	6011      	str	r1, [r2, #0]
 80080de:	e7da      	b.n	8008096 <_free_r+0x26>
 80080e0:	d902      	bls.n	80080e8 <_free_r+0x78>
 80080e2:	230c      	movs	r3, #12
 80080e4:	6003      	str	r3, [r0, #0]
 80080e6:	e7d6      	b.n	8008096 <_free_r+0x26>
 80080e8:	6825      	ldr	r5, [r4, #0]
 80080ea:	1961      	adds	r1, r4, r5
 80080ec:	428b      	cmp	r3, r1
 80080ee:	bf04      	itt	eq
 80080f0:	6819      	ldreq	r1, [r3, #0]
 80080f2:	685b      	ldreq	r3, [r3, #4]
 80080f4:	6063      	str	r3, [r4, #4]
 80080f6:	bf04      	itt	eq
 80080f8:	1949      	addeq	r1, r1, r5
 80080fa:	6021      	streq	r1, [r4, #0]
 80080fc:	6054      	str	r4, [r2, #4]
 80080fe:	e7ca      	b.n	8008096 <_free_r+0x26>
 8008100:	b003      	add	sp, #12
 8008102:	bd30      	pop	{r4, r5, pc}
 8008104:	20013b34 	.word	0x20013b34

08008108 <_read_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	4d07      	ldr	r5, [pc, #28]	; (8008128 <_read_r+0x20>)
 800810c:	4604      	mov	r4, r0
 800810e:	4608      	mov	r0, r1
 8008110:	4611      	mov	r1, r2
 8008112:	2200      	movs	r2, #0
 8008114:	602a      	str	r2, [r5, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	f7f9 fb00 	bl	800171c <_read>
 800811c:	1c43      	adds	r3, r0, #1
 800811e:	d102      	bne.n	8008126 <_read_r+0x1e>
 8008120:	682b      	ldr	r3, [r5, #0]
 8008122:	b103      	cbz	r3, 8008126 <_read_r+0x1e>
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	bd38      	pop	{r3, r4, r5, pc}
 8008128:	20013b3c 	.word	0x20013b3c

0800812c <_fstat_r>:
 800812c:	b538      	push	{r3, r4, r5, lr}
 800812e:	4d07      	ldr	r5, [pc, #28]	; (800814c <_fstat_r+0x20>)
 8008130:	2300      	movs	r3, #0
 8008132:	4604      	mov	r4, r0
 8008134:	4608      	mov	r0, r1
 8008136:	4611      	mov	r1, r2
 8008138:	602b      	str	r3, [r5, #0]
 800813a:	f7f9 fb34 	bl	80017a6 <_fstat>
 800813e:	1c43      	adds	r3, r0, #1
 8008140:	d102      	bne.n	8008148 <_fstat_r+0x1c>
 8008142:	682b      	ldr	r3, [r5, #0]
 8008144:	b103      	cbz	r3, 8008148 <_fstat_r+0x1c>
 8008146:	6023      	str	r3, [r4, #0]
 8008148:	bd38      	pop	{r3, r4, r5, pc}
 800814a:	bf00      	nop
 800814c:	20013b3c 	.word	0x20013b3c

08008150 <_isatty_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4d06      	ldr	r5, [pc, #24]	; (800816c <_isatty_r+0x1c>)
 8008154:	2300      	movs	r3, #0
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	602b      	str	r3, [r5, #0]
 800815c:	f7f9 fb33 	bl	80017c6 <_isatty>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_isatty_r+0x1a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_isatty_r+0x1a>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20013b3c 	.word	0x20013b3c

08008170 <_init>:
 8008170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008172:	bf00      	nop
 8008174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008176:	bc08      	pop	{r3}
 8008178:	469e      	mov	lr, r3
 800817a:	4770      	bx	lr

0800817c <_fini>:
 800817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817e:	bf00      	nop
 8008180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008182:	bc08      	pop	{r3}
 8008184:	469e      	mov	lr, r3
 8008186:	4770      	bx	lr
