WARNING | 2018-07-07 18:49:59,157 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
vpsrlvd_ymm_ymm_ymm.exe
IRSB {
   t0:Ity_V256 t1:Ity_V256 t2:Ity_V128 t3:Ity_V128 t4:Ity_I64 t5:Ity_I64 t6:Ity_I32 t7:Ity_I32 t8:Ity_I32 t9:Ity_I32 t10:Ity_I64 t11:Ity_I64 t12:Ity_I32 t13:Ity_I32 t14:Ity_I32 t15:Ity_I32 t16:Ity_V128 t17:Ity_V128 t18:Ity_I64 t19:Ity_I64 t20:Ity_I32 t21:Ity_I32 t22:Ity_I32 t23:Ity_I32 t24:Ity_I64 t25:Ity_I64 t26:Ity_I32 t27:Ity_I32 t28:Ity_I32 t29:Ity_I32 t30:Ity_I8 t31:Ity_I32 t32:Ity_I1 t33:Ity_I32 t34:Ity_I8 t35:Ity_I32 t36:Ity_I1 t37:Ity_I32 t38:Ity_I8 t39:Ity_I32 t40:Ity_I1 t41:Ity_I32 t42:Ity_I8 t43:Ity_I32 t44:Ity_I1 t45:Ity_I32 t46:Ity_I8 t47:Ity_I32 t48:Ity_I1 t49:Ity_I32 t50:Ity_I8 t51:Ity_I32 t52:Ity_I1 t53:Ity_I32 t54:Ity_I8 t55:Ity_I32 t56:Ity_I1 t57:Ity_I32 t58:Ity_I8 t59:Ity_I32 t60:Ity_I1 t61:Ity_I32 t62:Ity_I64 t63:Ity_I64 t64:Ity_I64 t65:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:V256(ymm3)
   02 | t1 = GET:V256(ymm2)
   03 | t2 = V256toV128_1(t1)
   04 | t3 = V256toV128_0(t1)
   05 | t4 = V128HIto64(t2)
   06 | t5 = V128to64(t2)
   07 | t6 = 64to32(t5)
   08 | t7 = 64HIto32(t5)
   09 | t8 = 64to32(t4)
   10 | t9 = 64HIto32(t4)
   11 | t10 = V128HIto64(t3)
   12 | t11 = V128to64(t3)
   13 | t12 = 64to32(t11)
   14 | t13 = 64HIto32(t11)
   15 | t14 = 64to32(t10)
   16 | t15 = 64HIto32(t10)
   17 | t16 = V256toV128_1(t0)
   18 | t17 = V256toV128_0(t0)
   19 | t18 = V128HIto64(t16)
   20 | t19 = V128to64(t16)
   21 | t20 = 64to32(t19)
   22 | t21 = 64HIto32(t19)
   23 | t22 = 64to32(t18)
   24 | t23 = 64HIto32(t18)
   25 | t24 = V128HIto64(t17)
   26 | t25 = V128to64(t17)
   27 | t26 = 64to32(t25)
   28 | t27 = 64HIto32(t25)
   29 | t28 = 64to32(t24)
   30 | t29 = 64HIto32(t24)
   31 | t30 = 32to8(t26)
   32 | t31 = Shr32(t12,t30)
   33 | t32 = CmpLT32U(t26,0x00000020)
   34 | t33 = ITE(t32,t31,0x00000000)
   35 | t34 = 32to8(t27)
   36 | t35 = Shr32(t13,t34)
   37 | t36 = CmpLT32U(t27,0x00000020)
   38 | t37 = ITE(t36,t35,0x00000000)
   39 | t38 = 32to8(t28)
   40 | t39 = Shr32(t14,t38)
   41 | t40 = CmpLT32U(t28,0x00000020)
   42 | t41 = ITE(t40,t39,0x00000000)
   43 | t42 = 32to8(t29)
   44 | t43 = Shr32(t15,t42)
   45 | t44 = CmpLT32U(t29,0x00000020)
   46 | t45 = ITE(t44,t43,0x00000000)
   47 | t46 = 32to8(t20)
   48 | t47 = Shr32(t6,t46)
   49 | t48 = CmpLT32U(t20,0x00000020)
   50 | t49 = ITE(t48,t47,0x00000000)
   51 | t50 = 32to8(t21)
   52 | t51 = Shr32(t7,t50)
   53 | t52 = CmpLT32U(t21,0x00000020)
   54 | t53 = ITE(t52,t51,0x00000000)
   55 | t54 = 32to8(t22)
   56 | t55 = Shr32(t8,t54)
   57 | t56 = CmpLT32U(t22,0x00000020)
   58 | t57 = ITE(t56,t55,0x00000000)
   59 | t58 = 32to8(t23)
   60 | t59 = Shr32(t9,t58)
   61 | t60 = CmpLT32U(t23,0x00000020)
   62 | t61 = ITE(t60,t59,0x00000000)
   63 | PUT(ymm1) = t33
   64 | PUT(260) = t37
   65 | PUT(264) = t41
   66 | PUT(268) = t45
   67 | PUT(272) = t49
   68 | PUT(276) = t53
   69 | PUT(280) = t57
   70 | PUT(284) = t61
   71 | PUT(pc) = 0x000000000040007d
   72 | ------ IMark(0x40007d, 1, 0) ------
   73 | t62 = GET:I64(rsp)
   74 | t63 = LDle:I64(t62)
   75 | t64 = Add64(t62,0x0000000000000008)
   76 | PUT(rsp) = t64
   77 | t65 = Sub64(t64,0x0000000000000080)
   78 | ====== AbiHint(0xt65, 128, t63) ======
   NEXT: PUT(rip) = t63; Ijk_Ret
}
