
---------- Begin Simulation Statistics ----------
host_inst_rate                                 375439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 376536                       # Number of bytes of host memory used
host_seconds                                    53.27                       # Real time elapsed on the host
host_tick_rate                              449363999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023938                       # Number of seconds simulated
sim_ticks                                 23938137000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4694912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33632.180978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29642.842390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4277072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14052870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.088998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               417840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4018650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 81771.734327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 78393.161500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2083229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16714878442                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.089354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              204409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           132211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5659829474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72198                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40929.788827                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.032463                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           93525                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3827958500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49446.039997                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46583.336016                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6360301                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30767748942                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089115                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                622249                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             414481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   9678479974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996192                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000487                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.100952                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.499143                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49446.039997                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46583.336016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6360301                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30767748942                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089115                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               622249                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            414481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   9678479974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167874                       # number of replacements
system.cpu.dcache.sampled_refs                 168898                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.851382                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6423607                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525121049000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72159                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13667523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 78886.986301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 78486.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13667231                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       23035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  292                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     18052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        71125                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59165.502165                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       284500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13667523                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 78886.986301                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 78486.956522                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13667231                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        23035000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   292                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     18052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207709                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.346786                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13667523                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 78886.986301                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 78486.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13667231                       # number of overall hits
system.cpu.icache.overall_miss_latency       23035000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  292                       # number of overall misses
system.cpu.icache.overall_mshr_hits                61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     18052000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.346786                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13667231                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70375.517106                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6580321976                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 93503                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     93778.591779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 78746.094361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1387                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2995382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.958383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31941                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2515229000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.958383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 31941                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79288.362400                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  69421.079560                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          99333                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2891488000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.268540                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        36468                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      5194                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2170936000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.230278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   31272                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65962.258503                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50237.573964                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2563952988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1952734500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72159                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.759560                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169129                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86054.027979                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   74132.931517                       # average overall mshr miss latency
system.l2.demand_hits                          100720                       # number of demand (read+write) hits
system.l2.demand_miss_latency              5886870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.404478                       # miss rate for demand accesses
system.l2.demand_misses                         68409                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       5194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4686165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.373756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    63213                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.458334                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.108917                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7509.350199                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1784.503045                       # Average occupied blocks per context
system.l2.overall_accesses                     169129                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86054.027979                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  71891.108604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         100720                       # number of overall hits
system.l2.overall_miss_latency             5886870000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.404478                       # miss rate for overall accesses
system.l2.overall_misses                        68409                       # number of overall misses
system.l2.overall_mshr_hits                      5194                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11266486976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.926606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  156716                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.729057                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         68169                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        41313                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               5                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       140216                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            93503                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         5395                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          92641                       # number of replacements
system.l2.sampled_refs                         102824                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9293.853243                       # Cycle average of tags in use
system.l2.total_refs                           180925                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44539                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31942556                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1986753                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2072621                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50555                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2080974                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2096564                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7551                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       206248                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13896950                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.722318                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.746581                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10956241     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       737129      5.30%     84.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       586563      4.22%     88.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       485250      3.49%     91.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       400433      2.88%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        88071      0.63%     95.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79157      0.57%     95.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       357858      2.58%     98.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       206248      1.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13896950                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50447                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8344819                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.593371                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.593371                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1298406                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7644                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25078736                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8306856                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4234516                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1472035                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          458                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57171                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5194793                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5005492                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189301                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3994992                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3808186                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186806                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199801                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197306                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2495                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2096564                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3662983                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8822471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31945267                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        972851                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131580                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3663041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1994304                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.004885                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15368985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.078554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.210474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10209524     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         583442      3.80%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          50000      0.33%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37875      0.25%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         502651      3.27%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43288      0.28%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         753734      4.90%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1109016      7.22%     86.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2079455     13.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15368985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                564732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1031906                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73833                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.065532                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6483481                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336579                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7703145                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15273493                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.813076                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6263244                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.958564                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15476242                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62083                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        534526                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5373136                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       111689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849739                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18519917                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5146902                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       301835                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16977892                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1472035                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10432                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1476647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1582                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64446                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2429243                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       553352                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64446                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.627600                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.627600                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8812579     51.00%     51.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4048      0.02%     51.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866922      5.02%     56.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     56.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019337      5.90%     61.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          667      0.00%     61.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5221827     30.22%     92.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350895      7.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17279729                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56160                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003250                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          782      1.39%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          704      1.25%      2.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42933     76.45%     79.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           10      0.02%     79.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11216     19.97%     99.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          515      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15368985                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.124325                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.840347                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9747444     63.42%     63.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1615010     10.51%     73.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       724851      4.72%     78.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1169082      7.61%     86.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908235      5.91%     92.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254012      1.65%     93.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       855385      5.57%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        87267      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7699      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15368985                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.084476                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18446084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17279729                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8378742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11564                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3862484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3663013                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3662983                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986115                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999128                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5373136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15933717                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1030110                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21453                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8398290                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       246782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12581                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34952428                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24591476                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17099425                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4197810                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1472035                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       270739                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10059962                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       472552                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8774                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
