==39310== Cachegrind, a cache and branch-prediction profiler
==39310== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39310== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39310== Command: ./sift .
==39310== 
--39310-- warning: L3 cache found, using its data for the LL simulation.
--39310-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39310-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39310== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39310== (see section Limitations in user manual)
==39310== NOTE: further instances of this message will not be shown
==39310== 
==39310== I   refs:      3,167,698,658
==39310== I1  misses:            2,068
==39310== LLi misses:            1,986
==39310== I1  miss rate:          0.00%
==39310== LLi miss rate:          0.00%
==39310== 
==39310== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39310== D1  misses:       51,073,003  ( 38,659,771 rd   +  12,413,232 wr)
==39310== LLd misses:        3,709,230  (  1,940,927 rd   +   1,768,303 wr)
==39310== D1  miss rate:           5.2% (        5.7%     +         4.2%  )
==39310== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39310== 
==39310== LL refs:          51,075,071  ( 38,661,839 rd   +  12,413,232 wr)
==39310== LL misses:         3,711,216  (  1,942,913 rd   +   1,768,303 wr)
==39310== LL miss rate:            0.1% (        0.1%     +         0.6%  )
