Classic Timing Analyzer report for ProjetoCPU
Thu Oct 17 11:44:59 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.278 ns                        ; Registrador:B_Control|Saida[3] ; overfloww                      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 104.70 MHz ( period = 9.551 ns ) ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 104.70 MHz ( period = 9.551 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.356 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.355 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 104.99 MHz ( period = 9.525 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 104.99 MHz ( period = 9.525 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 105.00 MHz ( period = 9.524 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.339 ns                ;
; N/A                                     ; 105.22 MHz ( period = 9.504 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.280 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.280 ns                ;
; N/A                                     ; 105.50 MHz ( period = 9.479 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.263 ns                ;
; N/A                                     ; 105.51 MHz ( period = 9.478 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 105.51 MHz ( period = 9.478 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 105.51 MHz ( period = 9.478 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.265 ns                ;
; N/A                                     ; 105.52 MHz ( period = 9.477 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 105.52 MHz ( period = 9.477 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 106.02 MHz ( period = 9.432 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.246 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 106.50 MHz ( period = 9.390 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.204 ns                ;
; N/A                                     ; 106.55 MHz ( period = 9.385 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 106.67 MHz ( period = 9.375 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 106.68 MHz ( period = 9.374 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 106.69 MHz ( period = 9.373 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.183 ns                ;
; N/A                                     ; 106.81 MHz ( period = 9.362 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 106.91 MHz ( period = 9.354 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 106.92 MHz ( period = 9.353 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.161 ns                ;
; N/A                                     ; 106.92 MHz ( period = 9.353 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.161 ns                ;
; N/A                                     ; 106.95 MHz ( period = 9.350 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.167 ns                ;
; N/A                                     ; 106.96 MHz ( period = 9.349 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.166 ns                ;
; N/A                                     ; 106.96 MHz ( period = 9.349 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.169 ns                ;
; N/A                                     ; 106.97 MHz ( period = 9.348 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 106.97 MHz ( period = 9.348 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 106.99 MHz ( period = 9.347 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.163 ns                ;
; N/A                                     ; 106.99 MHz ( period = 9.347 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.167 ns                ;
; N/A                                     ; 107.00 MHz ( period = 9.346 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 107.02 MHz ( period = 9.344 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.130 ns                ;
; N/A                                     ; 107.03 MHz ( period = 9.343 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 107.03 MHz ( period = 9.343 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 107.03 MHz ( period = 9.343 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.144 ns                ;
; N/A                                     ; 107.04 MHz ( period = 9.342 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 107.10 MHz ( period = 9.337 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.147 ns                ;
; N/A                                     ; 107.11 MHz ( period = 9.336 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.149 ns                ;
; N/A                                     ; 107.12 MHz ( period = 9.335 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 107.19 MHz ( period = 9.329 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.126 ns                ;
; N/A                                     ; 107.19 MHz ( period = 9.329 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.144 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 107.22 MHz ( period = 9.327 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 107.22 MHz ( period = 9.327 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 107.25 MHz ( period = 9.324 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 107.25 MHz ( period = 9.324 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 107.26 MHz ( period = 9.323 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.126 ns                ;
; N/A                                     ; 107.41 MHz ( period = 9.310 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.122 ns                ;
; N/A                                     ; 107.42 MHz ( period = 9.309 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.124 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 107.49 MHz ( period = 9.303 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.083 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.087 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.087 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.083 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.098 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 107.57 MHz ( period = 9.296 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.069 ns                ;
; N/A                                     ; 107.58 MHz ( period = 9.295 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 107.58 MHz ( period = 9.295 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 107.85 MHz ( period = 9.272 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 107.85 MHz ( period = 9.272 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 107.86 MHz ( period = 9.271 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.051 ns                ;
; N/A                                     ; 107.86 MHz ( period = 9.271 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.051 ns                ;
; N/A                                     ; 107.86 MHz ( period = 9.271 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 107.97 MHz ( period = 9.262 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.059 ns                ;
; N/A                                     ; 107.98 MHz ( period = 9.261 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 108.00 MHz ( period = 9.259 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 108.01 MHz ( period = 9.258 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 108.04 MHz ( period = 9.256 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 108.05 MHz ( period = 9.255 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.075 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.074 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Controle:inst4|ALUSrcA[0]~DUPLICATE      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Controle:inst4|ALUSrcA[0]~DUPLICATE      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.056 ns                ;
; N/A                                     ; 108.26 MHz ( period = 9.237 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 108.31 MHz ( period = 9.233 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.046 ns                ;
; N/A                                     ; 108.31 MHz ( period = 9.233 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 108.32 MHz ( period = 9.232 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.009 ns                ;
; N/A                                     ; 108.32 MHz ( period = 9.232 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 108.33 MHz ( period = 9.231 ns )                    ; Registrador:B_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 108.40 MHz ( period = 9.225 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.41 MHz ( period = 9.224 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.51 MHz ( period = 9.216 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.034 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.028 ns                ;
; N/A                                     ; 108.54 MHz ( period = 9.213 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 108.57 MHz ( period = 9.211 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 108.58 MHz ( period = 9.210 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.017 ns                ;
; N/A                                     ; 108.58 MHz ( period = 9.210 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 108.59 MHz ( period = 9.209 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.993 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.995 ns                ;
; N/A                                     ; 108.61 MHz ( period = 9.207 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.993 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 108.64 MHz ( period = 9.205 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 108.64 MHz ( period = 9.205 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 108.64 MHz ( period = 9.205 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 108.65 MHz ( period = 9.204 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; Controle:inst4|ALUSrcA[0]~DUPLICATE      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; Controle:inst4|ALUSrcA[0]~DUPLICATE      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.977 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; Controle:inst4|ALUSrcA[0]~DUPLICATE      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.977 ns                ;
; N/A                                     ; 108.72 MHz ( period = 9.198 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 108.73 MHz ( period = 9.197 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 108.77 MHz ( period = 9.194 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 108.78 MHz ( period = 9.193 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 108.78 MHz ( period = 9.193 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.965 ns                ;
; N/A                                     ; 108.84 MHz ( period = 9.188 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 108.84 MHz ( period = 9.188 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.965 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 108.99 MHz ( period = 9.175 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 109.04 MHz ( period = 9.171 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 109.05 MHz ( period = 9.170 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 109.06 MHz ( period = 9.169 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.975 ns                ;
; N/A                                     ; 109.06 MHz ( period = 9.169 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 109.08 MHz ( period = 9.168 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.09 MHz ( period = 9.167 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.09 MHz ( period = 9.167 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.09 MHz ( period = 9.167 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.973 ns                ;
; N/A                                     ; 109.10 MHz ( period = 9.166 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.972 ns                ;
; N/A                                     ; 109.11 MHz ( period = 9.165 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.971 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.16 MHz ( period = 9.161 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 109.17 MHz ( period = 9.160 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 109.19 MHz ( period = 9.158 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.972 ns                ;
; N/A                                     ; 109.24 MHz ( period = 9.154 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.28 MHz ( period = 9.151 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 109.29 MHz ( period = 9.150 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 109.29 MHz ( period = 9.150 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 109.29 MHz ( period = 9.150 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.34 MHz ( period = 9.146 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.35 MHz ( period = 9.145 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.35 MHz ( period = 9.145 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.39 MHz ( period = 9.142 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.39 MHz ( period = 9.142 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.41 MHz ( period = 9.140 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.42 MHz ( period = 9.139 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.45 MHz ( period = 9.137 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.947 ns                ;
; N/A                                     ; 109.52 MHz ( period = 9.131 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.947 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 109.57 MHz ( period = 9.127 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.929 ns                ;
; N/A                                     ; 109.61 MHz ( period = 9.123 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.914 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 109.66 MHz ( period = 9.119 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.902 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 109.73 MHz ( period = 9.113 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 109.73 MHz ( period = 9.113 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 109.73 MHz ( period = 9.113 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.278 ns  ; Registrador:B_Control|Saida[3]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.253 ns  ; Controle:inst4|ALUSrcB[0]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.252 ns  ; Controle:inst4|ALUControl[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.159 ns  ; Controle:inst4|ALUControl[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.118 ns  ; Registrador:B_Control|Saida[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.074 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.070 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.046 ns  ; Controle:inst4|ALUSrcB[1]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Controle:inst4|ALUSrcA[0]~DUPLICATE       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.963 ns  ; Controle:inst4|ALUSrcA[0]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.952 ns  ; Controle:inst4|ALUControl[2]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.942 ns  ; Registrador:A_Control|Saida[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.938 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.925 ns  ; Registrador:PCWrite|Saida[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.888 ns  ; Registrador:B_Control|Saida[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.851 ns  ; Registrador:A_Control|Saida[3]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.826 ns  ; Registrador:PCWrite|Saida[3]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.803 ns  ; Registrador:B_Control|Saida[5]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.784 ns  ; Registrador:PCWrite|Saida[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.762 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.719 ns  ; Registrador:A_Control|Saida[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.668 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.604 ns  ; Registrador:B_Control|Saida[4]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.551 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.529 ns  ; Registrador:A_Control|Saida[2]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.526 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.496 ns  ; Registrador:PCWrite|Saida[2]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.491 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.486 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.475 ns  ; Registrador:B_Control|Saida[2]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; Registrador:B_Control|Saida[9]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.405 ns  ; Registrador:PCWrite|Saida[7]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.369 ns  ; Registrador:B_Control|Saida[6]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.328 ns  ; Instr_Reg:IRWrite|Instr15_0[15]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Registrador:B_Control|Saida[12]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.309 ns  ; Registrador:B_Control|Saida[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.286 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.284 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.283 ns  ; Controle:inst4|ALUControl[1]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.281 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.257 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.248 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.227 ns  ; Registrador:B_Control|Saida[7]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.221 ns  ; Registrador:B_Control|Saida[3]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.221 ns  ; Registrador:B_Control|Saida[3]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.196 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.196 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.195 ns  ; Controle:inst4|ALUControl[1]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.195 ns  ; Controle:inst4|ALUControl[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; Controle:inst4|ALUControl[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; Registrador:A_Control|Saida[7]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.149 ns  ; Registrador:B_Control|Saida[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.138 ns  ; Registrador:PCWrite|Saida[15]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.128 ns  ; Registrador:B_Control|Saida[10]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.105 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.102 ns  ; Controle:inst4|ALUControl[0]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.102 ns  ; Controle:inst4|ALUControl[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.101 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.077 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.074 ns  ; Registrador:A_Control|Saida[9]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.061 ns  ; Registrador:B_Control|Saida[0]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.061 ns  ; Registrador:B_Control|Saida[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.055 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.017 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.017 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.013 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.013 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.007 ns  ; Controle:inst4|ALUSrcA[0]~DUPLICATE       ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.995 ns  ; Instr_Reg:IRWrite|Instr15_0[11]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.994 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.983 ns  ; Controle:inst4|ALUControl[2]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.979 ns  ; Instr_Reg:IRWrite|Instr15_0[10]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.977 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.973 ns  ; Registrador:A_Control|Saida[0]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.969 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE  ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.956 ns  ; Registrador:PCWrite|Saida[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.945 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; Controle:inst4|ALUSrcA[0]~DUPLICATE       ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; Registrador:B_Control|Saida[1]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; Controle:inst4|ALUSrcA[0]~DUPLICATE       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.906 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.906 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; Registrador:PCWrite|Saida[9]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.895 ns  ; Controle:inst4|ALUControl[2]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.895 ns  ; Controle:inst4|ALUControl[2]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.891 ns  ; Instr_Reg:IRWrite|Instr15_0[13]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.890 ns  ; Registrador:B_Control|Saida[8]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.885 ns  ; Registrador:A_Control|Saida[0]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.885 ns  ; Registrador:A_Control|Saida[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.882 ns  ; Registrador:A_Control|Saida[3]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.881 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE  ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.881 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE  ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.868 ns  ; Registrador:PCWrite|Saida[0]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.868 ns  ; Registrador:PCWrite|Saida[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.857 ns  ; Registrador:PCWrite|Saida[3]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.852 ns  ; Registrador:PCWrite|Saida[5]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.834 ns  ; Registrador:B_Control|Saida[5]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.831 ns  ; Registrador:B_Control|Saida[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.831 ns  ; Registrador:B_Control|Saida[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.820 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.815 ns  ; Registrador:PCWrite|Saida[1]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.794 ns  ; Registrador:A_Control|Saida[3]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.794 ns  ; Registrador:A_Control|Saida[3]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.793 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.769 ns  ; Registrador:PCWrite|Saida[3]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.769 ns  ; Registrador:PCWrite|Saida[3]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.767 ns  ; Registrador:B_Control|Saida[15]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.759 ns  ; Registrador:PCWrite|Saida[4]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.750 ns  ; Registrador:A_Control|Saida[1]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.749 ns  ; Instr_Reg:IRWrite|Instr15_0[14]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.746 ns  ; Registrador:B_Control|Saida[5]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.746 ns  ; Registrador:B_Control|Saida[5]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.734 ns  ; ShiftLeft2de32pra32:inst|outputSL[17]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.727 ns  ; Registrador:PCWrite|Saida[1]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.727 ns  ; Registrador:PCWrite|Saida[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.705 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.705 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.703 ns  ; Registrador:PCWrite|Saida[6]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.699 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.688 ns  ; Registrador:B_Control|Saida[14]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; Registrador:A_Control|Saida[15]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; Registrador:B_Control|Saida[11]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.675 ns  ; Registrador:B_Control|Saida[3]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.675 ns  ; Registrador:PCWrite|Saida[10]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.662 ns  ; Registrador:A_Control|Saida[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.662 ns  ; Registrador:A_Control|Saida[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.656 ns  ; Registrador:PCWrite|Saida[11]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.650 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.650 ns  ; Registrador:A_Control|Saida[11]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.649 ns  ; Controle:inst4|ALUControl[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.638 ns  ; Registrador:A_Control|Saida[5]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.635 ns  ; Registrador:B_Control|Saida[4]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.611 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.611 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.599 ns  ; Registrador:B_Control|Saida[13]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.586 ns  ; Registrador:B_Control|Saida[3]            ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.586 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.582 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.579 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.561 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; Controle:inst4|ALUControl[1]              ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; Registrador:A_Control|Saida[2]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.557 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.556 ns  ; Controle:inst4|ALUControl[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.555 ns  ; Registrador:A_Control|Saida[4]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; Registrador:B_Control|Saida[4]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; Registrador:B_Control|Saida[4]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.533 ns  ; ShiftLeft2de32pra32:inst|outputSL[12]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.527 ns  ; Registrador:PCWrite|Saida[2]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.522 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.517 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.515 ns  ; Registrador:B_Control|Saida[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.506 ns  ; Registrador:B_Control|Saida[2]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.494 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.494 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.493 ns  ; Registrador:B_Control|Saida[3]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.478 ns  ; Registrador:B_Control|Saida[25]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.475 ns  ; Registrador:A_Control|Saida[8]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; Registrador:A_Control|Saida[2]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; Registrador:A_Control|Saida[2]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.471 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.469 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.469 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.468 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.467 ns  ; Controle:inst4|ALUControl[0]              ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.467 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.467 ns  ; Controle:inst4|ALUControl[1]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.460 ns  ; ShiftLeft2de32pra32:inst|outputSL[15]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.457 ns  ; Registrador:B_Control|Saida[9]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.446 ns  ; Registrador:B_Control|Saida[3]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.443 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.440 ns  ; Registrador:A_Control|Saida[10]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.439 ns  ; Registrador:PCWrite|Saida[2]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.439 ns  ; Registrador:PCWrite|Saida[2]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.436 ns  ; Registrador:PCWrite|Saida[7]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.434 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.434 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.429 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.429 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.426 ns  ; Registrador:B_Control|Saida[0]            ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.421 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.420 ns  ; Controle:inst4|ALUControl[1]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.418 ns  ; Registrador:B_Control|Saida[2]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.418 ns  ; Registrador:B_Control|Saida[2]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.405 ns  ; Registrador:B_Control|Saida[3]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.403 ns  ; Registrador:A_Control|Saida[6]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.400 ns  ; Registrador:B_Control|Saida[6]            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.382 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.380 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.379 ns  ; Controle:inst4|ALUControl[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.378 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[21]     ; clk        ;
; N/A                                     ; None                                                ; 14.374 ns  ; Controle:inst4|ALUControl[0]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.373 ns  ; Controle:inst4|ALUSrcA[0]~DUPLICATE       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.373 ns  ; ShiftLeft2de32pra32:inst|outputSL[14]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.369 ns  ; Registrador:B_Control|Saida[9]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.369 ns  ; Registrador:B_Control|Saida[9]            ; S[29]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 17 11:44:59 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 104.7 MHz between source register "Registrador:B_Control|Saida[3]" and destination register "Banco_reg:Reg_Control|Reg28[0]" (period= 9.551 ns)
    Info: + Longest register to register delay is 9.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N5; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
        Info: 2: + IC(0.844 ns) + CELL(0.366 ns) = 1.210 ns; Loc. = LCCOMB_X46_Y30_N20; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux28~0'
        Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 1.495 ns; Loc. = LCCOMB_X46_Y30_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux60~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.772 ns; Loc. = LCCOMB_X46_Y30_N6; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~39'
        Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 2.508 ns; Loc. = LCCOMB_X45_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 6: + IC(0.250 ns) + CELL(0.272 ns) = 3.030 ns; Loc. = LCCOMB_X45_Y30_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 3.301 ns; Loc. = LCCOMB_X45_Y30_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.563 ns; Loc. = LCCOMB_X45_Y30_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 9: + IC(0.318 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 4.202 ns; Loc. = LCCOMB_X44_Y30_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.477 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X44_Y30_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 13: + IC(0.231 ns) + CELL(0.053 ns) = 5.034 ns; Loc. = LCCOMB_X44_Y30_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.306 ns; Loc. = LCCOMB_X44_Y30_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14'
        Info: 15: + IC(0.211 ns) + CELL(0.053 ns) = 5.570 ns; Loc. = LCCOMB_X44_Y30_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 16: + IC(0.224 ns) + CELL(0.053 ns) = 5.847 ns; Loc. = LCCOMB_X44_Y30_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 17: + IC(0.616 ns) + CELL(0.053 ns) = 6.516 ns; Loc. = LCCOMB_X44_Y33_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 18: + IC(0.308 ns) + CELL(0.053 ns) = 6.877 ns; Loc. = LCCOMB_X45_Y33_N4; Fanout = 9; COMB Node = 'Ula32:ALUControl|carry_temp[29]~18'
        Info: 19: + IC(0.237 ns) + CELL(0.053 ns) = 7.167 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|soma_temp[31]'
        Info: 20: + IC(0.520 ns) + CELL(0.272 ns) = 7.959 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 2; COMB Node = 'DataSrc:inst3|Mux31~0'
        Info: 21: + IC(0.217 ns) + CELL(0.053 ns) = 8.229 ns; Loc. = LCCOMB_X41_Y33_N14; Fanout = 21; COMB Node = 'DataSrc:inst3|Mux31~2DUPLICATE'
        Info: 22: + IC(0.818 ns) + CELL(0.309 ns) = 9.356 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg28[0]'
        Info: Total cell delay = 2.433 ns ( 26.00 % )
        Info: Total interconnect delay = 6.923 ns ( 74.00 % )
    Info: - Smallest clock skew is -0.011 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.964 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1472; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.139 ns) + CELL(0.618 ns) = 2.964 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg28[0]'
            Info: Total cell delay = 1.482 ns ( 50.00 % )
            Info: Total interconnect delay = 1.482 ns ( 50.00 % )
        Info: - Longest clock path from clock "clk" to source register is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1472; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X45_Y27_N5; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
            Info: Total cell delay = 1.482 ns ( 49.82 % )
            Info: Total interconnect delay = 1.493 ns ( 50.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "overfloww" through register "Registrador:B_Control|Saida[3]" is 16.278 ns
    Info: + Longest clock path from clock "clk" to source register is 2.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1472; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X45_Y27_N5; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
        Info: Total cell delay = 1.482 ns ( 49.82 % )
        Info: Total interconnect delay = 1.493 ns ( 50.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N5; Fanout = 7; REG Node = 'Registrador:B_Control|Saida[3]'
        Info: 2: + IC(0.844 ns) + CELL(0.366 ns) = 1.210 ns; Loc. = LCCOMB_X46_Y30_N20; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux28~0'
        Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 1.495 ns; Loc. = LCCOMB_X46_Y30_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux60~0'
        Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 1.772 ns; Loc. = LCCOMB_X46_Y30_N6; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~39'
        Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 2.508 ns; Loc. = LCCOMB_X45_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 6: + IC(0.250 ns) + CELL(0.272 ns) = 3.030 ns; Loc. = LCCOMB_X45_Y30_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 3.301 ns; Loc. = LCCOMB_X45_Y30_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.563 ns; Loc. = LCCOMB_X45_Y30_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 9: + IC(0.318 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 4.202 ns; Loc. = LCCOMB_X44_Y30_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.477 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X44_Y30_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 13: + IC(0.231 ns) + CELL(0.053 ns) = 5.034 ns; Loc. = LCCOMB_X44_Y30_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.306 ns; Loc. = LCCOMB_X44_Y30_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14'
        Info: 15: + IC(0.211 ns) + CELL(0.053 ns) = 5.570 ns; Loc. = LCCOMB_X44_Y30_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 16: + IC(0.224 ns) + CELL(0.053 ns) = 5.847 ns; Loc. = LCCOMB_X44_Y30_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 17: + IC(0.616 ns) + CELL(0.053 ns) = 6.516 ns; Loc. = LCCOMB_X44_Y33_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 18: + IC(0.308 ns) + CELL(0.053 ns) = 6.877 ns; Loc. = LCCOMB_X45_Y33_N4; Fanout = 9; COMB Node = 'Ula32:ALUControl|carry_temp[29]~18'
        Info: 19: + IC(0.237 ns) + CELL(0.053 ns) = 7.167 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[30]~20'
        Info: 20: + IC(0.261 ns) + CELL(0.228 ns) = 7.656 ns; Loc. = LCCOMB_X45_Y33_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|Overflow'
        Info: 21: + IC(3.561 ns) + CELL(1.992 ns) = 13.209 ns; Loc. = PIN_D26; Fanout = 0; PIN Node = 'overfloww'
        Info: Total cell delay = 4.019 ns ( 30.43 % )
        Info: Total interconnect delay = 9.190 ns ( 69.57 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4401 megabytes
    Info: Processing ended: Thu Oct 17 11:45:00 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


