Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  8 15:04:51 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux2to1_timing_summary_routed.rpt -pb mux2to1_timing_summary_routed.pb -rpx mux2to1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux2to1
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 3.987ns (53.965%)  route 3.401ns (46.035%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.534     2.513    s_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.152     2.665 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.533    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.856     7.389 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.389    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.963ns (54.870%)  route 3.259ns (45.130%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.394     2.373    s_IBUF
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.525 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.866     4.391    y_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.831     7.222 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.222    y[3]
    T11                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.751ns (52.350%)  route 3.414ns (47.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.552     2.522    a_IBUF[1]
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.124     2.646 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.508    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.657     7.165 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.165    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.727ns (52.193%)  route 3.414ns (47.807%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.552     2.528    a_IBUF[2]
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.124     2.652 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.514    y_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.627     7.141 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.141    y[2]
    U11                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.412ns (65.776%)  route 0.735ns (34.224%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.335     0.528    b_IBUF[1]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.045     0.573 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     0.973    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.174     2.147 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.147    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.383ns (63.150%)  route 0.807ns (36.850%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.407     0.601    b_IBUF[2]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.646 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.046    y_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.144     2.190 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.190    y[2]
    U11                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.450ns (63.695%)  route 0.826ns (36.305%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           0.410     0.603    a_IBUF[3]
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.048     0.651 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.068    y_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.208     2.276 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.276    y[3]
    T11                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.473ns (63.808%)  route 0.836ns (36.192%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.423     0.618    b_IBUF[0]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.046     0.664 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.077    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.233     2.309 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.309    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





