

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Sun Oct 15 10:21:26 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      2.94|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         4|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      82|    120|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    501|
|Register         |        -|      -|     730|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     812|    655|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |Total                        |                           |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_455_p2  |     +    |      0|  0|   9|           9|           9|
    |out_c2_V_fu_468_p2  |     +    |      0|  0|   9|           9|           9|
    |ap_sig_129          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_323          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_332          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_335          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_357          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_363          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_370          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_382          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_425          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_440          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_445          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_892          |    and   |      0|  0|   1|           1|           1|
    |grp_fu_437_p2       |    or    |      0|  0|   1|           1|           1|
    |user_3_1_fu_545_p2  |    or    |      0|  0|   1|           1|           1|
    |user_3_2_fu_565_p2  |    or    |      0|  0|   1|           1|           1|
    |user_3_3_fu_587_p2  |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  34|          34|          34|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  15|         17|    1|         17|
    |ap_reg_phiprechg_p_067_2_1_reg_287pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_067_2_2_reg_328pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_071_2_1_reg_277pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_071_2_2_reg_318pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_084_2_1_reg_297pp4_it0  |  96|          2|   96|        192|
    |ap_reg_phiprechg_p_084_2_2_reg_338pp4_it0  |  96|          2|   96|        192|
    |ap_reg_ppiten_pp4_it1                      |   1|          2|    1|          2|
    |ap_sig_ioackin_out_stream_TREADY           |   1|          2|    1|          2|
    |in_stream_TDATA_blk_n                      |   1|          2|    1|          2|
    |last_2_1_reg_267                           |   1|          2|    1|          2|
    |last_2_2_reg_307                           |   1|          3|    1|          3|
    |last_2_3_phi_fu_381_p4                     |   1|          3|    1|          3|
    |last_6_2_reg_203                           |   1|          2|    1|          2|
    |last_6_3_phi_fu_248_p4                     |   1|          3|    1|          3|
    |out_stream_TDATA                           |  64|          8|   32|        256|
    |out_stream_TDATA_blk_n                     |   1|          2|    1|          2|
    |out_stream_TLAST                           |   1|          6|    1|          6|
    |out_stream_TUSER                           |   1|          7|    1|          7|
    |p_0464_2_1_reg_183                         |  32|          2|   32|         64|
    |p_0464_2_2_reg_214                         |  32|          2|   32|         64|
    |p_0464_2_3_phi_fu_237_p4                   |  32|          3|   32|         96|
    |p_067_2_3_phi_fu_361_p4                    |   4|          3|    4|         12|
    |p_071_2_3_phi_fu_351_p4                    |   4|          3|    4|         12|
    |p_084_2_3_phi_fu_371_p4                    |  96|          3|   96|        288|
    |user_1_1_reg_193                           |   1|          2|    1|          2|
    |user_1_2_reg_224                           |   1|          2|    1|          2|
    |user_1_3_phi_fu_259_p4                     |   1|          3|    1|          3|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 501|         94|  455|       1266|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                         |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                          |   0|   0|    1|          1|
    |alpha_V_read_reg_847                       |   8|   0|    8|          0|
    |ap_CS_fsm                                  |  16|   0|   16|          0|
    |ap_reg_ioackin_out_stream_TREADY           |   1|   0|    1|          0|
    |ap_reg_phiprechg_last_2_1_reg_267pp4_it0   |   1|   0|    1|          0|
    |ap_reg_phiprechg_p_067_2_1_reg_287pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_067_2_2_reg_328pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_071_2_1_reg_277pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_071_2_2_reg_318pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_084_2_1_reg_297pp4_it0  |  96|   0|   96|          0|
    |ap_reg_phiprechg_p_084_2_2_reg_338pp4_it0  |  96|   0|   96|          0|
    |ap_reg_ppiten_pp4_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it1                      |   1|   0|    1|          0|
    |in_stream_last_V_val4_reg_911              |   1|   0|    1|          0|
    |in_stream_last_V_val_reg_945               |   1|   0|    1|          0|
    |in_stream_user_V_val6_reg_905              |   1|   0|    1|          0|
    |last_2_1_reg_267                           |   1|   0|    1|          0|
    |last_2_2_reg_307                           |   1|   0|    1|          0|
    |last_6_1_reg_173                           |   1|   0|    1|          0|
    |last_6_2_reg_203                           |   1|   0|    1|          0|
    |mode_0_data_reg                            |  32|   0|   32|          0|
    |mode_0_vld_reg                             |   0|   0|    1|          1|
    |p_0464_2_1_reg_183                         |  32|   0|   32|          0|
    |p_0464_2_2_reg_214                         |  32|   0|   32|          0|
    |p_0464_s_fu_122                            |  32|   0|   32|          0|
    |p_067_s_fu_130                             |   4|   0|    4|          0|
    |p_071_s_fu_134                             |   4|   0|    4|          0|
    |p_084_s_fu_126                             |  96|   0|   96|          0|
    |p_Result_29_1_reg_998                      |  32|   0|   32|          0|
    |p_Result_29_2_reg_1013                     |  32|   0|   32|          0|
    |p_Result_3_reg_884                         |   8|   0|    8|          0|
    |p_Result_7_reg_950                         |  96|   0|   96|          0|
    |p_Result_9_reg_916                         |  32|   0|   32|          0|
    |p_Result_s_30_reg_879                      |   8|   0|    8|          0|
    |reg_429_1                                  |   1|   0|    1|          0|
    |tmp_11_reg_889                             |   8|   0|    8|          0|
    |tmp_13_reg_956                             |   4|   0|    4|          0|
    |tmp_14_reg_962                             |   4|   0|    4|          0|
    |tmp_28_reg_1003                            |   1|   0|    1|          0|
    |tmp_29_reg_1008                            |   1|   0|    1|          0|
    |tmp_30_reg_1018                            |   1|   0|    1|          0|
    |tmp_31_reg_1023                            |   1|   0|    1|          0|
    |tmp_8_reg_897                              |  16|   0|   16|          0|
    |user_1_1_reg_193                           |   1|   0|    1|          0|
    |user_1_2_reg_224                           |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 730|   0|  732|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|control                 |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|in_stream_TDATA         |  in |   24|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TREADY        | out |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TLAST         |  in |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TUSER         |  in |    1|     axis     |  in_stream_user_V |    pointer   |
|out_stream_TDATA        | out |   32|     axis     | out_stream_data_V |    pointer   |
|out_stream_TVALID       | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TREADY       |  in |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TLAST        | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TUSER        | out |    1|     axis     | out_stream_user_V |    pointer   |
+------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 5
  Pipeline-0: II = 2, D = 2, States = { 3 4 }
  Pipeline-1: II = 2, D = 2, States = { 5 6 }
  Pipeline-2: II = 4, D = 4, States = { 7 8 9 10 }
  Pipeline-3: II = 1, D = 1, States = { 11 }
  Pipeline-4: II = 4, D = 6, States = { 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (mode_read == 4)
	5  / (mode_read == 3)
	11  / (mode_read == 1)
	18  / (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4)
	7  / (mode_read == 2)
	12  / (mode_read == 0)
3 --> 
	4  / true
4 --> 
	18  / (in_stream_last_V_val3)
	3  / (!in_stream_last_V_val3)
5 --> 
	6  / true
6 --> 
	18  / (in_stream_last_V_val2)
	5  / (!in_stream_last_V_val2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	18  / (last_6_3)
	7  / (!last_6_3)
11 --> 
	18  / (in_stream_last_V_val1)
	11  / (!in_stream_last_V_val1)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (last_2_3)
	12  / (!last_2_3)
18 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: alpha_V_read [2/2] 1.00ns
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

ST_1: mode_read [2/2] 1.00ns
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)


 <State 2>: 2.88ns
ST_2: alpha_V_read [1/2] 1.00ns
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

ST_2: mode_read [1/2] 1.00ns
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

ST_2: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_stream_data_V), !map !94

ST_2: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_user_V), !map !100

ST_2: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !104

ST_2: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !108

ST_2: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_user_V), !map !112

ST_2: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !116

ST_2: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !120

ST_2: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !126

ST_2: stg_31 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind

ST_2: stg_32 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_36 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 1.88ns
:17  switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader818.preheader
    i32 1, label %.preheader813
    i32 2, label %.preheader811.preheader
    i32 3, label %.preheader809
    i32 4, label %.preheader
  ]

ST_2: p_0464_s [1/1] 0.00ns
.preheader811.preheader:0  %p_0464_s = alloca i32

ST_2: stg_40 [1/1] 0.00ns
.preheader811.preheader:1  br label %._crit_edge842.0

ST_2: p_084_s [1/1] 0.00ns
.preheader818.preheader:0  %p_084_s = alloca i96

ST_2: p_067_s [1/1] 0.00ns
.preheader818.preheader:1  %p_067_s = alloca i4

ST_2: p_071_s [1/1] 0.00ns
.preheader818.preheader:2  %p_071_s = alloca i4

ST_2: stg_44 [1/1] 0.00ns
.preheader818.preheader:3  br label %._crit_edge.0


 <State 3>: 0.00ns
ST_3: empty_28 [1/1] 0.00ns
.preheader:2  %empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_3: in_stream_data_V_val4 [1/1] 0.00ns
.preheader:3  %in_stream_data_V_val4 = extractvalue { i24, i1, i1 } %empty_28, 0

ST_3: p_Result_s_30 [1/1] 0.00ns
.preheader:10  %p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val4, i32 8, i32 15)

ST_3: p_Result_3 [1/1] 0.00ns
.preheader:15  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val4, i32 16, i32 23)

ST_3: tmp_11 [1/1] 0.00ns
.preheader:20  %tmp_11 = trunc i24 %in_stream_data_V_val4 to i8


 <State 4>: 1.72ns
ST_4: tmp_9 [1/1] 0.00ns
.preheader:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_4: stg_51 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: in_stream_user_V_val4 [1/1] 0.00ns (grouped into LUT with out node user_2_1)
.preheader:4  %in_stream_user_V_val4 = extractvalue { i24, i1, i1 } %empty_28, 1

ST_4: empty_29 [1/1] 0.00ns
.preheader:5  %empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_4: in_stream_data_V_val5 [1/1] 0.00ns
.preheader:6  %in_stream_data_V_val5 = extractvalue { i24, i1, i1 } %empty_29, 0

ST_4: in_stream_user_V_val5 [1/1] 0.00ns (grouped into LUT with out node user_2_1)
.preheader:7  %in_stream_user_V_val5 = extractvalue { i24, i1, i1 } %empty_29, 1

ST_4: in_stream_last_V_val3 [1/1] 0.00ns
.preheader:8  %in_stream_last_V_val3 = extractvalue { i24, i1, i1 } %empty_29, 2

ST_4: user_2_1 [1/1] 1.37ns (out node of the LUT)
.preheader:9  %user_2_1 = or i1 %in_stream_user_V_val4, %in_stream_user_V_val5

ST_4: tmp [1/1] 0.00ns
.preheader:11  %tmp = zext i8 %p_Result_s_30 to i9

ST_4: p_Result_1 [1/1] 0.00ns
.preheader:12  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val5, i32 8, i32 15)

ST_4: tmp_1 [1/1] 0.00ns
.preheader:13  %tmp_1 = zext i8 %p_Result_1 to i9

ST_4: out_c1_V [1/1] 1.72ns
.preheader:14  %out_c1_V = add i9 %tmp, %tmp_1

ST_4: tmp_3 [1/1] 0.00ns
.preheader:16  %tmp_3 = zext i8 %p_Result_3 to i9

ST_4: p_Result_4 [1/1] 0.00ns
.preheader:17  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_stream_data_V_val5, i32 16, i32 23)

ST_4: tmp_4 [1/1] 0.00ns
.preheader:18  %tmp_4 = zext i8 %p_Result_4 to i9

ST_4: out_c2_V [1/1] 1.72ns
.preheader:19  %out_c2_V = add i9 %tmp_3, %tmp_4

ST_4: p_Result_6 [1/1] 0.00ns
.preheader:21  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)

ST_4: tmp_12 [1/1] 0.00ns
.preheader:22  %tmp_12 = trunc i24 %in_stream_data_V_val5 to i8

ST_4: p_Result_8 [1/1] 0.00ns
.preheader:23  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)

ST_4: p_Result_2 [1/1] 0.00ns
.preheader:24  %p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %tmp_12, i8 %p_Result_6, i8 %tmp_11)

ST_4: stg_70 [1/1] 0.00ns
.preheader:25  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_2, i1 %user_2_1, i1 %in_stream_last_V_val3)

ST_4: empty_31 [1/1] 0.00ns
.preheader:26  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_9)

ST_4: stg_72 [1/1] 0.00ns
.preheader:27  br i1 %in_stream_last_V_val3, label %.loopexit, label %.preheader


 <State 5>: 0.00ns
ST_5: empty_25 [1/1] 0.00ns
.preheader809:2  %empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_5: in_stream_data_V_val2 [1/1] 0.00ns
.preheader809:3  %in_stream_data_V_val2 = extractvalue { i24, i1, i1 } %empty_25, 0

ST_5: tmp_8 [1/1] 0.00ns
.preheader809:5  %tmp_8 = trunc i24 %in_stream_data_V_val2 to i16


 <State 6>: 1.37ns
ST_6: tmp_7 [1/1] 0.00ns
.preheader809:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_6: stg_77 [1/1] 0.00ns
.preheader809:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: in_stream_user_V_val2 [1/1] 0.00ns (grouped into LUT with out node user_1)
.preheader809:4  %in_stream_user_V_val2 = extractvalue { i24, i1, i1 } %empty_25, 1

ST_6: empty_26 [1/1] 0.00ns
.preheader809:6  %empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_6: in_stream_data_V_val3 [1/1] 0.00ns
.preheader809:7  %in_stream_data_V_val3 = extractvalue { i24, i1, i1 } %empty_26, 0

ST_6: in_stream_user_V_val3 [1/1] 0.00ns (grouped into LUT with out node user_1)
.preheader809:8  %in_stream_user_V_val3 = extractvalue { i24, i1, i1 } %empty_26, 1

ST_6: in_stream_last_V_val2 [1/1] 0.00ns
.preheader809:9  %in_stream_last_V_val2 = extractvalue { i24, i1, i1 } %empty_26, 2

ST_6: user_1 [1/1] 1.37ns (out node of the LUT)
.preheader809:10  %user_1 = or i1 %in_stream_user_V_val2, %in_stream_user_V_val3

ST_6: tmp_10 [1/1] 0.00ns
.preheader809:11  %tmp_10 = trunc i24 %in_stream_data_V_val3 to i16

ST_6: p_Result_35_1 [1/1] 0.00ns
.preheader809:12  %p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_10, i16 %tmp_8)

ST_6: stg_86 [1/1] 0.00ns
.preheader809:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_35_1, i1 %user_1, i1 %in_stream_last_V_val2)

ST_6: empty_27 [1/1] 0.00ns
.preheader809:14  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7)

ST_6: stg_88 [1/1] 0.00ns
.preheader809:15  br i1 %in_stream_last_V_val2, label %.loopexit, label %.preheader809


 <State 7>: 1.57ns
ST_7: p_0464_load [1/1] 0.00ns
._crit_edge842.0:0  %p_0464_load = load i32* %p_0464_s

ST_7: tmp_6 [1/1] 0.00ns
._crit_edge842.0:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_7: stg_91 [1/1] 0.00ns
._crit_edge842.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: empty_20 [1/1] 0.00ns
._crit_edge842.0:3  %empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_7: in_stream_data_V_val6 [1/1] 0.00ns
._crit_edge842.0:4  %in_stream_data_V_val6 = extractvalue { i24, i1, i1 } %empty_20, 0

ST_7: in_stream_user_V_val6 [1/1] 0.00ns
._crit_edge842.0:5  %in_stream_user_V_val6 = extractvalue { i24, i1, i1 } %empty_20, 1

ST_7: in_stream_last_V_val4 [1/1] 0.00ns
._crit_edge842.0:6  %in_stream_last_V_val4 = extractvalue { i24, i1, i1 } %empty_20, 2

ST_7: tmp_15 [1/1] 0.00ns
._crit_edge842.0:7  %tmp_15 = trunc i24 %in_stream_data_V_val6 to i8

ST_7: p_Result_9 [1/1] 0.00ns
._crit_edge842.0:8  %p_Result_9 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_load, i8 %tmp_15, i32 0, i32 7)

ST_7: stg_98 [1/1] 1.57ns
._crit_edge842.0:9  br i1 %in_stream_last_V_val4, label %._crit_edge842.1, label %4


 <State 8>: 2.94ns
ST_8: empty_21 [1/1] 0.00ns
:0  %empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_8: in_stream_data_V_val8 [1/1] 0.00ns
:1  %in_stream_data_V_val8 = extractvalue { i24, i1, i1 } %empty_21, 0

ST_8: in_stream_user_V_val8 [1/1] 0.00ns (grouped into LUT with out node user_3_1)
:2  %in_stream_user_V_val8 = extractvalue { i24, i1, i1 } %empty_21, 1

ST_8: in_stream_last_V_val6 [1/1] 0.00ns
:3  %in_stream_last_V_val6 = extractvalue { i24, i1, i1 } %empty_21, 2

ST_8: user_3_1 [1/1] 1.37ns (out node of the LUT)
:4  %user_3_1 = or i1 %in_stream_user_V_val6, %in_stream_user_V_val8

ST_8: tmp_18 [1/1] 0.00ns
:5  %tmp_18 = trunc i24 %in_stream_data_V_val8 to i8

ST_8: p_Result_33_1 [1/1] 0.00ns
:6  %p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_Result_9, i8 %tmp_18, i32 8, i32 15)

ST_8: stg_106 [1/1] 1.57ns
:7  br label %._crit_edge842.1

ST_8: last_6_1 [1/1] 0.00ns
._crit_edge842.1:1  %last_6_1 = phi i1 [ %in_stream_last_V_val6, %4 ], [ %in_stream_last_V_val4, %._crit_edge842.0 ]


 <State 9>: 2.94ns
ST_9: p_0464_2_1 [1/1] 0.00ns
._crit_edge842.1:0  %p_0464_2_1 = phi i32 [ %p_Result_33_1, %4 ], [ %p_Result_9, %._crit_edge842.0 ]

ST_9: user_1_1 [1/1] 0.00ns
._crit_edge842.1:2  %user_1_1 = phi i1 [ %user_3_1, %4 ], [ %in_stream_user_V_val6, %._crit_edge842.0 ]

ST_9: stg_110 [1/1] 1.57ns
._crit_edge842.1:3  br i1 %last_6_1, label %._crit_edge842.2, label %5

ST_9: empty_22 [1/1] 0.00ns
:0  %empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_9: in_stream_data_V_val10 [1/1] 0.00ns
:1  %in_stream_data_V_val10 = extractvalue { i24, i1, i1 } %empty_22, 0

ST_9: in_stream_user_V_val10 [1/1] 0.00ns (grouped into LUT with out node user_3_2)
:2  %in_stream_user_V_val10 = extractvalue { i24, i1, i1 } %empty_22, 1

ST_9: in_stream_last_V_val8 [1/1] 0.00ns
:3  %in_stream_last_V_val8 = extractvalue { i24, i1, i1 } %empty_22, 2

ST_9: user_3_2 [1/1] 1.37ns (out node of the LUT)
:4  %user_3_2 = or i1 %in_stream_user_V_val10, %user_1_1

ST_9: tmp_21 [1/1] 0.00ns
:5  %tmp_21 = trunc i24 %in_stream_data_V_val10 to i8

ST_9: p_Result_33_2 [1/1] 0.00ns
:6  %p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_2_1, i8 %tmp_21, i32 16, i32 23)

ST_9: stg_118 [1/1] 1.57ns
:7  br label %._crit_edge842.2

ST_9: last_6_2 [1/1] 0.00ns
._crit_edge842.2:1  %last_6_2 = phi i1 [ %in_stream_last_V_val8, %5 ], [ %last_6_1, %._crit_edge842.1 ]


 <State 10>: 2.94ns
ST_10: p_0464_2_2 [1/1] 0.00ns
._crit_edge842.2:0  %p_0464_2_2 = phi i32 [ %p_Result_33_2, %5 ], [ %p_0464_2_1, %._crit_edge842.1 ]

ST_10: user_1_2 [1/1] 0.00ns
._crit_edge842.2:2  %user_1_2 = phi i1 [ %user_3_2, %5 ], [ %user_1_1, %._crit_edge842.1 ]

ST_10: stg_122 [1/1] 1.57ns
._crit_edge842.2:3  br i1 %last_6_2, label %._crit_edge842.3, label %6

ST_10: empty_23 [1/1] 0.00ns
:0  %empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_10: in_stream_data_V_val12 [1/1] 0.00ns
:1  %in_stream_data_V_val12 = extractvalue { i24, i1, i1 } %empty_23, 0

ST_10: in_stream_user_V_val12 [1/1] 0.00ns (grouped into LUT with out node user_3_3)
:2  %in_stream_user_V_val12 = extractvalue { i24, i1, i1 } %empty_23, 1

ST_10: in_stream_last_V_val10 [1/1] 0.00ns
:3  %in_stream_last_V_val10 = extractvalue { i24, i1, i1 } %empty_23, 2

ST_10: user_3_3 [1/1] 1.37ns (out node of the LUT)
:4  %user_3_3 = or i1 %in_stream_user_V_val12, %user_1_2

ST_10: tmp_24 [1/1] 0.00ns
:5  %tmp_24 = trunc i24 %in_stream_data_V_val12 to i8

ST_10: p_Result_33_3 [1/1] 0.00ns
:6  %p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0464_2_2, i8 %tmp_24, i32 24, i32 31)

ST_10: stg_130 [1/1] 1.57ns
:7  br label %._crit_edge842.3

ST_10: p_0464_2_3 [1/1] 0.00ns
._crit_edge842.3:0  %p_0464_2_3 = phi i32 [ %p_Result_33_3, %6 ], [ %p_0464_2_2, %._crit_edge842.2 ]

ST_10: last_6_3 [1/1] 0.00ns
._crit_edge842.3:1  %last_6_3 = phi i1 [ %in_stream_last_V_val10, %6 ], [ %last_6_2, %._crit_edge842.2 ]

ST_10: user_1_3 [1/1] 0.00ns
._crit_edge842.3:2  %user_1_3 = phi i1 [ %user_3_3, %6 ], [ %user_1_2, %._crit_edge842.2 ]

ST_10: stg_134 [1/1] 0.00ns
._crit_edge842.3:3  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_0464_2_3, i1 %user_1_3, i1 %last_6_3)

ST_10: empty_24 [1/1] 0.00ns
._crit_edge842.3:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_6)

ST_10: stg_136 [1/1] 0.00ns
._crit_edge842.3:5  store i32 %p_0464_2_3, i32* %p_0464_s

ST_10: stg_137 [1/1] 0.00ns
._crit_edge842.3:6  br i1 %last_6_3, label %.loopexit, label %._crit_edge842.0


 <State 11>: 0.00ns
ST_11: tmp_5 [1/1] 0.00ns
.preheader813:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_11: stg_139 [1/1] 0.00ns
.preheader813:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: empty_18 [1/1] 0.00ns
.preheader813:2  %empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_11: in_stream_data_V_val1 [1/1] 0.00ns
.preheader813:3  %in_stream_data_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 0

ST_11: in_stream_user_V_val1 [1/1] 0.00ns
.preheader813:4  %in_stream_user_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 1

ST_11: in_stream_last_V_val1 [1/1] 0.00ns
.preheader813:5  %in_stream_last_V_val1 = extractvalue { i24, i1, i1 } %empty_18, 2

ST_11: p_Result_s [1/1] 0.00ns
.preheader813:6  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %in_stream_data_V_val1)

ST_11: stg_145 [1/1] 0.00ns
.preheader813:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_s, i1 %in_stream_user_V_val1, i1 %in_stream_last_V_val1)

ST_11: empty_19 [1/1] 0.00ns
.preheader813:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_5)

ST_11: stg_147 [1/1] 0.00ns
.preheader813:9  br i1 %in_stream_last_V_val1, label %.loopexit, label %.preheader813


 <State 12>: 1.57ns
ST_12: p_084_load [1/1] 0.00ns
._crit_edge.0:0  %p_084_load = load i96* %p_084_s

ST_12: p_067_load [1/1] 0.00ns
._crit_edge.0:1  %p_067_load = load i4* %p_067_s

ST_12: p_071_load [1/1] 0.00ns
._crit_edge.0:2  %p_071_load = load i4* %p_071_s

ST_12: tmp_2 [1/1] 0.00ns
._crit_edge.0:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_12: stg_152 [1/1] 0.00ns
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_12: empty [1/1] 0.00ns
._crit_edge.0:5  %empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_12: in_stream_data_V_val [1/1] 0.00ns
._crit_edge.0:6  %in_stream_data_V_val = extractvalue { i24, i1, i1 } %empty, 0

ST_12: in_stream_user_V_val [1/1] 0.00ns
._crit_edge.0:7  %in_stream_user_V_val = extractvalue { i24, i1, i1 } %empty, 1

ST_12: in_stream_last_V_val [1/1] 0.00ns
._crit_edge.0:8  %in_stream_last_V_val = extractvalue { i24, i1, i1 } %empty, 2

ST_12: p_Result_7 [1/1] 0.00ns
._crit_edge.0:9  %p_Result_7 = call i96 @llvm.part.set.i96.i24(i96 %p_084_load, i24 %in_stream_data_V_val, i32 0, i32 23)

ST_12: tmp_13 [1/1] 0.00ns
._crit_edge.0:10  %tmp_13 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_load, i32 0, i1 %in_stream_user_V_val)

ST_12: tmp_14 [1/1] 0.00ns
._crit_edge.0:11  %tmp_14 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_load, i32 0, i1 %in_stream_last_V_val)

ST_12: stg_160 [1/1] 1.57ns
._crit_edge.0:12  br i1 %in_stream_last_V_val, label %._crit_edge.1, label %1


 <State 13>: 1.57ns
ST_13: empty_14 [1/1] 0.00ns
:0  %empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_13: in_stream_data_V_val7 [1/1] 0.00ns
:1  %in_stream_data_V_val7 = extractvalue { i24, i1, i1 } %empty_14, 0

ST_13: in_stream_user_V_val7 [1/1] 0.00ns
:2  %in_stream_user_V_val7 = extractvalue { i24, i1, i1 } %empty_14, 1

ST_13: in_stream_last_V_val5 [1/1] 0.00ns
:3  %in_stream_last_V_val5 = extractvalue { i24, i1, i1 } %empty_14, 2

ST_13: p_Result_26_1 [1/1] 0.00ns
:4  %p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_7, i24 %in_stream_data_V_val7, i32 24, i32 47)

ST_13: tmp_16 [1/1] 0.00ns
:5  %tmp_16 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %tmp_13, i32 1, i1 %in_stream_user_V_val7)

ST_13: tmp_17 [1/1] 0.00ns
:6  %tmp_17 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %tmp_14, i32 1, i1 %in_stream_last_V_val5)

ST_13: stg_168 [1/1] 1.57ns
:7  br label %._crit_edge.1

ST_13: last_2_1 [1/1] 0.00ns
._crit_edge.1:3  %last_2_1 = phi i1 [ %in_stream_last_V_val5, %1 ], [ %in_stream_last_V_val, %._crit_edge.0 ]


 <State 14>: 1.57ns
ST_14: p_071_2_1 [1/1] 0.00ns
._crit_edge.1:0  %p_071_2_1 = phi i4 [ %tmp_16, %1 ], [ %tmp_13, %._crit_edge.0 ]

ST_14: p_067_2_1 [1/1] 0.00ns
._crit_edge.1:1  %p_067_2_1 = phi i4 [ %tmp_17, %1 ], [ %tmp_14, %._crit_edge.0 ]

ST_14: p_084_2_1 [1/1] 0.00ns
._crit_edge.1:2  %p_084_2_1 = phi i96 [ %p_Result_26_1, %1 ], [ %p_Result_7, %._crit_edge.0 ]

ST_14: stg_173 [1/1] 1.57ns
._crit_edge.1:4  br i1 %last_2_1, label %._crit_edge.2, label %2

ST_14: empty_15 [1/1] 0.00ns
:0  %empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_14: in_stream_data_V_val9 [1/1] 0.00ns
:1  %in_stream_data_V_val9 = extractvalue { i24, i1, i1 } %empty_15, 0

ST_14: in_stream_user_V_val9 [1/1] 0.00ns
:2  %in_stream_user_V_val9 = extractvalue { i24, i1, i1 } %empty_15, 1

ST_14: in_stream_last_V_val7 [1/1] 0.00ns
:3  %in_stream_last_V_val7 = extractvalue { i24, i1, i1 } %empty_15, 2

ST_14: p_Result_26_2 [1/1] 0.00ns
:4  %p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_084_2_1, i24 %in_stream_data_V_val9, i32 48, i32 71)

ST_14: tmp_19 [1/1] 0.00ns
:5  %tmp_19 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_1, i32 2, i1 %in_stream_user_V_val9)

ST_14: tmp_20 [1/1] 0.00ns
:6  %tmp_20 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_1, i32 2, i1 %in_stream_last_V_val7)

ST_14: stg_181 [1/1] 1.57ns
:7  br label %._crit_edge.2

ST_14: last_2_2 [1/1] 0.00ns
._crit_edge.2:3  %last_2_2 = phi i1 [ %in_stream_last_V_val7, %2 ], [ %last_2_1, %._crit_edge.1 ]


 <State 15>: 1.57ns
ST_15: p_071_2_2 [1/1] 0.00ns
._crit_edge.2:0  %p_071_2_2 = phi i4 [ %tmp_19, %2 ], [ %p_071_2_1, %._crit_edge.1 ]

ST_15: p_067_2_2 [1/1] 0.00ns
._crit_edge.2:1  %p_067_2_2 = phi i4 [ %tmp_20, %2 ], [ %p_067_2_1, %._crit_edge.1 ]

ST_15: p_084_2_2 [1/1] 0.00ns
._crit_edge.2:2  %p_084_2_2 = phi i96 [ %p_Result_26_2, %2 ], [ %p_084_2_1, %._crit_edge.1 ]

ST_15: stg_186 [1/1] 1.57ns
._crit_edge.2:4  br i1 %last_2_2, label %.preheader815.preheader, label %3

ST_15: empty_16 [1/1] 0.00ns
:0  %empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_15: in_stream_data_V_val11 [1/1] 0.00ns
:1  %in_stream_data_V_val11 = extractvalue { i24, i1, i1 } %empty_16, 0

ST_15: in_stream_user_V_val11 [1/1] 0.00ns
:2  %in_stream_user_V_val11 = extractvalue { i24, i1, i1 } %empty_16, 1

ST_15: in_stream_last_V_val9 [1/1] 0.00ns
:3  %in_stream_last_V_val9 = extractvalue { i24, i1, i1 } %empty_16, 2

ST_15: p_Result_26_3 [1/1] 0.00ns
:4  %p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_084_2_2, i24 %in_stream_data_V_val11, i32 72, i32 95)

ST_15: tmp_22 [1/1] 0.00ns
:5  %tmp_22 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_2, i32 3, i1 %in_stream_user_V_val11)

ST_15: tmp_23 [1/1] 0.00ns
:6  %tmp_23 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_2, i32 3, i1 %in_stream_last_V_val9)

ST_15: stg_194 [1/1] 1.57ns
:7  br label %.preheader815.preheader

ST_15: p_071_2_3 [1/1] 0.00ns
.preheader815.preheader:0  %p_071_2_3 = phi i4 [ %tmp_22, %3 ], [ %p_071_2_2, %._crit_edge.2 ]

ST_15: p_067_2_3 [1/1] 0.00ns
.preheader815.preheader:1  %p_067_2_3 = phi i4 [ %tmp_23, %3 ], [ %p_067_2_2, %._crit_edge.2 ]

ST_15: p_084_2_3 [1/1] 0.00ns
.preheader815.preheader:2  %p_084_2_3 = phi i96 [ %p_Result_26_3, %3 ], [ %p_084_2_2, %._crit_edge.2 ]

ST_15: last_2_3 [1/1] 0.00ns
.preheader815.preheader:3  %last_2_3 = phi i1 [ %in_stream_last_V_val9, %3 ], [ %last_2_2, %._crit_edge.2 ]

ST_15: tmp_25 [1/1] 0.00ns
.preheader815.preheader:4  %tmp_25 = trunc i96 %p_084_2_3 to i32

ST_15: tmp_26 [1/1] 0.00ns
.preheader815.preheader:5  %tmp_26 = trunc i4 %p_071_2_3 to i1

ST_15: tmp_27 [1/1] 0.00ns
.preheader815.preheader:6  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 1)

ST_15: stg_202 [1/1] 0.00ns
.preheader815.preheader:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)

ST_15: p_Result_29_1 [1/1] 0.00ns
.preheader815.preheader:8  %p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_084_2_3, i32 32, i32 63)

ST_15: tmp_28 [1/1] 0.00ns
.preheader815.preheader:9  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 1)

ST_15: tmp_29 [1/1] 0.00ns
.preheader815.preheader:10  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 2)

ST_15: p_Result_29_2 [1/1] 0.00ns
.preheader815.preheader:12  %p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_084_2_3, i32 64, i32 95)

ST_15: tmp_30 [1/1] 0.00ns
.preheader815.preheader:13  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 2)

ST_15: tmp_31 [1/1] 0.00ns
.preheader815.preheader:14  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 3)

ST_15: stg_209 [1/1] 0.00ns
.preheader815.preheader:17  store i4 %p_071_2_3, i4* %p_071_s

ST_15: stg_210 [1/1] 0.00ns
.preheader815.preheader:18  store i4 %p_067_2_3, i4* %p_067_s

ST_15: stg_211 [1/1] 0.00ns
.preheader815.preheader:19  store i96 %p_084_2_3, i96* %p_084_s

ST_15: stg_212 [1/1] 0.00ns
.preheader815.preheader:20  br i1 %last_2_3, label %.loopexit, label %._crit_edge.0


 <State 16>: 0.00ns
ST_16: stg_213 [1/1] 0.00ns
.preheader815.preheader:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)


 <State 17>: 0.00ns
ST_17: stg_214 [1/1] 0.00ns
.preheader815.preheader:15  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)

ST_17: empty_17 [1/1] 0.00ns
.preheader815.preheader:16  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)


 <State 18>: 0.00ns
ST_18: stg_216 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_V_read           (read           ) [ 0000000000010000000]
mode_read              (read           ) [ 0010000000000000000]
stg_23                 (specbitsmap    ) [ 0000000000000000000]
stg_24                 (specbitsmap    ) [ 0000000000000000000]
stg_25                 (specbitsmap    ) [ 0000000000000000000]
stg_26                 (specbitsmap    ) [ 0000000000000000000]
stg_27                 (specbitsmap    ) [ 0000000000000000000]
stg_28                 (specbitsmap    ) [ 0000000000000000000]
stg_29                 (specbitsmap    ) [ 0000000000000000000]
stg_30                 (specbitsmap    ) [ 0000000000000000000]
stg_31                 (spectopmodule  ) [ 0000000000000000000]
stg_32                 (specinterface  ) [ 0000000000000000000]
stg_33                 (specclockdomain) [ 0000000000000000000]
stg_34                 (specinterface  ) [ 0000000000000000000]
stg_35                 (specinterface  ) [ 0000000000000000000]
stg_36                 (specinterface  ) [ 0000000000000000000]
stg_37                 (specinterface  ) [ 0000000000000000000]
stg_38                 (switch         ) [ 0000000000000000000]
p_0464_s               (alloca         ) [ 0000000111100000000]
stg_40                 (br             ) [ 0000000000000000000]
p_084_s                (alloca         ) [ 0000000000001111110]
p_067_s                (alloca         ) [ 0000000000001111110]
p_071_s                (alloca         ) [ 0000000000001111110]
stg_44                 (br             ) [ 0000000000000000000]
empty_28               (read           ) [ 0000100000000000000]
in_stream_data_V_val4  (extractvalue   ) [ 0000000000000000000]
p_Result_s_30          (partselect     ) [ 0000100000000000000]
p_Result_3             (partselect     ) [ 0000100000000000000]
tmp_11                 (trunc          ) [ 0000100000000000000]
tmp_9                  (specregionbegin) [ 0000000000000000000]
stg_51                 (specpipeline   ) [ 0000000000000000000]
in_stream_user_V_val4  (extractvalue   ) [ 0000000000000000000]
empty_29               (read           ) [ 0000000000000000000]
in_stream_data_V_val5  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val5  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val3  (extractvalue   ) [ 0001100000000000000]
user_2_1               (or             ) [ 0000000000000000000]
tmp                    (zext           ) [ 0000000000000000000]
p_Result_1             (partselect     ) [ 0000000000000000000]
tmp_1                  (zext           ) [ 0000000000000000000]
out_c1_V               (add            ) [ 0000000000000000000]
tmp_3                  (zext           ) [ 0000000000000000000]
p_Result_4             (partselect     ) [ 0000000000000000000]
tmp_4                  (zext           ) [ 0000000000000000000]
out_c2_V               (add            ) [ 0000000000000000000]
p_Result_6             (partselect     ) [ 0000000000000000000]
tmp_12                 (trunc          ) [ 0000000000000000000]
p_Result_8             (partselect     ) [ 0000000000000000000]
p_Result_2             (bitconcatenate ) [ 0000000000000000000]
stg_70                 (write          ) [ 0000000000000000000]
empty_31               (specregionend  ) [ 0000000000000000000]
stg_72                 (br             ) [ 0000000000000000000]
empty_25               (read           ) [ 0000001000000000000]
in_stream_data_V_val2  (extractvalue   ) [ 0000000000000000000]
tmp_8                  (trunc          ) [ 0000001000000000000]
tmp_7                  (specregionbegin) [ 0000000000000000000]
stg_77                 (specpipeline   ) [ 0000000000000000000]
in_stream_user_V_val2  (extractvalue   ) [ 0000000000000000000]
empty_26               (read           ) [ 0000000000000000000]
in_stream_data_V_val3  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val3  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val2  (extractvalue   ) [ 0000011000000000000]
user_1                 (or             ) [ 0000000000000000000]
tmp_10                 (trunc          ) [ 0000000000000000000]
p_Result_35_1          (bitconcatenate ) [ 0000000000000000000]
stg_86                 (write          ) [ 0000000000000000000]
empty_27               (specregionend  ) [ 0000000000000000000]
stg_88                 (br             ) [ 0000000000000000000]
p_0464_load            (load           ) [ 0000000000000000000]
tmp_6                  (specregionbegin) [ 0000000011100000000]
stg_91                 (specpipeline   ) [ 0000000000000000000]
empty_20               (read           ) [ 0000000000000000000]
in_stream_data_V_val6  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val6  (extractvalue   ) [ 0000000111100000000]
in_stream_last_V_val4  (extractvalue   ) [ 0000000111100000000]
tmp_15                 (trunc          ) [ 0000000000000000000]
p_Result_9             (partset        ) [ 0000000111100000000]
stg_98                 (br             ) [ 0000000111100000000]
empty_21               (read           ) [ 0000000000000000000]
in_stream_data_V_val8  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val8  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val6  (extractvalue   ) [ 0000000000000000000]
user_3_1               (or             ) [ 0000000111100000000]
tmp_18                 (trunc          ) [ 0000000000000000000]
p_Result_33_1          (partset        ) [ 0000000111100000000]
stg_106                (br             ) [ 0000000111100000000]
last_6_1               (phi            ) [ 0000000011100000000]
p_0464_2_1             (phi            ) [ 0000000001100000000]
user_1_1               (phi            ) [ 0000000001100000000]
stg_110                (br             ) [ 0000000111100000000]
empty_22               (read           ) [ 0000000000000000000]
in_stream_data_V_val10 (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val10 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val8  (extractvalue   ) [ 0000000000000000000]
user_3_2               (or             ) [ 0000000111100000000]
tmp_21                 (trunc          ) [ 0000000000000000000]
p_Result_33_2          (partset        ) [ 0000000111100000000]
stg_118                (br             ) [ 0000000111100000000]
last_6_2               (phi            ) [ 0000000001100000000]
p_0464_2_2             (phi            ) [ 0000000000100000000]
user_1_2               (phi            ) [ 0000000000100000000]
stg_122                (br             ) [ 0000000000000000000]
empty_23               (read           ) [ 0000000000000000000]
in_stream_data_V_val12 (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val12 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val10 (extractvalue   ) [ 0000000000000000000]
user_3_3               (or             ) [ 0000000000000000000]
tmp_24                 (trunc          ) [ 0000000000000000000]
p_Result_33_3          (partset        ) [ 0000000000000000000]
stg_130                (br             ) [ 0000000000000000000]
p_0464_2_3             (phi            ) [ 0000000000000000000]
last_6_3               (phi            ) [ 0000000000100000000]
user_1_3               (phi            ) [ 0000000000000000000]
stg_134                (write          ) [ 0000000000000000000]
empty_24               (specregionend  ) [ 0000000000000000000]
stg_136                (store          ) [ 0000000000000000000]
stg_137                (br             ) [ 0000000000000000000]
tmp_5                  (specregionbegin) [ 0000000000000000000]
stg_139                (specpipeline   ) [ 0000000000000000000]
empty_18               (read           ) [ 0000000000000000000]
in_stream_data_V_val1  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val1  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val1  (extractvalue   ) [ 0000000000010000000]
p_Result_s             (bitconcatenate ) [ 0000000000000000000]
stg_145                (write          ) [ 0000000000000000000]
empty_19               (specregionend  ) [ 0000000000000000000]
stg_147                (br             ) [ 0000000000000000000]
p_084_load             (load           ) [ 0000000000000000000]
p_067_load             (load           ) [ 0000000000000000000]
p_071_load             (load           ) [ 0000000000000000000]
tmp_2                  (specregionbegin) [ 0000000000001111110]
stg_152                (specpipeline   ) [ 0000000000000000000]
empty                  (read           ) [ 0000000000000000000]
in_stream_data_V_val   (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val   (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val   (extractvalue   ) [ 0000000000001111110]
p_Result_7             (partset        ) [ 0000000000001111110]
tmp_13                 (bitset         ) [ 0000000000001111110]
tmp_14                 (bitset         ) [ 0000000000001111110]
stg_160                (br             ) [ 0000000000001111110]
empty_14               (read           ) [ 0000000000000000000]
in_stream_data_V_val7  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val7  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val5  (extractvalue   ) [ 0000000000000000000]
p_Result_26_1          (partset        ) [ 0000000000001111110]
tmp_16                 (bitset         ) [ 0000000000001111110]
tmp_17                 (bitset         ) [ 0000000000001111110]
stg_168                (br             ) [ 0000000000001111110]
last_2_1               (phi            ) [ 0000000000001111110]
p_071_2_1              (phi            ) [ 0000000000000011000]
p_067_2_1              (phi            ) [ 0000000000000011000]
p_084_2_1              (phi            ) [ 0000000000000011000]
stg_173                (br             ) [ 0000000000001111110]
empty_15               (read           ) [ 0000000000000000000]
in_stream_data_V_val9  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val9  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val7  (extractvalue   ) [ 0000000000000000000]
p_Result_26_2          (partset        ) [ 0000000000001111110]
tmp_19                 (bitset         ) [ 0000000000001111110]
tmp_20                 (bitset         ) [ 0000000000001111110]
stg_181                (br             ) [ 0000000000001111110]
last_2_2               (phi            ) [ 0000000000001111110]
p_071_2_2              (phi            ) [ 0000000000000001000]
p_067_2_2              (phi            ) [ 0000000000000001000]
p_084_2_2              (phi            ) [ 0000000000000001000]
stg_186                (br             ) [ 0000000000000000000]
empty_16               (read           ) [ 0000000000000000000]
in_stream_data_V_val11 (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val11 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val9  (extractvalue   ) [ 0000000000000000000]
p_Result_26_3          (partset        ) [ 0000000000000000000]
tmp_22                 (bitset         ) [ 0000000000000000000]
tmp_23                 (bitset         ) [ 0000000000000000000]
stg_194                (br             ) [ 0000000000000000000]
p_071_2_3              (phi            ) [ 0000000000000000000]
p_067_2_3              (phi            ) [ 0000000000000000000]
p_084_2_3              (phi            ) [ 0000000000000000000]
last_2_3               (phi            ) [ 0000000000001101110]
tmp_25                 (trunc          ) [ 0000000000000000000]
tmp_26                 (trunc          ) [ 0000000000000000000]
tmp_27                 (bitselect      ) [ 0000000000000000000]
stg_202                (write          ) [ 0000000000000000000]
p_Result_29_1          (partselect     ) [ 0000000000001000100]
tmp_28                 (bitselect      ) [ 0000000000001000100]
tmp_29                 (bitselect      ) [ 0000000000001000100]
p_Result_29_2          (partselect     ) [ 0000000000001100110]
tmp_30                 (bitselect      ) [ 0000000000001100110]
tmp_31                 (bitselect      ) [ 0000000000001100110]
stg_209                (store          ) [ 0000000000000000000]
stg_210                (store          ) [ 0000000000000000000]
stg_211                (store          ) [ 0000000000000000000]
stg_212                (br             ) [ 0000000000000000000]
stg_213                (write          ) [ 0000000000000000000]
stg_214                (write          ) [ 0000000000000000000]
empty_17               (specregionend  ) [ 0000000000000000000]
stg_216                (ret            ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="alpha_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_pack_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="p_0464_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0464_s/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_084_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_084_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_067_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_067_s/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_071_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_071_s/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="26" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 empty_29/4 empty_25/5 empty_26/6 empty_20/7 empty_21/8 empty_22/9 empty_23/10 empty_18/11 empty/12 empty_14/13 empty_15/14 empty_16/15 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/4 stg_86/6 stg_134/10 stg_145/11 stg_202/15 stg_213/16 stg_214/17 "/>
</bind>
</comp>

<comp id="173" class="1005" name="last_6_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="last_6_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_1/8 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_0464_2_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0464_2_1 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_0464_2_1_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="2"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0464_2_1/9 "/>
</bind>
</comp>

<comp id="193" class="1005" name="user_1_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="user_1_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="2"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_1/9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="last_6_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_2 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="last_6_2_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_2/9 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_0464_2_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0464_2_2 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_0464_2_2_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0464_2_2/10 "/>
</bind>
</comp>

<comp id="224" class="1005" name="user_1_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="user_1_2 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="user_1_2_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_2/10 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_0464_2_3_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0464_2_3 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_0464_2_3_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0464_2_3/10 "/>
</bind>
</comp>

<comp id="245" class="1005" name="last_6_3_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="last_6_3 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="last_6_3_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_3/10 "/>
</bind>
</comp>

<comp id="256" class="1005" name="user_1_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="user_1_3 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="user_1_3_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_3/10 "/>
</bind>
</comp>

<comp id="267" class="1005" name="last_2_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="last_2_1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_1/13 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_071_2_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_2_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_071_2_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="4" slack="2"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_1/14 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_067_2_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_2_1 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_067_2_1_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="4" slack="2"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_1/14 "/>
</bind>
</comp>

<comp id="297" class="1005" name="p_084_2_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="96" slack="1"/>
<pin id="299" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_084_2_1 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_084_2_1_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="96" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="96" slack="2"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_2_1/14 "/>
</bind>
</comp>

<comp id="307" class="1005" name="last_2_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_2 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="last_2_2_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_2/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_071_2_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_071_2_2 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_071_2_2_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="4" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_2/15 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_067_2_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="330" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_067_2_2 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_067_2_2_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="4" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_2/15 "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_084_2_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="340" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_084_2_2 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_084_2_2_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="96" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="96" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_2_2/15 "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_071_2_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="350" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_071_2_3 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_071_2_3_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_3/15 "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_067_2_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_067_2_3 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_067_2_3_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_3/15 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_084_2_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="370" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_084_2_3 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_084_2_3_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="96" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="96" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_2_3/15 "/>
</bind>
</comp>

<comp id="378" class="1005" name="last_2_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="last_2_3 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="last_2_3_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="1" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_3/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="26" slack="0"/>
<pin id="391" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_data_V_val4/3 in_stream_data_V_val5/4 in_stream_data_V_val2/5 in_stream_data_V_val3/6 in_stream_data_V_val6/7 in_stream_data_V_val8/8 in_stream_data_V_val10/9 in_stream_data_V_val12/10 in_stream_data_V_val1/11 in_stream_data_V_val/12 in_stream_data_V_val7/13 in_stream_data_V_val9/14 in_stream_data_V_val11/15 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="5" slack="0"/>
<pin id="398" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_30/3 p_Result_1/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/3 p_Result_4/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="26" slack="0"/>
<pin id="415" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_user_V_val5/4 in_stream_user_V_val3/6 in_stream_user_V_val6/7 in_stream_user_V_val8/8 in_stream_user_V_val10/9 in_stream_user_V_val12/10 in_stream_user_V_val1/11 in_stream_user_V_val/12 in_stream_user_V_val7/13 in_stream_user_V_val9/14 in_stream_user_V_val11/15 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="26" slack="0"/>
<pin id="420" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_last_V_val3/4 in_stream_last_V_val2/6 in_stream_last_V_val4/7 in_stream_last_V_val6/8 in_stream_last_V_val8/9 in_stream_last_V_val10/10 in_stream_last_V_val1/11 in_stream_last_V_val/12 in_stream_last_V_val5/13 in_stream_last_V_val7/14 in_stream_last_V_val9/15 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="26" slack="1"/>
<pin id="431" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 empty_25 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="26" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_user_V_val4/4 in_stream_user_V_val2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_2_1/4 user_1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_11_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="out_c1_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c1_V/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="out_c2_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c2_V/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Result_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="9" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="0" index="3" bw="5" slack="0"/>
<pin id="479" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="24" slack="0"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_8_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="0" index="3" bw="8" slack="0"/>
<pin id="503" dir="0" index="4" bw="8" slack="1"/>
<pin id="504" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_10_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="0"/>
<pin id="516" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Result_35_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="1"/>
<pin id="522" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_0464_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0464_load/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_15_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="0" index="3" bw="1" slack="0"/>
<pin id="538" dir="0" index="4" bw="4" slack="0"/>
<pin id="539" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="user_3_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3_1/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_18_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="24" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_33_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="0" index="4" bw="5" slack="0"/>
<pin id="560" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_1/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="user_3_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3_2/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_21_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="24" slack="0"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Result_33_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="0" index="4" bw="6" slack="0"/>
<pin id="581" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_2/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="user_3_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3_3/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_24_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="24" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Result_33_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="0" index="4" bw="6" slack="0"/>
<pin id="604" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_3/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="stg_136_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="4"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_136/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_s_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="1"/>
<pin id="619" dir="0" index="2" bw="24" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_084_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="96" slack="1"/>
<pin id="626" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_084_load/12 "/>
</bind>
</comp>

<comp id="627" class="1004" name="p_067_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="1"/>
<pin id="629" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_067_load/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_071_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_071_load/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_Result_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="96" slack="0"/>
<pin id="635" dir="0" index="1" bw="96" slack="0"/>
<pin id="636" dir="0" index="2" bw="24" slack="0"/>
<pin id="637" dir="0" index="3" bw="1" slack="0"/>
<pin id="638" dir="0" index="4" bw="6" slack="0"/>
<pin id="639" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_13_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="4" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="1" slack="0"/>
<pin id="650" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="0" index="3" bw="1" slack="0"/>
<pin id="660" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Result_26_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="96" slack="0"/>
<pin id="667" dir="0" index="1" bw="96" slack="1"/>
<pin id="668" dir="0" index="2" bw="24" slack="0"/>
<pin id="669" dir="0" index="3" bw="6" slack="0"/>
<pin id="670" dir="0" index="4" bw="7" slack="0"/>
<pin id="671" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_1/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_16_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="1"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="0" index="3" bw="1" slack="0"/>
<pin id="681" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_17_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="1"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="0" index="3" bw="1" slack="0"/>
<pin id="690" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Result_26_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="96" slack="0"/>
<pin id="696" dir="0" index="1" bw="96" slack="0"/>
<pin id="697" dir="0" index="2" bw="24" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="0" index="4" bw="8" slack="0"/>
<pin id="700" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_2/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_19_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="0" index="1" bw="4" slack="0"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="0" index="3" bw="1" slack="0"/>
<pin id="711" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_20_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="0" index="1" bw="4" slack="0"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="0" index="3" bw="1" slack="0"/>
<pin id="721" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_Result_26_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="96" slack="0"/>
<pin id="728" dir="0" index="1" bw="96" slack="0"/>
<pin id="729" dir="0" index="2" bw="24" slack="0"/>
<pin id="730" dir="0" index="3" bw="8" slack="0"/>
<pin id="731" dir="0" index="4" bw="8" slack="0"/>
<pin id="732" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_3/15 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_22_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="0"/>
<pin id="741" dir="0" index="1" bw="4" slack="0"/>
<pin id="742" dir="0" index="2" bw="3" slack="0"/>
<pin id="743" dir="0" index="3" bw="1" slack="0"/>
<pin id="744" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_23_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="3" slack="0"/>
<pin id="754" dir="0" index="3" bw="1" slack="0"/>
<pin id="755" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_25_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="96" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_26_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_27_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="4" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="p_Result_29_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="96" slack="0"/>
<pin id="783" dir="0" index="2" bw="7" slack="0"/>
<pin id="784" dir="0" index="3" bw="7" slack="0"/>
<pin id="785" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_1/15 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_28_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_29_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="4" slack="0"/>
<pin id="801" dir="0" index="2" bw="3" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_Result_29_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="96" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="0" index="3" bw="8" slack="0"/>
<pin id="811" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_2/15 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_30_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="4" slack="0"/>
<pin id="819" dir="0" index="2" bw="3" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_31_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="4" slack="0"/>
<pin id="827" dir="0" index="2" bw="3" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="stg_209_store_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="0" index="1" bw="4" slack="4"/>
<pin id="835" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_209/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="stg_210_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="4"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_210/15 "/>
</bind>
</comp>

<comp id="842" class="1004" name="stg_211_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="96" slack="0"/>
<pin id="844" dir="0" index="1" bw="96" slack="4"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_211/15 "/>
</bind>
</comp>

<comp id="847" class="1005" name="alpha_V_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alpha_V_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="p_0464_s_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0464_s "/>
</bind>
</comp>

<comp id="861" class="1005" name="p_084_s_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="96" slack="1"/>
<pin id="863" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_084_s "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_067_s_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="1"/>
<pin id="869" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_s "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_071_s_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="1"/>
<pin id="875" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_s "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_Result_s_30_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_30 "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_Result_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="1"/>
<pin id="886" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_11_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_8_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="905" class="1005" name="in_stream_user_V_val6_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_user_V_val6 "/>
</bind>
</comp>

<comp id="911" class="1005" name="in_stream_last_V_val4_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_last_V_val4 "/>
</bind>
</comp>

<comp id="916" class="1005" name="p_Result_9_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="922" class="1005" name="user_3_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_3_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="p_Result_33_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="user_3_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_3_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="p_Result_33_2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="in_stream_last_V_val_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_last_V_val "/>
</bind>
</comp>

<comp id="950" class="1005" name="p_Result_7_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="96" slack="1"/>
<pin id="952" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_13_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="1"/>
<pin id="958" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_14_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="4" slack="1"/>
<pin id="964" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="968" class="1005" name="p_Result_26_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="96" slack="1"/>
<pin id="970" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_16_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="1"/>
<pin id="975" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_17_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="983" class="1005" name="p_Result_26_2_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="96" slack="1"/>
<pin id="985" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_19_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="1"/>
<pin id="990" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_20_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="1"/>
<pin id="995" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="998" class="1005" name="p_Result_29_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_28_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_29_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_Result_29_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_29_2 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_30_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="2"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_31_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="2"/>
<pin id="1025" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="186" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="202"><net_src comp="196" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="212"><net_src comp="173" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="223"><net_src comp="183" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="233"><net_src comp="193" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="243"><net_src comp="217" pin="4"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="160" pin=4"/></net>

<net id="254"><net_src comp="203" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="160" pin=6"/></net>

<net id="265"><net_src comp="227" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="160" pin=5"/></net>

<net id="276"><net_src comp="270" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="286"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="290" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="306"><net_src comp="300" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="316"><net_src comp="267" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="327"><net_src comp="277" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="337"><net_src comp="287" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="347"><net_src comp="297" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="357"><net_src comp="321" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="367"><net_src comp="331" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="377"><net_src comp="341" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="387"><net_src comp="307" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="392"><net_src comp="150" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="389" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="150" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="421"><net_src comp="150" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="432"><net_src comp="150" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="413" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="2"/><net_sink comp="160" pin=5"/></net>

<net id="447"><net_src comp="389" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="393" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="403" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="455" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="389" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="468" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="488" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="484" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="474" pin="4"/><net_sink comp="498" pin=3"/></net>

<net id="509"><net_src comp="498" pin="5"/><net_sink comp="160" pin=4"/></net>

<net id="513"><net_src comp="389" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="389" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="518" pin="3"/><net_sink comp="160" pin=4"/></net>

<net id="532"><net_src comp="389" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="86" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="526" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="28" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="544"><net_src comp="88" pin="0"/><net_sink comp="533" pin=4"/></net>

<net id="549"><net_src comp="413" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="389" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="550" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="58" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="564"><net_src comp="60" pin="0"/><net_sink comp="554" pin=4"/></net>

<net id="569"><net_src comp="413" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="196" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="389" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="86" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="186" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="571" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="62" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="575" pin=4"/></net>

<net id="591"><net_src comp="413" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="227" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="587" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="597"><net_src comp="389" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="217" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="594" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="609"><net_src comp="90" pin="0"/><net_sink comp="598" pin=4"/></net>

<net id="610"><net_src comp="598" pin="5"/><net_sink comp="237" pin=0"/></net>

<net id="615"><net_src comp="237" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="389" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="3"/><net_sink comp="160" pin=4"/></net>

<net id="640"><net_src comp="98" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="624" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="389" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="643"><net_src comp="28" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="644"><net_src comp="64" pin="0"/><net_sink comp="633" pin=4"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="630" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="413" pin="1"/><net_sink comp="645" pin=3"/></net>

<net id="661"><net_src comp="100" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="627" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="28" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="418" pin="1"/><net_sink comp="655" pin=3"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="389" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="46" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="675"><net_src comp="102" pin="0"/><net_sink comp="665" pin=4"/></net>

<net id="682"><net_src comp="100" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="40" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="684"><net_src comp="413" pin="1"/><net_sink comp="676" pin=3"/></net>

<net id="691"><net_src comp="100" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="40" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="693"><net_src comp="418" pin="1"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="300" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="389" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="705"><net_src comp="106" pin="0"/><net_sink comp="694" pin=4"/></net>

<net id="712"><net_src comp="100" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="280" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="413" pin="1"/><net_sink comp="706" pin=3"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="290" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="48" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="418" pin="1"/><net_sink comp="716" pin=3"/></net>

<net id="733"><net_src comp="98" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="341" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="389" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="108" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="737"><net_src comp="110" pin="0"/><net_sink comp="726" pin=4"/></net>

<net id="738"><net_src comp="726" pin="5"/><net_sink comp="371" pin=0"/></net>

<net id="745"><net_src comp="100" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="321" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="50" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="413" pin="1"/><net_sink comp="739" pin=3"/></net>

<net id="749"><net_src comp="739" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="756"><net_src comp="100" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="331" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="50" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="418" pin="1"/><net_sink comp="750" pin=3"/></net>

<net id="760"><net_src comp="750" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="764"><net_src comp="371" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="769"><net_src comp="351" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="776"><net_src comp="112" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="361" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="40" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="779"><net_src comp="771" pin="3"/><net_sink comp="160" pin=6"/></net>

<net id="786"><net_src comp="114" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="371" pin="4"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="116" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="118" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="795"><net_src comp="112" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="351" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="40" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="112" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="361" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="48" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="812"><net_src comp="114" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="371" pin="4"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="120" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="110" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="821"><net_src comp="112" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="351" pin="4"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="48" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="112" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="361" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="50" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="351" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="361" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="371" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="138" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="858"><net_src comp="122" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="864"><net_src comp="126" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="870"><net_src comp="130" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="876"><net_src comp="134" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="882"><net_src comp="393" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="887"><net_src comp="403" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="892"><net_src comp="444" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="900"><net_src comp="510" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="908"><net_src comp="413" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="914"><net_src comp="418" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="919"><net_src comp="533" pin="5"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="925"><net_src comp="545" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="930"><net_src comp="554" pin="5"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="935"><net_src comp="565" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="940"><net_src comp="575" pin="5"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="948"><net_src comp="418" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="953"><net_src comp="633" pin="5"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="959"><net_src comp="645" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="965"><net_src comp="655" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="971"><net_src comp="665" pin="5"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="976"><net_src comp="676" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="981"><net_src comp="685" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="986"><net_src comp="694" pin="5"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="991"><net_src comp="706" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="996"><net_src comp="716" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1001"><net_src comp="780" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="1006"><net_src comp="790" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="1011"><net_src comp="798" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="1016"><net_src comp="806" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="1021"><net_src comp="816" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="1026"><net_src comp="824" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="160" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {4 6 10 11 15 16 17 }
	Port: out_stream_user_V | {4 6 10 11 15 16 17 }
	Port: out_stream_last_V | {4 6 10 11 15 16 17 }
 - Input state : 
	Port: pixel_pack : in_stream_data_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: pixel_pack : in_stream_user_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: pixel_pack : in_stream_last_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: pixel_pack : mode | {1 }
	Port: pixel_pack : alpha_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		p_Result_s_30 : 1
		p_Result_3 : 1
		tmp_11 : 1
	State 4
		user_2_1 : 1
		p_Result_1 : 1
		tmp_1 : 2
		out_c1_V : 3
		p_Result_4 : 1
		tmp_4 : 2
		out_c2_V : 3
		p_Result_6 : 4
		tmp_12 : 1
		p_Result_8 : 4
		p_Result_2 : 5
		stg_70 : 6
		empty_31 : 1
		stg_72 : 1
	State 5
		tmp_8 : 1
	State 6
		user_1 : 1
		tmp_10 : 1
		p_Result_35_1 : 2
		stg_86 : 3
		empty_27 : 1
		stg_88 : 1
	State 7
		tmp_15 : 1
		p_Result_9 : 2
		stg_98 : 1
	State 8
		user_3_1 : 1
		tmp_18 : 1
		p_Result_33_1 : 2
		last_6_1 : 1
	State 9
		user_3_2 : 1
		tmp_21 : 1
		p_Result_33_2 : 2
		last_6_2 : 1
	State 10
		user_3_3 : 1
		tmp_24 : 1
		p_Result_33_3 : 2
		p_0464_2_3 : 3
		last_6_3 : 1
		user_1_3 : 1
		stg_134 : 4
		stg_136 : 4
		stg_137 : 2
	State 11
		p_Result_s : 1
		stg_145 : 2
		empty_19 : 1
		stg_147 : 1
	State 12
		p_Result_7 : 1
		tmp_13 : 1
		tmp_14 : 1
		stg_160 : 1
	State 13
		p_Result_26_1 : 1
		tmp_16 : 1
		tmp_17 : 1
		last_2_1 : 1
	State 14
		p_Result_26_2 : 1
		tmp_19 : 1
		tmp_20 : 1
		last_2_2 : 1
	State 15
		p_Result_26_3 : 1
		tmp_22 : 1
		tmp_23 : 1
		p_071_2_3 : 2
		p_067_2_3 : 2
		p_084_2_3 : 2
		last_2_3 : 1
		tmp_25 : 3
		tmp_26 : 3
		tmp_27 : 3
		stg_202 : 4
		p_Result_29_1 : 3
		tmp_28 : 3
		tmp_29 : 3
		p_Result_29_2 : 3
		tmp_30 : 3
		tmp_31 : 3
		stg_209 : 3
		stg_210 : 3
		stg_211 : 3
		stg_212 : 2
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |    out_c1_V_fu_455   |    0    |    8    |
|          |    out_c2_V_fu_468   |    0    |    8    |
|----------|----------------------|---------|---------|
|          |      grp_fu_437      |    0    |    1    |
|    or    |    user_3_1_fu_545   |    0    |    1    |
|          |    user_3_2_fu_565   |    0    |    1    |
|          |    user_3_3_fu_587   |    0    |    1    |
|----------|----------------------|---------|---------|
|          |    grp_read_fu_138   |    0    |    0    |
|   read   |    grp_read_fu_144   |    0    |    0    |
|          |    grp_read_fu_150   |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_160   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_389      |    0    |    0    |
|extractvalue|      grp_fu_413      |    0    |    0    |
|          |      grp_fu_418      |    0    |    0    |
|          |      grp_fu_433      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_393      |    0    |    0    |
|          |      grp_fu_403      |    0    |    0    |
|partselect|   p_Result_6_fu_474  |    0    |    0    |
|          |   p_Result_8_fu_488  |    0    |    0    |
|          | p_Result_29_1_fu_780 |    0    |    0    |
|          | p_Result_29_2_fu_806 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_11_fu_444    |    0    |    0    |
|          |     tmp_12_fu_484    |    0    |    0    |
|          |     tmp_8_fu_510     |    0    |    0    |
|          |     tmp_10_fu_514    |    0    |    0    |
|   trunc  |     tmp_15_fu_529    |    0    |    0    |
|          |     tmp_18_fu_550    |    0    |    0    |
|          |     tmp_21_fu_571    |    0    |    0    |
|          |     tmp_24_fu_594    |    0    |    0    |
|          |     tmp_25_fu_761    |    0    |    0    |
|          |     tmp_26_fu_766    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_448      |    0    |    0    |
|   zext   |     tmp_1_fu_451     |    0    |    0    |
|          |     tmp_3_fu_461     |    0    |    0    |
|          |     tmp_4_fu_464     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_2_fu_498  |    0    |    0    |
|bitconcatenate| p_Result_35_1_fu_518 |    0    |    0    |
|          |   p_Result_s_fu_616  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_9_fu_533  |    0    |    0    |
|          | p_Result_33_1_fu_554 |    0    |    0    |
|          | p_Result_33_2_fu_575 |    0    |    0    |
|  partset | p_Result_33_3_fu_598 |    0    |    0    |
|          |   p_Result_7_fu_633  |    0    |    0    |
|          | p_Result_26_1_fu_665 |    0    |    0    |
|          | p_Result_26_2_fu_694 |    0    |    0    |
|          | p_Result_26_3_fu_726 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_13_fu_645    |    0    |    0    |
|          |     tmp_14_fu_655    |    0    |    0    |
|          |     tmp_16_fu_676    |    0    |    0    |
|  bitset  |     tmp_17_fu_685    |    0    |    0    |
|          |     tmp_19_fu_706    |    0    |    0    |
|          |     tmp_20_fu_716    |    0    |    0    |
|          |     tmp_22_fu_739    |    0    |    0    |
|          |     tmp_23_fu_750    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_27_fu_771    |    0    |    0    |
|          |     tmp_28_fu_790    |    0    |    0    |
| bitselect|     tmp_29_fu_798    |    0    |    0    |
|          |     tmp_30_fu_816    |    0    |    0    |
|          |     tmp_31_fu_824    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    20   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     alpha_V_read_reg_847    |    8   |
|in_stream_last_V_val4_reg_911|    1   |
| in_stream_last_V_val_reg_945|    1   |
|in_stream_user_V_val6_reg_905|    1   |
|       last_2_1_reg_267      |    1   |
|       last_2_2_reg_307      |    1   |
|       last_2_3_reg_378      |    1   |
|       last_6_1_reg_173      |    1   |
|       last_6_2_reg_203      |    1   |
|       last_6_3_reg_245      |    1   |
|      p_0464_2_1_reg_183     |   32   |
|      p_0464_2_2_reg_214     |   32   |
|      p_0464_2_3_reg_234     |   32   |
|       p_0464_s_reg_855      |   32   |
|      p_067_2_1_reg_287      |    4   |
|      p_067_2_2_reg_328      |    4   |
|      p_067_2_3_reg_358      |    4   |
|       p_067_s_reg_867       |    4   |
|      p_071_2_1_reg_277      |    4   |
|      p_071_2_2_reg_318      |    4   |
|      p_071_2_3_reg_348      |    4   |
|       p_071_s_reg_873       |    4   |
|      p_084_2_1_reg_297      |   96   |
|      p_084_2_2_reg_338      |   96   |
|      p_084_2_3_reg_368      |   96   |
|       p_084_s_reg_861       |   96   |
|    p_Result_26_1_reg_968    |   96   |
|    p_Result_26_2_reg_983    |   96   |
|    p_Result_29_1_reg_998    |   32   |
|    p_Result_29_2_reg_1013   |   32   |
|    p_Result_33_1_reg_927    |   32   |
|    p_Result_33_2_reg_937    |   32   |
|      p_Result_3_reg_884     |    8   |
|      p_Result_7_reg_950     |   96   |
|      p_Result_9_reg_916     |   32   |
|    p_Result_s_30_reg_879    |    8   |
|           reg_429           |   26   |
|        tmp_11_reg_889       |    8   |
|        tmp_13_reg_956       |    4   |
|        tmp_14_reg_962       |    4   |
|        tmp_16_reg_973       |    4   |
|        tmp_17_reg_978       |    4   |
|        tmp_19_reg_988       |    4   |
|        tmp_20_reg_993       |    4   |
|       tmp_28_reg_1003       |    1   |
|       tmp_29_reg_1008       |    1   |
|       tmp_30_reg_1018       |    1   |
|       tmp_31_reg_1023       |    1   |
|        tmp_8_reg_897        |   16   |
|       user_1_1_reg_193      |    1   |
|       user_1_2_reg_224      |    1   |
|       user_1_3_reg_256      |    1   |
|       user_3_1_reg_922      |    1   |
|       user_3_2_reg_932      |    1   |
+-----------------------------+--------+
|            Total            |  1108  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_160 |  p4  |   7  |  32  |   224  ||    32   |
| grp_write_fu_160 |  p5  |   6  |   1  |    6   ||    1    |
| grp_write_fu_160 |  p6  |   5  |   1  |    5   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   235  ||  5.817  ||    34   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   34   |
|  Register |    -   |  1108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1108  |   54   |
+-----------+--------+--------+--------+
