<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.8.0 -->
<title>Windows Memory Ordering | Harlinn</title>
<meta name="generator" content="Jekyll v4.3.4" />
<meta property="og:title" content="Windows Memory Ordering" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="This is my personal Github site," />
<meta property="og:description" content="This is my personal Github site," />
<link rel="canonical" href="https://harlinn.github.io/Cpp/Windows/WindowsMemoryOrdering.html" />
<meta property="og:url" content="https://harlinn.github.io/Cpp/Windows/WindowsMemoryOrdering.html" />
<meta property="og:site_name" content="Harlinn" />
<meta property="og:type" content="website" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Windows Memory Ordering" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"WebPage","description":"This is my personal Github site,","headline":"Windows Memory Ordering","url":"https://harlinn.github.io/Cpp/Windows/WindowsMemoryOrdering.html"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="https://harlinn.github.io/feed.xml" title="Harlinn" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Harlinn</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/Cpp/Cpp.html">C++</a><a class="page-link" href="/Databases/Databases.html">Databases</a><a class="page-link" href="/DotNet/DotNet.html">.Net</a><a class="page-link" href="/Java/Java.html">Java</a><a class="page-link" href="/Julia/Julia.html">Julia</a><a class="page-link" href="/Python/Python.html">Python</a><a class="page-link" href="/R/R.html">R</a><a class="page-link" href="/Rust/Rust.html">Rust</a><a class="page-link" href="/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <article class="post">

  <header class="post-header">
    <h1 class="post-title">Windows Memory Ordering</h1>
  </header>

  <div class="post-content">
    <h1 id="memory-ordering">Memory Ordering</h1>
<p>When a processor writes to a memory location, the value is cached to improve performance. 
Similarly, the processor attempts to satisfy read requests from the cache to improve performance. 
Furthermore, processors begin to fetch values from memory before they are requested by the 
application. This can happen as part of speculative execution or due to cache line issues.</p>

<p>CPU caches can be partitioned into banks that can be accessed in parallel. This means that 
memory operations can be completed out of order. To ensure that memory operations are completed 
in order, most processors provide memory-barrier instructions. A full memory barrier ensures 
that memory read and write operations that appear before the memory barrier instruction are 
committed to memory before any memory read and write operations that appear after the memory 
barrier instruction. A read memory barrier orders only the memory read operations and a write 
memory barrier orders only the memory write operations. These instructions also ensure that 
the compiler disables any optimizations that could reorder memory operations across the barriers.</p>

<p>Processors can support instructions for memory barriers with acquire, release, and fence 
semantics. These semantics describe the order in which results of an operation become available. 
With acquire semantics, the results of the operation are available before the results of any 
operation that appears after it in code. With release semantics, the results of the operation are 
available after the results of any operation that appears before it in code. Fence semantics 
combine acquire and release semantics. The results of an operation with fence semantics are 
available before those of any operation that appears after it in code and after those of any operation 
that appears before it.</p>

<p>On x86 and x64 processors that support SSE2, the instructions are mfence (memory fence), 
lfence (load fence), and sfence (store fence). On ARM processors, the instrutions are 
dmb and dsb. For more information, see the documentation for the processor.</p>

<p>The following synchronization functions use the appropriate barriers to ensure memory ordering:</p>

<ul>
  <li>Functions that enter or leave critical sections</li>
  <li>Functions that acquire or release SRW locks</li>
  <li>One-time initialization begin and completion</li>
  <li>EnterSynchronizationBarrier function</li>
  <li>Functions that signal synchronization objects</li>
  <li>Wait functions</li>
  <li>Interlocked functions (except functions with NoFence suffix, or intrinsics with _nf suffix)</li>
</ul>

  </div>

</article>

      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Harlinn</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Harlinn</li><li><a class="u-email" href="mailto:espen@harlinn.no">espen@harlinn.no</a></li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/Harlinn"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">Harlinn</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>This is my personal Github site, </p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
