INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/_RS_232/_RS_232.srcs/sources_1/new/async_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'async_clk'
