
SolarProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088c0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  08008a60  08008a60  00018a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fd8  08008fd8  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  08008fd8  08008fd8  00018fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fe0  08008fe0  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008fe0  08008fe0  00018fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008fe8  08008fe8  00018fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  08008ff0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000248  08009234  00020248  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08009234  00020404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116e2  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002978  00000000  00000000  00031956  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d18  00000000  00000000  000342d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf0  00000000  00000000  00034fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006bcb  00000000  00000000  00035bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b8f8  00000000  00000000  0003c7a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000942b0  00000000  00000000  0004809b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc34b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046bc  00000000  00000000  000dc3c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000248 	.word	0x20000248
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a48 	.word	0x08008a48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000024c 	.word	0x2000024c
 80001dc:	08008a48 	.word	0x08008a48

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <_ZN7StepperC1EP17TIM_HandleTypeDefPKPK12GPIO_TypeDefPKtb>:
 *      Author: Duane Mathias
 */

#include "Stepper.h"

Stepper::Stepper(TIM_HandleTypeDef* timer, const GPIO_TypeDef* const gpioPorts[3], const uint16_t gpioPins[3], const bool reverseDirection)
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
:ports(gpioPorts),pins(gpioPins), reverse(reverseDirection),timer(timer) {
 8000fc6:	4a0b      	ldr	r2, [pc, #44]	; (8000ff4 <_ZN7StepperC1EP17TIM_HandleTypeDefPKPK12GPIO_TypeDefPKtb+0x3c>)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	7e3a      	ldrb	r2, [r7, #24]
 8000fdc:	751a      	strb	r2, [r3, #20]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	619a      	str	r2, [r3, #24]

}
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	08008a74 	.word	0x08008a74

08000ff8 <_ZN7StepperD1Ev>:

Stepper::~Stepper() {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	4a04      	ldr	r2, [pc, #16]	; (8001014 <_ZN7StepperD1Ev+0x1c>)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	08008a74 	.word	0x08008a74

08001018 <_ZN7StepperD0Ev>:
Stepper::~Stepper() {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
}
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff ffe9 	bl	8000ff8 <_ZN7StepperD1Ev>
 8001026:	211c      	movs	r1, #28
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f004 f803 	bl	8005034 <_ZdlPvj>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <_ZN7Stepper6setDirEb>:

void Stepper::setDir(bool dir){
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
	if(reverse) dir = !dir;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	7d1b      	ldrb	r3, [r3, #20]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <_ZN7Stepper6setDirEb+0x1c>
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	f083 0301 	eor.w	r3, r3, #1
 8001052:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin((GPIO_TypeDef*)ports[1],pins[1],(GPIO_PinState)dir);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	3304      	adds	r3, #4
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	3302      	adds	r3, #2
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	78fa      	ldrb	r2, [r7, #3]
 8001066:	4619      	mov	r1, r3
 8001068:	f002 fd12 	bl	8003a90 <HAL_GPIO_WritePin>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <_ZN7Stepper4stepEv>:

void Stepper::step() {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	//bool dirState = ((ports[1]->ODR & pins[1]) == pins[1]);
	HAL_GPIO_TogglePin((GPIO_TypeDef*) ports[0], pins[0]);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f002 fd19 	bl	8003ac2 <HAL_GPIO_TogglePin>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <_ZN7Stepper6updateEv>:

void Stepper::update(){
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	step();
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ffe7 	bl	8001074 <_ZN7Stepper4stepEv>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <_ZN7Stepper7setFreqEf>:

void Stepper::setFreq(float Hz){
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	ed87 0a00 	vstr	s0, [r7]
	if(Hz < 1) Hz = 1;
 80010bc:	edd7 7a00 	vldr	s15, [r7]
 80010c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010cc:	d502      	bpl.n	80010d4 <_ZN7Stepper7setFreqEf+0x24>
 80010ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80010d2:	603b      	str	r3, [r7, #0]
	if(Hz > 2000) Hz = 2000;
 80010d4:	edd7 7a00 	vldr	s15, [r7]
 80010d8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001130 <_ZN7Stepper7setFreqEf+0x80>
 80010dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	dd01      	ble.n	80010ea <_ZN7Stepper7setFreqEf+0x3a>
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <_ZN7Stepper7setFreqEf+0x84>)
 80010e8:	603b      	str	r3, [r7, #0]
	timer->Instance->ARR = (timer,(uint16_t)(65535.0/Hz));
 80010ea:	6838      	ldr	r0, [r7, #0]
 80010ec:	f7ff fa44 	bl	8000578 <__aeabi_f2d>
 80010f0:	4603      	mov	r3, r0
 80010f2:	460c      	mov	r4, r1
 80010f4:	461a      	mov	r2, r3
 80010f6:	4623      	mov	r3, r4
 80010f8:	a10b      	add	r1, pc, #44	; (adr r1, 8001128 <_ZN7Stepper7setFreqEf+0x78>)
 80010fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010fe:	f7ff fbbd 	bl	800087c <__aeabi_ddiv>
 8001102:	4603      	mov	r3, r0
 8001104:	460c      	mov	r4, r1
 8001106:	4618      	mov	r0, r3
 8001108:	4621      	mov	r1, r4
 800110a:	f7ff fd65 	bl	8000bd8 <__aeabi_d2uiz>
 800110e:	4603      	mov	r3, r0
 8001110:	b29a      	uxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}
 8001122:	bf00      	nop
 8001124:	f3af 8000 	nop.w
 8001128:	00000000 	.word	0x00000000
 800112c:	40efffe0 	.word	0x40efffe0
 8001130:	44fa0000 	.word	0x44fa0000
 8001134:	44fa0000 	.word	0x44fa0000

08001138 <_ZN10absEncoderC1EPKPK12GPIO_TypeDefPKtfbf>:
 *      Author: Duane Mathias
 */

#include "absEncoder.h"

absEncoder::absEncoder(const GPIO_TypeDef* const gpioPorts[10], const uint16_t gpioPins[10], float operatingPoint, bool reverseDirection, float offset)
 8001138:	b480      	push	{r7}
 800113a:	b087      	sub	sp, #28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6178      	str	r0, [r7, #20]
 8001140:	6139      	str	r1, [r7, #16]
 8001142:	60fa      	str	r2, [r7, #12]
 8001144:	ed87 0a02 	vstr	s0, [r7, #8]
 8001148:	edc7 0a00 	vstr	s1, [r7]
 800114c:	71fb      	strb	r3, [r7, #7]
:ports(gpioPorts),pins(gpioPins),opPoint(operatingPoint),reverse(reverseDirection),degreeOffset(offset) {
 800114e:	4a0c      	ldr	r2, [pc, #48]	; (8001180 <_ZN10absEncoderC1EPKPK12GPIO_TypeDefPKtfbf+0x48>)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	79fa      	ldrb	r2, [r7, #7]
 8001164:	731a      	strb	r2, [r3, #12]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	615a      	str	r2, [r3, #20]

}
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	4618      	mov	r0, r3
 8001176:	371c      	adds	r7, #28
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	08008a84 	.word	0x08008a84

08001184 <_ZN10absEncoderD1Ev>:

absEncoder::~absEncoder() {
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <_ZN10absEncoderD1Ev+0x1c>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4618      	mov	r0, r3
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	08008a84 	.word	0x08008a84

080011a4 <_ZN10absEncoderD0Ev>:
absEncoder::~absEncoder() {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
}
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff ffe9 	bl	8001184 <_ZN10absEncoderD1Ev>
 80011b2:	2118      	movs	r1, #24
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f003 ff3d 	bl	8005034 <_ZdlPvj>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <_ZN10absEncoder11positionRawEv>:

uint16_t absEncoder::positionRaw(){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	// read all gpio at once
	uint16_t a = GPIOA->IDR;
 80011cc:	4b30      	ldr	r3, [pc, #192]	; (8001290 <_ZN10absEncoder11positionRawEv+0xcc>)
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	81fb      	strh	r3, [r7, #14]
	uint16_t b = GPIOB->IDR;
 80011d2:	4b30      	ldr	r3, [pc, #192]	; (8001294 <_ZN10absEncoder11positionRawEv+0xd0>)
 80011d4:	691b      	ldr	r3, [r3, #16]
 80011d6:	81bb      	strh	r3, [r7, #12]
	uint16_t c = GPIOC->IDR;
 80011d8:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <_ZN10absEncoder11positionRawEv+0xd4>)
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	817b      	strh	r3, [r7, #10]

	//construct greycode
	uint16_t grey = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	82fb      	strh	r3, [r7, #22]
	uint16_t p = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	82bb      	strh	r3, [r7, #20]
	uint8_t bit = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	727b      	strb	r3, [r7, #9]
	for(int i = 0; i<10; i++){
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	2b09      	cmp	r3, #9
 80011f2:	dc3d      	bgt.n	8001270 <_ZN10absEncoder11positionRawEv+0xac>
		if(ports[i]==GPIOA){
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a23      	ldr	r2, [pc, #140]	; (8001290 <_ZN10absEncoder11positionRawEv+0xcc>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d102      	bne.n	800120c <_ZN10absEncoder11positionRawEv+0x48>
			p = a;
 8001206:	89fb      	ldrh	r3, [r7, #14]
 8001208:	82bb      	strh	r3, [r7, #20]
 800120a:	e016      	b.n	800123a <_ZN10absEncoder11positionRawEv+0x76>
		}else if(ports[i]==GPIOB){
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a1e      	ldr	r2, [pc, #120]	; (8001294 <_ZN10absEncoder11positionRawEv+0xd0>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d102      	bne.n	8001224 <_ZN10absEncoder11positionRawEv+0x60>
			p = b;
 800121e:	89bb      	ldrh	r3, [r7, #12]
 8001220:	82bb      	strh	r3, [r7, #20]
 8001222:	e00a      	b.n	800123a <_ZN10absEncoder11positionRawEv+0x76>
		}else if(ports[i]==GPIOC){
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a19      	ldr	r2, [pc, #100]	; (8001298 <_ZN10absEncoder11positionRawEv+0xd4>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d101      	bne.n	800123a <_ZN10absEncoder11positionRawEv+0x76>
			p = c;
 8001236:	897b      	ldrh	r3, [r7, #10]
 8001238:	82bb      	strh	r3, [r7, #20]
		}
		bit = (p&pins[i])>0;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689a      	ldr	r2, [r3, #8]
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	881a      	ldrh	r2, [r3, #0]
 8001246:	8abb      	ldrh	r3, [r7, #20]
 8001248:	4013      	ands	r3, r2
 800124a:	b29b      	uxth	r3, r3
 800124c:	2b00      	cmp	r3, #0
 800124e:	bf14      	ite	ne
 8001250:	2301      	movne	r3, #1
 8001252:	2300      	moveq	r3, #0
 8001254:	b2db      	uxtb	r3, r3
 8001256:	727b      	strb	r3, [r7, #9]
		grey += bit<<i;
 8001258:	7a7a      	ldrb	r2, [r7, #9]
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	b29a      	uxth	r2, r3
 8001262:	8afb      	ldrh	r3, [r7, #22]
 8001264:	4413      	add	r3, r2
 8001266:	82fb      	strh	r3, [r7, #22]
	for(int i = 0; i<10; i++){
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	3301      	adds	r3, #1
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	e7be      	b.n	80011ee <_ZN10absEncoder11positionRawEv+0x2a>
	}
	grey = (0xffff^grey)&0x02ff; //bitwise invert because the encoder is active low
 8001270:	8afb      	ldrh	r3, [r7, #22]
 8001272:	43db      	mvns	r3, r3
 8001274:	b29a      	uxth	r2, r3
 8001276:	f240 23ff 	movw	r3, #767	; 0x2ff
 800127a:	4013      	ands	r3, r2
 800127c:	82fb      	strh	r3, [r7, #22]
	return grayToBinary(grey);
 800127e:	8afb      	ldrh	r3, [r7, #22]
 8001280:	4618      	mov	r0, r3
 8001282:	f000 f8ad 	bl	80013e0 <_Z12grayToBinaryt>
 8001286:	4603      	mov	r3, r0
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40020000 	.word	0x40020000
 8001294:	40020400 	.word	0x40020400
 8001298:	40020800 	.word	0x40020800
 800129c:	00000000 	.word	0x00000000

080012a0 <_ZN10absEncoder8positionEv>:

//return the position of the encoder in degrees opPoint-180.0 to opPoint+180.0 range
float absEncoder::position(){
 80012a0:	b5b0      	push	{r4, r5, r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	float deg = positionRaw()*360.0/1024.0;
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff8b 	bl	80011c4 <_ZN10absEncoder11positionRawEv>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f94f 	bl	8000554 <__aeabi_i2d>
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	4b45      	ldr	r3, [pc, #276]	; (80013d0 <_ZN10absEncoder8positionEv+0x130>)
 80012bc:	f7ff f9b4 	bl	8000628 <__aeabi_dmul>
 80012c0:	4603      	mov	r3, r0
 80012c2:	460c      	mov	r4, r1
 80012c4:	4618      	mov	r0, r3
 80012c6:	4621      	mov	r1, r4
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	4b41      	ldr	r3, [pc, #260]	; (80013d4 <_ZN10absEncoder8positionEv+0x134>)
 80012ce:	f7ff fad5 	bl	800087c <__aeabi_ddiv>
 80012d2:	4603      	mov	r3, r0
 80012d4:	460c      	mov	r4, r1
 80012d6:	4618      	mov	r0, r3
 80012d8:	4621      	mov	r1, r4
 80012da:	f7ff fc9d 	bl	8000c18 <__aeabi_d2f>
 80012de:	4603      	mov	r3, r0
 80012e0:	60fb      	str	r3, [r7, #12]
	if(reverse) deg = -deg;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	7b1b      	ldrb	r3, [r3, #12]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d005      	beq.n	80012f6 <_ZN10absEncoder8positionEv+0x56>
 80012ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80012ee:	eef1 7a67 	vneg.f32	s15, s15
 80012f2:	edc7 7a03 	vstr	s15, [r7, #12]
	deg += degreeOffset;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80012fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001304:	edc7 7a03 	vstr	s15, [r7, #12]
	if(deg != 0) deg = fmod(deg,360.0); //between -360 to 360
 8001308:	edd7 7a03 	vldr	s15, [r7, #12]
 800130c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001314:	d00d      	beq.n	8001332 <_ZN10absEncoder8positionEv+0x92>
 8001316:	ed9f 1b2c 	vldr	d1, [pc, #176]	; 80013c8 <_ZN10absEncoder8positionEv+0x128>
 800131a:	ed97 0a03 	vldr	s0, [r7, #12]
 800131e:	f000 f878 	bl	8001412 <_ZSt4fmodIfdEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001322:	ec54 3b10 	vmov	r3, r4, d0
 8001326:	4618      	mov	r0, r3
 8001328:	4621      	mov	r1, r4
 800132a:	f7ff fc75 	bl	8000c18 <__aeabi_d2f>
 800132e:	4603      	mov	r3, r0
 8001330:	60fb      	str	r3, [r7, #12]
	if(deg < opPoint-180.0)deg+=360;
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	f7ff f920 	bl	8000578 <__aeabi_f2d>
 8001338:	4604      	mov	r4, r0
 800133a:	460d      	mov	r5, r1
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f919 	bl	8000578 <__aeabi_f2d>
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <_ZN10absEncoder8positionEv+0x138>)
 800134c:	f7fe ffb4 	bl	80002b8 <__aeabi_dsub>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	4620      	mov	r0, r4
 8001356:	4629      	mov	r1, r5
 8001358:	f7ff fbd8 	bl	8000b0c <__aeabi_dcmplt>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d008      	beq.n	8001374 <_ZN10absEncoder8positionEv+0xd4>
 8001362:	edd7 7a03 	vldr	s15, [r7, #12]
 8001366:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80013dc <_ZN10absEncoder8positionEv+0x13c>
 800136a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800136e:	edc7 7a03 	vstr	s15, [r7, #12]
 8001372:	e01f      	b.n	80013b4 <_ZN10absEncoder8positionEv+0x114>
	else if(deg > opPoint+180.0)deg-=360;
 8001374:	68f8      	ldr	r0, [r7, #12]
 8001376:	f7ff f8ff 	bl	8000578 <__aeabi_f2d>
 800137a:	4604      	mov	r4, r0
 800137c:	460d      	mov	r5, r1
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	695b      	ldr	r3, [r3, #20]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8f8 	bl	8000578 <__aeabi_f2d>
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <_ZN10absEncoder8positionEv+0x138>)
 800138e:	f7fe ff95 	bl	80002bc <__adddf3>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4620      	mov	r0, r4
 8001398:	4629      	mov	r1, r5
 800139a:	f7ff fbd5 	bl	8000b48 <__aeabi_dcmpgt>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d007      	beq.n	80013b4 <_ZN10absEncoder8positionEv+0x114>
 80013a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80013a8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80013dc <_ZN10absEncoder8positionEv+0x13c>
 80013ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013b0:	edc7 7a03 	vstr	s15, [r7, #12]
	return deg;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	ee07 3a90 	vmov	s15, r3
}
 80013ba:	eeb0 0a67 	vmov.f32	s0, s15
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bdb0      	pop	{r4, r5, r7, pc}
 80013c4:	f3af 8000 	nop.w
 80013c8:	00000000 	.word	0x00000000
 80013cc:	40768000 	.word	0x40768000
 80013d0:	40768000 	.word	0x40768000
 80013d4:	40900000 	.word	0x40900000
 80013d8:	40668000 	.word	0x40668000
 80013dc:	43b40000 	.word	0x43b40000

080013e0 <_Z12grayToBinaryt>:

uint16_t grayToBinary(uint16_t num){
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	80fb      	strh	r3, [r7, #6]
	uint16_t mask = num;
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	81fb      	strh	r3, [r7, #14]
	while (mask) {           // Each Gray code bit is exclusive-ored with all more significant bits.
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d007      	beq.n	8001404 <_Z12grayToBinaryt+0x24>
		mask >>= 1;
 80013f4:	89fb      	ldrh	r3, [r7, #14]
 80013f6:	105b      	asrs	r3, r3, #1
 80013f8:	81fb      	strh	r3, [r7, #14]
		num   ^= mask;
 80013fa:	88fa      	ldrh	r2, [r7, #6]
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	4053      	eors	r3, r2
 8001400:	80fb      	strh	r3, [r7, #6]
	while (mask) {           // Each Gray code bit is exclusive-ored with all more significant bits.
 8001402:	e7f4      	b.n	80013ee <_Z12grayToBinaryt+0xe>
	}
	return num;
 8001404:	88fb      	ldrh	r3, [r7, #6]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <_ZSt4fmodIfdEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    fmod(_Tp __x, _Up __y)
 8001412:	b590      	push	{r4, r7, lr}
 8001414:	b085      	sub	sp, #20
 8001416:	af00      	add	r7, sp, #0
 8001418:	ed87 0a03 	vstr	s0, [r7, #12]
 800141c:	ed87 1b00 	vstr	d1, [r7]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return fmod(__type(__x), __type(__y));
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f7ff f8a9 	bl	8000578 <__aeabi_f2d>
 8001426:	4603      	mov	r3, r0
 8001428:	460c      	mov	r4, r1
 800142a:	ed97 1b00 	vldr	d1, [r7]
 800142e:	ec44 3b10 	vmov	d0, r3, r4
 8001432:	f003 fff5 	bl	8005420 <fmod>
 8001436:	eeb0 7a40 	vmov.f32	s14, s0
 800143a:	eef0 7a60 	vmov.f32	s15, s1
    }
 800143e:	eeb0 0a47 	vmov.f32	s0, s14
 8001442:	eef0 0a67 	vmov.f32	s1, s15
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	bd90      	pop	{r4, r7, pc}

0800144c <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	ed87 0a01 	vstr	s0, [r7, #4]
 8001456:	edd7 7a01 	vldr	s15, [r7, #4]
 800145a:	eef0 7ae7 	vabs.f32	s15, s15
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <HAL_TIM_PeriodElapsedCallback>:
//clock
//RTC_DS3231 rtc;

// callback function for stepper motor timer
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	if(htim == elStepper.timer) {
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	429a      	cmp	r2, r3
 800147c:	d102      	bne.n	8001484 <HAL_TIM_PeriodElapsedCallback+0x18>
		elStepper.update();
 800147e:	4807      	ldr	r0, [pc, #28]	; (800149c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001480:	f7ff fe0a 	bl	8001098 <_ZN7Stepper6updateEv>
	}
	if(htim == azStepper.timer) {
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d102      	bne.n	8001494 <HAL_TIM_PeriodElapsedCallback+0x28>
		azStepper.update();
 800148e:	4804      	ldr	r0, [pc, #16]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001490:	f7ff fe02 	bl	8001098 <_ZN7Stepper6updateEv>
	}
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000334 	.word	0x20000334
 80014a0:	20000350 	.word	0x20000350

080014a4 <mainsetup>:
time_t timeSeconds;
tm tms;

AzEl Target;

void mainsetup(){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	elStepper.setFreq(100);
 80014a8:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80014c0 <mainsetup+0x1c>
 80014ac:	4805      	ldr	r0, [pc, #20]	; (80014c4 <mainsetup+0x20>)
 80014ae:	f7ff fdff 	bl	80010b0 <_ZN7Stepper7setFreqEf>
	azStepper.setFreq(100);
 80014b2:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80014c0 <mainsetup+0x1c>
 80014b6:	4804      	ldr	r0, [pc, #16]	; (80014c8 <mainsetup+0x24>)
 80014b8:	f7ff fdfa 	bl	80010b0 <_ZN7Stepper7setFreqEf>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	42c80000 	.word	0x42c80000
 80014c4:	20000334 	.word	0x20000334
 80014c8:	20000350 	.word	0x20000350

080014cc <_Z12motorControlP7StepperP10absEncoderf>:

void motorControl(Stepper* s, absEncoder* e, float targetAngle){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b088      	sub	sp, #32
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	ed87 0a01 	vstr	s0, [r7, #4]
	float pos = e->position();
 80014da:	68b8      	ldr	r0, [r7, #8]
 80014dc:	f7ff fee0 	bl	80012a0 <_ZN10absEncoder8positionEv>
 80014e0:	ed87 0a06 	vstr	s0, [r7, #24]
	float err = targetAngle-pos; //feedback
 80014e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80014e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80014ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f0:	edc7 7a05 	vstr	s15, [r7, #20]

	float p = 200;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	; (800156c <_Z12motorControlP7StepperP10absEncoderf+0xa0>)
 80014f6:	61fb      	str	r3, [r7, #28]
	if (abs(err) < 1.0) p = 20;
 80014f8:	ed97 0a05 	vldr	s0, [r7, #20]
 80014fc:	f7ff ffa6 	bl	800144c <_ZSt3absf>
 8001500:	eeb0 7a40 	vmov.f32	s14, s0
 8001504:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800150c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001510:	bf4c      	ite	mi
 8001512:	2301      	movmi	r3, #1
 8001514:	2300      	movpl	r3, #0
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <_Z12motorControlP7StepperP10absEncoderf+0x54>
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <_Z12motorControlP7StepperP10absEncoderf+0xa4>)
 800151e:	61fb      	str	r3, [r7, #28]
	float vel = p*err; //proportional term
 8001520:	ed97 7a07 	vldr	s14, [r7, #28]
 8001524:	edd7 7a05 	vldr	s15, [r7, #20]
 8001528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152c:	edc7 7a04 	vstr	s15, [r7, #16]

	//set velocity
	s->setDir(vel > 0);
 8001530:	edd7 7a04 	vldr	s15, [r7, #16]
 8001534:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	bfcc      	ite	gt
 800153e:	2301      	movgt	r3, #1
 8001540:	2300      	movle	r3, #0
 8001542:	b2db      	uxtb	r3, r3
 8001544:	4619      	mov	r1, r3
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7ff fd76 	bl	8001038 <_ZN7Stepper6setDirEb>
	s->setFreq(abs(vel));
 800154c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001550:	f7ff ff7c 	bl	800144c <_ZSt3absf>
 8001554:	eef0 7a40 	vmov.f32	s15, s0
 8001558:	eeb0 0a67 	vmov.f32	s0, s15
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f7ff fda7 	bl	80010b0 <_ZN7Stepper7setFreqEf>
}
 8001562:	bf00      	nop
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	43480000 	.word	0x43480000
 8001570:	41a00000 	.word	0x41a00000

08001574 <_Z5limitPddd>:

void limit(double *var, double high, double low){
 8001574:	b590      	push	{r4, r7, lr}
 8001576:	b087      	sub	sp, #28
 8001578:	af00      	add	r7, sp, #0
 800157a:	6178      	str	r0, [r7, #20]
 800157c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001580:	ed87 1b00 	vstr	d1, [r7]
	if(*var < low) *var = low;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	e9d3 3400 	ldrd	r3, r4, [r3]
 800158a:	461a      	mov	r2, r3
 800158c:	4623      	mov	r3, r4
 800158e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001592:	f7ff fad9 	bl	8000b48 <__aeabi_dcmpgt>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <_Z5limitPddd+0x34>
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80015a2:	e9c2 3400 	strd	r3, r4, [r2]
	else if(*var > high) *var = high;
}
 80015a6:	e011      	b.n	80015cc <_Z5limitPddd+0x58>
	else if(*var > high) *var = high;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80015ae:	461a      	mov	r2, r3
 80015b0:	4623      	mov	r3, r4
 80015b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015b6:	f7ff faa9 	bl	8000b0c <__aeabi_dcmplt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d100      	bne.n	80015c2 <_Z5limitPddd+0x4e>
}
 80015c0:	e004      	b.n	80015cc <_Z5limitPddd+0x58>
	else if(*var > high) *var = high;
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80015c8:	e9c2 3400 	strd	r3, r4, [r2]
}
 80015cc:	bf00      	nop
 80015ce:	371c      	adds	r7, #28
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd90      	pop	{r4, r7, pc}
 80015d4:	0000      	movs	r0, r0
	...

080015d8 <mainloop>:

void mainloop(){
 80015d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015da:	b08b      	sub	sp, #44	; 0x2c
 80015dc:	af06      	add	r7, sp, #24
	//get the time (must be called getTime then getDate to work properly)
	HAL_RTC_GetTime(&hrtc,&timeS,RTC_FORMAT_BIN);
 80015de:	2200      	movs	r2, #0
 80015e0:	4953      	ldr	r1, [pc, #332]	; (8001730 <mainloop+0x158>)
 80015e2:	4854      	ldr	r0, [pc, #336]	; (8001734 <mainloop+0x15c>)
 80015e4:	f003 f835 	bl	8004652 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc,&dateS,RTC_FORMAT_BIN);
 80015e8:	2200      	movs	r2, #0
 80015ea:	4953      	ldr	r1, [pc, #332]	; (8001738 <mainloop+0x160>)
 80015ec:	4851      	ldr	r0, [pc, #324]	; (8001734 <mainloop+0x15c>)
 80015ee:	f003 f88e 	bl	800470e <HAL_RTC_GetDate>

	const int century = 1; //centuries since 1900
 80015f2:	2301      	movs	r3, #1
 80015f4:	60fb      	str	r3, [r7, #12]
	tms = {timeS.Seconds,timeS.Minutes,timeS.Hours,dateS.Date,dateS.Month-1,dateS.Year+century*100,0,0,(int)timeS.DayLightSaving};
 80015f6:	4b4e      	ldr	r3, [pc, #312]	; (8001730 <mainloop+0x158>)
 80015f8:	789b      	ldrb	r3, [r3, #2]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b4c      	ldr	r3, [pc, #304]	; (8001730 <mainloop+0x158>)
 80015fe:	785b      	ldrb	r3, [r3, #1]
 8001600:	461e      	mov	r6, r3
 8001602:	4b4b      	ldr	r3, [pc, #300]	; (8001730 <mainloop+0x158>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	461d      	mov	r5, r3
 8001608:	4b4b      	ldr	r3, [pc, #300]	; (8001738 <mainloop+0x160>)
 800160a:	789b      	ldrb	r3, [r3, #2]
 800160c:	461c      	mov	r4, r3
 800160e:	4b4a      	ldr	r3, [pc, #296]	; (8001738 <mainloop+0x160>)
 8001610:	785b      	ldrb	r3, [r3, #1]
 8001612:	3b01      	subs	r3, #1
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b48      	ldr	r3, [pc, #288]	; (8001738 <mainloop+0x160>)
 8001618:	78db      	ldrb	r3, [r3, #3]
 800161a:	3364      	adds	r3, #100	; 0x64
 800161c:	4944      	ldr	r1, [pc, #272]	; (8001730 <mainloop+0x158>)
 800161e:	68c9      	ldr	r1, [r1, #12]
 8001620:	4608      	mov	r0, r1
 8001622:	4946      	ldr	r1, [pc, #280]	; (800173c <mainloop+0x164>)
 8001624:	600a      	str	r2, [r1, #0]
 8001626:	4945      	ldr	r1, [pc, #276]	; (800173c <mainloop+0x164>)
 8001628:	604e      	str	r6, [r1, #4]
 800162a:	4944      	ldr	r1, [pc, #272]	; (800173c <mainloop+0x164>)
 800162c:	608d      	str	r5, [r1, #8]
 800162e:	4943      	ldr	r1, [pc, #268]	; (800173c <mainloop+0x164>)
 8001630:	60cc      	str	r4, [r1, #12]
 8001632:	4942      	ldr	r1, [pc, #264]	; (800173c <mainloop+0x164>)
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	610a      	str	r2, [r1, #16]
 8001638:	4a40      	ldr	r2, [pc, #256]	; (800173c <mainloop+0x164>)
 800163a:	6153      	str	r3, [r2, #20]
 800163c:	4b3f      	ldr	r3, [pc, #252]	; (800173c <mainloop+0x164>)
 800163e:	2200      	movs	r2, #0
 8001640:	619a      	str	r2, [r3, #24]
 8001642:	4b3e      	ldr	r3, [pc, #248]	; (800173c <mainloop+0x164>)
 8001644:	2200      	movs	r2, #0
 8001646:	61da      	str	r2, [r3, #28]
 8001648:	4b3c      	ldr	r3, [pc, #240]	; (800173c <mainloop+0x164>)
 800164a:	6218      	str	r0, [r3, #32]

	timeSeconds = mktime(&tms); //update mday and yday
 800164c:	483b      	ldr	r0, [pc, #236]	; (800173c <mainloop+0x164>)
 800164e:	f005 ffad 	bl	80075ac <mktime>
 8001652:	4603      	mov	r3, r0
 8001654:	460c      	mov	r4, r1
 8001656:	4a3a      	ldr	r2, [pc, #232]	; (8001740 <mainloop+0x168>)
 8001658:	e9c2 3400 	strd	r3, r4, [r2]
	Target = calculateSolar(tms,geo);
 800165c:	4b39      	ldr	r3, [pc, #228]	; (8001744 <mainloop+0x16c>)
 800165e:	ed93 5b00 	vldr	d5, [r3]
 8001662:	ed93 6b02 	vldr	d6, [r3, #8]
 8001666:	ed93 7b04 	vldr	d7, [r3, #16]
 800166a:	4e34      	ldr	r6, [pc, #208]	; (800173c <mainloop+0x164>)
 800166c:	466d      	mov	r5, sp
 800166e:	f106 0410 	add.w	r4, r6, #16
 8001672:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001674:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001676:	6823      	ldr	r3, [r4, #0]
 8001678:	602b      	str	r3, [r5, #0]
 800167a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800167e:	eeb0 0a45 	vmov.f32	s0, s10
 8001682:	eef0 0a65 	vmov.f32	s1, s11
 8001686:	eeb0 1a46 	vmov.f32	s2, s12
 800168a:	eef0 1a66 	vmov.f32	s3, s13
 800168e:	eeb0 2a47 	vmov.f32	s4, s14
 8001692:	eef0 2a67 	vmov.f32	s5, s15
 8001696:	f001 fac1 	bl	8002c1c <_Z14calculateSolar2tm3Geo>
 800169a:	eeb0 6a40 	vmov.f32	s12, s0
 800169e:	eef0 6a60 	vmov.f32	s13, s1
 80016a2:	eeb0 7a41 	vmov.f32	s14, s2
 80016a6:	eef0 7a61 	vmov.f32	s15, s3
 80016aa:	4b27      	ldr	r3, [pc, #156]	; (8001748 <mainloop+0x170>)
 80016ac:	ed83 6b00 	vstr	d6, [r3]
 80016b0:	ed83 7b02 	vstr	d7, [r3, #8]

	limit(&Target.Elevation, 90,5);
 80016b4:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8001710 <mainloop+0x138>
 80016b8:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8001718 <mainloop+0x140>
 80016bc:	4823      	ldr	r0, [pc, #140]	; (800174c <mainloop+0x174>)
 80016be:	f7ff ff59 	bl	8001574 <_Z5limitPddd>
	limit(&Target.Azimuth, 300,60);
 80016c2:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8001720 <mainloop+0x148>
 80016c6:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8001728 <mainloop+0x150>
 80016ca:	481f      	ldr	r0, [pc, #124]	; (8001748 <mainloop+0x170>)
 80016cc:	f7ff ff52 	bl	8001574 <_Z5limitPddd>

	motorControl(&elStepper, &elEncoder, Target.Elevation);
 80016d0:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <mainloop+0x170>)
 80016d2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80016d6:	4618      	mov	r0, r3
 80016d8:	4621      	mov	r1, r4
 80016da:	f7ff fa9d 	bl	8000c18 <__aeabi_d2f>
 80016de:	4603      	mov	r3, r0
 80016e0:	ee00 3a10 	vmov	s0, r3
 80016e4:	491a      	ldr	r1, [pc, #104]	; (8001750 <mainloop+0x178>)
 80016e6:	481b      	ldr	r0, [pc, #108]	; (8001754 <mainloop+0x17c>)
 80016e8:	f7ff fef0 	bl	80014cc <_Z12motorControlP7StepperP10absEncoderf>
	motorControl(&azStepper, &azEncoder, Target.Azimuth);
 80016ec:	4b16      	ldr	r3, [pc, #88]	; (8001748 <mainloop+0x170>)
 80016ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016f2:	4618      	mov	r0, r3
 80016f4:	4621      	mov	r1, r4
 80016f6:	f7ff fa8f 	bl	8000c18 <__aeabi_d2f>
 80016fa:	4603      	mov	r3, r0
 80016fc:	ee00 3a10 	vmov	s0, r3
 8001700:	4915      	ldr	r1, [pc, #84]	; (8001758 <mainloop+0x180>)
 8001702:	4816      	ldr	r0, [pc, #88]	; (800175c <mainloop+0x184>)
 8001704:	f7ff fee2 	bl	80014cc <_Z12motorControlP7StepperP10absEncoderf>
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	00000000 	.word	0x00000000
 8001714:	40140000 	.word	0x40140000
 8001718:	00000000 	.word	0x00000000
 800171c:	40568000 	.word	0x40568000
 8001720:	00000000 	.word	0x00000000
 8001724:	404e0000 	.word	0x404e0000
 8001728:	00000000 	.word	0x00000000
 800172c:	4072c000 	.word	0x4072c000
 8001730:	20000370 	.word	0x20000370
 8001734:	200002e4 	.word	0x200002e4
 8001738:	2000036c 	.word	0x2000036c
 800173c:	20000390 	.word	0x20000390
 8001740:	20000388 	.word	0x20000388
 8001744:	08008b30 	.word	0x08008b30
 8001748:	200003b8 	.word	0x200003b8
 800174c:	200003c0 	.word	0x200003c0
 8001750:	20000304 	.word	0x20000304
 8001754:	20000334 	.word	0x20000334
 8001758:	2000031c 	.word	0x2000031c
 800175c:	20000350 	.word	0x20000350

08001760 <_Z41__static_initialization_and_destruction_0ii>:
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af02      	add	r7, sp, #8
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d128      	bne.n	80017c2 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001776:	4293      	cmp	r3, r2
 8001778:	d123      	bne.n	80017c2 <_Z41__static_initialization_and_destruction_0ii+0x62>
absEncoder elEncoder(ElEncoderPorts,ElEncoderPins, 0, true, -5);
 800177a:	eef9 0a04 	vmov.f32	s1, #148	; 0xc0a00000 -5.0
 800177e:	2301      	movs	r3, #1
 8001780:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 80017f4 <_Z41__static_initialization_and_destruction_0ii+0x94>
 8001784:	4a1c      	ldr	r2, [pc, #112]	; (80017f8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001786:	491d      	ldr	r1, [pc, #116]	; (80017fc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001788:	481d      	ldr	r0, [pc, #116]	; (8001800 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800178a:	f7ff fcd5 	bl	8001138 <_ZN10absEncoderC1EPKPK12GPIO_TypeDefPKtfbf>
absEncoder azEncoder(AzEncoderPorts,AzEncoderPins, 180, false, 183);
 800178e:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8001804 <_Z41__static_initialization_and_destruction_0ii+0xa4>
 8001792:	2300      	movs	r3, #0
 8001794:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8001808 <_Z41__static_initialization_and_destruction_0ii+0xa8>
 8001798:	4a1c      	ldr	r2, [pc, #112]	; (800180c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800179a:	491d      	ldr	r1, [pc, #116]	; (8001810 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800179c:	481d      	ldr	r0, [pc, #116]	; (8001814 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800179e:	f7ff fccb 	bl	8001138 <_ZN10absEncoderC1EPKPK12GPIO_TypeDefPKtfbf>
Stepper elStepper(&htim1,ElStepperPorts,ElStepperPins, true);
 80017a2:	2301      	movs	r3, #1
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	4b1c      	ldr	r3, [pc, #112]	; (8001818 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80017a8:	4a1c      	ldr	r2, [pc, #112]	; (800181c <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80017aa:	491d      	ldr	r1, [pc, #116]	; (8001820 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80017ac:	481d      	ldr	r0, [pc, #116]	; (8001824 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80017ae:	f7ff fc03 	bl	8000fb8 <_ZN7StepperC1EP17TIM_HandleTypeDefPKPK12GPIO_TypeDefPKtb>
Stepper azStepper(&htim2,AzStepperPorts,AzStepperPins, true);
 80017b2:	2301      	movs	r3, #1
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 80017b8:	4a1c      	ldr	r2, [pc, #112]	; (800182c <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 80017ba:	491d      	ldr	r1, [pc, #116]	; (8001830 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 80017bc:	481d      	ldr	r0, [pc, #116]	; (8001834 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 80017be:	f7ff fbfb 	bl	8000fb8 <_ZN7StepperC1EP17TIM_HandleTypeDefPKPK12GPIO_TypeDefPKtb>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d110      	bne.n	80017ea <_Z41__static_initialization_and_destruction_0ii+0x8a>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d10b      	bne.n	80017ea <_Z41__static_initialization_and_destruction_0ii+0x8a>
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 80017d4:	f7ff fc10 	bl	8000ff8 <_ZN7StepperD1Ev>
Stepper elStepper(&htim1,ElStepperPorts,ElStepperPins, true);
 80017d8:	4812      	ldr	r0, [pc, #72]	; (8001824 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80017da:	f7ff fc0d 	bl	8000ff8 <_ZN7StepperD1Ev>
absEncoder azEncoder(AzEncoderPorts,AzEncoderPins, 180, false, 183);
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80017e0:	f7ff fcd0 	bl	8001184 <_ZN10absEncoderD1Ev>
absEncoder elEncoder(ElEncoderPorts,ElEncoderPins, 0, true, -5);
 80017e4:	4806      	ldr	r0, [pc, #24]	; (8001800 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80017e6:	f7ff fccd 	bl	8001184 <_ZN10absEncoderD1Ev>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	00000000 	.word	0x00000000
 80017f8:	08008ab4 	.word	0x08008ab4
 80017fc:	08008a8c 	.word	0x08008a8c
 8001800:	20000304 	.word	0x20000304
 8001804:	43370000 	.word	0x43370000
 8001808:	43340000 	.word	0x43340000
 800180c:	08008b04 	.word	0x08008b04
 8001810:	08008adc 	.word	0x08008adc
 8001814:	2000031c 	.word	0x2000031c
 8001818:	08008ad4 	.word	0x08008ad4
 800181c:	08008ac8 	.word	0x08008ac8
 8001820:	20000264 	.word	0x20000264
 8001824:	20000334 	.word	0x20000334
 8001828:	08008b24 	.word	0x08008b24
 800182c:	08008b18 	.word	0x08008b18
 8001830:	200002a4 	.word	0x200002a4
 8001834:	20000350 	.word	0x20000350

08001838 <_GLOBAL__sub_I_htim1>:
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
 800183c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001840:	2001      	movs	r0, #1
 8001842:	f7ff ff8d 	bl	8001760 <_Z41__static_initialization_and_destruction_0ii>
 8001846:	bd80      	pop	{r7, pc}

08001848 <_GLOBAL__sub_D_htim1>:
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
 800184c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff ff85 	bl	8001760 <_Z41__static_initialization_and_destruction_0ii>
 8001856:	bd80      	pop	{r7, pc}

08001858 <_ZSt3absd>:
  { return __builtin_fabs(__x); }
 8001858:	b490      	push	{r4, r7}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	ed87 0b00 	vstr	d0, [r7]
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	f022 4400 	bic.w	r4, r2, #2147483648	; 0x80000000
 800186a:	ec44 3b17 	vmov	d7, r3, r4
 800186e:	eeb0 0a47 	vmov.f32	s0, s14
 8001872:	eef0 0a67 	vmov.f32	s1, s15
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bc90      	pop	{r4, r7}
 800187c:	4770      	bx	lr
	...

08001880 <_Z18calcTimeJulianCentd>:

/*************************************************************/
/* Solar position calculation functions */
/*************************************************************/

double calcTimeJulianCent(double jd) {
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	ed87 0b00 	vstr	d0, [r7]
	double T = (jd - 2451545.0)/36525.0;
 800188a:	a30f      	add	r3, pc, #60	; (adr r3, 80018c8 <_Z18calcTimeJulianCentd+0x48>)
 800188c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001890:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001894:	f7fe fd10 	bl	80002b8 <__aeabi_dsub>
 8001898:	4603      	mov	r3, r0
 800189a:	460c      	mov	r4, r1
 800189c:	4618      	mov	r0, r3
 800189e:	4621      	mov	r1, r4
 80018a0:	a30b      	add	r3, pc, #44	; (adr r3, 80018d0 <_Z18calcTimeJulianCentd+0x50>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe ffe9 	bl	800087c <__aeabi_ddiv>
 80018aa:	4603      	mov	r3, r0
 80018ac:	460c      	mov	r4, r1
 80018ae:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return T;
 80018b2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80018b6:	ec44 3b17 	vmov	d7, r3, r4
}
 80018ba:	eeb0 0a47 	vmov.f32	s0, s14
 80018be:	eef0 0a67 	vmov.f32	s1, s15
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	80000000 	.word	0x80000000
 80018cc:	4142b42c 	.word	0x4142b42c
 80018d0:	00000000 	.word	0x00000000
 80018d4:	40e1d5a0 	.word	0x40e1d5a0

080018d8 <_Z8radToDegd>:

	return doy;
}


double radToDeg(double angleRad) {
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	ed87 0b00 	vstr	d0, [r7]
	return (180.0 * angleRad / M_PI);
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <_Z8radToDegd+0x48>)
 80018e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018ec:	f7fe fe9c 	bl	8000628 <__aeabi_dmul>
 80018f0:	4603      	mov	r3, r0
 80018f2:	460c      	mov	r4, r1
 80018f4:	4618      	mov	r0, r3
 80018f6:	4621      	mov	r1, r4
 80018f8:	a307      	add	r3, pc, #28	; (adr r3, 8001918 <_Z8radToDegd+0x40>)
 80018fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fe:	f7fe ffbd 	bl	800087c <__aeabi_ddiv>
 8001902:	4603      	mov	r3, r0
 8001904:	460c      	mov	r4, r1
 8001906:	ec44 3b17 	vmov	d7, r3, r4
}
 800190a:	eeb0 0a47 	vmov.f32	s0, s14
 800190e:	eef0 0a67 	vmov.f32	s1, s15
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bd90      	pop	{r4, r7, pc}
 8001918:	54442d18 	.word	0x54442d18
 800191c:	400921fb 	.word	0x400921fb
 8001920:	40668000 	.word	0x40668000
 8001924:	00000000 	.word	0x00000000

08001928 <_Z8degToRadd>:

double degToRad(double angleDeg) {
 8001928:	b590      	push	{r4, r7, lr}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	ed87 0b00 	vstr	d0, [r7]
	return (M_PI * angleDeg / 180.0);
 8001932:	a30e      	add	r3, pc, #56	; (adr r3, 800196c <_Z8degToRadd+0x44>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	e9d7 0100 	ldrd	r0, r1, [r7]
 800193c:	f7fe fe74 	bl	8000628 <__aeabi_dmul>
 8001940:	4603      	mov	r3, r0
 8001942:	460c      	mov	r4, r1
 8001944:	4618      	mov	r0, r3
 8001946:	4621      	mov	r1, r4
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <_Z8degToRadd+0x40>)
 800194e:	f7fe ff95 	bl	800087c <__aeabi_ddiv>
 8001952:	4603      	mov	r3, r0
 8001954:	460c      	mov	r4, r1
 8001956:	ec44 3b17 	vmov	d7, r3, r4
}
 800195a:	eeb0 0a47 	vmov.f32	s0, s14
 800195e:	eef0 0a67 	vmov.f32	s1, s15
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bd90      	pop	{r4, r7, pc}
 8001968:	40668000 	.word	0x40668000
 800196c:	54442d18 	.word	0x54442d18
 8001970:	400921fb 	.word	0x400921fb
 8001974:	00000000 	.word	0x00000000

08001978 <_Z19calcGeomMeanLongSund>:

double calcGeomMeanLongSun(double t) {
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	ed87 0b00 	vstr	d0, [r7]
	double L0 = 280.46646 + t * (36000.76983 + t*(0.0003032));
 8001982:	a330      	add	r3, pc, #192	; (adr r3, 8001a44 <_Z19calcGeomMeanLongSund+0xcc>)
 8001984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001988:	e9d7 0100 	ldrd	r0, r1, [r7]
 800198c:	f7fe fe4c 	bl	8000628 <__aeabi_dmul>
 8001990:	4603      	mov	r3, r0
 8001992:	460c      	mov	r4, r1
 8001994:	4618      	mov	r0, r3
 8001996:	4621      	mov	r1, r4
 8001998:	a32c      	add	r3, pc, #176	; (adr r3, 8001a4c <_Z19calcGeomMeanLongSund+0xd4>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe fc8d 	bl	80002bc <__adddf3>
 80019a2:	4603      	mov	r3, r0
 80019a4:	460c      	mov	r4, r1
 80019a6:	4618      	mov	r0, r3
 80019a8:	4621      	mov	r1, r4
 80019aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019ae:	f7fe fe3b 	bl	8000628 <__aeabi_dmul>
 80019b2:	4603      	mov	r3, r0
 80019b4:	460c      	mov	r4, r1
 80019b6:	4618      	mov	r0, r3
 80019b8:	4621      	mov	r1, r4
 80019ba:	a326      	add	r3, pc, #152	; (adr r3, 8001a54 <_Z19calcGeomMeanLongSund+0xdc>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fc7c 	bl	80002bc <__adddf3>
 80019c4:	4603      	mov	r3, r0
 80019c6:	460c      	mov	r4, r1
 80019c8:	e9c7 3402 	strd	r3, r4, [r7, #8]
	while(L0 > 360.0) {
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <_Z19calcGeomMeanLongSund+0xc8>)
 80019d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019d6:	f7ff f8b7 	bl	8000b48 <__aeabi_dcmpgt>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d100      	bne.n	80019e2 <_Z19calcGeomMeanLongSund+0x6a>
 80019e0:	e00b      	b.n	80019fa <_Z19calcGeomMeanLongSund+0x82>
		L0 -= 360.0;
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <_Z19calcGeomMeanLongSund+0xc8>)
 80019e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019ec:	f7fe fc64 	bl	80002b8 <__aeabi_dsub>
 80019f0:	4603      	mov	r3, r0
 80019f2:	460c      	mov	r4, r1
 80019f4:	e9c7 3402 	strd	r3, r4, [r7, #8]
	while(L0 > 360.0) {
 80019f8:	e7e8      	b.n	80019cc <_Z19calcGeomMeanLongSund+0x54>
	}
	while(L0 < 0.0) {
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a06:	f7ff f881 	bl	8000b0c <__aeabi_dcmplt>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d00b      	beq.n	8001a28 <_Z19calcGeomMeanLongSund+0xb0>
		L0 += 360.0;
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <_Z19calcGeomMeanLongSund+0xc8>)
 8001a16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a1a:	f7fe fc4f 	bl	80002bc <__adddf3>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460c      	mov	r4, r1
 8001a22:	e9c7 3402 	strd	r3, r4, [r7, #8]
	while(L0 < 0.0) {
 8001a26:	e7e8      	b.n	80019fa <_Z19calcGeomMeanLongSund+0x82>
	}
	return L0;		// in degrees
 8001a28:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001a2c:	ec44 3b17 	vmov	d7, r3, r4
}
 8001a30:	eeb0 0a47 	vmov.f32	s0, s14
 8001a34:	eef0 0a67 	vmov.f32	s1, s15
 8001a38:	3714      	adds	r7, #20
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40768000 	.word	0x40768000
 8001a44:	158aabc0 	.word	0x158aabc0
 8001a48:	3f33deda 	.word	0x3f33deda
 8001a4c:	a272862f 	.word	0xa272862f
 8001a50:	40e19418 	.word	0x40e19418
 8001a54:	9ec2ce46 	.word	0x9ec2ce46
 8001a58:	40718776 	.word	0x40718776
 8001a5c:	00000000 	.word	0x00000000

08001a60 <_Z22calcGeomMeanAnomalySund>:

double calcGeomMeanAnomalySun(double t) {
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	ed87 0b00 	vstr	d0, [r7]
	double M = 357.52911 + t * (35999.05029 - 0.0001537 * t);
 8001a6a:	a319      	add	r3, pc, #100	; (adr r3, 8001ad0 <_Z22calcGeomMeanAnomalySund+0x70>)
 8001a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a74:	f7fe fdd8 	bl	8000628 <__aeabi_dmul>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	460c      	mov	r4, r1
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4623      	mov	r3, r4
 8001a80:	a115      	add	r1, pc, #84	; (adr r1, 8001ad8 <_Z22calcGeomMeanAnomalySund+0x78>)
 8001a82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a86:	f7fe fc17 	bl	80002b8 <__aeabi_dsub>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	460c      	mov	r4, r1
 8001a8e:	4618      	mov	r0, r3
 8001a90:	4621      	mov	r1, r4
 8001a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a96:	f7fe fdc7 	bl	8000628 <__aeabi_dmul>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	460c      	mov	r4, r1
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	a30f      	add	r3, pc, #60	; (adr r3, 8001ae0 <_Z22calcGeomMeanAnomalySund+0x80>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fc08 	bl	80002bc <__adddf3>
 8001aac:	4603      	mov	r3, r0
 8001aae:	460c      	mov	r4, r1
 8001ab0:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return M;		// in degrees
 8001ab4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001ab8:	ec44 3b17 	vmov	d7, r3, r4
}
 8001abc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ac0:	eef0 0a67 	vmov.f32	s1, s15
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd90      	pop	{r4, r7, pc}
 8001aca:	bf00      	nop
 8001acc:	f3af 8000 	nop.w
 8001ad0:	f260db0c 	.word	0xf260db0c
 8001ad4:	3f242550 	.word	0x3f242550
 8001ad8:	9bf9c62a 	.word	0x9bf9c62a
 8001adc:	40e193e1 	.word	0x40e193e1
 8001ae0:	3c0c1fc9 	.word	0x3c0c1fc9
 8001ae4:	40765877 	.word	0x40765877

08001ae8 <_Z26calcEccentricityEarthOrbitd>:

double calcEccentricityEarthOrbit(double t) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	ed87 0b00 	vstr	d0, [r7]
	double e = 0.016708634 - t * (0.000042037 + 0.0000001267 * t);
 8001af2:	a319      	add	r3, pc, #100	; (adr r3, 8001b58 <_Z26calcEccentricityEarthOrbitd+0x70>)
 8001af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001afc:	f7fe fd94 	bl	8000628 <__aeabi_dmul>
 8001b00:	4603      	mov	r3, r0
 8001b02:	460c      	mov	r4, r1
 8001b04:	4618      	mov	r0, r3
 8001b06:	4621      	mov	r1, r4
 8001b08:	a315      	add	r3, pc, #84	; (adr r3, 8001b60 <_Z26calcEccentricityEarthOrbitd+0x78>)
 8001b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0e:	f7fe fbd5 	bl	80002bc <__adddf3>
 8001b12:	4603      	mov	r3, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	4618      	mov	r0, r3
 8001b18:	4621      	mov	r1, r4
 8001b1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b1e:	f7fe fd83 	bl	8000628 <__aeabi_dmul>
 8001b22:	4603      	mov	r3, r0
 8001b24:	460c      	mov	r4, r1
 8001b26:	461a      	mov	r2, r3
 8001b28:	4623      	mov	r3, r4
 8001b2a:	a10f      	add	r1, pc, #60	; (adr r1, 8001b68 <_Z26calcEccentricityEarthOrbitd+0x80>)
 8001b2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b30:	f7fe fbc2 	bl	80002b8 <__aeabi_dsub>
 8001b34:	4603      	mov	r3, r0
 8001b36:	460c      	mov	r4, r1
 8001b38:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return e;		// unitless
 8001b3c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001b40:	ec44 3b17 	vmov	d7, r3, r4
}
 8001b44:	eeb0 0a47 	vmov.f32	s0, s14
 8001b48:	eef0 0a67 	vmov.f32	s1, s15
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	f3af 8000 	nop.w
 8001b58:	fc64d800 	.word	0xfc64d800
 8001b5c:	3e810160 	.word	0x3e810160
 8001b60:	525fe303 	.word	0x525fe303
 8001b64:	3f060a1c 	.word	0x3f060a1c
 8001b68:	725d0380 	.word	0x725d0380
 8001b6c:	3f911c11 	.word	0x3f911c11

08001b70 <_Z17calcSunEqOfCenterd>:

double calcSunEqOfCenter(double t) {
 8001b70:	b5b0      	push	{r4, r5, r7, lr}
 8001b72:	b08e      	sub	sp, #56	; 0x38
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	ed87 0b00 	vstr	d0, [r7]
	double m = calcGeomMeanAnomalySun(t);
 8001b7a:	ed97 0b00 	vldr	d0, [r7]
 8001b7e:	f7ff ff6f 	bl	8001a60 <_Z22calcGeomMeanAnomalySund>
 8001b82:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	double mrad = degToRad(m);
 8001b86:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8001b8a:	f7ff fecd 	bl	8001928 <_Z8degToRadd>
 8001b8e:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	double sinm = sin(mrad);
 8001b92:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8001b96:	f003 fb1b 	bl	80051d0 <sin>
 8001b9a:	ed87 0b08 	vstr	d0, [r7, #32]
	double sin2m = sin(mrad+mrad);
 8001b9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	f7fe fb89 	bl	80002bc <__adddf3>
 8001baa:	4603      	mov	r3, r0
 8001bac:	460c      	mov	r4, r1
 8001bae:	ec44 3b17 	vmov	d7, r3, r4
 8001bb2:	eeb0 0a47 	vmov.f32	s0, s14
 8001bb6:	eef0 0a67 	vmov.f32	s1, s15
 8001bba:	f003 fb09 	bl	80051d0 <sin>
 8001bbe:	ed87 0b06 	vstr	d0, [r7, #24]
	double sin3m = sin(mrad+mrad+mrad);
 8001bc2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	f7fe fb77 	bl	80002bc <__adddf3>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	460c      	mov	r4, r1
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	4621      	mov	r1, r4
 8001bd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bda:	f7fe fb6f 	bl	80002bc <__adddf3>
 8001bde:	4603      	mov	r3, r0
 8001be0:	460c      	mov	r4, r1
 8001be2:	ec44 3b17 	vmov	d7, r3, r4
 8001be6:	eeb0 0a47 	vmov.f32	s0, s14
 8001bea:	eef0 0a67 	vmov.f32	s1, s15
 8001bee:	f003 faef 	bl	80051d0 <sin>
 8001bf2:	ed87 0b04 	vstr	d0, [r7, #16]
	double C = sinm * (1.914602 - t * (0.004817 + 0.000014 * t)) + sin2m * (0.019993 - 0.000101 * t) + sin3m * 0.000289;
 8001bf6:	a334      	add	r3, pc, #208	; (adr r3, 8001cc8 <_Z17calcSunEqOfCenterd+0x158>)
 8001bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c00:	f7fe fd12 	bl	8000628 <__aeabi_dmul>
 8001c04:	4603      	mov	r3, r0
 8001c06:	460c      	mov	r4, r1
 8001c08:	4618      	mov	r0, r3
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	a330      	add	r3, pc, #192	; (adr r3, 8001cd0 <_Z17calcSunEqOfCenterd+0x160>)
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	f7fe fb53 	bl	80002bc <__adddf3>
 8001c16:	4603      	mov	r3, r0
 8001c18:	460c      	mov	r4, r1
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	4621      	mov	r1, r4
 8001c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c22:	f7fe fd01 	bl	8000628 <__aeabi_dmul>
 8001c26:	4603      	mov	r3, r0
 8001c28:	460c      	mov	r4, r1
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	a12a      	add	r1, pc, #168	; (adr r1, 8001cd8 <_Z17calcSunEqOfCenterd+0x168>)
 8001c30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c34:	f7fe fb40 	bl	80002b8 <__aeabi_dsub>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	460c      	mov	r4, r1
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	4621      	mov	r1, r4
 8001c40:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c44:	f7fe fcf0 	bl	8000628 <__aeabi_dmul>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	460c      	mov	r4, r1
 8001c4c:	4625      	mov	r5, r4
 8001c4e:	461c      	mov	r4, r3
 8001c50:	a323      	add	r3, pc, #140	; (adr r3, 8001ce0 <_Z17calcSunEqOfCenterd+0x170>)
 8001c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c5a:	f7fe fce5 	bl	8000628 <__aeabi_dmul>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	a121      	add	r1, pc, #132	; (adr r1, 8001ce8 <_Z17calcSunEqOfCenterd+0x178>)
 8001c64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c68:	f7fe fb26 	bl	80002b8 <__aeabi_dsub>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c78:	f7fe fcd6 	bl	8000628 <__aeabi_dmul>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4620      	mov	r0, r4
 8001c82:	4629      	mov	r1, r5
 8001c84:	f7fe fb1a 	bl	80002bc <__adddf3>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	460c      	mov	r4, r1
 8001c8c:	4625      	mov	r5, r4
 8001c8e:	461c      	mov	r4, r3
 8001c90:	a317      	add	r3, pc, #92	; (adr r3, 8001cf0 <_Z17calcSunEqOfCenterd+0x180>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c9a:	f7fe fcc5 	bl	8000628 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	4629      	mov	r1, r5
 8001ca6:	f7fe fb09 	bl	80002bc <__adddf3>
 8001caa:	4603      	mov	r3, r0
 8001cac:	460c      	mov	r4, r1
 8001cae:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return C;		// in degrees
 8001cb2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001cb6:	ec44 3b17 	vmov	d7, r3, r4
}
 8001cba:	eeb0 0a47 	vmov.f32	s0, s14
 8001cbe:	eef0 0a67 	vmov.f32	s1, s15
 8001cc2:	3738      	adds	r7, #56	; 0x38
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc8:	593e5fb7 	.word	0x593e5fb7
 8001ccc:	3eed5c31 	.word	0x3eed5c31
 8001cd0:	976ff3ae 	.word	0x976ff3ae
 8001cd4:	3f73bafd 	.word	0x3f73bafd
 8001cd8:	b4edb2f6 	.word	0xb4edb2f6
 8001cdc:	3ffea235 	.word	0x3ffea235
 8001ce0:	c99f1ae3 	.word	0xc99f1ae3
 8001ce4:	3f1a79fe 	.word	0x3f1a79fe
 8001ce8:	84988095 	.word	0x84988095
 8001cec:	3f94790b 	.word	0x3f94790b
 8001cf0:	8c6d612c 	.word	0x8c6d612c
 8001cf4:	3f32f09d 	.word	0x3f32f09d

08001cf8 <_Z15calcSunTrueLongd>:

double calcSunTrueLong(double t) {
 8001cf8:	b590      	push	{r4, r7, lr}
 8001cfa:	b089      	sub	sp, #36	; 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	ed87 0b00 	vstr	d0, [r7]
	double l0 = calcGeomMeanLongSun(t);
 8001d02:	ed97 0b00 	vldr	d0, [r7]
 8001d06:	f7ff fe37 	bl	8001978 <_Z19calcGeomMeanLongSund>
 8001d0a:	ed87 0b06 	vstr	d0, [r7, #24]
	double c = calcSunEqOfCenter(t);
 8001d0e:	ed97 0b00 	vldr	d0, [r7]
 8001d12:	f7ff ff2d 	bl	8001b70 <_Z17calcSunEqOfCenterd>
 8001d16:	ed87 0b04 	vstr	d0, [r7, #16]
	double O = l0 + c;
 8001d1a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d1e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d22:	f7fe facb 	bl	80002bc <__adddf3>
 8001d26:	4603      	mov	r3, r0
 8001d28:	460c      	mov	r4, r1
 8001d2a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return O;		// in degrees
 8001d2e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001d32:	ec44 3b17 	vmov	d7, r3, r4
}
 8001d36:	eeb0 0a47 	vmov.f32	s0, s14
 8001d3a:	eef0 0a67 	vmov.f32	s1, s15
 8001d3e:	3724      	adds	r7, #36	; 0x24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd90      	pop	{r4, r7, pc}
 8001d44:	0000      	movs	r0, r0
	...

08001d48 <_Z19calcSunApparentLongd>:
	double e = calcEccentricityEarthOrbit(t);
	double R = (1.000001018 * (1 - e * e)) / (1 + e * cos(degToRad(v)));
	return R;		// in AUs
}

double calcSunApparentLong(double t) {
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	ed87 0b00 	vstr	d0, [r7]
	double o = calcSunTrueLong(t);
 8001d52:	ed97 0b00 	vldr	d0, [r7]
 8001d56:	f7ff ffcf 	bl	8001cf8 <_Z15calcSunTrueLongd>
 8001d5a:	ed87 0b06 	vstr	d0, [r7, #24]
	double omega = 125.04 - 1934.136 * t;
 8001d5e:	a324      	add	r3, pc, #144	; (adr r3, 8001df0 <_Z19calcSunApparentLongd+0xa8>)
 8001d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d68:	f7fe fc5e 	bl	8000628 <__aeabi_dmul>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	460c      	mov	r4, r1
 8001d70:	461a      	mov	r2, r3
 8001d72:	4623      	mov	r3, r4
 8001d74:	a120      	add	r1, pc, #128	; (adr r1, 8001df8 <_Z19calcSunApparentLongd+0xb0>)
 8001d76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d7a:	f7fe fa9d 	bl	80002b8 <__aeabi_dsub>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460c      	mov	r4, r1
 8001d82:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double lambda = o - 0.00569 - 0.00478 * sin(degToRad(omega));
 8001d86:	a31e      	add	r3, pc, #120	; (adr r3, 8001e00 <_Z19calcSunApparentLongd+0xb8>)
 8001d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d90:	f7fe fa92 	bl	80002b8 <__aeabi_dsub>
 8001d94:	4603      	mov	r3, r0
 8001d96:	460c      	mov	r4, r1
 8001d98:	4625      	mov	r5, r4
 8001d9a:	461c      	mov	r4, r3
 8001d9c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001da0:	f7ff fdc2 	bl	8001928 <_Z8degToRadd>
 8001da4:	eeb0 7a40 	vmov.f32	s14, s0
 8001da8:	eef0 7a60 	vmov.f32	s15, s1
 8001dac:	eeb0 0a47 	vmov.f32	s0, s14
 8001db0:	eef0 0a67 	vmov.f32	s1, s15
 8001db4:	f003 fa0c 	bl	80051d0 <sin>
 8001db8:	ec51 0b10 	vmov	r0, r1, d0
 8001dbc:	a312      	add	r3, pc, #72	; (adr r3, 8001e08 <_Z19calcSunApparentLongd+0xc0>)
 8001dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc2:	f7fe fc31 	bl	8000628 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4620      	mov	r0, r4
 8001dcc:	4629      	mov	r1, r5
 8001dce:	f7fe fa73 	bl	80002b8 <__aeabi_dsub>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460c      	mov	r4, r1
 8001dd6:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return lambda;		// in degrees
 8001dda:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001dde:	ec44 3b17 	vmov	d7, r3, r4
}
 8001de2:	eeb0 0a47 	vmov.f32	s0, s14
 8001de6:	eef0 0a67 	vmov.f32	s1, s15
 8001dea:	3720      	adds	r7, #32
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bdb0      	pop	{r4, r5, r7, pc}
 8001df0:	43958106 	.word	0x43958106
 8001df4:	409e388b 	.word	0x409e388b
 8001df8:	5c28f5c3 	.word	0x5c28f5c3
 8001dfc:	405f428f 	.word	0x405f428f
 8001e00:	bea0ba1f 	.word	0xbea0ba1f
 8001e04:	3f774e65 	.word	0x3f774e65
 8001e08:	7acc4ef9 	.word	0x7acc4ef9
 8001e0c:	3f739431 	.word	0x3f739431

08001e10 <_Z27calcMeanObliquityOfEclipticd>:

double calcMeanObliquityOfEcliptic(double t) {
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	ed87 0b00 	vstr	d0, [r7]
	double seconds = 21.448 - t*(46.8150 + t*(0.00059 - t*(0.001813)));
 8001e1a:	a336      	add	r3, pc, #216	; (adr r3, 8001ef4 <_Z27calcMeanObliquityOfEclipticd+0xe4>)
 8001e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e24:	f7fe fc00 	bl	8000628 <__aeabi_dmul>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	460c      	mov	r4, r1
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4623      	mov	r3, r4
 8001e30:	a132      	add	r1, pc, #200	; (adr r1, 8001efc <_Z27calcMeanObliquityOfEclipticd+0xec>)
 8001e32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e36:	f7fe fa3f 	bl	80002b8 <__aeabi_dsub>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	4621      	mov	r1, r4
 8001e42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e46:	f7fe fbef 	bl	8000628 <__aeabi_dmul>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	460c      	mov	r4, r1
 8001e4e:	4618      	mov	r0, r3
 8001e50:	4621      	mov	r1, r4
 8001e52:	a32c      	add	r3, pc, #176	; (adr r3, 8001f04 <_Z27calcMeanObliquityOfEclipticd+0xf4>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	f7fe fa30 	bl	80002bc <__adddf3>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	460c      	mov	r4, r1
 8001e60:	4618      	mov	r0, r3
 8001e62:	4621      	mov	r1, r4
 8001e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e68:	f7fe fbde 	bl	8000628 <__aeabi_dmul>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	460c      	mov	r4, r1
 8001e70:	461a      	mov	r2, r3
 8001e72:	4623      	mov	r3, r4
 8001e74:	a125      	add	r1, pc, #148	; (adr r1, 8001f0c <_Z27calcMeanObliquityOfEclipticd+0xfc>)
 8001e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e7a:	f7fe fa1d 	bl	80002b8 <__aeabi_dsub>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	460c      	mov	r4, r1
 8001e82:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double e0 = 23.0 + (26.0 + (seconds/60.0))/60.0;
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <_Z27calcMeanObliquityOfEclipticd+0xd8>)
 8001e8c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e90:	f7fe fcf4 	bl	800087c <__aeabi_ddiv>
 8001e94:	4603      	mov	r3, r0
 8001e96:	460c      	mov	r4, r1
 8001e98:	4618      	mov	r0, r3
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	4b12      	ldr	r3, [pc, #72]	; (8001eec <_Z27calcMeanObliquityOfEclipticd+0xdc>)
 8001ea2:	f7fe fa0b 	bl	80002bc <__adddf3>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	460c      	mov	r4, r1
 8001eaa:	4618      	mov	r0, r3
 8001eac:	4621      	mov	r1, r4
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ee8 <_Z27calcMeanObliquityOfEclipticd+0xd8>)
 8001eb4:	f7fe fce2 	bl	800087c <__aeabi_ddiv>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	460c      	mov	r4, r1
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	4621      	mov	r1, r4
 8001ec0:	f04f 0200 	mov.w	r2, #0
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <_Z27calcMeanObliquityOfEclipticd+0xe0>)
 8001ec6:	f7fe f9f9 	bl	80002bc <__adddf3>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	460c      	mov	r4, r1
 8001ece:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return e0;		// in degrees
 8001ed2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001ed6:	ec44 3b17 	vmov	d7, r3, r4
}
 8001eda:	eeb0 0a47 	vmov.f32	s0, s14
 8001ede:	eef0 0a67 	vmov.f32	s1, s15
 8001ee2:	371c      	adds	r7, #28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd90      	pop	{r4, r7, pc}
 8001ee8:	404e0000 	.word	0x404e0000
 8001eec:	403a0000 	.word	0x403a0000
 8001ef0:	40370000 	.word	0x40370000
 8001ef4:	ed4a1ad6 	.word	0xed4a1ad6
 8001ef8:	3f5db445 	.word	0x3f5db445
 8001efc:	5a31a4be 	.word	0x5a31a4be
 8001f00:	3f435547 	.word	0x3f435547
 8001f04:	eb851eb8 	.word	0xeb851eb8
 8001f08:	40476851 	.word	0x40476851
 8001f0c:	20c49ba6 	.word	0x20c49ba6
 8001f10:	403572b0 	.word	0x403572b0
 8001f14:	00000000 	.word	0x00000000

08001f18 <_Z23calcObliquityCorrectiond>:

double calcObliquityCorrection(double t) {
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b089      	sub	sp, #36	; 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	ed87 0b00 	vstr	d0, [r7]
	double e0 = calcMeanObliquityOfEcliptic(t);
 8001f22:	ed97 0b00 	vldr	d0, [r7]
 8001f26:	f7ff ff73 	bl	8001e10 <_Z27calcMeanObliquityOfEclipticd>
 8001f2a:	ed87 0b06 	vstr	d0, [r7, #24]
	double omega = 125.04 - 1934.136 * t;
 8001f2e:	a320      	add	r3, pc, #128	; (adr r3, 8001fb0 <_Z23calcObliquityCorrectiond+0x98>)
 8001f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f38:	f7fe fb76 	bl	8000628 <__aeabi_dmul>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	460c      	mov	r4, r1
 8001f40:	461a      	mov	r2, r3
 8001f42:	4623      	mov	r3, r4
 8001f44:	a11c      	add	r1, pc, #112	; (adr r1, 8001fb8 <_Z23calcObliquityCorrectiond+0xa0>)
 8001f46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f4a:	f7fe f9b5 	bl	80002b8 <__aeabi_dsub>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	460c      	mov	r4, r1
 8001f52:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double e = e0 + 0.00256 * cos(degToRad(omega));
 8001f56:	ed97 0b04 	vldr	d0, [r7, #16]
 8001f5a:	f7ff fce5 	bl	8001928 <_Z8degToRadd>
 8001f5e:	eeb0 7a40 	vmov.f32	s14, s0
 8001f62:	eef0 7a60 	vmov.f32	s15, s1
 8001f66:	eeb0 0a47 	vmov.f32	s0, s14
 8001f6a:	eef0 0a67 	vmov.f32	s1, s15
 8001f6e:	f003 f867 	bl	8005040 <cos>
 8001f72:	ec51 0b10 	vmov	r0, r1, d0
 8001f76:	a312      	add	r3, pc, #72	; (adr r3, 8001fc0 <_Z23calcObliquityCorrectiond+0xa8>)
 8001f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7c:	f7fe fb54 	bl	8000628 <__aeabi_dmul>
 8001f80:	4603      	mov	r3, r0
 8001f82:	460c      	mov	r4, r1
 8001f84:	461a      	mov	r2, r3
 8001f86:	4623      	mov	r3, r4
 8001f88:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f8c:	f7fe f996 	bl	80002bc <__adddf3>
 8001f90:	4603      	mov	r3, r0
 8001f92:	460c      	mov	r4, r1
 8001f94:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return e;		// in degrees
 8001f98:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001f9c:	ec44 3b17 	vmov	d7, r3, r4
}
 8001fa0:	eeb0 0a47 	vmov.f32	s0, s14
 8001fa4:	eef0 0a67 	vmov.f32	s1, s15
 8001fa8:	3724      	adds	r7, #36	; 0x24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd90      	pop	{r4, r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	43958106 	.word	0x43958106
 8001fb4:	409e388b 	.word	0x409e388b
 8001fb8:	5c28f5c3 	.word	0x5c28f5c3
 8001fbc:	405f428f 	.word	0x405f428f
 8001fc0:	88e368f1 	.word	0x88e368f1
 8001fc4:	3f64f8b5 	.word	0x3f64f8b5

08001fc8 <_Z18calcSunDeclinationd>:
	double tanadenom = (cos(degToRad(lambda)));
	double alpha = radToDeg(atan2(tananum, tanadenom));
	return alpha;		// in degrees
}

double calcSunDeclination(double t) {
 8001fc8:	b5b0      	push	{r4, r5, r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	ed87 0b00 	vstr	d0, [r7]
	double e = calcObliquityCorrection(t);
 8001fd2:	ed97 0b00 	vldr	d0, [r7]
 8001fd6:	f7ff ff9f 	bl	8001f18 <_Z23calcObliquityCorrectiond>
 8001fda:	ed87 0b08 	vstr	d0, [r7, #32]
	double lambda = calcSunApparentLong(t);
 8001fde:	ed97 0b00 	vldr	d0, [r7]
 8001fe2:	f7ff feb1 	bl	8001d48 <_Z19calcSunApparentLongd>
 8001fe6:	ed87 0b06 	vstr	d0, [r7, #24]
	double sint = sin(degToRad(e)) * sin(degToRad(lambda));
 8001fea:	ed97 0b08 	vldr	d0, [r7, #32]
 8001fee:	f7ff fc9b 	bl	8001928 <_Z8degToRadd>
 8001ff2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ff6:	eef0 7a60 	vmov.f32	s15, s1
 8001ffa:	eeb0 0a47 	vmov.f32	s0, s14
 8001ffe:	eef0 0a67 	vmov.f32	s1, s15
 8002002:	f003 f8e5 	bl	80051d0 <sin>
 8002006:	ec55 4b10 	vmov	r4, r5, d0
 800200a:	ed97 0b06 	vldr	d0, [r7, #24]
 800200e:	f7ff fc8b 	bl	8001928 <_Z8degToRadd>
 8002012:	eeb0 7a40 	vmov.f32	s14, s0
 8002016:	eef0 7a60 	vmov.f32	s15, s1
 800201a:	eeb0 0a47 	vmov.f32	s0, s14
 800201e:	eef0 0a67 	vmov.f32	s1, s15
 8002022:	f003 f8d5 	bl	80051d0 <sin>
 8002026:	ec53 2b10 	vmov	r2, r3, d0
 800202a:	4620      	mov	r0, r4
 800202c:	4629      	mov	r1, r5
 800202e:	f7fe fafb 	bl	8000628 <__aeabi_dmul>
 8002032:	4603      	mov	r3, r0
 8002034:	460c      	mov	r4, r1
 8002036:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double theta = radToDeg(asin(sint));
 800203a:	ed97 0b04 	vldr	d0, [r7, #16]
 800203e:	f003 f997 	bl	8005370 <asin>
 8002042:	eeb0 7a40 	vmov.f32	s14, s0
 8002046:	eef0 7a60 	vmov.f32	s15, s1
 800204a:	eeb0 0a47 	vmov.f32	s0, s14
 800204e:	eef0 0a67 	vmov.f32	s1, s15
 8002052:	f7ff fc41 	bl	80018d8 <_Z8radToDegd>
 8002056:	ed87 0b02 	vstr	d0, [r7, #8]
	return theta;		// in degrees
 800205a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800205e:	ec44 3b17 	vmov	d7, r3, r4
}
 8002062:	eeb0 0a47 	vmov.f32	s0, s14
 8002066:	eef0 0a67 	vmov.f32	s1, s15
 800206a:	3728      	adds	r7, #40	; 0x28
 800206c:	46bd      	mov	sp, r7
 800206e:	bdb0      	pop	{r4, r5, r7, pc}

08002070 <_Z18calcEquationOfTimed>:

double calcEquationOfTime(double t) {
 8002070:	b5b0      	push	{r4, r5, r7, lr}
 8002072:	b098      	sub	sp, #96	; 0x60
 8002074:	af00      	add	r7, sp, #0
 8002076:	ed87 0b00 	vstr	d0, [r7]
	double epsilon = calcObliquityCorrection(t);
 800207a:	ed97 0b00 	vldr	d0, [r7]
 800207e:	f7ff ff4b 	bl	8001f18 <_Z23calcObliquityCorrectiond>
 8002082:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58
	double l0 = calcGeomMeanLongSun(t);
 8002086:	ed97 0b00 	vldr	d0, [r7]
 800208a:	f7ff fc75 	bl	8001978 <_Z19calcGeomMeanLongSund>
 800208e:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
	double e = calcEccentricityEarthOrbit(t);
 8002092:	ed97 0b00 	vldr	d0, [r7]
 8002096:	f7ff fd27 	bl	8001ae8 <_Z26calcEccentricityEarthOrbitd>
 800209a:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	double m = calcGeomMeanAnomalySun(t);
 800209e:	ed97 0b00 	vldr	d0, [r7]
 80020a2:	f7ff fcdd 	bl	8001a60 <_Z22calcGeomMeanAnomalySund>
 80020a6:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40

	double y = tan(degToRad(epsilon)/2.0);
 80020aa:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 80020ae:	f7ff fc3b 	bl	8001928 <_Z8degToRadd>
 80020b2:	ec51 0b10 	vmov	r0, r1, d0
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020be:	f7fe fbdd 	bl	800087c <__aeabi_ddiv>
 80020c2:	4603      	mov	r3, r0
 80020c4:	460c      	mov	r4, r1
 80020c6:	ec44 3b17 	vmov	d7, r3, r4
 80020ca:	eeb0 0a47 	vmov.f32	s0, s14
 80020ce:	eef0 0a67 	vmov.f32	s1, s15
 80020d2:	f003 f8c5 	bl	8005260 <tan>
 80020d6:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
	y *= y;
 80020da:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80020de:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80020e2:	f7fe faa1 	bl	8000628 <__aeabi_dmul>
 80020e6:	4603      	mov	r3, r0
 80020e8:	460c      	mov	r4, r1
 80020ea:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

	double sin2l0 = sin(2.0 * degToRad(l0));
 80020ee:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80020f2:	f7ff fc19 	bl	8001928 <_Z8degToRadd>
 80020f6:	ec51 0b10 	vmov	r0, r1, d0
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	f7fe f8dd 	bl	80002bc <__adddf3>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	ec44 3b17 	vmov	d7, r3, r4
 800210a:	eeb0 0a47 	vmov.f32	s0, s14
 800210e:	eef0 0a67 	vmov.f32	s1, s15
 8002112:	f003 f85d 	bl	80051d0 <sin>
 8002116:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	double sinm   = sin(degToRad(m));
 800211a:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800211e:	f7ff fc03 	bl	8001928 <_Z8degToRadd>
 8002122:	eeb0 7a40 	vmov.f32	s14, s0
 8002126:	eef0 7a60 	vmov.f32	s15, s1
 800212a:	eeb0 0a47 	vmov.f32	s0, s14
 800212e:	eef0 0a67 	vmov.f32	s1, s15
 8002132:	f003 f84d 	bl	80051d0 <sin>
 8002136:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	double cos2l0 = cos(2.0 * degToRad(l0));
 800213a:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 800213e:	f7ff fbf3 	bl	8001928 <_Z8degToRadd>
 8002142:	ec51 0b10 	vmov	r0, r1, d0
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	f7fe f8b7 	bl	80002bc <__adddf3>
 800214e:	4603      	mov	r3, r0
 8002150:	460c      	mov	r4, r1
 8002152:	ec44 3b17 	vmov	d7, r3, r4
 8002156:	eeb0 0a47 	vmov.f32	s0, s14
 800215a:	eef0 0a67 	vmov.f32	s1, s15
 800215e:	f002 ff6f 	bl	8005040 <cos>
 8002162:	ed87 0b08 	vstr	d0, [r7, #32]
	double sin4l0 = sin(4.0 * degToRad(l0));
 8002166:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 800216a:	f7ff fbdd 	bl	8001928 <_Z8degToRadd>
 800216e:	ec51 0b10 	vmov	r0, r1, d0
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	4b64      	ldr	r3, [pc, #400]	; (8002308 <_Z18calcEquationOfTimed+0x298>)
 8002178:	f7fe fa56 	bl	8000628 <__aeabi_dmul>
 800217c:	4603      	mov	r3, r0
 800217e:	460c      	mov	r4, r1
 8002180:	ec44 3b17 	vmov	d7, r3, r4
 8002184:	eeb0 0a47 	vmov.f32	s0, s14
 8002188:	eef0 0a67 	vmov.f32	s1, s15
 800218c:	f003 f820 	bl	80051d0 <sin>
 8002190:	ed87 0b06 	vstr	d0, [r7, #24]
	double sin2m  = sin(2.0 * degToRad(m));
 8002194:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002198:	f7ff fbc6 	bl	8001928 <_Z8degToRadd>
 800219c:	ec51 0b10 	vmov	r0, r1, d0
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	f7fe f88a 	bl	80002bc <__adddf3>
 80021a8:	4603      	mov	r3, r0
 80021aa:	460c      	mov	r4, r1
 80021ac:	ec44 3b17 	vmov	d7, r3, r4
 80021b0:	eeb0 0a47 	vmov.f32	s0, s14
 80021b4:	eef0 0a67 	vmov.f32	s1, s15
 80021b8:	f003 f80a 	bl	80051d0 <sin>
 80021bc:	ed87 0b04 	vstr	d0, [r7, #16]

	double Etime = y * sin2l0 - 2.0 * e * sinm + 4.0 * e * y * sinm * cos2l0 - 0.5 * y * y * sin4l0 - 1.25 * e * e * sin2m;
 80021c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80021c4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80021c8:	f7fe fa2e 	bl	8000628 <__aeabi_dmul>
 80021cc:	4603      	mov	r3, r0
 80021ce:	460c      	mov	r4, r1
 80021d0:	4625      	mov	r5, r4
 80021d2:	461c      	mov	r4, r3
 80021d4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	f7fe f86e 	bl	80002bc <__adddf3>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80021ec:	f7fe fa1c 	bl	8000628 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4620      	mov	r0, r4
 80021f6:	4629      	mov	r1, r5
 80021f8:	f7fe f85e 	bl	80002b8 <__aeabi_dsub>
 80021fc:	4603      	mov	r3, r0
 80021fe:	460c      	mov	r4, r1
 8002200:	4625      	mov	r5, r4
 8002202:	461c      	mov	r4, r3
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	4b3f      	ldr	r3, [pc, #252]	; (8002308 <_Z18calcEquationOfTimed+0x298>)
 800220a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800220e:	f7fe fa0b 	bl	8000628 <__aeabi_dmul>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	4610      	mov	r0, r2
 8002218:	4619      	mov	r1, r3
 800221a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800221e:	f7fe fa03 	bl	8000628 <__aeabi_dmul>
 8002222:	4602      	mov	r2, r0
 8002224:	460b      	mov	r3, r1
 8002226:	4610      	mov	r0, r2
 8002228:	4619      	mov	r1, r3
 800222a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800222e:	f7fe f9fb 	bl	8000628 <__aeabi_dmul>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	4610      	mov	r0, r2
 8002238:	4619      	mov	r1, r3
 800223a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800223e:	f7fe f9f3 	bl	8000628 <__aeabi_dmul>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4620      	mov	r0, r4
 8002248:	4629      	mov	r1, r5
 800224a:	f7fe f837 	bl	80002bc <__adddf3>
 800224e:	4603      	mov	r3, r0
 8002250:	460c      	mov	r4, r1
 8002252:	4625      	mov	r5, r4
 8002254:	461c      	mov	r4, r3
 8002256:	f04f 0200 	mov.w	r2, #0
 800225a:	4b2c      	ldr	r3, [pc, #176]	; (800230c <_Z18calcEquationOfTimed+0x29c>)
 800225c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002260:	f7fe f9e2 	bl	8000628 <__aeabi_dmul>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002270:	f7fe f9da 	bl	8000628 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4610      	mov	r0, r2
 800227a:	4619      	mov	r1, r3
 800227c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002280:	f7fe f9d2 	bl	8000628 <__aeabi_dmul>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	4620      	mov	r0, r4
 800228a:	4629      	mov	r1, r5
 800228c:	f7fe f814 	bl	80002b8 <__aeabi_dsub>
 8002290:	4603      	mov	r3, r0
 8002292:	460c      	mov	r4, r1
 8002294:	4625      	mov	r5, r4
 8002296:	461c      	mov	r4, r3
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <_Z18calcEquationOfTimed+0x2a0>)
 800229e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80022a2:	f7fe f9c1 	bl	8000628 <__aeabi_dmul>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80022b2:	f7fe f9b9 	bl	8000628 <__aeabi_dmul>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4610      	mov	r0, r2
 80022bc:	4619      	mov	r1, r3
 80022be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022c2:	f7fe f9b1 	bl	8000628 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4620      	mov	r0, r4
 80022cc:	4629      	mov	r1, r5
 80022ce:	f7fd fff3 	bl	80002b8 <__aeabi_dsub>
 80022d2:	4603      	mov	r3, r0
 80022d4:	460c      	mov	r4, r1
 80022d6:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return radToDeg(Etime)*4.0;	// in minutes of time
 80022da:	ed97 0b02 	vldr	d0, [r7, #8]
 80022de:	f7ff fafb 	bl	80018d8 <_Z8radToDegd>
 80022e2:	ec51 0b10 	vmov	r0, r1, d0
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	4b07      	ldr	r3, [pc, #28]	; (8002308 <_Z18calcEquationOfTimed+0x298>)
 80022ec:	f7fe f99c 	bl	8000628 <__aeabi_dmul>
 80022f0:	4603      	mov	r3, r0
 80022f2:	460c      	mov	r4, r1
 80022f4:	ec44 3b17 	vmov	d7, r3, r4
}
 80022f8:	eeb0 0a47 	vmov.f32	s0, s14
 80022fc:	eef0 0a67 	vmov.f32	s1, s15
 8002300:	3760      	adds	r7, #96	; 0x60
 8002302:	46bd      	mov	sp, r7
 8002304:	bdb0      	pop	{r4, r5, r7, pc}
 8002306:	bf00      	nop
 8002308:	40100000 	.word	0x40100000
 800230c:	3fe00000 	.word	0x3fe00000
 8002310:	3ff40000 	.word	0x3ff40000

08002314 <_ZSt5floorIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    floor(_Tp __x)
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    { return __builtin_floor(__x); }
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7fe f919 	bl	8000554 <__aeabi_i2d>
 8002322:	4603      	mov	r3, r0
 8002324:	460c      	mov	r4, r1
 8002326:	ec44 3b17 	vmov	d7, r3, r4
 800232a:	eeb0 0a47 	vmov.f32	s0, s14
 800232e:	eef0 0a67 	vmov.f32	s1, s15
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	bd90      	pop	{r4, r7, pc}

08002338 <_Z5getJDiid>:
	double HAarg = (cos(degToRad(90.833))/(cos(latRad)*cos(sdRad))-tan(latRad) * tan(sdRad));
	if(HAarg > 1 || HAarg < -1) return -1;
	else return acos(HAarg); // in radians (for sunset, use -HA)
}

double getJD(int year, int month, double day) {
 8002338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800233a:	b089      	sub	sp, #36	; 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	ed87 0b00 	vstr	d0, [r7]
	if (month <= 2) {
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b02      	cmp	r3, #2
 800234a:	dc05      	bgt.n	8002358 <_Z5getJDiid+0x20>
		year -= 1;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	3b01      	subs	r3, #1
 8002350:	60fb      	str	r3, [r7, #12]
		month += 12;
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	330c      	adds	r3, #12
 8002356:	60bb      	str	r3, [r7, #8]
	}
	int A = floor(year/100);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4a4f      	ldr	r2, [pc, #316]	; (8002498 <_Z5getJDiid+0x160>)
 800235c:	fb82 1203 	smull	r1, r2, r2, r3
 8002360:	1152      	asrs	r2, r2, #5
 8002362:	17db      	asrs	r3, r3, #31
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff ffd4 	bl	8002314 <_ZSt5floorIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800236c:	ec54 3b10 	vmov	r3, r4, d0
 8002370:	4618      	mov	r0, r3
 8002372:	4621      	mov	r1, r4
 8002374:	f7fe fc08 	bl	8000b88 <__aeabi_d2iz>
 8002378:	4603      	mov	r3, r0
 800237a:	61fb      	str	r3, [r7, #28]
	int B = 2 - A + floor(A/4);
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f1c3 0302 	rsb	r3, r3, #2
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe f8e6 	bl	8000554 <__aeabi_i2d>
 8002388:	4604      	mov	r4, r0
 800238a:	460d      	mov	r5, r1
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	2b00      	cmp	r3, #0
 8002390:	da00      	bge.n	8002394 <_Z5getJDiid+0x5c>
 8002392:	3303      	adds	r3, #3
 8002394:	109b      	asrs	r3, r3, #2
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ffbc 	bl	8002314 <_ZSt5floorIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800239c:	ec53 2b10 	vmov	r2, r3, d0
 80023a0:	4620      	mov	r0, r4
 80023a2:	4629      	mov	r1, r5
 80023a4:	f7fd ff8a 	bl	80002bc <__adddf3>
 80023a8:	4603      	mov	r3, r0
 80023aa:	460c      	mov	r4, r1
 80023ac:	4618      	mov	r0, r3
 80023ae:	4621      	mov	r1, r4
 80023b0:	f7fe fbea 	bl	8000b88 <__aeabi_d2iz>
 80023b4:	4603      	mov	r3, r0
 80023b6:	61bb      	str	r3, [r7, #24]
	double JD = floor(365.25*(year + 4716)) + floor(30.6001*(month+1)) + day + B - 1524.5;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f503 5393 	add.w	r3, r3, #4704	; 0x1260
 80023be:	330c      	adds	r3, #12
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe f8c7 	bl	8000554 <__aeabi_i2d>
 80023c6:	a32e      	add	r3, pc, #184	; (adr r3, 8002480 <_Z5getJDiid+0x148>)
 80023c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023cc:	f7fe f92c 	bl	8000628 <__aeabi_dmul>
 80023d0:	4603      	mov	r3, r0
 80023d2:	460c      	mov	r4, r1
 80023d4:	ec44 3b17 	vmov	d7, r3, r4
 80023d8:	eeb0 0a47 	vmov.f32	s0, s14
 80023dc:	eef0 0a67 	vmov.f32	s1, s15
 80023e0:	f002 fe72 	bl	80050c8 <floor>
 80023e4:	ec56 5b10 	vmov	r5, r6, d0
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	3301      	adds	r3, #1
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe f8b1 	bl	8000554 <__aeabi_i2d>
 80023f2:	a325      	add	r3, pc, #148	; (adr r3, 8002488 <_Z5getJDiid+0x150>)
 80023f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f8:	f7fe f916 	bl	8000628 <__aeabi_dmul>
 80023fc:	4603      	mov	r3, r0
 80023fe:	460c      	mov	r4, r1
 8002400:	ec44 3b17 	vmov	d7, r3, r4
 8002404:	eeb0 0a47 	vmov.f32	s0, s14
 8002408:	eef0 0a67 	vmov.f32	s1, s15
 800240c:	f002 fe5c 	bl	80050c8 <floor>
 8002410:	ec54 3b10 	vmov	r3, r4, d0
 8002414:	461a      	mov	r2, r3
 8002416:	4623      	mov	r3, r4
 8002418:	4628      	mov	r0, r5
 800241a:	4631      	mov	r1, r6
 800241c:	f7fd ff4e 	bl	80002bc <__adddf3>
 8002420:	4603      	mov	r3, r0
 8002422:	460c      	mov	r4, r1
 8002424:	4618      	mov	r0, r3
 8002426:	4621      	mov	r1, r4
 8002428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800242c:	f7fd ff46 	bl	80002bc <__adddf3>
 8002430:	4603      	mov	r3, r0
 8002432:	460c      	mov	r4, r1
 8002434:	4625      	mov	r5, r4
 8002436:	461c      	mov	r4, r3
 8002438:	69b8      	ldr	r0, [r7, #24]
 800243a:	f7fe f88b 	bl	8000554 <__aeabi_i2d>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4620      	mov	r0, r4
 8002444:	4629      	mov	r1, r5
 8002446:	f7fd ff39 	bl	80002bc <__adddf3>
 800244a:	4603      	mov	r3, r0
 800244c:	460c      	mov	r4, r1
 800244e:	4618      	mov	r0, r3
 8002450:	4621      	mov	r1, r4
 8002452:	a30f      	add	r3, pc, #60	; (adr r3, 8002490 <_Z5getJDiid+0x158>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	f7fd ff2e 	bl	80002b8 <__aeabi_dsub>
 800245c:	4603      	mov	r3, r0
 800245e:	460c      	mov	r4, r1
 8002460:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return JD;
 8002464:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002468:	ec44 3b17 	vmov	d7, r3, r4
}
 800246c:	eeb0 0a47 	vmov.f32	s0, s14
 8002470:	eef0 0a67 	vmov.f32	s1, s15
 8002474:	3724      	adds	r7, #36	; 0x24
 8002476:	46bd      	mov	sp, r7
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	bf00      	nop
 800247c:	f3af 8000 	nop.w
 8002480:	00000000 	.word	0x00000000
 8002484:	4076d400 	.word	0x4076d400
 8002488:	27525461 	.word	0x27525461
 800248c:	403e99a0 	.word	0x403e99a0
 8002490:	00000000 	.word	0x00000000
 8002494:	4097d200 	.word	0x4097d200
 8002498:	51eb851f 	.word	0x51eb851f
 800249c:	00000000 	.word	0x00000000

080024a0 <_Z14calcRefractiond>:

double calcRefraction(double elev) {
 80024a0:	b5b0      	push	{r4, r5, r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	ed87 0b00 	vstr	d0, [r7]
	double correction;
	if (elev > 85.0) {
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	4b92      	ldr	r3, [pc, #584]	; (80026f8 <_Z14calcRefractiond+0x258>)
 80024b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024b4:	f7fe fb48 	bl	8000b48 <__aeabi_dcmpgt>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d006      	beq.n	80024cc <_Z14calcRefractiond+0x2c>
		correction = 0.0;
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	f04f 0400 	mov.w	r4, #0
 80024c6:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80024ca:	e0db      	b.n	8002684 <_Z14calcRefractiond+0x1e4>
	} else {
		double te = tan(degToRad(elev));
 80024cc:	ed97 0b00 	vldr	d0, [r7]
 80024d0:	f7ff fa2a 	bl	8001928 <_Z8degToRadd>
 80024d4:	eeb0 7a40 	vmov.f32	s14, s0
 80024d8:	eef0 7a60 	vmov.f32	s15, s1
 80024dc:	eeb0 0a47 	vmov.f32	s0, s14
 80024e0:	eef0 0a67 	vmov.f32	s1, s15
 80024e4:	f002 febc 	bl	8005260 <tan>
 80024e8:	ed87 0b02 	vstr	d0, [r7, #8]
		if (elev > 5.0) {
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	4b82      	ldr	r3, [pc, #520]	; (80026fc <_Z14calcRefractiond+0x25c>)
 80024f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024f6:	f7fe fb27 	bl	8000b48 <__aeabi_dcmpgt>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d059      	beq.n	80025b4 <_Z14calcRefractiond+0x114>
			correction = 58.1 / te - 0.07 / (te*te*te) + 0.000086 / (te*te*te*te*te);
 8002500:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002504:	a166      	add	r1, pc, #408	; (adr r1, 80026a0 <_Z14calcRefractiond+0x200>)
 8002506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800250a:	f7fe f9b7 	bl	800087c <__aeabi_ddiv>
 800250e:	4603      	mov	r3, r0
 8002510:	460c      	mov	r4, r1
 8002512:	4625      	mov	r5, r4
 8002514:	461c      	mov	r4, r3
 8002516:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800251a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800251e:	f7fe f883 	bl	8000628 <__aeabi_dmul>
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
 8002526:	4610      	mov	r0, r2
 8002528:	4619      	mov	r1, r3
 800252a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800252e:	f7fe f87b 	bl	8000628 <__aeabi_dmul>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	a15c      	add	r1, pc, #368	; (adr r1, 80026a8 <_Z14calcRefractiond+0x208>)
 8002538:	e9d1 0100 	ldrd	r0, r1, [r1]
 800253c:	f7fe f99e 	bl	800087c <__aeabi_ddiv>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4620      	mov	r0, r4
 8002546:	4629      	mov	r1, r5
 8002548:	f7fd feb6 	bl	80002b8 <__aeabi_dsub>
 800254c:	4603      	mov	r3, r0
 800254e:	460c      	mov	r4, r1
 8002550:	4625      	mov	r5, r4
 8002552:	461c      	mov	r4, r3
 8002554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002558:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800255c:	f7fe f864 	bl	8000628 <__aeabi_dmul>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800256c:	f7fe f85c 	bl	8000628 <__aeabi_dmul>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	4610      	mov	r0, r2
 8002576:	4619      	mov	r1, r3
 8002578:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800257c:	f7fe f854 	bl	8000628 <__aeabi_dmul>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800258c:	f7fe f84c 	bl	8000628 <__aeabi_dmul>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	a146      	add	r1, pc, #280	; (adr r1, 80026b0 <_Z14calcRefractiond+0x210>)
 8002596:	e9d1 0100 	ldrd	r0, r1, [r1]
 800259a:	f7fe f96f 	bl	800087c <__aeabi_ddiv>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4620      	mov	r0, r4
 80025a4:	4629      	mov	r1, r5
 80025a6:	f7fd fe89 	bl	80002bc <__adddf3>
 80025aa:	4603      	mov	r3, r0
 80025ac:	460c      	mov	r4, r1
 80025ae:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80025b2:	e05c      	b.n	800266e <_Z14calcRefractiond+0x1ce>
		} else if (elev > -0.575) {
 80025b4:	a340      	add	r3, pc, #256	; (adr r3, 80026b8 <_Z14calcRefractiond+0x218>)
 80025b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025be:	f7fe fac3 	bl	8000b48 <__aeabi_dcmpgt>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d047      	beq.n	8002658 <_Z14calcRefractiond+0x1b8>
			correction = 1735.0 + elev * (-518.2 + elev * (103.4 + elev * (-12.79 + elev * 0.711) ) );
 80025c8:	a33d      	add	r3, pc, #244	; (adr r3, 80026c0 <_Z14calcRefractiond+0x220>)
 80025ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025d2:	f7fe f829 	bl	8000628 <__aeabi_dmul>
 80025d6:	4603      	mov	r3, r0
 80025d8:	460c      	mov	r4, r1
 80025da:	4618      	mov	r0, r3
 80025dc:	4621      	mov	r1, r4
 80025de:	a33a      	add	r3, pc, #232	; (adr r3, 80026c8 <_Z14calcRefractiond+0x228>)
 80025e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e4:	f7fd fe68 	bl	80002b8 <__aeabi_dsub>
 80025e8:	4603      	mov	r3, r0
 80025ea:	460c      	mov	r4, r1
 80025ec:	4618      	mov	r0, r3
 80025ee:	4621      	mov	r1, r4
 80025f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025f4:	f7fe f818 	bl	8000628 <__aeabi_dmul>
 80025f8:	4603      	mov	r3, r0
 80025fa:	460c      	mov	r4, r1
 80025fc:	4618      	mov	r0, r3
 80025fe:	4621      	mov	r1, r4
 8002600:	a333      	add	r3, pc, #204	; (adr r3, 80026d0 <_Z14calcRefractiond+0x230>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	f7fd fe59 	bl	80002bc <__adddf3>
 800260a:	4603      	mov	r3, r0
 800260c:	460c      	mov	r4, r1
 800260e:	4618      	mov	r0, r3
 8002610:	4621      	mov	r1, r4
 8002612:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002616:	f7fe f807 	bl	8000628 <__aeabi_dmul>
 800261a:	4603      	mov	r3, r0
 800261c:	460c      	mov	r4, r1
 800261e:	4618      	mov	r0, r3
 8002620:	4621      	mov	r1, r4
 8002622:	a32d      	add	r3, pc, #180	; (adr r3, 80026d8 <_Z14calcRefractiond+0x238>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fd fe46 	bl	80002b8 <__aeabi_dsub>
 800262c:	4603      	mov	r3, r0
 800262e:	460c      	mov	r4, r1
 8002630:	4618      	mov	r0, r3
 8002632:	4621      	mov	r1, r4
 8002634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002638:	f7fd fff6 	bl	8000628 <__aeabi_dmul>
 800263c:	4603      	mov	r3, r0
 800263e:	460c      	mov	r4, r1
 8002640:	4618      	mov	r0, r3
 8002642:	4621      	mov	r1, r4
 8002644:	a326      	add	r3, pc, #152	; (adr r3, 80026e0 <_Z14calcRefractiond+0x240>)
 8002646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264a:	f7fd fe37 	bl	80002bc <__adddf3>
 800264e:	4603      	mov	r3, r0
 8002650:	460c      	mov	r4, r1
 8002652:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8002656:	e00a      	b.n	800266e <_Z14calcRefractiond+0x1ce>
		} else {
			correction = -20.774 / te;
 8002658:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800265c:	a122      	add	r1, pc, #136	; (adr r1, 80026e8 <_Z14calcRefractiond+0x248>)
 800265e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002662:	f7fe f90b 	bl	800087c <__aeabi_ddiv>
 8002666:	4603      	mov	r3, r0
 8002668:	460c      	mov	r4, r1
 800266a:	e9c7 3404 	strd	r3, r4, [r7, #16]
		}
		correction = correction / 3600.0;
 800266e:	a320      	add	r3, pc, #128	; (adr r3, 80026f0 <_Z14calcRefractiond+0x250>)
 8002670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002674:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002678:	f7fe f900 	bl	800087c <__aeabi_ddiv>
 800267c:	4603      	mov	r3, r0
 800267e:	460c      	mov	r4, r1
 8002680:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	return correction;
 8002684:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002688:	ec44 3b17 	vmov	d7, r3, r4
}
 800268c:	eeb0 0a47 	vmov.f32	s0, s14
 8002690:	eef0 0a67 	vmov.f32	s1, s15
 8002694:	3718      	adds	r7, #24
 8002696:	46bd      	mov	sp, r7
 8002698:	bdb0      	pop	{r4, r5, r7, pc}
 800269a:	bf00      	nop
 800269c:	f3af 8000 	nop.w
 80026a0:	cccccccd 	.word	0xcccccccd
 80026a4:	404d0ccc 	.word	0x404d0ccc
 80026a8:	1eb851ec 	.word	0x1eb851ec
 80026ac:	3fb1eb85 	.word	0x3fb1eb85
 80026b0:	bff47736 	.word	0xbff47736
 80026b4:	3f168b5c 	.word	0x3f168b5c
 80026b8:	66666666 	.word	0x66666666
 80026bc:	bfe26666 	.word	0xbfe26666
 80026c0:	126e978d 	.word	0x126e978d
 80026c4:	3fe6c083 	.word	0x3fe6c083
 80026c8:	e147ae14 	.word	0xe147ae14
 80026cc:	4029947a 	.word	0x4029947a
 80026d0:	9999999a 	.word	0x9999999a
 80026d4:	4059d999 	.word	0x4059d999
 80026d8:	9999999a 	.word	0x9999999a
 80026dc:	40803199 	.word	0x40803199
 80026e0:	00000000 	.word	0x00000000
 80026e4:	409b1c00 	.word	0x409b1c00
 80026e8:	dd2f1aa0 	.word	0xdd2f1aa0
 80026ec:	c034c624 	.word	0xc034c624
 80026f0:	00000000 	.word	0x00000000
 80026f4:	40ac2000 	.word	0x40ac2000
 80026f8:	40554000 	.word	0x40554000
 80026fc:	40140000 	.word	0x40140000

08002700 <_Z8calcAzElddddd>:

AzEl calcAzEl(double T, double localtime, double latitude, double longitude, double zone) {
 8002700:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002704:	b0b0      	sub	sp, #192	; 0xc0
 8002706:	af00      	add	r7, sp, #0
 8002708:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
 800270c:	ed87 1b0a 	vstr	d1, [r7, #40]	; 0x28
 8002710:	ed87 2b08 	vstr	d2, [r7, #32]
 8002714:	ed87 3b06 	vstr	d3, [r7, #24]
 8002718:	ed87 4b04 	vstr	d4, [r7, #16]

	double eqTime = calcEquationOfTime(T);
 800271c:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8002720:	f7ff fca6 	bl	8002070 <_Z18calcEquationOfTimed>
 8002724:	ed87 0b24 	vstr	d0, [r7, #144]	; 0x90
	double theta  = calcSunDeclination(T);
 8002728:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 800272c:	f7ff fc4c 	bl	8001fc8 <_Z18calcSunDeclinationd>
 8002730:	ed87 0b22 	vstr	d0, [r7, #136]	; 0x88

	double solarTimeFix = eqTime + 4.0 * longitude - 60.0 * zone;
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	4b72      	ldr	r3, [pc, #456]	; (8002904 <_Z8calcAzElddddd+0x204>)
 800273a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800273e:	f7fd ff73 	bl	8000628 <__aeabi_dmul>
 8002742:	4603      	mov	r3, r0
 8002744:	460c      	mov	r4, r1
 8002746:	4618      	mov	r0, r3
 8002748:	4621      	mov	r1, r4
 800274a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800274e:	f7fd fdb5 	bl	80002bc <__adddf3>
 8002752:	4603      	mov	r3, r0
 8002754:	460c      	mov	r4, r1
 8002756:	4625      	mov	r5, r4
 8002758:	461c      	mov	r4, r3
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	4b6a      	ldr	r3, [pc, #424]	; (8002908 <_Z8calcAzElddddd+0x208>)
 8002760:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002764:	f7fd ff60 	bl	8000628 <__aeabi_dmul>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4620      	mov	r0, r4
 800276e:	4629      	mov	r1, r5
 8002770:	f7fd fda2 	bl	80002b8 <__aeabi_dsub>
 8002774:	4603      	mov	r3, r0
 8002776:	460c      	mov	r4, r1
 8002778:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	//double earthRadVec = calcSunRadVector(T);
	double trueSolarTime = localtime + solarTimeFix;
 800277c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002780:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002784:	f7fd fd9a 	bl	80002bc <__adddf3>
 8002788:	4603      	mov	r3, r0
 800278a:	460c      	mov	r4, r1
 800278c:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	while (trueSolarTime > 1440) {
 8002790:	f04f 0200 	mov.w	r2, #0
 8002794:	4b5d      	ldr	r3, [pc, #372]	; (800290c <_Z8calcAzElddddd+0x20c>)
 8002796:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800279a:	f7fe f9d5 	bl	8000b48 <__aeabi_dcmpgt>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00b      	beq.n	80027bc <_Z8calcAzElddddd+0xbc>
		trueSolarTime -= 1440;
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	4b58      	ldr	r3, [pc, #352]	; (800290c <_Z8calcAzElddddd+0x20c>)
 80027aa:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80027ae:	f7fd fd83 	bl	80002b8 <__aeabi_dsub>
 80027b2:	4603      	mov	r3, r0
 80027b4:	460c      	mov	r4, r1
 80027b6:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	while (trueSolarTime > 1440) {
 80027ba:	e7e9      	b.n	8002790 <_Z8calcAzElddddd+0x90>
	}
	double hourAngle = trueSolarTime / 4.0 - 180.0;
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	4b50      	ldr	r3, [pc, #320]	; (8002904 <_Z8calcAzElddddd+0x204>)
 80027c2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80027c6:	f7fe f859 	bl	800087c <__aeabi_ddiv>
 80027ca:	4603      	mov	r3, r0
 80027cc:	460c      	mov	r4, r1
 80027ce:	4618      	mov	r0, r3
 80027d0:	4621      	mov	r1, r4
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	4b4e      	ldr	r3, [pc, #312]	; (8002910 <_Z8calcAzElddddd+0x210>)
 80027d8:	f7fd fd6e 	bl	80002b8 <__aeabi_dsub>
 80027dc:	4603      	mov	r3, r0
 80027de:	460c      	mov	r4, r1
 80027e0:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	if (hourAngle < -180) {
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <_Z8calcAzElddddd+0x214>)
 80027ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80027ee:	f7fe f98d 	bl	8000b0c <__aeabi_dcmplt>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00a      	beq.n	800280e <_Z8calcAzElddddd+0x10e>
		hourAngle += 360.0;
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	4b46      	ldr	r3, [pc, #280]	; (8002918 <_Z8calcAzElddddd+0x218>)
 80027fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002802:	f7fd fd5b 	bl	80002bc <__adddf3>
 8002806:	4603      	mov	r3, r0
 8002808:	460c      	mov	r4, r1
 800280a:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	}
	double haRad = degToRad(hourAngle);
 800280e:	ed97 0b2c 	vldr	d0, [r7, #176]	; 0xb0
 8002812:	f7ff f889 	bl	8001928 <_Z8degToRadd>
 8002816:	ed87 0b1e 	vstr	d0, [r7, #120]	; 0x78
	double csz = sin(degToRad(latitude)) * sin(degToRad(theta)) + cos(degToRad(latitude)) * cos(degToRad(theta)) * cos(haRad);
 800281a:	ed97 0b08 	vldr	d0, [r7, #32]
 800281e:	f7ff f883 	bl	8001928 <_Z8degToRadd>
 8002822:	eeb0 7a40 	vmov.f32	s14, s0
 8002826:	eef0 7a60 	vmov.f32	s15, s1
 800282a:	eeb0 0a47 	vmov.f32	s0, s14
 800282e:	eef0 0a67 	vmov.f32	s1, s15
 8002832:	f002 fccd 	bl	80051d0 <sin>
 8002836:	ec55 4b10 	vmov	r4, r5, d0
 800283a:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 800283e:	f7ff f873 	bl	8001928 <_Z8degToRadd>
 8002842:	eeb0 7a40 	vmov.f32	s14, s0
 8002846:	eef0 7a60 	vmov.f32	s15, s1
 800284a:	eeb0 0a47 	vmov.f32	s0, s14
 800284e:	eef0 0a67 	vmov.f32	s1, s15
 8002852:	f002 fcbd 	bl	80051d0 <sin>
 8002856:	ec53 2b10 	vmov	r2, r3, d0
 800285a:	4620      	mov	r0, r4
 800285c:	4629      	mov	r1, r5
 800285e:	f7fd fee3 	bl	8000628 <__aeabi_dmul>
 8002862:	4603      	mov	r3, r0
 8002864:	460c      	mov	r4, r1
 8002866:	4625      	mov	r5, r4
 8002868:	461c      	mov	r4, r3
 800286a:	ed97 0b08 	vldr	d0, [r7, #32]
 800286e:	f7ff f85b 	bl	8001928 <_Z8degToRadd>
 8002872:	eeb0 7a40 	vmov.f32	s14, s0
 8002876:	eef0 7a60 	vmov.f32	s15, s1
 800287a:	eeb0 0a47 	vmov.f32	s0, s14
 800287e:	eef0 0a67 	vmov.f32	s1, s15
 8002882:	f002 fbdd 	bl	8005040 <cos>
 8002886:	ec59 8b10 	vmov	r8, r9, d0
 800288a:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 800288e:	f7ff f84b 	bl	8001928 <_Z8degToRadd>
 8002892:	eeb0 7a40 	vmov.f32	s14, s0
 8002896:	eef0 7a60 	vmov.f32	s15, s1
 800289a:	eeb0 0a47 	vmov.f32	s0, s14
 800289e:	eef0 0a67 	vmov.f32	s1, s15
 80028a2:	f002 fbcd 	bl	8005040 <cos>
 80028a6:	ec53 2b10 	vmov	r2, r3, d0
 80028aa:	4640      	mov	r0, r8
 80028ac:	4649      	mov	r1, r9
 80028ae:	f7fd febb 	bl	8000628 <__aeabi_dmul>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4690      	mov	r8, r2
 80028b8:	4699      	mov	r9, r3
 80028ba:	ed97 0b1e 	vldr	d0, [r7, #120]	; 0x78
 80028be:	f002 fbbf 	bl	8005040 <cos>
 80028c2:	ec53 2b10 	vmov	r2, r3, d0
 80028c6:	4640      	mov	r0, r8
 80028c8:	4649      	mov	r1, r9
 80028ca:	f7fd fead 	bl	8000628 <__aeabi_dmul>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4620      	mov	r0, r4
 80028d4:	4629      	mov	r1, r5
 80028d6:	f7fd fcf1 	bl	80002bc <__adddf3>
 80028da:	4603      	mov	r3, r0
 80028dc:	460c      	mov	r4, r1
 80028de:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
	if (csz > 1.0) {
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	4b0d      	ldr	r3, [pc, #52]	; (800291c <_Z8calcAzElddddd+0x21c>)
 80028e8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80028ec:	f7fe f92c 	bl	8000b48 <__aeabi_dcmpgt>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d014      	beq.n	8002920 <_Z8calcAzElddddd+0x220>
		csz = 1.0;
 80028f6:	f04f 0300 	mov.w	r3, #0
 80028fa:	4c08      	ldr	r4, [pc, #32]	; (800291c <_Z8calcAzElddddd+0x21c>)
 80028fc:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8002900:	e01d      	b.n	800293e <_Z8calcAzElddddd+0x23e>
 8002902:	bf00      	nop
 8002904:	40100000 	.word	0x40100000
 8002908:	404e0000 	.word	0x404e0000
 800290c:	40968000 	.word	0x40968000
 8002910:	40668000 	.word	0x40668000
 8002914:	c0668000 	.word	0xc0668000
 8002918:	40768000 	.word	0x40768000
 800291c:	3ff00000 	.word	0x3ff00000
	} else if (csz < -1.0) {
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	4bb8      	ldr	r3, [pc, #736]	; (8002c08 <_Z8calcAzElddddd+0x508>)
 8002926:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800292a:	f7fe f8ef 	bl	8000b0c <__aeabi_dcmplt>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d004      	beq.n	800293e <_Z8calcAzElddddd+0x23e>
		csz = -1.0;
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	4cb3      	ldr	r4, [pc, #716]	; (8002c08 <_Z8calcAzElddddd+0x508>)
 800293a:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
	}
	double zenith = radToDeg(acos(csz));
 800293e:	ed97 0b2a 	vldr	d0, [r7, #168]	; 0xa8
 8002942:	f002 fcbd 	bl	80052c0 <acos>
 8002946:	eeb0 7a40 	vmov.f32	s14, s0
 800294a:	eef0 7a60 	vmov.f32	s15, s1
 800294e:	eeb0 0a47 	vmov.f32	s0, s14
 8002952:	eef0 0a67 	vmov.f32	s1, s15
 8002956:	f7fe ffbf 	bl	80018d8 <_Z8radToDegd>
 800295a:	ed87 0b1c 	vstr	d0, [r7, #112]	; 0x70
	double azDenom = ( cos(degToRad(latitude)) * sin(degToRad(zenith)) );
 800295e:	ed97 0b08 	vldr	d0, [r7, #32]
 8002962:	f7fe ffe1 	bl	8001928 <_Z8degToRadd>
 8002966:	eeb0 7a40 	vmov.f32	s14, s0
 800296a:	eef0 7a60 	vmov.f32	s15, s1
 800296e:	eeb0 0a47 	vmov.f32	s0, s14
 8002972:	eef0 0a67 	vmov.f32	s1, s15
 8002976:	f002 fb63 	bl	8005040 <cos>
 800297a:	ec55 4b10 	vmov	r4, r5, d0
 800297e:	ed97 0b1c 	vldr	d0, [r7, #112]	; 0x70
 8002982:	f7fe ffd1 	bl	8001928 <_Z8degToRadd>
 8002986:	eeb0 7a40 	vmov.f32	s14, s0
 800298a:	eef0 7a60 	vmov.f32	s15, s1
 800298e:	eeb0 0a47 	vmov.f32	s0, s14
 8002992:	eef0 0a67 	vmov.f32	s1, s15
 8002996:	f002 fc1b 	bl	80051d0 <sin>
 800299a:	ec53 2b10 	vmov	r2, r3, d0
 800299e:	4620      	mov	r0, r4
 80029a0:	4629      	mov	r1, r5
 80029a2:	f7fd fe41 	bl	8000628 <__aeabi_dmul>
 80029a6:	4603      	mov	r3, r0
 80029a8:	460c      	mov	r4, r1
 80029aa:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	double azimuth;
	if ( abs(azDenom) > 0.001) {
 80029ae:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80029b2:	f7fe ff51 	bl	8001858 <_ZSt3absd>
 80029b6:	ec51 0b10 	vmov	r0, r1, d0
 80029ba:	2301      	movs	r3, #1
 80029bc:	461c      	mov	r4, r3
 80029be:	a390      	add	r3, pc, #576	; (adr r3, 8002c00 <_Z8calcAzElddddd+0x500>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fe f8c0 	bl	8000b48 <__aeabi_dcmpgt>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <_Z8calcAzElddddd+0x2d2>
 80029ce:	2300      	movs	r3, #0
 80029d0:	461c      	mov	r4, r3
 80029d2:	b2e3      	uxtb	r3, r4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80a4 	beq.w	8002b22 <_Z8calcAzElddddd+0x422>
		double azRad = (( sin(degToRad(latitude)) * cos(degToRad(zenith)) ) - sin(degToRad(theta))) / azDenom;
 80029da:	ed97 0b08 	vldr	d0, [r7, #32]
 80029de:	f7fe ffa3 	bl	8001928 <_Z8degToRadd>
 80029e2:	eeb0 7a40 	vmov.f32	s14, s0
 80029e6:	eef0 7a60 	vmov.f32	s15, s1
 80029ea:	eeb0 0a47 	vmov.f32	s0, s14
 80029ee:	eef0 0a67 	vmov.f32	s1, s15
 80029f2:	f002 fbed 	bl	80051d0 <sin>
 80029f6:	ec55 4b10 	vmov	r4, r5, d0
 80029fa:	ed97 0b1c 	vldr	d0, [r7, #112]	; 0x70
 80029fe:	f7fe ff93 	bl	8001928 <_Z8degToRadd>
 8002a02:	eeb0 7a40 	vmov.f32	s14, s0
 8002a06:	eef0 7a60 	vmov.f32	s15, s1
 8002a0a:	eeb0 0a47 	vmov.f32	s0, s14
 8002a0e:	eef0 0a67 	vmov.f32	s1, s15
 8002a12:	f002 fb15 	bl	8005040 <cos>
 8002a16:	ec53 2b10 	vmov	r2, r3, d0
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	f7fd fe03 	bl	8000628 <__aeabi_dmul>
 8002a22:	4603      	mov	r3, r0
 8002a24:	460c      	mov	r4, r1
 8002a26:	4625      	mov	r5, r4
 8002a28:	461c      	mov	r4, r3
 8002a2a:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8002a2e:	f7fe ff7b 	bl	8001928 <_Z8degToRadd>
 8002a32:	eeb0 7a40 	vmov.f32	s14, s0
 8002a36:	eef0 7a60 	vmov.f32	s15, s1
 8002a3a:	eeb0 0a47 	vmov.f32	s0, s14
 8002a3e:	eef0 0a67 	vmov.f32	s1, s15
 8002a42:	f002 fbc5 	bl	80051d0 <sin>
 8002a46:	ec53 2b10 	vmov	r2, r3, d0
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	f7fd fc33 	bl	80002b8 <__aeabi_dsub>
 8002a52:	4603      	mov	r3, r0
 8002a54:	460c      	mov	r4, r1
 8002a56:	4618      	mov	r0, r3
 8002a58:	4621      	mov	r1, r4
 8002a5a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002a5e:	f7fd ff0d 	bl	800087c <__aeabi_ddiv>
 8002a62:	4603      	mov	r3, r0
 8002a64:	460c      	mov	r4, r1
 8002a66:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		if (abs(azRad) > 1.0) {
 8002a6a:	ed97 0b26 	vldr	d0, [r7, #152]	; 0x98
 8002a6e:	f7fe fef3 	bl	8001858 <_ZSt3absd>
 8002a72:	ec51 0b10 	vmov	r0, r1, d0
 8002a76:	2301      	movs	r3, #1
 8002a78:	461c      	mov	r4, r3
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	4b63      	ldr	r3, [pc, #396]	; (8002c0c <_Z8calcAzElddddd+0x50c>)
 8002a80:	f7fe f862 	bl	8000b48 <__aeabi_dcmpgt>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <_Z8calcAzElddddd+0x38e>
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	461c      	mov	r4, r3
 8002a8e:	b2e3      	uxtb	r3, r4
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d015      	beq.n	8002ac0 <_Z8calcAzElddddd+0x3c0>
			if (azRad < 0) {
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002aa0:	f7fe f834 	bl	8000b0c <__aeabi_dcmplt>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d005      	beq.n	8002ab6 <_Z8calcAzElddddd+0x3b6>
				azRad = -1.0;
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	4c56      	ldr	r4, [pc, #344]	; (8002c08 <_Z8calcAzElddddd+0x508>)
 8002ab0:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
 8002ab4:	e004      	b.n	8002ac0 <_Z8calcAzElddddd+0x3c0>
			} else {
				azRad = 1.0;
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	4c54      	ldr	r4, [pc, #336]	; (8002c0c <_Z8calcAzElddddd+0x50c>)
 8002abc:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			}
		}
		azimuth = 180.0 - radToDeg(acos(azRad));
 8002ac0:	ed97 0b26 	vldr	d0, [r7, #152]	; 0x98
 8002ac4:	f002 fbfc 	bl	80052c0 <acos>
 8002ac8:	eeb0 7a40 	vmov.f32	s14, s0
 8002acc:	eef0 7a60 	vmov.f32	s15, s1
 8002ad0:	eeb0 0a47 	vmov.f32	s0, s14
 8002ad4:	eef0 0a67 	vmov.f32	s1, s15
 8002ad8:	f7fe fefe 	bl	80018d8 <_Z8radToDegd>
 8002adc:	ec54 3b10 	vmov	r3, r4, d0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4623      	mov	r3, r4
 8002ae4:	f04f 0000 	mov.w	r0, #0
 8002ae8:	4949      	ldr	r1, [pc, #292]	; (8002c10 <_Z8calcAzElddddd+0x510>)
 8002aea:	f7fd fbe5 	bl	80002b8 <__aeabi_dsub>
 8002aee:	4603      	mov	r3, r0
 8002af0:	460c      	mov	r4, r1
 8002af2:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		if (hourAngle > 0.0) {
 8002af6:	f04f 0200 	mov.w	r2, #0
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b02:	f7fe f821 	bl	8000b48 <__aeabi_dcmpgt>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d021      	beq.n	8002b50 <_Z8calcAzElddddd+0x450>
			azimuth = -azimuth;
 8002b0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002b10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002b14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b18:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002b1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002b20:	e016      	b.n	8002b50 <_Z8calcAzElddddd+0x450>
		}
	} else {
		if (latitude > 0.0) {
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b2e:	f7fe f80b 	bl	8000b48 <__aeabi_dcmpgt>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <_Z8calcAzElddddd+0x444>
			azimuth = 180.0;
 8002b38:	f04f 0300 	mov.w	r3, #0
 8002b3c:	4c34      	ldr	r4, [pc, #208]	; (8002c10 <_Z8calcAzElddddd+0x510>)
 8002b3e:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8002b42:	e005      	b.n	8002b50 <_Z8calcAzElddddd+0x450>
		} else {
			azimuth = 0.0;
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	f04f 0400 	mov.w	r4, #0
 8002b4c:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		}
	}
	if (azimuth < 0.0) {
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f04f 0300 	mov.w	r3, #0
 8002b58:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002b5c:	f7fd ffd6 	bl	8000b0c <__aeabi_dcmplt>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <_Z8calcAzElddddd+0x47c>
		azimuth += 360.0;
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <_Z8calcAzElddddd+0x514>)
 8002b6c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002b70:	f7fd fba4 	bl	80002bc <__adddf3>
 8002b74:	4603      	mov	r3, r0
 8002b76:	460c      	mov	r4, r1
 8002b78:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
	}
	double exoatmElevation = 90.0 - zenith;
 8002b7c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002b80:	f04f 0000 	mov.w	r0, #0
 8002b84:	4924      	ldr	r1, [pc, #144]	; (8002c18 <_Z8calcAzElddddd+0x518>)
 8002b86:	f7fd fb97 	bl	80002b8 <__aeabi_dsub>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	460c      	mov	r4, r1
 8002b8e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60

	// Atmospheric Refraction correction
	double refractionCorrection = calcRefraction(exoatmElevation);
 8002b92:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002b96:	f7ff fc83 	bl	80024a0 <_Z14calcRefractiond>
 8002b9a:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58

	double solarZen = zenith - refractionCorrection;
 8002b9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ba2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002ba6:	f7fd fb87 	bl	80002b8 <__aeabi_dsub>
 8002baa:	4603      	mov	r3, r0
 8002bac:	460c      	mov	r4, r1
 8002bae:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double elevation = 90.0 - solarZen;
 8002bb2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002bb6:	f04f 0000 	mov.w	r0, #0
 8002bba:	4917      	ldr	r1, [pc, #92]	; (8002c18 <_Z8calcAzElddddd+0x518>)
 8002bbc:	f7fd fb7c 	bl	80002b8 <__aeabi_dsub>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	460c      	mov	r4, r1
 8002bc4:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	return AzEl{azimuth, elevation};
 8002bc8:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8002bcc:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 8002bd0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002bd4:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 8002bd8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8002bdc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8002be0:	ec42 1b16 	vmov	d6, r1, r2
 8002be4:	ec44 3b17 	vmov	d7, r3, r4
}
 8002be8:	eeb0 0a46 	vmov.f32	s0, s12
 8002bec:	eef0 0a66 	vmov.f32	s1, s13
 8002bf0:	eeb0 1a47 	vmov.f32	s2, s14
 8002bf4:	eef0 1a67 	vmov.f32	s3, s15
 8002bf8:	37c0      	adds	r7, #192	; 0xc0
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002c00:	d2f1a9fc 	.word	0xd2f1a9fc
 8002c04:	3f50624d 	.word	0x3f50624d
 8002c08:	bff00000 	.word	0xbff00000
 8002c0c:	3ff00000 	.word	0x3ff00000
 8002c10:	40668000 	.word	0x40668000
 8002c14:	40768000 	.word	0x40768000
 8002c18:	40568000 	.word	0x40568000

08002c1c <_Z14calculateSolar2tm3Geo>:

//--------------------------------------------------------------
// Do the calculations and update the result text boxes


AzEl calculateSolar(tm tms, Geo geo) {
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	b5b0      	push	{r4, r5, r7, lr}
 8002c20:	b096      	sub	sp, #88	; 0x58
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8002c28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002c2c:	eeb0 5a40 	vmov.f32	s10, s0
 8002c30:	eef0 5a60 	vmov.f32	s11, s1
 8002c34:	eeb0 6a41 	vmov.f32	s12, s2
 8002c38:	eef0 6a61 	vmov.f32	s13, s3
 8002c3c:	eeb0 7a42 	vmov.f32	s14, s4
 8002c40:	eef0 7a62 	vmov.f32	s15, s5
 8002c44:	ed87 5b04 	vstr	d5, [r7, #16]
 8002c48:	ed87 6b06 	vstr	d6, [r7, #24]
 8002c4c:	ed87 7b08 	vstr	d7, [r7, #32]

	double time_local =  tms.tm_hour*60 + tms.tm_min + tms.tm_sec/60.0; //local time in minutes
 8002c50:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002c52:	4613      	mov	r3, r2
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	1a9b      	subs	r3, r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c5e:	4413      	add	r3, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fc77 	bl	8000554 <__aeabi_i2d>
 8002c66:	4604      	mov	r4, r0
 8002c68:	460d      	mov	r5, r1
 8002c6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fc71 	bl	8000554 <__aeabi_i2d>
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	4b42      	ldr	r3, [pc, #264]	; (8002d80 <_Z14calculateSolar2tm3Geo+0x164>)
 8002c78:	f7fd fe00 	bl	800087c <__aeabi_ddiv>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4620      	mov	r0, r4
 8002c82:	4629      	mov	r1, r5
 8002c84:	f7fd fb1a 	bl	80002bc <__adddf3>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	460c      	mov	r4, r1
 8002c8c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50

	double jday = getJD(tms.tm_year+1900, tms.tm_mon+1, tms.tm_mday);
 8002c90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c92:	f203 746c 	addw	r4, r3, #1900	; 0x76c
 8002c96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c98:	1c5d      	adds	r5, r3, #1
 8002c9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fd fc59 	bl	8000554 <__aeabi_i2d>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	ec43 2b10 	vmov	d0, r2, r3
 8002caa:	4629      	mov	r1, r5
 8002cac:	4620      	mov	r0, r4
 8002cae:	f7ff fb43 	bl	8002338 <_Z5getJDiid>
 8002cb2:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	double total = jday + time_local/1440.0 - geo.tz/24.0;
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	4b32      	ldr	r3, [pc, #200]	; (8002d84 <_Z14calculateSolar2tm3Geo+0x168>)
 8002cbc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002cc0:	f7fd fddc 	bl	800087c <__aeabi_ddiv>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	460c      	mov	r4, r1
 8002cc8:	4618      	mov	r0, r3
 8002cca:	4621      	mov	r1, r4
 8002ccc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002cd0:	f7fd faf4 	bl	80002bc <__adddf3>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	460c      	mov	r4, r1
 8002cd8:	4625      	mov	r5, r4
 8002cda:	461c      	mov	r4, r3
 8002cdc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	4b28      	ldr	r3, [pc, #160]	; (8002d88 <_Z14calculateSolar2tm3Geo+0x16c>)
 8002ce6:	f7fd fdc9 	bl	800087c <__aeabi_ddiv>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	4620      	mov	r0, r4
 8002cf0:	4629      	mov	r1, r5
 8002cf2:	f7fd fae1 	bl	80002b8 <__aeabi_dsub>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	460c      	mov	r4, r1
 8002cfa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	double T = calcTimeJulianCent(total);
 8002cfe:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002d02:	f7fe fdbd 	bl	8001880 <_Z18calcTimeJulianCentd>
 8002d06:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
	return calcAzEl(T, time_local, geo.lat, geo.lon, geo.tz);
 8002d0a:	ed97 7b06 	vldr	d7, [r7, #24]
 8002d0e:	ed97 6b08 	vldr	d6, [r7, #32]
 8002d12:	ed97 5b04 	vldr	d5, [r7, #16]
 8002d16:	eeb0 4a45 	vmov.f32	s8, s10
 8002d1a:	eef0 4a65 	vmov.f32	s9, s11
 8002d1e:	eeb0 3a46 	vmov.f32	s6, s12
 8002d22:	eef0 3a66 	vmov.f32	s7, s13
 8002d26:	eeb0 2a47 	vmov.f32	s4, s14
 8002d2a:	eef0 2a67 	vmov.f32	s5, s15
 8002d2e:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8002d32:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002d36:	f7ff fce3 	bl	8002700 <_Z8calcAzElddddd>
 8002d3a:	eeb0 6a40 	vmov.f32	s12, s0
 8002d3e:	eef0 6a60 	vmov.f32	s13, s1
 8002d42:	eeb0 7a41 	vmov.f32	s14, s2
 8002d46:	eef0 7a61 	vmov.f32	s15, s3
 8002d4a:	ed87 6b0a 	vstr	d6, [r7, #40]	; 0x28
 8002d4e:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
 8002d52:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8002d56:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002d5a:	ec42 1b16 	vmov	d6, r1, r2
 8002d5e:	ec44 3b17 	vmov	d7, r3, r4
	//SunRiseSet rise = calcSunriseSet(1, jday, geo.lat, geo.lon, geo.tz);
	//SunRiseSet set  = calcSunriseSet(0, jday, geo.lat, geo.lon, geo.tz);

	//double eqTime = calcEquationOfTime(T);
	//double theta  = calcSunDeclination(T);
}
 8002d62:	eeb0 0a46 	vmov.f32	s0, s12
 8002d66:	eef0 0a66 	vmov.f32	s1, s13
 8002d6a:	eeb0 1a47 	vmov.f32	s2, s14
 8002d6e:	eef0 1a67 	vmov.f32	s3, s15
 8002d72:	3758      	adds	r7, #88	; 0x58
 8002d74:	46bd      	mov	sp, r7
 8002d76:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002d7a:	b004      	add	sp, #16
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	404e0000 	.word	0x404e0000
 8002d84:	40968000 	.word	0x40968000
 8002d88:	40380000 	.word	0x40380000

08002d8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d90:	f000 fb78 	bl	8003484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d94:	f000 f818 	bl	8002dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d98:	f000 f97e 	bl	8003098 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002d9c:	f000 f8dc 	bl	8002f58 <MX_TIM1_Init>
  MX_RTC_Init();
 8002da0:	f000 f896 	bl	8002ed0 <MX_RTC_Init>
  MX_TIM2_Init();
 8002da4:	f000 f92a 	bl	8002ffc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1); //enable steppers
 8002da8:	4805      	ldr	r0, [pc, #20]	; (8002dc0 <main+0x34>)
 8002daa:	f001 fd9c 	bl	80048e6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2); //enable steppers
 8002dae:	4805      	ldr	r0, [pc, #20]	; (8002dc4 <main+0x38>)
 8002db0:	f001 fd99 	bl	80048e6 <HAL_TIM_Base_Start_IT>
  mainsetup();
 8002db4:	f7fe fb76 	bl	80014a4 <mainsetup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  mainloop();
 8002db8:	f7fe fc0e 	bl	80015d8 <mainloop>
 8002dbc:	e7fc      	b.n	8002db8 <main+0x2c>
 8002dbe:	bf00      	nop
 8002dc0:	20000264 	.word	0x20000264
 8002dc4:	200002a4 	.word	0x200002a4

08002dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b098      	sub	sp, #96	; 0x60
 8002dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dd2:	2230      	movs	r2, #48	; 0x30
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f004 fb06 	bl	80073e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ddc:	f107 031c 	add.w	r3, r7, #28
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
 8002dea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dec:	f107 0308 	add.w	r3, r7, #8
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
 8002dfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	607b      	str	r3, [r7, #4]
 8002e00:	4b31      	ldr	r3, [pc, #196]	; (8002ec8 <SystemClock_Config+0x100>)
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	4a30      	ldr	r2, [pc, #192]	; (8002ec8 <SystemClock_Config+0x100>)
 8002e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e0c:	4b2e      	ldr	r3, [pc, #184]	; (8002ec8 <SystemClock_Config+0x100>)
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e14:	607b      	str	r3, [r7, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e18:	2300      	movs	r3, #0
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ecc <SystemClock_Config+0x104>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002e24:	4a29      	ldr	r2, [pc, #164]	; (8002ecc <SystemClock_Config+0x104>)
 8002e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	4b27      	ldr	r3, [pc, #156]	; (8002ecc <SystemClock_Config+0x104>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002e38:	2306      	movs	r3, #6
 8002e3a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e40:	2301      	movs	r3, #1
 8002e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e44:	2310      	movs	r3, #16
 8002e46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e50:	2308      	movs	r3, #8
 8002e52:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002e54:	2354      	movs	r3, #84	; 0x54
 8002e56:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002e5c:	2307      	movs	r3, #7
 8002e5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 fe47 	bl	8003af8 <HAL_RCC_OscConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002e70:	f000 f9ce 	bl	8003210 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e74:	230f      	movs	r3, #15
 8002e76:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e84:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e86:	2300      	movs	r3, #0
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e8a:	f107 031c 	add.w	r3, r7, #28
 8002e8e:	2102      	movs	r1, #2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 f8a1 	bl	8003fd8 <HAL_RCC_ClockConfig>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8002e9c:	f000 f9b8 	bl	8003210 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002ea4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ea8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eaa:	f107 0308 	add.w	r3, r7, #8
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f001 fa50 	bl	8004354 <HAL_RCCEx_PeriphCLKConfig>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8002eba:	f000 f9a9 	bl	8003210 <Error_Handler>
  }
}
 8002ebe:	bf00      	nop
 8002ec0:	3760      	adds	r7, #96	; 0x60
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40007000 	.word	0x40007000

08002ed0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002ed6:	1d3b      	adds	r3, r7, #4
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ee8:	4b19      	ldr	r3, [pc, #100]	; (8002f50 <MX_RTC_Init+0x80>)
 8002eea:	4a1a      	ldr	r2, [pc, #104]	; (8002f54 <MX_RTC_Init+0x84>)
 8002eec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002eee:	4b18      	ldr	r3, [pc, #96]	; (8002f50 <MX_RTC_Init+0x80>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002ef4:	4b16      	ldr	r3, [pc, #88]	; (8002f50 <MX_RTC_Init+0x80>)
 8002ef6:	227f      	movs	r2, #127	; 0x7f
 8002ef8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002efa:	4b15      	ldr	r3, [pc, #84]	; (8002f50 <MX_RTC_Init+0x80>)
 8002efc:	22ff      	movs	r2, #255	; 0xff
 8002efe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002f00:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <MX_RTC_Init+0x80>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <MX_RTC_Init+0x80>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002f0c:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <MX_RTC_Init+0x80>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002f12:	480f      	ldr	r0, [pc, #60]	; (8002f50 <MX_RTC_Init+0x80>)
 8002f14:	f001 fb0c 	bl	8004530 <HAL_RTC_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002f1e:	f000 f977 	bl	8003210 <Error_Handler>
  	  //set to gmt time
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 8002f22:	230f      	movs	r3, #15
 8002f24:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 26;
 8002f26:	231a      	movs	r3, #26
 8002f28:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 55;
 8002f2a:	2337      	movs	r3, #55	; 0x37
 8002f2c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
//  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
//  {
//    Error_Handler();
//  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002f36:	2306      	movs	r3, #6
 8002f38:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 6;
 8002f3e:	2306      	movs	r3, #6
 8002f40:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 21;
 8002f42:	2315      	movs	r3, #21
 8002f44:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN RTC_Init 2 */
  //HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
  //HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
  /* USER CODE END RTC_Init 2 */

}
 8002f46:	bf00      	nop
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	200002e4 	.word	0x200002e4
 8002f54:	40002800 	.word	0x40002800

08002f58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	605a      	str	r2, [r3, #4]
 8002f68:	609a      	str	r2, [r3, #8]
 8002f6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f6c:	463b      	mov	r3, r7
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f74:	4b1f      	ldr	r3, [pc, #124]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f76:	4a20      	ldr	r2, [pc, #128]	; (8002ff8 <MX_TIM1_Init+0xa0>)
 8002f78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1282;
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f7c:	f240 5202 	movw	r2, #1282	; 0x502
 8002f80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002f82:	4b1c      	ldr	r3, [pc, #112]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f84:	2210      	movs	r2, #16
 8002f86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff;
 8002f88:	4b1a      	ldr	r3, [pc, #104]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f90:	4b18      	ldr	r3, [pc, #96]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f96:	4b17      	ldr	r3, [pc, #92]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f9c:	4b15      	ldr	r3, [pc, #84]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002f9e:	2280      	movs	r2, #128	; 0x80
 8002fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002fa2:	4814      	ldr	r0, [pc, #80]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002fa4:	f001 fc74 	bl	8004890 <HAL_TIM_Base_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002fae:	f000 f92f 	bl	8003210 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002fb8:	f107 0308 	add.w	r3, r7, #8
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	480d      	ldr	r0, [pc, #52]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002fc0:	f001 fdbd 	bl	8004b3e <HAL_TIM_ConfigClockSource>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002fca:	f000 f921 	bl	8003210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <MX_TIM1_Init+0x9c>)
 8002fdc:	f001 ffa8 	bl	8004f30 <HAL_TIMEx_MasterConfigSynchronization>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002fe6:	f000 f913 	bl	8003210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002fea:	bf00      	nop
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000264 	.word	0x20000264
 8002ff8:	40010000 	.word	0x40010000

08002ffc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003002:	f107 0308 	add.w	r3, r7, #8
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	605a      	str	r2, [r3, #4]
 800300c:	609a      	str	r2, [r3, #8]
 800300e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003010:	463b      	mov	r3, r7
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003018:	4b1e      	ldr	r3, [pc, #120]	; (8003094 <MX_TIM2_Init+0x98>)
 800301a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800301e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1282;
 8003020:	4b1c      	ldr	r3, [pc, #112]	; (8003094 <MX_TIM2_Init+0x98>)
 8003022:	f240 5202 	movw	r2, #1282	; 0x502
 8003026:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003028:	4b1a      	ldr	r3, [pc, #104]	; (8003094 <MX_TIM2_Init+0x98>)
 800302a:	2210      	movs	r2, #16
 800302c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 800302e:	4b19      	ldr	r3, [pc, #100]	; (8003094 <MX_TIM2_Init+0x98>)
 8003030:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003034:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003036:	4b17      	ldr	r3, [pc, #92]	; (8003094 <MX_TIM2_Init+0x98>)
 8003038:	2200      	movs	r2, #0
 800303a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800303c:	4b15      	ldr	r3, [pc, #84]	; (8003094 <MX_TIM2_Init+0x98>)
 800303e:	2280      	movs	r2, #128	; 0x80
 8003040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003042:	4814      	ldr	r0, [pc, #80]	; (8003094 <MX_TIM2_Init+0x98>)
 8003044:	f001 fc24 	bl	8004890 <HAL_TIM_Base_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800304e:	f000 f8df 	bl	8003210 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003052:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003056:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003058:	f107 0308 	add.w	r3, r7, #8
 800305c:	4619      	mov	r1, r3
 800305e:	480d      	ldr	r0, [pc, #52]	; (8003094 <MX_TIM2_Init+0x98>)
 8003060:	f001 fd6d 	bl	8004b3e <HAL_TIM_ConfigClockSource>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800306a:	f000 f8d1 	bl	8003210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800306e:	2300      	movs	r3, #0
 8003070:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003072:	2300      	movs	r3, #0
 8003074:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003076:	463b      	mov	r3, r7
 8003078:	4619      	mov	r1, r3
 800307a:	4806      	ldr	r0, [pc, #24]	; (8003094 <MX_TIM2_Init+0x98>)
 800307c:	f001 ff58 	bl	8004f30 <HAL_TIMEx_MasterConfigSynchronization>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003086:	f000 f8c3 	bl	8003210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800308a:	bf00      	nop
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200002a4 	.word	0x200002a4

08003098 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800309e:	f107 0314 	add.w	r3, r7, #20
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	609a      	str	r2, [r3, #8]
 80030aa:	60da      	str	r2, [r3, #12]
 80030ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	4b52      	ldr	r3, [pc, #328]	; (80031fc <MX_GPIO_Init+0x164>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a51      	ldr	r2, [pc, #324]	; (80031fc <MX_GPIO_Init+0x164>)
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b4f      	ldr	r3, [pc, #316]	; (80031fc <MX_GPIO_Init+0x164>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	4b4b      	ldr	r3, [pc, #300]	; (80031fc <MX_GPIO_Init+0x164>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a4a      	ldr	r2, [pc, #296]	; (80031fc <MX_GPIO_Init+0x164>)
 80030d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b48      	ldr	r3, [pc, #288]	; (80031fc <MX_GPIO_Init+0x164>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	60bb      	str	r3, [r7, #8]
 80030ea:	4b44      	ldr	r3, [pc, #272]	; (80031fc <MX_GPIO_Init+0x164>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	4a43      	ldr	r2, [pc, #268]	; (80031fc <MX_GPIO_Init+0x164>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	6313      	str	r3, [r2, #48]	; 0x30
 80030f6:	4b41      	ldr	r3, [pc, #260]	; (80031fc <MX_GPIO_Init+0x164>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	60bb      	str	r3, [r7, #8]
 8003100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	607b      	str	r3, [r7, #4]
 8003106:	4b3d      	ldr	r3, [pc, #244]	; (80031fc <MX_GPIO_Init+0x164>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	4a3c      	ldr	r2, [pc, #240]	; (80031fc <MX_GPIO_Init+0x164>)
 800310c:	f043 0302 	orr.w	r3, r3, #2
 8003110:	6313      	str	r3, [r2, #48]	; 0x30
 8003112:	4b3a      	ldr	r3, [pc, #232]	; (80031fc <MX_GPIO_Init+0x164>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ElPul_Pin|ElDir_Pin|AzDir_Pin|AzPul_Pin
 800311e:	2200      	movs	r2, #0
 8003120:	f240 411f 	movw	r1, #1055	; 0x41f
 8003124:	4836      	ldr	r0, [pc, #216]	; (8003200 <MX_GPIO_Init+0x168>)
 8003126:	f000 fcb3 	bl	8003a90 <HAL_GPIO_WritePin>
                          |ElEna_Pin|AzEna_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800312a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800312e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003130:	4b34      	ldr	r3, [pc, #208]	; (8003204 <MX_GPIO_Init+0x16c>)
 8003132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003138:	f107 0314 	add.w	r3, r7, #20
 800313c:	4619      	mov	r1, r3
 800313e:	4832      	ldr	r0, [pc, #200]	; (8003208 <MX_GPIO_Init+0x170>)
 8003140:	f000 fb24 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : ElPul_Pin ElDir_Pin AzDir_Pin AzPul_Pin
                           ElEna_Pin AzEna_Pin */
  GPIO_InitStruct.Pin = ElPul_Pin|ElDir_Pin|AzDir_Pin|AzPul_Pin
 8003144:	f240 431f 	movw	r3, #1055	; 0x41f
 8003148:	617b      	str	r3, [r7, #20]
                          |ElEna_Pin|AzEna_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800314a:	2301      	movs	r3, #1
 800314c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003156:	f107 0314 	add.w	r3, r7, #20
 800315a:	4619      	mov	r1, r3
 800315c:	4828      	ldr	r0, [pc, #160]	; (8003200 <MX_GPIO_Init+0x168>)
 800315e:	f000 fb15 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : ElYellow_Pin ElGreen_Pin ElPurple_Pin ElWhite_Pin
                           ElGrey_Pin AzGreen_Pin AzYellow_Pin */
  GPIO_InitStruct.Pin = ElYellow_Pin|ElGreen_Pin|ElPurple_Pin|ElWhite_Pin
 8003162:	f44f 53df 	mov.w	r3, #7136	; 0x1be0
 8003166:	617b      	str	r3, [r7, #20]
                          |ElGrey_Pin|AzGreen_Pin|AzYellow_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003168:	2300      	movs	r3, #0
 800316a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800316c:	2301      	movs	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	4619      	mov	r1, r3
 8003176:	4822      	ldr	r0, [pc, #136]	; (8003200 <MX_GPIO_Init+0x168>)
 8003178:	f000 fb08 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : AzOrange_Pin AzRed_Pin AzBlack_Pin ElBlack_Pin */
  GPIO_InitStruct.Pin = AzOrange_Pin|AzRed_Pin|AzBlack_Pin|ElBlack_Pin;
 800317c:	f44f 7358 	mov.w	r3, #864	; 0x360
 8003180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003182:	2300      	movs	r3, #0
 8003184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003186:	2301      	movs	r3, #1
 8003188:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318a:	f107 0314 	add.w	r3, r7, #20
 800318e:	4619      	mov	r1, r3
 8003190:	481d      	ldr	r0, [pc, #116]	; (8003208 <MX_GPIO_Init+0x170>)
 8003192:	f000 fafb 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : AzWhite_Pin AzGrey_Pin AzPurple_Pin AzRedWhite_Pin
                           AzBlackWhite_Pin ElBlackWhite_Pin ElRedWhite_Pin ElRed_Pin
                           ElOrange_Pin */
  GPIO_InitStruct.Pin = AzWhite_Pin|AzGrey_Pin|AzPurple_Pin|AzRedWhite_Pin
 8003196:	f247 3336 	movw	r3, #29494	; 0x7336
 800319a:	617b      	str	r3, [r7, #20]
                          |AzBlackWhite_Pin|ElBlackWhite_Pin|ElRedWhite_Pin|ElRed_Pin
                          |ElOrange_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800319c:	2300      	movs	r3, #0
 800319e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031a0:	2301      	movs	r3, #1
 80031a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a4:	f107 0314 	add.w	r3, r7, #20
 80031a8:	4619      	mov	r1, r3
 80031aa:	4818      	ldr	r0, [pc, #96]	; (800320c <MX_GPIO_Init+0x174>)
 80031ac:	f000 faee 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C2_SCL_D6_Pin */
  GPIO_InitStruct.Pin = I2C2_SCL_D6_Pin;
 80031b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031b6:	2312      	movs	r3, #18
 80031b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031ba:	2301      	movs	r3, #1
 80031bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031be:	2303      	movs	r3, #3
 80031c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80031c2:	2304      	movs	r3, #4
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(I2C2_SCL_D6_GPIO_Port, &GPIO_InitStruct);
 80031c6:	f107 0314 	add.w	r3, r7, #20
 80031ca:	4619      	mov	r1, r3
 80031cc:	480f      	ldr	r0, [pc, #60]	; (800320c <MX_GPIO_Init+0x174>)
 80031ce:	f000 fadd 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C2_SDA_D3_Pin */
  GPIO_InitStruct.Pin = I2C2_SDA_D3_Pin;
 80031d2:	2308      	movs	r3, #8
 80031d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031d6:	2312      	movs	r3, #18
 80031d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031da:	2301      	movs	r3, #1
 80031dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031de:	2303      	movs	r3, #3
 80031e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80031e2:	2309      	movs	r3, #9
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(I2C2_SDA_D3_GPIO_Port, &GPIO_InitStruct);
 80031e6:	f107 0314 	add.w	r3, r7, #20
 80031ea:	4619      	mov	r1, r3
 80031ec:	4807      	ldr	r0, [pc, #28]	; (800320c <MX_GPIO_Init+0x174>)
 80031ee:	f000 facd 	bl	800378c <HAL_GPIO_Init>

}
 80031f2:	bf00      	nop
 80031f4:	3728      	adds	r7, #40	; 0x28
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40023800 	.word	0x40023800
 8003200:	40020000 	.word	0x40020000
 8003204:	10210000 	.word	0x10210000
 8003208:	40020800 	.word	0x40020800
 800320c:	40020400 	.word	0x40020400

08003210 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003214:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003216:	e7fe      	b.n	8003216 <Error_Handler+0x6>

08003218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	607b      	str	r3, [r7, #4]
 8003222:	4b10      	ldr	r3, [pc, #64]	; (8003264 <HAL_MspInit+0x4c>)
 8003224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003226:	4a0f      	ldr	r2, [pc, #60]	; (8003264 <HAL_MspInit+0x4c>)
 8003228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800322c:	6453      	str	r3, [r2, #68]	; 0x44
 800322e:	4b0d      	ldr	r3, [pc, #52]	; (8003264 <HAL_MspInit+0x4c>)
 8003230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003236:	607b      	str	r3, [r7, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_MspInit+0x4c>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	4a08      	ldr	r2, [pc, #32]	; (8003264 <HAL_MspInit+0x4c>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	; 0x40
 800324a:	4b06      	ldr	r3, [pc, #24]	; (8003264 <HAL_MspInit+0x4c>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003256:	2007      	movs	r0, #7
 8003258:	f000 fa56 	bl	8003708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800325c:	bf00      	nop
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800

08003268 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a05      	ldr	r2, [pc, #20]	; (800328c <HAL_RTC_MspInit+0x24>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d102      	bne.n	8003280 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800327a:	4b05      	ldr	r3, [pc, #20]	; (8003290 <HAL_RTC_MspInit+0x28>)
 800327c:	2201      	movs	r2, #1
 800327e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr
 800328c:	40002800 	.word	0x40002800
 8003290:	42470e3c 	.word	0x42470e3c

08003294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a1c      	ldr	r2, [pc, #112]	; (8003314 <HAL_TIM_Base_MspInit+0x80>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d116      	bne.n	80032d4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	4b1b      	ldr	r3, [pc, #108]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ae:	4a1a      	ldr	r2, [pc, #104]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	6453      	str	r3, [r2, #68]	; 0x44
 80032b6:	4b18      	ldr	r3, [pc, #96]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80032c2:	2200      	movs	r2, #0
 80032c4:	2100      	movs	r1, #0
 80032c6:	2019      	movs	r0, #25
 80032c8:	f000 fa29 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80032cc:	2019      	movs	r0, #25
 80032ce:	f000 fa42 	bl	8003756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80032d2:	e01a      	b.n	800330a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032dc:	d115      	bne.n	800330a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	4a0c      	ldr	r2, [pc, #48]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032e8:	f043 0301 	orr.w	r3, r3, #1
 80032ec:	6413      	str	r3, [r2, #64]	; 0x40
 80032ee:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <HAL_TIM_Base_MspInit+0x84>)
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	60bb      	str	r3, [r7, #8]
 80032f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80032fa:	2200      	movs	r2, #0
 80032fc:	2100      	movs	r1, #0
 80032fe:	201c      	movs	r0, #28
 8003300:	f000 fa0d 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003304:	201c      	movs	r0, #28
 8003306:	f000 fa26 	bl	8003756 <HAL_NVIC_EnableIRQ>
}
 800330a:	bf00      	nop
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40010000 	.word	0x40010000
 8003318:	40023800 	.word	0x40023800

0800331c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003320:	e7fe      	b.n	8003320 <NMI_Handler+0x4>

08003322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003322:	b480      	push	{r7}
 8003324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003326:	e7fe      	b.n	8003326 <HardFault_Handler+0x4>

08003328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800332c:	e7fe      	b.n	800332c <MemManage_Handler+0x4>

0800332e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800332e:	b480      	push	{r7}
 8003330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003332:	e7fe      	b.n	8003332 <BusFault_Handler+0x4>

08003334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003338:	e7fe      	b.n	8003338 <UsageFault_Handler+0x4>

0800333a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800333a:	b480      	push	{r7}
 800333c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800333e:	bf00      	nop
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800334c:	bf00      	nop
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003356:	b480      	push	{r7}
 8003358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003368:	f000 f8de 	bl	8003528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800336c:	bf00      	nop
 800336e:	bd80      	pop	{r7, pc}

08003370 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003374:	4802      	ldr	r0, [pc, #8]	; (8003380 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003376:	f001 fada 	bl	800492e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	20000264 	.word	0x20000264

08003384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <TIM2_IRQHandler+0x10>)
 800338a:	f001 fad0 	bl	800492e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	200002a4 	.word	0x200002a4

08003398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033a0:	4a14      	ldr	r2, [pc, #80]	; (80033f4 <_sbrk+0x5c>)
 80033a2:	4b15      	ldr	r3, [pc, #84]	; (80033f8 <_sbrk+0x60>)
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033ac:	4b13      	ldr	r3, [pc, #76]	; (80033fc <_sbrk+0x64>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d102      	bne.n	80033ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033b4:	4b11      	ldr	r3, [pc, #68]	; (80033fc <_sbrk+0x64>)
 80033b6:	4a12      	ldr	r2, [pc, #72]	; (8003400 <_sbrk+0x68>)
 80033b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <_sbrk+0x64>)
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4413      	add	r3, r2
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d207      	bcs.n	80033d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033c8:	f003 ffdc 	bl	8007384 <__errno>
 80033cc:	4602      	mov	r2, r0
 80033ce:	230c      	movs	r3, #12
 80033d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80033d2:	f04f 33ff 	mov.w	r3, #4294967295
 80033d6:	e009      	b.n	80033ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033d8:	4b08      	ldr	r3, [pc, #32]	; (80033fc <_sbrk+0x64>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033de:	4b07      	ldr	r3, [pc, #28]	; (80033fc <_sbrk+0x64>)
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4413      	add	r3, r2
 80033e6:	4a05      	ldr	r2, [pc, #20]	; (80033fc <_sbrk+0x64>)
 80033e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033ea:	68fb      	ldr	r3, [r7, #12]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20018000 	.word	0x20018000
 80033f8:	00000400 	.word	0x00000400
 80033fc:	200003cc 	.word	0x200003cc
 8003400:	20000408 	.word	0x20000408

08003404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003408:	4b08      	ldr	r3, [pc, #32]	; (800342c <SystemInit+0x28>)
 800340a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800340e:	4a07      	ldr	r2, [pc, #28]	; (800342c <SystemInit+0x28>)
 8003410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <SystemInit+0x28>)
 800341a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800341e:	609a      	str	r2, [r3, #8]
#endif
}
 8003420:	bf00      	nop
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003468 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003434:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003436:	e003      	b.n	8003440 <LoopCopyDataInit>

08003438 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003438:	4b0c      	ldr	r3, [pc, #48]	; (800346c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800343a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800343c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800343e:	3104      	adds	r1, #4

08003440 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003440:	480b      	ldr	r0, [pc, #44]	; (8003470 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003442:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003444:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003446:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003448:	d3f6      	bcc.n	8003438 <CopyDataInit>
  ldr  r2, =_sbss
 800344a:	4a0b      	ldr	r2, [pc, #44]	; (8003478 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800344c:	e002      	b.n	8003454 <LoopFillZerobss>

0800344e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800344e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003450:	f842 3b04 	str.w	r3, [r2], #4

08003454 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003456:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003458:	d3f9      	bcc.n	800344e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800345a:	f7ff ffd3 	bl	8003404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800345e:	f003 ff97 	bl	8007390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003462:	f7ff fc93 	bl	8002d8c <main>
  bx  lr    
 8003466:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003468:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800346c:	08008ff0 	.word	0x08008ff0
  ldr  r0, =_sdata
 8003470:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003474:	20000244 	.word	0x20000244
  ldr  r2, =_sbss
 8003478:	20000248 	.word	0x20000248
  ldr  r3, = _ebss
 800347c:	20000404 	.word	0x20000404

08003480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003480:	e7fe      	b.n	8003480 <ADC_IRQHandler>
	...

08003484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003488:	4b0e      	ldr	r3, [pc, #56]	; (80034c4 <HAL_Init+0x40>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0d      	ldr	r2, [pc, #52]	; (80034c4 <HAL_Init+0x40>)
 800348e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003494:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <HAL_Init+0x40>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a0a      	ldr	r2, [pc, #40]	; (80034c4 <HAL_Init+0x40>)
 800349a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800349e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a0:	4b08      	ldr	r3, [pc, #32]	; (80034c4 <HAL_Init+0x40>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a07      	ldr	r2, [pc, #28]	; (80034c4 <HAL_Init+0x40>)
 80034a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034ac:	2003      	movs	r0, #3
 80034ae:	f000 f92b 	bl	8003708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034b2:	2000      	movs	r0, #0
 80034b4:	f000 f808 	bl	80034c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034b8:	f7ff feae 	bl	8003218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40023c00 	.word	0x40023c00

080034c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034d0:	4b12      	ldr	r3, [pc, #72]	; (800351c <HAL_InitTick+0x54>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b12      	ldr	r3, [pc, #72]	; (8003520 <HAL_InitTick+0x58>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	4619      	mov	r1, r3
 80034da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034de:	fbb3 f3f1 	udiv	r3, r3, r1
 80034e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f943 	bl	8003772 <HAL_SYSTICK_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e00e      	b.n	8003514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b0f      	cmp	r3, #15
 80034fa:	d80a      	bhi.n	8003512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034fc:	2200      	movs	r2, #0
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	f04f 30ff 	mov.w	r0, #4294967295
 8003504:	f000 f90b 	bl	800371e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003508:	4a06      	ldr	r2, [pc, #24]	; (8003524 <HAL_InitTick+0x5c>)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
}
 8003514:	4618      	mov	r0, r3
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000004 	.word	0x20000004
 8003520:	2000000c 	.word	0x2000000c
 8003524:	20000008 	.word	0x20000008

08003528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <HAL_IncTick+0x20>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_IncTick+0x24>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4413      	add	r3, r2
 8003538:	4a04      	ldr	r2, [pc, #16]	; (800354c <HAL_IncTick+0x24>)
 800353a:	6013      	str	r3, [r2, #0]
}
 800353c:	bf00      	nop
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	2000000c 	.word	0x2000000c
 800354c:	200003fc 	.word	0x200003fc

08003550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return uwTick;
 8003554:	4b03      	ldr	r3, [pc, #12]	; (8003564 <HAL_GetTick+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	200003fc 	.word	0x200003fc

08003568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003578:	4b0c      	ldr	r3, [pc, #48]	; (80035ac <__NVIC_SetPriorityGrouping+0x44>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003584:	4013      	ands	r3, r2
 8003586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800359a:	4a04      	ldr	r2, [pc, #16]	; (80035ac <__NVIC_SetPriorityGrouping+0x44>)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	60d3      	str	r3, [r2, #12]
}
 80035a0:	bf00      	nop
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000ed00 	.word	0xe000ed00

080035b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b4:	4b04      	ldr	r3, [pc, #16]	; (80035c8 <__NVIC_GetPriorityGrouping+0x18>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	0a1b      	lsrs	r3, r3, #8
 80035ba:	f003 0307 	and.w	r3, r3, #7
}
 80035be:	4618      	mov	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	4603      	mov	r3, r0
 80035d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	db0b      	blt.n	80035f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035de:	79fb      	ldrb	r3, [r7, #7]
 80035e0:	f003 021f 	and.w	r2, r3, #31
 80035e4:	4907      	ldr	r1, [pc, #28]	; (8003604 <__NVIC_EnableIRQ+0x38>)
 80035e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	2001      	movs	r0, #1
 80035ee:	fa00 f202 	lsl.w	r2, r0, r2
 80035f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	e000e100 	.word	0xe000e100

08003608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	6039      	str	r1, [r7, #0]
 8003612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003618:	2b00      	cmp	r3, #0
 800361a:	db0a      	blt.n	8003632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	b2da      	uxtb	r2, r3
 8003620:	490c      	ldr	r1, [pc, #48]	; (8003654 <__NVIC_SetPriority+0x4c>)
 8003622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003626:	0112      	lsls	r2, r2, #4
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	440b      	add	r3, r1
 800362c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003630:	e00a      	b.n	8003648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	b2da      	uxtb	r2, r3
 8003636:	4908      	ldr	r1, [pc, #32]	; (8003658 <__NVIC_SetPriority+0x50>)
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	3b04      	subs	r3, #4
 8003640:	0112      	lsls	r2, r2, #4
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	440b      	add	r3, r1
 8003646:	761a      	strb	r2, [r3, #24]
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	e000e100 	.word	0xe000e100
 8003658:	e000ed00 	.word	0xe000ed00

0800365c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	; 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	f1c3 0307 	rsb	r3, r3, #7
 8003676:	2b04      	cmp	r3, #4
 8003678:	bf28      	it	cs
 800367a:	2304      	movcs	r3, #4
 800367c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	3304      	adds	r3, #4
 8003682:	2b06      	cmp	r3, #6
 8003684:	d902      	bls.n	800368c <NVIC_EncodePriority+0x30>
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	3b03      	subs	r3, #3
 800368a:	e000      	b.n	800368e <NVIC_EncodePriority+0x32>
 800368c:	2300      	movs	r3, #0
 800368e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003690:	f04f 32ff 	mov.w	r2, #4294967295
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43da      	mvns	r2, r3
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	401a      	ands	r2, r3
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a4:	f04f 31ff 	mov.w	r1, #4294967295
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	fa01 f303 	lsl.w	r3, r1, r3
 80036ae:	43d9      	mvns	r1, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b4:	4313      	orrs	r3, r2
         );
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3724      	adds	r7, #36	; 0x24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
	...

080036c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3b01      	subs	r3, #1
 80036d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036d4:	d301      	bcc.n	80036da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036d6:	2301      	movs	r3, #1
 80036d8:	e00f      	b.n	80036fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036da:	4a0a      	ldr	r2, [pc, #40]	; (8003704 <SysTick_Config+0x40>)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3b01      	subs	r3, #1
 80036e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036e2:	210f      	movs	r1, #15
 80036e4:	f04f 30ff 	mov.w	r0, #4294967295
 80036e8:	f7ff ff8e 	bl	8003608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036ec:	4b05      	ldr	r3, [pc, #20]	; (8003704 <SysTick_Config+0x40>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036f2:	4b04      	ldr	r3, [pc, #16]	; (8003704 <SysTick_Config+0x40>)
 80036f4:	2207      	movs	r2, #7
 80036f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	e000e010 	.word	0xe000e010

08003708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7ff ff29 	bl	8003568 <__NVIC_SetPriorityGrouping>
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800371e:	b580      	push	{r7, lr}
 8003720:	b086      	sub	sp, #24
 8003722:	af00      	add	r7, sp, #0
 8003724:	4603      	mov	r3, r0
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003730:	f7ff ff3e 	bl	80035b0 <__NVIC_GetPriorityGrouping>
 8003734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	68b9      	ldr	r1, [r7, #8]
 800373a:	6978      	ldr	r0, [r7, #20]
 800373c:	f7ff ff8e 	bl	800365c <NVIC_EncodePriority>
 8003740:	4602      	mov	r2, r0
 8003742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff ff5d 	bl	8003608 <__NVIC_SetPriority>
}
 800374e:	bf00      	nop
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b082      	sub	sp, #8
 800375a:	af00      	add	r7, sp, #0
 800375c:	4603      	mov	r3, r0
 800375e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff ff31 	bl	80035cc <__NVIC_EnableIRQ>
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7ff ffa2 	bl	80036c4 <SysTick_Config>
 8003780:	4603      	mov	r3, r0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800378c:	b480      	push	{r7}
 800378e:	b089      	sub	sp, #36	; 0x24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800379a:	2300      	movs	r3, #0
 800379c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	e159      	b.n	8003a5c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037a8:	2201      	movs	r2, #1
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4013      	ands	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	f040 8148 	bne.w	8003a56 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d00b      	beq.n	80037e6 <HAL_GPIO_Init+0x5a>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d007      	beq.n	80037e6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037da:	2b11      	cmp	r3, #17
 80037dc:	d003      	beq.n	80037e6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b12      	cmp	r3, #18
 80037e4:	d130      	bne.n	8003848 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	2203      	movs	r2, #3
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4013      	ands	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4313      	orrs	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800381c:	2201      	movs	r2, #1
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 0201 	and.w	r2, r3, #1
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	2203      	movs	r2, #3
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	43db      	mvns	r3, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4013      	ands	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4313      	orrs	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b02      	cmp	r3, #2
 800387e:	d003      	beq.n	8003888 <HAL_GPIO_Init+0xfc>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b12      	cmp	r3, #18
 8003886:	d123      	bne.n	80038d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	08da      	lsrs	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3208      	adds	r2, #8
 8003890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	08da      	lsrs	r2, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3208      	adds	r2, #8
 80038ca:	69b9      	ldr	r1, [r7, #24]
 80038cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	2203      	movs	r2, #3
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0203 	and.w	r2, r3, #3
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80a2 	beq.w	8003a56 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
 8003916:	4b56      	ldr	r3, [pc, #344]	; (8003a70 <HAL_GPIO_Init+0x2e4>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391a:	4a55      	ldr	r2, [pc, #340]	; (8003a70 <HAL_GPIO_Init+0x2e4>)
 800391c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003920:	6453      	str	r3, [r2, #68]	; 0x44
 8003922:	4b53      	ldr	r3, [pc, #332]	; (8003a70 <HAL_GPIO_Init+0x2e4>)
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800392e:	4a51      	ldr	r2, [pc, #324]	; (8003a74 <HAL_GPIO_Init+0x2e8>)
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3302      	adds	r3, #2
 8003936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	220f      	movs	r2, #15
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a48      	ldr	r2, [pc, #288]	; (8003a78 <HAL_GPIO_Init+0x2ec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d019      	beq.n	800398e <HAL_GPIO_Init+0x202>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a47      	ldr	r2, [pc, #284]	; (8003a7c <HAL_GPIO_Init+0x2f0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <HAL_GPIO_Init+0x1fe>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a46      	ldr	r2, [pc, #280]	; (8003a80 <HAL_GPIO_Init+0x2f4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00d      	beq.n	8003986 <HAL_GPIO_Init+0x1fa>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a45      	ldr	r2, [pc, #276]	; (8003a84 <HAL_GPIO_Init+0x2f8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x1f6>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a44      	ldr	r2, [pc, #272]	; (8003a88 <HAL_GPIO_Init+0x2fc>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <HAL_GPIO_Init+0x1f2>
 800397a:	2304      	movs	r3, #4
 800397c:	e008      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800397e:	2307      	movs	r3, #7
 8003980:	e006      	b.n	8003990 <HAL_GPIO_Init+0x204>
 8003982:	2303      	movs	r3, #3
 8003984:	e004      	b.n	8003990 <HAL_GPIO_Init+0x204>
 8003986:	2302      	movs	r3, #2
 8003988:	e002      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800398e:	2300      	movs	r3, #0
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	f002 0203 	and.w	r2, r2, #3
 8003996:	0092      	lsls	r2, r2, #2
 8003998:	4093      	lsls	r3, r2
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a0:	4934      	ldr	r1, [pc, #208]	; (8003a74 <HAL_GPIO_Init+0x2e8>)
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	089b      	lsrs	r3, r3, #2
 80039a6:	3302      	adds	r3, #2
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039ae:	4b37      	ldr	r3, [pc, #220]	; (8003a8c <HAL_GPIO_Init+0x300>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4013      	ands	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039d2:	4a2e      	ldr	r2, [pc, #184]	; (8003a8c <HAL_GPIO_Init+0x300>)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039d8:	4b2c      	ldr	r3, [pc, #176]	; (8003a8c <HAL_GPIO_Init+0x300>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4013      	ands	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039fc:	4a23      	ldr	r2, [pc, #140]	; (8003a8c <HAL_GPIO_Init+0x300>)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a02:	4b22      	ldr	r3, [pc, #136]	; (8003a8c <HAL_GPIO_Init+0x300>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a26:	4a19      	ldr	r2, [pc, #100]	; (8003a8c <HAL_GPIO_Init+0x300>)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a2c:	4b17      	ldr	r3, [pc, #92]	; (8003a8c <HAL_GPIO_Init+0x300>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a50:	4a0e      	ldr	r2, [pc, #56]	; (8003a8c <HAL_GPIO_Init+0x300>)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	61fb      	str	r3, [r7, #28]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	2b0f      	cmp	r3, #15
 8003a60:	f67f aea2 	bls.w	80037a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a64:	bf00      	nop
 8003a66:	3724      	adds	r7, #36	; 0x24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	40023800 	.word	0x40023800
 8003a74:	40013800 	.word	0x40013800
 8003a78:	40020000 	.word	0x40020000
 8003a7c:	40020400 	.word	0x40020400
 8003a80:	40020800 	.word	0x40020800
 8003a84:	40020c00 	.word	0x40020c00
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	40013c00 	.word	0x40013c00

08003a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aa0:	787b      	ldrb	r3, [r7, #1]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aa6:	887a      	ldrh	r2, [r7, #2]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003aac:	e003      	b.n	8003ab6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aae:	887b      	ldrh	r3, [r7, #2]
 8003ab0:	041a      	lsls	r2, r3, #16
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	619a      	str	r2, [r3, #24]
}
 8003ab6:	bf00      	nop
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	460b      	mov	r3, r1
 8003acc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	695a      	ldr	r2, [r3, #20]
 8003ad2:	887b      	ldrh	r3, [r7, #2]
 8003ad4:	401a      	ands	r2, r3
 8003ad6:	887b      	ldrh	r3, [r7, #2]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d104      	bne.n	8003ae6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003adc:	887b      	ldrh	r3, [r7, #2]
 8003ade:	041a      	lsls	r2, r3, #16
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003ae4:	e002      	b.n	8003aec <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003ae6:	887a      	ldrh	r2, [r7, #2]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	619a      	str	r2, [r3, #24]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e25b      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d075      	beq.n	8003c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b16:	4ba3      	ldr	r3, [pc, #652]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d00c      	beq.n	8003b3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b22:	4ba0      	ldr	r3, [pc, #640]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d112      	bne.n	8003b54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2e:	4b9d      	ldr	r3, [pc, #628]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b3a:	d10b      	bne.n	8003b54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b3c:	4b99      	ldr	r3, [pc, #612]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d05b      	beq.n	8003c00 <HAL_RCC_OscConfig+0x108>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d157      	bne.n	8003c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e236      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b5c:	d106      	bne.n	8003b6c <HAL_RCC_OscConfig+0x74>
 8003b5e:	4b91      	ldr	r3, [pc, #580]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a90      	ldr	r2, [pc, #576]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	e01d      	b.n	8003ba8 <HAL_RCC_OscConfig+0xb0>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b74:	d10c      	bne.n	8003b90 <HAL_RCC_OscConfig+0x98>
 8003b76:	4b8b      	ldr	r3, [pc, #556]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a8a      	ldr	r2, [pc, #552]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	4b88      	ldr	r3, [pc, #544]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a87      	ldr	r2, [pc, #540]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	e00b      	b.n	8003ba8 <HAL_RCC_OscConfig+0xb0>
 8003b90:	4b84      	ldr	r3, [pc, #528]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a83      	ldr	r2, [pc, #524]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b9a:	6013      	str	r3, [r2, #0]
 8003b9c:	4b81      	ldr	r3, [pc, #516]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a80      	ldr	r2, [pc, #512]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d013      	beq.n	8003bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb0:	f7ff fcce 	bl	8003550 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bb8:	f7ff fcca 	bl	8003550 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	; 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e1fb      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bca:	4b76      	ldr	r3, [pc, #472]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0xc0>
 8003bd6:	e014      	b.n	8003c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd8:	f7ff fcba 	bl	8003550 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003be0:	f7ff fcb6 	bl	8003550 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b64      	cmp	r3, #100	; 0x64
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e1e7      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf2:	4b6c      	ldr	r3, [pc, #432]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0xe8>
 8003bfe:	e000      	b.n	8003c02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d063      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c0e:	4b65      	ldr	r3, [pc, #404]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 030c 	and.w	r3, r3, #12
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00b      	beq.n	8003c32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c1a:	4b62      	ldr	r3, [pc, #392]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d11c      	bne.n	8003c60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c26:	4b5f      	ldr	r3, [pc, #380]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d116      	bne.n	8003c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c32:	4b5c      	ldr	r3, [pc, #368]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <HAL_RCC_OscConfig+0x152>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d001      	beq.n	8003c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e1bb      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4a:	4b56      	ldr	r3, [pc, #344]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	4952      	ldr	r1, [pc, #328]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5e:	e03a      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d020      	beq.n	8003caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c68:	4b4f      	ldr	r3, [pc, #316]	; (8003da8 <HAL_RCC_OscConfig+0x2b0>)
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6e:	f7ff fc6f 	bl	8003550 <HAL_GetTick>
 8003c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c74:	e008      	b.n	8003c88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c76:	f7ff fc6b 	bl	8003550 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d901      	bls.n	8003c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e19c      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c88:	4b46      	ldr	r3, [pc, #280]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0f0      	beq.n	8003c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c94:	4b43      	ldr	r3, [pc, #268]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	4940      	ldr	r1, [pc, #256]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	600b      	str	r3, [r1, #0]
 8003ca8:	e015      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003caa:	4b3f      	ldr	r3, [pc, #252]	; (8003da8 <HAL_RCC_OscConfig+0x2b0>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7ff fc4e 	bl	8003550 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cb8:	f7ff fc4a 	bl	8003550 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e17b      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cca:	4b36      	ldr	r3, [pc, #216]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0308 	and.w	r3, r3, #8
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d030      	beq.n	8003d44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d016      	beq.n	8003d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cea:	4b30      	ldr	r3, [pc, #192]	; (8003dac <HAL_RCC_OscConfig+0x2b4>)
 8003cec:	2201      	movs	r2, #1
 8003cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf0:	f7ff fc2e 	bl	8003550 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf8:	f7ff fc2a 	bl	8003550 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e15b      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d0a:	4b26      	ldr	r3, [pc, #152]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0f0      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x200>
 8003d16:	e015      	b.n	8003d44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d18:	4b24      	ldr	r3, [pc, #144]	; (8003dac <HAL_RCC_OscConfig+0x2b4>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1e:	f7ff fc17 	bl	8003550 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d26:	f7ff fc13 	bl	8003550 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e144      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d38:	4b1a      	ldr	r3, [pc, #104]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1f0      	bne.n	8003d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 80a0 	beq.w	8003e92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d52:	2300      	movs	r3, #0
 8003d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d56:	4b13      	ldr	r3, [pc, #76]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10f      	bne.n	8003d82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d62:	2300      	movs	r3, #0
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	4b0f      	ldr	r3, [pc, #60]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	4a0e      	ldr	r2, [pc, #56]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d70:	6413      	str	r3, [r2, #64]	; 0x40
 8003d72:	4b0c      	ldr	r3, [pc, #48]	; (8003da4 <HAL_RCC_OscConfig+0x2ac>)
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7a:	60bb      	str	r3, [r7, #8]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d82:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <HAL_RCC_OscConfig+0x2b8>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d121      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d8e:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <HAL_RCC_OscConfig+0x2b8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a07      	ldr	r2, [pc, #28]	; (8003db0 <HAL_RCC_OscConfig+0x2b8>)
 8003d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d9a:	f7ff fbd9 	bl	8003550 <HAL_GetTick>
 8003d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da0:	e011      	b.n	8003dc6 <HAL_RCC_OscConfig+0x2ce>
 8003da2:	bf00      	nop
 8003da4:	40023800 	.word	0x40023800
 8003da8:	42470000 	.word	0x42470000
 8003dac:	42470e80 	.word	0x42470e80
 8003db0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db4:	f7ff fbcc 	bl	8003550 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e0fd      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc6:	4b81      	ldr	r3, [pc, #516]	; (8003fcc <HAL_RCC_OscConfig+0x4d4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d106      	bne.n	8003de8 <HAL_RCC_OscConfig+0x2f0>
 8003dda:	4b7d      	ldr	r3, [pc, #500]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dde:	4a7c      	ldr	r2, [pc, #496]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003de0:	f043 0301 	orr.w	r3, r3, #1
 8003de4:	6713      	str	r3, [r2, #112]	; 0x70
 8003de6:	e01c      	b.n	8003e22 <HAL_RCC_OscConfig+0x32a>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	2b05      	cmp	r3, #5
 8003dee:	d10c      	bne.n	8003e0a <HAL_RCC_OscConfig+0x312>
 8003df0:	4b77      	ldr	r3, [pc, #476]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df4:	4a76      	ldr	r2, [pc, #472]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003df6:	f043 0304 	orr.w	r3, r3, #4
 8003dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8003dfc:	4b74      	ldr	r3, [pc, #464]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e00:	4a73      	ldr	r2, [pc, #460]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e02:	f043 0301 	orr.w	r3, r3, #1
 8003e06:	6713      	str	r3, [r2, #112]	; 0x70
 8003e08:	e00b      	b.n	8003e22 <HAL_RCC_OscConfig+0x32a>
 8003e0a:	4b71      	ldr	r3, [pc, #452]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0e:	4a70      	ldr	r2, [pc, #448]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e10:	f023 0301 	bic.w	r3, r3, #1
 8003e14:	6713      	str	r3, [r2, #112]	; 0x70
 8003e16:	4b6e      	ldr	r3, [pc, #440]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1a:	4a6d      	ldr	r2, [pc, #436]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e1c:	f023 0304 	bic.w	r3, r3, #4
 8003e20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d015      	beq.n	8003e56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2a:	f7ff fb91 	bl	8003550 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e30:	e00a      	b.n	8003e48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e32:	f7ff fb8d 	bl	8003550 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e0bc      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e48:	4b61      	ldr	r3, [pc, #388]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0ee      	beq.n	8003e32 <HAL_RCC_OscConfig+0x33a>
 8003e54:	e014      	b.n	8003e80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e56:	f7ff fb7b 	bl	8003550 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e5c:	e00a      	b.n	8003e74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e5e:	f7ff fb77 	bl	8003550 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e0a6      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e74:	4b56      	ldr	r3, [pc, #344]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1ee      	bne.n	8003e5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e80:	7dfb      	ldrb	r3, [r7, #23]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d105      	bne.n	8003e92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e86:	4b52      	ldr	r3, [pc, #328]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	4a51      	ldr	r2, [pc, #324]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 8092 	beq.w	8003fc0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e9c:	4b4c      	ldr	r3, [pc, #304]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 030c 	and.w	r3, r3, #12
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d05c      	beq.n	8003f62 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d141      	bne.n	8003f34 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb0:	4b48      	ldr	r3, [pc, #288]	; (8003fd4 <HAL_RCC_OscConfig+0x4dc>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb6:	f7ff fb4b 	bl	8003550 <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ebe:	f7ff fb47 	bl	8003550 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e078      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed0:	4b3f      	ldr	r3, [pc, #252]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1f0      	bne.n	8003ebe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	019b      	lsls	r3, r3, #6
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef2:	085b      	lsrs	r3, r3, #1
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	041b      	lsls	r3, r3, #16
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efe:	061b      	lsls	r3, r3, #24
 8003f00:	4933      	ldr	r1, [pc, #204]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f06:	4b33      	ldr	r3, [pc, #204]	; (8003fd4 <HAL_RCC_OscConfig+0x4dc>)
 8003f08:	2201      	movs	r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7ff fb20 	bl	8003550 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f14:	f7ff fb1c 	bl	8003550 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e04d      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f26:	4b2a      	ldr	r3, [pc, #168]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0x41c>
 8003f32:	e045      	b.n	8003fc0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f34:	4b27      	ldr	r3, [pc, #156]	; (8003fd4 <HAL_RCC_OscConfig+0x4dc>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7ff fb09 	bl	8003550 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f42:	f7ff fb05 	bl	8003550 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e036      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f54:	4b1e      	ldr	r3, [pc, #120]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1f0      	bne.n	8003f42 <HAL_RCC_OscConfig+0x44a>
 8003f60:	e02e      	b.n	8003fc0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e029      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f6e:	4b18      	ldr	r3, [pc, #96]	; (8003fd0 <HAL_RCC_OscConfig+0x4d8>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d11c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d115      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f96:	4013      	ands	r3, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d10d      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d106      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40007000 	.word	0x40007000
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	42470060 	.word	0x42470060

08003fd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0cc      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fec:	4b68      	ldr	r3, [pc, #416]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 030f 	and.w	r3, r3, #15
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d90c      	bls.n	8004014 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffa:	4b65      	ldr	r3, [pc, #404]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004002:	4b63      	ldr	r3, [pc, #396]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	d001      	beq.n	8004014 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e0b8      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d020      	beq.n	8004062 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0304 	and.w	r3, r3, #4
 8004028:	2b00      	cmp	r3, #0
 800402a:	d005      	beq.n	8004038 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800402c:	4b59      	ldr	r3, [pc, #356]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	4a58      	ldr	r2, [pc, #352]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004036:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0308 	and.w	r3, r3, #8
 8004040:	2b00      	cmp	r3, #0
 8004042:	d005      	beq.n	8004050 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004044:	4b53      	ldr	r3, [pc, #332]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	4a52      	ldr	r2, [pc, #328]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800404e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004050:	4b50      	ldr	r3, [pc, #320]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	494d      	ldr	r1, [pc, #308]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d044      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d107      	bne.n	8004086 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004076:	4b47      	ldr	r3, [pc, #284]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d119      	bne.n	80040b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e07f      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2b02      	cmp	r3, #2
 800408c:	d003      	beq.n	8004096 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004092:	2b03      	cmp	r3, #3
 8004094:	d107      	bne.n	80040a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004096:	4b3f      	ldr	r3, [pc, #252]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d109      	bne.n	80040b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e06f      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a6:	4b3b      	ldr	r3, [pc, #236]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e067      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040b6:	4b37      	ldr	r3, [pc, #220]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 0203 	bic.w	r2, r3, #3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	4934      	ldr	r1, [pc, #208]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040c8:	f7ff fa42 	bl	8003550 <HAL_GetTick>
 80040cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ce:	e00a      	b.n	80040e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d0:	f7ff fa3e 	bl	8003550 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	f241 3288 	movw	r2, #5000	; 0x1388
 80040de:	4293      	cmp	r3, r2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e04f      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e6:	4b2b      	ldr	r3, [pc, #172]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 020c 	and.w	r2, r3, #12
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d1eb      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040f8:	4b25      	ldr	r3, [pc, #148]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 030f 	and.w	r3, r3, #15
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d20c      	bcs.n	8004120 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004106:	4b22      	ldr	r3, [pc, #136]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	b2d2      	uxtb	r2, r2
 800410c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800410e:	4b20      	ldr	r3, [pc, #128]	; (8004190 <HAL_RCC_ClockConfig+0x1b8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	429a      	cmp	r2, r3
 800411a:	d001      	beq.n	8004120 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e032      	b.n	8004186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0304 	and.w	r3, r3, #4
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800412c:	4b19      	ldr	r3, [pc, #100]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	4916      	ldr	r1, [pc, #88]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800413a:	4313      	orrs	r3, r2
 800413c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b00      	cmp	r3, #0
 8004148:	d009      	beq.n	800415e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800414a:	4b12      	ldr	r3, [pc, #72]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	490e      	ldr	r1, [pc, #56]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	4313      	orrs	r3, r2
 800415c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800415e:	f000 f821 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8004162:	4601      	mov	r1, r0
 8004164:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <HAL_RCC_ClockConfig+0x1bc>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	091b      	lsrs	r3, r3, #4
 800416a:	f003 030f 	and.w	r3, r3, #15
 800416e:	4a0a      	ldr	r2, [pc, #40]	; (8004198 <HAL_RCC_ClockConfig+0x1c0>)
 8004170:	5cd3      	ldrb	r3, [r2, r3]
 8004172:	fa21 f303 	lsr.w	r3, r1, r3
 8004176:	4a09      	ldr	r2, [pc, #36]	; (800419c <HAL_RCC_ClockConfig+0x1c4>)
 8004178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800417a:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <HAL_RCC_ClockConfig+0x1c8>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff f9a2 	bl	80034c8 <HAL_InitTick>

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	40023c00 	.word	0x40023c00
 8004194:	40023800 	.word	0x40023800
 8004198:	08008b48 	.word	0x08008b48
 800419c:	20000004 	.word	0x20000004
 80041a0:	20000008 	.word	0x20000008

080041a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041aa:	2300      	movs	r3, #0
 80041ac:	607b      	str	r3, [r7, #4]
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	2300      	movs	r3, #0
 80041b4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041ba:	4b63      	ldr	r3, [pc, #396]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 030c 	and.w	r3, r3, #12
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d007      	beq.n	80041d6 <HAL_RCC_GetSysClockFreq+0x32>
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d008      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x38>
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f040 80b4 	bne.w	8004338 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041d0:	4b5e      	ldr	r3, [pc, #376]	; (800434c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80041d2:	60bb      	str	r3, [r7, #8]
       break;
 80041d4:	e0b3      	b.n	800433e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041d6:	4b5e      	ldr	r3, [pc, #376]	; (8004350 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80041d8:	60bb      	str	r3, [r7, #8]
      break;
 80041da:	e0b0      	b.n	800433e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041dc:	4b5a      	ldr	r3, [pc, #360]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041e4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041e6:	4b58      	ldr	r3, [pc, #352]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d04a      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041f2:	4b55      	ldr	r3, [pc, #340]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	099b      	lsrs	r3, r3, #6
 80041f8:	f04f 0400 	mov.w	r4, #0
 80041fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	ea03 0501 	and.w	r5, r3, r1
 8004208:	ea04 0602 	and.w	r6, r4, r2
 800420c:	4629      	mov	r1, r5
 800420e:	4632      	mov	r2, r6
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	f04f 0400 	mov.w	r4, #0
 8004218:	0154      	lsls	r4, r2, #5
 800421a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800421e:	014b      	lsls	r3, r1, #5
 8004220:	4619      	mov	r1, r3
 8004222:	4622      	mov	r2, r4
 8004224:	1b49      	subs	r1, r1, r5
 8004226:	eb62 0206 	sbc.w	r2, r2, r6
 800422a:	f04f 0300 	mov.w	r3, #0
 800422e:	f04f 0400 	mov.w	r4, #0
 8004232:	0194      	lsls	r4, r2, #6
 8004234:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004238:	018b      	lsls	r3, r1, #6
 800423a:	1a5b      	subs	r3, r3, r1
 800423c:	eb64 0402 	sbc.w	r4, r4, r2
 8004240:	f04f 0100 	mov.w	r1, #0
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	00e2      	lsls	r2, r4, #3
 800424a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800424e:	00d9      	lsls	r1, r3, #3
 8004250:	460b      	mov	r3, r1
 8004252:	4614      	mov	r4, r2
 8004254:	195b      	adds	r3, r3, r5
 8004256:	eb44 0406 	adc.w	r4, r4, r6
 800425a:	f04f 0100 	mov.w	r1, #0
 800425e:	f04f 0200 	mov.w	r2, #0
 8004262:	0262      	lsls	r2, r4, #9
 8004264:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004268:	0259      	lsls	r1, r3, #9
 800426a:	460b      	mov	r3, r1
 800426c:	4614      	mov	r4, r2
 800426e:	4618      	mov	r0, r3
 8004270:	4621      	mov	r1, r4
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f04f 0400 	mov.w	r4, #0
 8004278:	461a      	mov	r2, r3
 800427a:	4623      	mov	r3, r4
 800427c:	f7fc fd1c 	bl	8000cb8 <__aeabi_uldivmod>
 8004280:	4603      	mov	r3, r0
 8004282:	460c      	mov	r4, r1
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	e049      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004288:	4b2f      	ldr	r3, [pc, #188]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	099b      	lsrs	r3, r3, #6
 800428e:	f04f 0400 	mov.w	r4, #0
 8004292:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004296:	f04f 0200 	mov.w	r2, #0
 800429a:	ea03 0501 	and.w	r5, r3, r1
 800429e:	ea04 0602 	and.w	r6, r4, r2
 80042a2:	4629      	mov	r1, r5
 80042a4:	4632      	mov	r2, r6
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	f04f 0400 	mov.w	r4, #0
 80042ae:	0154      	lsls	r4, r2, #5
 80042b0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80042b4:	014b      	lsls	r3, r1, #5
 80042b6:	4619      	mov	r1, r3
 80042b8:	4622      	mov	r2, r4
 80042ba:	1b49      	subs	r1, r1, r5
 80042bc:	eb62 0206 	sbc.w	r2, r2, r6
 80042c0:	f04f 0300 	mov.w	r3, #0
 80042c4:	f04f 0400 	mov.w	r4, #0
 80042c8:	0194      	lsls	r4, r2, #6
 80042ca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80042ce:	018b      	lsls	r3, r1, #6
 80042d0:	1a5b      	subs	r3, r3, r1
 80042d2:	eb64 0402 	sbc.w	r4, r4, r2
 80042d6:	f04f 0100 	mov.w	r1, #0
 80042da:	f04f 0200 	mov.w	r2, #0
 80042de:	00e2      	lsls	r2, r4, #3
 80042e0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80042e4:	00d9      	lsls	r1, r3, #3
 80042e6:	460b      	mov	r3, r1
 80042e8:	4614      	mov	r4, r2
 80042ea:	195b      	adds	r3, r3, r5
 80042ec:	eb44 0406 	adc.w	r4, r4, r6
 80042f0:	f04f 0100 	mov.w	r1, #0
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	02a2      	lsls	r2, r4, #10
 80042fa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80042fe:	0299      	lsls	r1, r3, #10
 8004300:	460b      	mov	r3, r1
 8004302:	4614      	mov	r4, r2
 8004304:	4618      	mov	r0, r3
 8004306:	4621      	mov	r1, r4
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f04f 0400 	mov.w	r4, #0
 800430e:	461a      	mov	r2, r3
 8004310:	4623      	mov	r3, r4
 8004312:	f7fc fcd1 	bl	8000cb8 <__aeabi_uldivmod>
 8004316:	4603      	mov	r3, r0
 8004318:	460c      	mov	r4, r1
 800431a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800431c:	4b0a      	ldr	r3, [pc, #40]	; (8004348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	0c1b      	lsrs	r3, r3, #16
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	3301      	adds	r3, #1
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	fbb2 f3f3 	udiv	r3, r2, r3
 8004334:	60bb      	str	r3, [r7, #8]
      break;
 8004336:	e002      	b.n	800433e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004338:	4b04      	ldr	r3, [pc, #16]	; (800434c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800433a:	60bb      	str	r3, [r7, #8]
      break;
 800433c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800433e:	68bb      	ldr	r3, [r7, #8]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004348:	40023800 	.word	0x40023800
 800434c:	00f42400 	.word	0x00f42400
 8004350:	007a1200 	.word	0x007a1200

08004354 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	d105      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004378:	2b00      	cmp	r3, #0
 800437a:	d035      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800437c:	4b67      	ldr	r3, [pc, #412]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004382:	f7ff f8e5 	bl	8003550 <HAL_GetTick>
 8004386:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004388:	e008      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800438a:	f7ff f8e1 	bl	8003550 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e0ba      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800439c:	4b60      	ldr	r3, [pc, #384]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f0      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	019a      	lsls	r2, r3, #6
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	071b      	lsls	r3, r3, #28
 80043b4:	495a      	ldr	r1, [pc, #360]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043bc:	4b57      	ldr	r3, [pc, #348]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80043be:	2201      	movs	r2, #1
 80043c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043c2:	f7ff f8c5 	bl	8003550 <HAL_GetTick>
 80043c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043c8:	e008      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80043ca:	f7ff f8c1 	bl	8003550 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d901      	bls.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e09a      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043dc:	4b50      	ldr	r3, [pc, #320]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 8083 	beq.w	80044fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	4b49      	ldr	r3, [pc, #292]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fe:	4a48      	ldr	r2, [pc, #288]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004404:	6413      	str	r3, [r2, #64]	; 0x40
 8004406:	4b46      	ldr	r3, [pc, #280]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004412:	4b44      	ldr	r3, [pc, #272]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a43      	ldr	r2, [pc, #268]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800441c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800441e:	f7ff f897 	bl	8003550 <HAL_GetTick>
 8004422:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004424:	e008      	b.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004426:	f7ff f893 	bl	8003550 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d901      	bls.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e06c      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004438:	4b3a      	ldr	r3, [pc, #232]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f0      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004444:	4b36      	ldr	r3, [pc, #216]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800444c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d02f      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	429a      	cmp	r2, r3
 8004460:	d028      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004462:	4b2f      	ldr	r3, [pc, #188]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800446a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800446c:	4b2e      	ldr	r3, [pc, #184]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800446e:	2201      	movs	r2, #1
 8004470:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004472:	4b2d      	ldr	r3, [pc, #180]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004478:	4a29      	ldr	r2, [pc, #164]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800447e:	4b28      	ldr	r3, [pc, #160]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b01      	cmp	r3, #1
 8004488:	d114      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800448a:	f7ff f861 	bl	8003550 <HAL_GetTick>
 800448e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004490:	e00a      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004492:	f7ff f85d 	bl	8003550 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e034      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a8:	4b1d      	ldr	r3, [pc, #116]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0ee      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044c0:	d10d      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80044c2:	4b17      	ldr	r3, [pc, #92]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80044d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044d6:	4912      	ldr	r1, [pc, #72]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	608b      	str	r3, [r1, #8]
 80044dc:	e005      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80044de:	4b10      	ldr	r3, [pc, #64]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	4a0f      	ldr	r2, [pc, #60]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80044e8:	6093      	str	r3, [r2, #8]
 80044ea:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044f6:	490a      	ldr	r1, [pc, #40]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	7c1a      	ldrb	r2, [r3, #16]
 800450c:	4b07      	ldr	r3, [pc, #28]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800450e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	42470068 	.word	0x42470068
 8004520:	40023800 	.word	0x40023800
 8004524:	40007000 	.word	0x40007000
 8004528:	42470e40 	.word	0x42470e40
 800452c:	424711e0 	.word	0x424711e0

08004530 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e083      	b.n	800464a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	7f5b      	ldrb	r3, [r3, #29]
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b00      	cmp	r3, #0
 800454a:	d105      	bne.n	8004558 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7fe fe88 	bl	8003268 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	22ca      	movs	r2, #202	; 0xca
 8004564:	625a      	str	r2, [r3, #36]	; 0x24
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2253      	movs	r2, #83	; 0x53
 800456c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f944 	bl	80047fc <RTC_EnterInitMode>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d008      	beq.n	800458c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	22ff      	movs	r2, #255	; 0xff
 8004580:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2204      	movs	r2, #4
 8004586:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e05e      	b.n	800464a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6812      	ldr	r2, [r2, #0]
 8004596:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800459a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800459e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6899      	ldr	r1, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	68d2      	ldr	r2, [r2, #12]
 80045c6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6919      	ldr	r1, [r3, #16]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	041a      	lsls	r2, r3, #16
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045ea:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10e      	bne.n	8004618 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f8d6 	bl	80047ac <HAL_RTC_WaitForSynchro>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	22ff      	movs	r2, #255	; 0xff
 800460c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2204      	movs	r2, #4
 8004612:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e018      	b.n	800464a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004626:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	22ff      	movs	r2, #255	; 0xff
 8004640:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004648:	2300      	movs	r3, #0
  }
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b086      	sub	sp, #24
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004684:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004688:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	0c1b      	lsrs	r3, r3, #16
 800468e:	b2db      	uxtb	r3, r3
 8004690:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004694:	b2da      	uxtb	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	0a1b      	lsrs	r3, r3, #8
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	0c1b      	lsrs	r3, r3, #16
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c2:	b2da      	uxtb	r2, r3
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d11a      	bne.n	8004704 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 f8be 	bl	8004854 <RTC_Bcd2ToByte>
 80046d8:	4603      	mov	r3, r0
 80046da:	461a      	mov	r2, r3
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	785b      	ldrb	r3, [r3, #1]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 f8b5 	bl	8004854 <RTC_Bcd2ToByte>
 80046ea:	4603      	mov	r3, r0
 80046ec:	461a      	mov	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	789b      	ldrb	r3, [r3, #2]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f8ac 	bl	8004854 <RTC_Bcd2ToByte>
 80046fc:	4603      	mov	r3, r0
 80046fe:	461a      	mov	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b086      	sub	sp, #24
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004728:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800472c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	0c1b      	lsrs	r3, r3, #16
 8004732:	b2da      	uxtb	r2, r3
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	0a1b      	lsrs	r3, r3, #8
 800473c:	b2db      	uxtb	r3, r3
 800473e:	f003 031f 	and.w	r3, r3, #31
 8004742:	b2da      	uxtb	r2, r3
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	b2db      	uxtb	r3, r3
 800474c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004750:	b2da      	uxtb	r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	0b5b      	lsrs	r3, r3, #13
 800475a:	b2db      	uxtb	r3, r3
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	b2da      	uxtb	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d11a      	bne.n	80047a2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	78db      	ldrb	r3, [r3, #3]
 8004770:	4618      	mov	r0, r3
 8004772:	f000 f86f 	bl	8004854 <RTC_Bcd2ToByte>
 8004776:	4603      	mov	r3, r0
 8004778:	461a      	mov	r2, r3
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	785b      	ldrb	r3, [r3, #1]
 8004782:	4618      	mov	r0, r3
 8004784:	f000 f866 	bl	8004854 <RTC_Bcd2ToByte>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	789b      	ldrb	r3, [r3, #2]
 8004794:	4618      	mov	r0, r3
 8004796:	f000 f85d 	bl	8004854 <RTC_Bcd2ToByte>
 800479a:	4603      	mov	r3, r0
 800479c:	461a      	mov	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3718      	adds	r7, #24
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047c6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80047c8:	f7fe fec2 	bl	8003550 <HAL_GetTick>
 80047cc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80047ce:	e009      	b.n	80047e4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80047d0:	f7fe febe 	bl	8003550 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047de:	d901      	bls.n	80047e4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e007      	b.n	80047f4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d0ee      	beq.n	80047d0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004804:	2300      	movs	r3, #0
 8004806:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d119      	bne.n	800484a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f04f 32ff 	mov.w	r2, #4294967295
 800481e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004820:	f7fe fe96 	bl	8003550 <HAL_GetTick>
 8004824:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004826:	e009      	b.n	800483c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004828:	f7fe fe92 	bl	8003550 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004836:	d901      	bls.n	800483c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e007      	b.n	800484c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0ee      	beq.n	8004828 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	091b      	lsrs	r3, r3, #4
 8004866:	b2db      	uxtb	r3, r3
 8004868:	461a      	mov	r2, r3
 800486a:	4613      	mov	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004874:	79fb      	ldrb	r3, [r7, #7]
 8004876:	f003 030f 	and.w	r3, r3, #15
 800487a:	b2da      	uxtb	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	b2db      	uxtb	r3, r3
 8004880:	4413      	add	r3, r2
 8004882:	b2db      	uxtb	r3, r3
}
 8004884:	4618      	mov	r0, r3
 8004886:	3714      	adds	r7, #20
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e01d      	b.n	80048de <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d106      	bne.n	80048bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7fe fcec 	bl	8003294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2202      	movs	r2, #2
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3304      	adds	r3, #4
 80048cc:	4619      	mov	r1, r3
 80048ce:	4610      	mov	r0, r2
 80048d0:	f000 fa14 	bl	8004cfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b085      	sub	sp, #20
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68da      	ldr	r2, [r3, #12]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0201 	orr.w	r2, r2, #1
 80048fc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 0307 	and.w	r3, r3, #7
 8004908:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b06      	cmp	r3, #6
 800490e:	d007      	beq.n	8004920 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b02      	cmp	r3, #2
 8004942:	d122      	bne.n	800498a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b02      	cmp	r3, #2
 8004950:	d11b      	bne.n	800498a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f06f 0202 	mvn.w	r2, #2
 800495a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	f003 0303 	and.w	r3, r3, #3
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f9a5 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004976:	e005      	b.n	8004984 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f997 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f9a8 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b04      	cmp	r3, #4
 8004996:	d122      	bne.n	80049de <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f003 0304 	and.w	r3, r3, #4
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d11b      	bne.n	80049de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f06f 0204 	mvn.w	r2, #4
 80049ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f97b 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 80049ca:	e005      	b.n	80049d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f96d 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f97e 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d122      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b08      	cmp	r3, #8
 80049f8:	d11b      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f06f 0208 	mvn.w	r2, #8
 8004a02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2204      	movs	r2, #4
 8004a08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d003      	beq.n	8004a20 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 f951 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004a1e:	e005      	b.n	8004a2c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f943 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f954 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	f003 0310 	and.w	r3, r3, #16
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d122      	bne.n	8004a86 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f003 0310 	and.w	r3, r3, #16
 8004a4a:	2b10      	cmp	r3, #16
 8004a4c:	d11b      	bne.n	8004a86 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f06f 0210 	mvn.w	r2, #16
 8004a56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2208      	movs	r2, #8
 8004a5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f927 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004a72:	e005      	b.n	8004a80 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f919 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f92a 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d10e      	bne.n	8004ab2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d107      	bne.n	8004ab2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f06f 0201 	mvn.w	r2, #1
 8004aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7fc fcdd 	bl	800146c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004abc:	2b80      	cmp	r3, #128	; 0x80
 8004abe:	d10e      	bne.n	8004ade <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aca:	2b80      	cmp	r3, #128	; 0x80
 8004acc:	d107      	bne.n	8004ade <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 faa1 	bl	8005020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae8:	2b40      	cmp	r3, #64	; 0x40
 8004aea:	d10e      	bne.n	8004b0a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af6:	2b40      	cmp	r3, #64	; 0x40
 8004af8:	d107      	bne.n	8004b0a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f8ef 	bl	8004ce8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f003 0320 	and.w	r3, r3, #32
 8004b14:	2b20      	cmp	r3, #32
 8004b16:	d10e      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f003 0320 	and.w	r3, r3, #32
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d107      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f06f 0220 	mvn.w	r2, #32
 8004b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 fa6b 	bl	800500c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b36:	bf00      	nop
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
 8004b46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_TIM_ConfigClockSource+0x18>
 8004b52:	2302      	movs	r3, #2
 8004b54:	e0a6      	b.n	8004ca4 <HAL_TIM_ConfigClockSource+0x166>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b74:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b7c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b40      	cmp	r3, #64	; 0x40
 8004b8c:	d067      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x120>
 8004b8e:	2b40      	cmp	r3, #64	; 0x40
 8004b90:	d80b      	bhi.n	8004baa <HAL_TIM_ConfigClockSource+0x6c>
 8004b92:	2b10      	cmp	r3, #16
 8004b94:	d073      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x140>
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d802      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x62>
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d06f      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004b9e:	e078      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ba0:	2b20      	cmp	r3, #32
 8004ba2:	d06c      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x140>
 8004ba4:	2b30      	cmp	r3, #48	; 0x30
 8004ba6:	d06a      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004ba8:	e073      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004baa:	2b70      	cmp	r3, #112	; 0x70
 8004bac:	d00d      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0x8c>
 8004bae:	2b70      	cmp	r3, #112	; 0x70
 8004bb0:	d804      	bhi.n	8004bbc <HAL_TIM_ConfigClockSource+0x7e>
 8004bb2:	2b50      	cmp	r3, #80	; 0x50
 8004bb4:	d033      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0xe0>
 8004bb6:	2b60      	cmp	r3, #96	; 0x60
 8004bb8:	d041      	beq.n	8004c3e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004bba:	e06a      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc0:	d066      	beq.n	8004c90 <HAL_TIM_ConfigClockSource+0x152>
 8004bc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc6:	d017      	beq.n	8004bf8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004bc8:	e063      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6899      	ldr	r1, [r3, #8]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f000 f989 	bl	8004ef0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	609a      	str	r2, [r3, #8]
      break;
 8004bf6:	e04c      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6899      	ldr	r1, [r3, #8]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f000 f972 	bl	8004ef0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c1a:	609a      	str	r2, [r3, #8]
      break;
 8004c1c:	e039      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	6859      	ldr	r1, [r3, #4]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	f000 f8e6 	bl	8004dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2150      	movs	r1, #80	; 0x50
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 f93f 	bl	8004eba <TIM_ITRx_SetConfig>
      break;
 8004c3c:	e029      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6818      	ldr	r0, [r3, #0]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	6859      	ldr	r1, [r3, #4]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f000 f905 	bl	8004e5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2160      	movs	r1, #96	; 0x60
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 f92f 	bl	8004eba <TIM_ITRx_SetConfig>
      break;
 8004c5c:	e019      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6859      	ldr	r1, [r3, #4]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f000 f8c6 	bl	8004dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2140      	movs	r1, #64	; 0x40
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 f91f 	bl	8004eba <TIM_ITRx_SetConfig>
      break;
 8004c7c:	e009      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4619      	mov	r1, r3
 8004c88:	4610      	mov	r0, r2
 8004c8a:	f000 f916 	bl	8004eba <TIM_ITRx_SetConfig>
      break;
 8004c8e:	e000      	b.n	8004c92 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004c90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a34      	ldr	r2, [pc, #208]	; (8004de0 <TIM_Base_SetConfig+0xe4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d00f      	beq.n	8004d34 <TIM_Base_SetConfig+0x38>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1a:	d00b      	beq.n	8004d34 <TIM_Base_SetConfig+0x38>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a31      	ldr	r2, [pc, #196]	; (8004de4 <TIM_Base_SetConfig+0xe8>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d007      	beq.n	8004d34 <TIM_Base_SetConfig+0x38>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a30      	ldr	r2, [pc, #192]	; (8004de8 <TIM_Base_SetConfig+0xec>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d003      	beq.n	8004d34 <TIM_Base_SetConfig+0x38>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a2f      	ldr	r2, [pc, #188]	; (8004dec <TIM_Base_SetConfig+0xf0>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d108      	bne.n	8004d46 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a25      	ldr	r2, [pc, #148]	; (8004de0 <TIM_Base_SetConfig+0xe4>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d01b      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d54:	d017      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a22      	ldr	r2, [pc, #136]	; (8004de4 <TIM_Base_SetConfig+0xe8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d013      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a21      	ldr	r2, [pc, #132]	; (8004de8 <TIM_Base_SetConfig+0xec>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d00f      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a20      	ldr	r2, [pc, #128]	; (8004dec <TIM_Base_SetConfig+0xf0>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00b      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a1f      	ldr	r2, [pc, #124]	; (8004df0 <TIM_Base_SetConfig+0xf4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d007      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a1e      	ldr	r2, [pc, #120]	; (8004df4 <TIM_Base_SetConfig+0xf8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d003      	beq.n	8004d86 <TIM_Base_SetConfig+0x8a>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a1d      	ldr	r2, [pc, #116]	; (8004df8 <TIM_Base_SetConfig+0xfc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d108      	bne.n	8004d98 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <TIM_Base_SetConfig+0xe4>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d103      	bne.n	8004dcc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	615a      	str	r2, [r3, #20]
}
 8004dd2:	bf00      	nop
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	40010000 	.word	0x40010000
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800
 8004dec:	40000c00 	.word	0x40000c00
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800

08004dfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	f023 0201 	bic.w	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f023 030a 	bic.w	r3, r3, #10
 8004e38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	621a      	str	r2, [r3, #32]
}
 8004e4e:	bf00      	nop
 8004e50:	371c      	adds	r7, #28
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b087      	sub	sp, #28
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	60f8      	str	r0, [r7, #12]
 8004e62:	60b9      	str	r1, [r7, #8]
 8004e64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	f023 0210 	bic.w	r2, r3, #16
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	031b      	lsls	r3, r3, #12
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	011b      	lsls	r3, r3, #4
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b085      	sub	sp, #20
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
 8004ec2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f043 0307 	orr.w	r3, r3, #7
 8004edc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	609a      	str	r2, [r3, #8]
}
 8004ee4:	bf00      	nop
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	021a      	lsls	r2, r3, #8
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	609a      	str	r2, [r3, #8]
}
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e050      	b.n	8004fea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a1c      	ldr	r2, [pc, #112]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d018      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f94:	d013      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a18      	ldr	r2, [pc, #96]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d00e      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a16      	ldr	r2, [pc, #88]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d009      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a15      	ldr	r2, [pc, #84]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d004      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a13      	ldr	r2, [pc, #76]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40000400 	.word	0x40000400
 8005000:	40000800 	.word	0x40000800
 8005004:	40000c00 	.word	0x40000c00
 8005008:	40014000 	.word	0x40014000

0800500c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <_ZdlPvj>:
 8005034:	f000 b800 	b.w	8005038 <_ZdlPv>

08005038 <_ZdlPv>:
 8005038:	f002 b9ce 	b.w	80073d8 <free>
 800503c:	0000      	movs	r0, r0
	...

08005040 <cos>:
 8005040:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005042:	ec51 0b10 	vmov	r0, r1, d0
 8005046:	4a1e      	ldr	r2, [pc, #120]	; (80050c0 <cos+0x80>)
 8005048:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800504c:	4293      	cmp	r3, r2
 800504e:	dc06      	bgt.n	800505e <cos+0x1e>
 8005050:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80050b8 <cos+0x78>
 8005054:	f001 fa6c 	bl	8006530 <__kernel_cos>
 8005058:	ec51 0b10 	vmov	r0, r1, d0
 800505c:	e007      	b.n	800506e <cos+0x2e>
 800505e:	4a19      	ldr	r2, [pc, #100]	; (80050c4 <cos+0x84>)
 8005060:	4293      	cmp	r3, r2
 8005062:	dd09      	ble.n	8005078 <cos+0x38>
 8005064:	ee10 2a10 	vmov	r2, s0
 8005068:	460b      	mov	r3, r1
 800506a:	f7fb f925 	bl	80002b8 <__aeabi_dsub>
 800506e:	ec41 0b10 	vmov	d0, r0, r1
 8005072:	b005      	add	sp, #20
 8005074:	f85d fb04 	ldr.w	pc, [sp], #4
 8005078:	4668      	mov	r0, sp
 800507a:	f000 ffb5 	bl	8005fe8 <__ieee754_rem_pio2>
 800507e:	f000 0003 	and.w	r0, r0, #3
 8005082:	2801      	cmp	r0, #1
 8005084:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005088:	ed9d 0b00 	vldr	d0, [sp]
 800508c:	d007      	beq.n	800509e <cos+0x5e>
 800508e:	2802      	cmp	r0, #2
 8005090:	d00e      	beq.n	80050b0 <cos+0x70>
 8005092:	2800      	cmp	r0, #0
 8005094:	d0de      	beq.n	8005054 <cos+0x14>
 8005096:	2001      	movs	r0, #1
 8005098:	f001 fe52 	bl	8006d40 <__kernel_sin>
 800509c:	e7dc      	b.n	8005058 <cos+0x18>
 800509e:	f001 fe4f 	bl	8006d40 <__kernel_sin>
 80050a2:	ec53 2b10 	vmov	r2, r3, d0
 80050a6:	ee10 0a10 	vmov	r0, s0
 80050aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80050ae:	e7de      	b.n	800506e <cos+0x2e>
 80050b0:	f001 fa3e 	bl	8006530 <__kernel_cos>
 80050b4:	e7f5      	b.n	80050a2 <cos+0x62>
 80050b6:	bf00      	nop
	...
 80050c0:	3fe921fb 	.word	0x3fe921fb
 80050c4:	7fefffff 	.word	0x7fefffff

080050c8 <floor>:
 80050c8:	ec51 0b10 	vmov	r0, r1, d0
 80050cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80050d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80050d8:	2e13      	cmp	r6, #19
 80050da:	460c      	mov	r4, r1
 80050dc:	ee10 5a10 	vmov	r5, s0
 80050e0:	4680      	mov	r8, r0
 80050e2:	dc34      	bgt.n	800514e <floor+0x86>
 80050e4:	2e00      	cmp	r6, #0
 80050e6:	da16      	bge.n	8005116 <floor+0x4e>
 80050e8:	a335      	add	r3, pc, #212	; (adr r3, 80051c0 <floor+0xf8>)
 80050ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ee:	f7fb f8e5 	bl	80002bc <__adddf3>
 80050f2:	2200      	movs	r2, #0
 80050f4:	2300      	movs	r3, #0
 80050f6:	f7fb fd27 	bl	8000b48 <__aeabi_dcmpgt>
 80050fa:	b148      	cbz	r0, 8005110 <floor+0x48>
 80050fc:	2c00      	cmp	r4, #0
 80050fe:	da59      	bge.n	80051b4 <floor+0xec>
 8005100:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005104:	4a30      	ldr	r2, [pc, #192]	; (80051c8 <floor+0x100>)
 8005106:	432b      	orrs	r3, r5
 8005108:	2500      	movs	r5, #0
 800510a:	42ab      	cmp	r3, r5
 800510c:	bf18      	it	ne
 800510e:	4614      	movne	r4, r2
 8005110:	4621      	mov	r1, r4
 8005112:	4628      	mov	r0, r5
 8005114:	e025      	b.n	8005162 <floor+0x9a>
 8005116:	4f2d      	ldr	r7, [pc, #180]	; (80051cc <floor+0x104>)
 8005118:	4137      	asrs	r7, r6
 800511a:	ea01 0307 	and.w	r3, r1, r7
 800511e:	4303      	orrs	r3, r0
 8005120:	d01f      	beq.n	8005162 <floor+0x9a>
 8005122:	a327      	add	r3, pc, #156	; (adr r3, 80051c0 <floor+0xf8>)
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f7fb f8c8 	bl	80002bc <__adddf3>
 800512c:	2200      	movs	r2, #0
 800512e:	2300      	movs	r3, #0
 8005130:	f7fb fd0a 	bl	8000b48 <__aeabi_dcmpgt>
 8005134:	2800      	cmp	r0, #0
 8005136:	d0eb      	beq.n	8005110 <floor+0x48>
 8005138:	2c00      	cmp	r4, #0
 800513a:	bfbe      	ittt	lt
 800513c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005140:	fa43 f606 	asrlt.w	r6, r3, r6
 8005144:	19a4      	addlt	r4, r4, r6
 8005146:	ea24 0407 	bic.w	r4, r4, r7
 800514a:	2500      	movs	r5, #0
 800514c:	e7e0      	b.n	8005110 <floor+0x48>
 800514e:	2e33      	cmp	r6, #51	; 0x33
 8005150:	dd0b      	ble.n	800516a <floor+0xa2>
 8005152:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005156:	d104      	bne.n	8005162 <floor+0x9a>
 8005158:	ee10 2a10 	vmov	r2, s0
 800515c:	460b      	mov	r3, r1
 800515e:	f7fb f8ad 	bl	80002bc <__adddf3>
 8005162:	ec41 0b10 	vmov	d0, r0, r1
 8005166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800516a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800516e:	f04f 33ff 	mov.w	r3, #4294967295
 8005172:	fa23 f707 	lsr.w	r7, r3, r7
 8005176:	4207      	tst	r7, r0
 8005178:	d0f3      	beq.n	8005162 <floor+0x9a>
 800517a:	a311      	add	r3, pc, #68	; (adr r3, 80051c0 <floor+0xf8>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f7fb f89c 	bl	80002bc <__adddf3>
 8005184:	2200      	movs	r2, #0
 8005186:	2300      	movs	r3, #0
 8005188:	f7fb fcde 	bl	8000b48 <__aeabi_dcmpgt>
 800518c:	2800      	cmp	r0, #0
 800518e:	d0bf      	beq.n	8005110 <floor+0x48>
 8005190:	2c00      	cmp	r4, #0
 8005192:	da02      	bge.n	800519a <floor+0xd2>
 8005194:	2e14      	cmp	r6, #20
 8005196:	d103      	bne.n	80051a0 <floor+0xd8>
 8005198:	3401      	adds	r4, #1
 800519a:	ea25 0507 	bic.w	r5, r5, r7
 800519e:	e7b7      	b.n	8005110 <floor+0x48>
 80051a0:	2301      	movs	r3, #1
 80051a2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80051a6:	fa03 f606 	lsl.w	r6, r3, r6
 80051aa:	4435      	add	r5, r6
 80051ac:	4545      	cmp	r5, r8
 80051ae:	bf38      	it	cc
 80051b0:	18e4      	addcc	r4, r4, r3
 80051b2:	e7f2      	b.n	800519a <floor+0xd2>
 80051b4:	2500      	movs	r5, #0
 80051b6:	462c      	mov	r4, r5
 80051b8:	e7aa      	b.n	8005110 <floor+0x48>
 80051ba:	bf00      	nop
 80051bc:	f3af 8000 	nop.w
 80051c0:	8800759c 	.word	0x8800759c
 80051c4:	7e37e43c 	.word	0x7e37e43c
 80051c8:	bff00000 	.word	0xbff00000
 80051cc:	000fffff 	.word	0x000fffff

080051d0 <sin>:
 80051d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051d2:	ec51 0b10 	vmov	r0, r1, d0
 80051d6:	4a20      	ldr	r2, [pc, #128]	; (8005258 <sin+0x88>)
 80051d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80051dc:	4293      	cmp	r3, r2
 80051de:	dc07      	bgt.n	80051f0 <sin+0x20>
 80051e0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005250 <sin+0x80>
 80051e4:	2000      	movs	r0, #0
 80051e6:	f001 fdab 	bl	8006d40 <__kernel_sin>
 80051ea:	ec51 0b10 	vmov	r0, r1, d0
 80051ee:	e007      	b.n	8005200 <sin+0x30>
 80051f0:	4a1a      	ldr	r2, [pc, #104]	; (800525c <sin+0x8c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	dd09      	ble.n	800520a <sin+0x3a>
 80051f6:	ee10 2a10 	vmov	r2, s0
 80051fa:	460b      	mov	r3, r1
 80051fc:	f7fb f85c 	bl	80002b8 <__aeabi_dsub>
 8005200:	ec41 0b10 	vmov	d0, r0, r1
 8005204:	b005      	add	sp, #20
 8005206:	f85d fb04 	ldr.w	pc, [sp], #4
 800520a:	4668      	mov	r0, sp
 800520c:	f000 feec 	bl	8005fe8 <__ieee754_rem_pio2>
 8005210:	f000 0003 	and.w	r0, r0, #3
 8005214:	2801      	cmp	r0, #1
 8005216:	ed9d 1b02 	vldr	d1, [sp, #8]
 800521a:	ed9d 0b00 	vldr	d0, [sp]
 800521e:	d004      	beq.n	800522a <sin+0x5a>
 8005220:	2802      	cmp	r0, #2
 8005222:	d005      	beq.n	8005230 <sin+0x60>
 8005224:	b970      	cbnz	r0, 8005244 <sin+0x74>
 8005226:	2001      	movs	r0, #1
 8005228:	e7dd      	b.n	80051e6 <sin+0x16>
 800522a:	f001 f981 	bl	8006530 <__kernel_cos>
 800522e:	e7dc      	b.n	80051ea <sin+0x1a>
 8005230:	2001      	movs	r0, #1
 8005232:	f001 fd85 	bl	8006d40 <__kernel_sin>
 8005236:	ec53 2b10 	vmov	r2, r3, d0
 800523a:	ee10 0a10 	vmov	r0, s0
 800523e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005242:	e7dd      	b.n	8005200 <sin+0x30>
 8005244:	f001 f974 	bl	8006530 <__kernel_cos>
 8005248:	e7f5      	b.n	8005236 <sin+0x66>
 800524a:	bf00      	nop
 800524c:	f3af 8000 	nop.w
	...
 8005258:	3fe921fb 	.word	0x3fe921fb
 800525c:	7fefffff 	.word	0x7fefffff

08005260 <tan>:
 8005260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005262:	ec51 0b10 	vmov	r0, r1, d0
 8005266:	4a14      	ldr	r2, [pc, #80]	; (80052b8 <tan+0x58>)
 8005268:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800526c:	4293      	cmp	r3, r2
 800526e:	dc05      	bgt.n	800527c <tan+0x1c>
 8005270:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80052b0 <tan+0x50>
 8005274:	2001      	movs	r0, #1
 8005276:	f001 fe1f 	bl	8006eb8 <__kernel_tan>
 800527a:	e009      	b.n	8005290 <tan+0x30>
 800527c:	4a0f      	ldr	r2, [pc, #60]	; (80052bc <tan+0x5c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	dd09      	ble.n	8005296 <tan+0x36>
 8005282:	ee10 2a10 	vmov	r2, s0
 8005286:	460b      	mov	r3, r1
 8005288:	f7fb f816 	bl	80002b8 <__aeabi_dsub>
 800528c:	ec41 0b10 	vmov	d0, r0, r1
 8005290:	b005      	add	sp, #20
 8005292:	f85d fb04 	ldr.w	pc, [sp], #4
 8005296:	4668      	mov	r0, sp
 8005298:	f000 fea6 	bl	8005fe8 <__ieee754_rem_pio2>
 800529c:	0040      	lsls	r0, r0, #1
 800529e:	f000 0002 	and.w	r0, r0, #2
 80052a2:	f1c0 0001 	rsb	r0, r0, #1
 80052a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80052aa:	ed9d 0b00 	vldr	d0, [sp]
 80052ae:	e7e2      	b.n	8005276 <tan+0x16>
	...
 80052b8:	3fe921fb 	.word	0x3fe921fb
 80052bc:	7fefffff 	.word	0x7fefffff

080052c0 <acos>:
 80052c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052c2:	ed2d 8b02 	vpush	{d8}
 80052c6:	4e26      	ldr	r6, [pc, #152]	; (8005360 <acos+0xa0>)
 80052c8:	b08b      	sub	sp, #44	; 0x2c
 80052ca:	ec55 4b10 	vmov	r4, r5, d0
 80052ce:	f000 f90b 	bl	80054e8 <__ieee754_acos>
 80052d2:	f996 3000 	ldrsb.w	r3, [r6]
 80052d6:	eeb0 8a40 	vmov.f32	s16, s0
 80052da:	eef0 8a60 	vmov.f32	s17, s1
 80052de:	3301      	adds	r3, #1
 80052e0:	d036      	beq.n	8005350 <acos+0x90>
 80052e2:	4622      	mov	r2, r4
 80052e4:	462b      	mov	r3, r5
 80052e6:	4620      	mov	r0, r4
 80052e8:	4629      	mov	r1, r5
 80052ea:	f7fb fc37 	bl	8000b5c <__aeabi_dcmpun>
 80052ee:	4607      	mov	r7, r0
 80052f0:	bb70      	cbnz	r0, 8005350 <acos+0x90>
 80052f2:	ec45 4b10 	vmov	d0, r4, r5
 80052f6:	f001 ffab 	bl	8007250 <fabs>
 80052fa:	2200      	movs	r2, #0
 80052fc:	4b19      	ldr	r3, [pc, #100]	; (8005364 <acos+0xa4>)
 80052fe:	ec51 0b10 	vmov	r0, r1, d0
 8005302:	f7fb fc21 	bl	8000b48 <__aeabi_dcmpgt>
 8005306:	b318      	cbz	r0, 8005350 <acos+0x90>
 8005308:	2301      	movs	r3, #1
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	4816      	ldr	r0, [pc, #88]	; (8005368 <acos+0xa8>)
 800530e:	4b17      	ldr	r3, [pc, #92]	; (800536c <acos+0xac>)
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	9708      	str	r7, [sp, #32]
 8005314:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005318:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800531c:	f001 ffa4 	bl	8007268 <nan>
 8005320:	f996 3000 	ldrsb.w	r3, [r6]
 8005324:	2b02      	cmp	r3, #2
 8005326:	ed8d 0b06 	vstr	d0, [sp, #24]
 800532a:	d104      	bne.n	8005336 <acos+0x76>
 800532c:	f002 f82a 	bl	8007384 <__errno>
 8005330:	2321      	movs	r3, #33	; 0x21
 8005332:	6003      	str	r3, [r0, #0]
 8005334:	e004      	b.n	8005340 <acos+0x80>
 8005336:	4668      	mov	r0, sp
 8005338:	f001 ff93 	bl	8007262 <matherr>
 800533c:	2800      	cmp	r0, #0
 800533e:	d0f5      	beq.n	800532c <acos+0x6c>
 8005340:	9b08      	ldr	r3, [sp, #32]
 8005342:	b11b      	cbz	r3, 800534c <acos+0x8c>
 8005344:	f002 f81e 	bl	8007384 <__errno>
 8005348:	9b08      	ldr	r3, [sp, #32]
 800534a:	6003      	str	r3, [r0, #0]
 800534c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8005350:	eeb0 0a48 	vmov.f32	s0, s16
 8005354:	eef0 0a68 	vmov.f32	s1, s17
 8005358:	b00b      	add	sp, #44	; 0x2c
 800535a:	ecbd 8b02 	vpop	{d8}
 800535e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005360:	2000000d 	.word	0x2000000d
 8005364:	3ff00000 	.word	0x3ff00000
 8005368:	08008e6e 	.word	0x08008e6e
 800536c:	08008b58 	.word	0x08008b58

08005370 <asin>:
 8005370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005372:	ed2d 8b02 	vpush	{d8}
 8005376:	4e26      	ldr	r6, [pc, #152]	; (8005410 <asin+0xa0>)
 8005378:	b08b      	sub	sp, #44	; 0x2c
 800537a:	ec55 4b10 	vmov	r4, r5, d0
 800537e:	f000 fb0f 	bl	80059a0 <__ieee754_asin>
 8005382:	f996 3000 	ldrsb.w	r3, [r6]
 8005386:	eeb0 8a40 	vmov.f32	s16, s0
 800538a:	eef0 8a60 	vmov.f32	s17, s1
 800538e:	3301      	adds	r3, #1
 8005390:	d036      	beq.n	8005400 <asin+0x90>
 8005392:	4622      	mov	r2, r4
 8005394:	462b      	mov	r3, r5
 8005396:	4620      	mov	r0, r4
 8005398:	4629      	mov	r1, r5
 800539a:	f7fb fbdf 	bl	8000b5c <__aeabi_dcmpun>
 800539e:	4607      	mov	r7, r0
 80053a0:	bb70      	cbnz	r0, 8005400 <asin+0x90>
 80053a2:	ec45 4b10 	vmov	d0, r4, r5
 80053a6:	f001 ff53 	bl	8007250 <fabs>
 80053aa:	2200      	movs	r2, #0
 80053ac:	4b19      	ldr	r3, [pc, #100]	; (8005414 <asin+0xa4>)
 80053ae:	ec51 0b10 	vmov	r0, r1, d0
 80053b2:	f7fb fbc9 	bl	8000b48 <__aeabi_dcmpgt>
 80053b6:	b318      	cbz	r0, 8005400 <asin+0x90>
 80053b8:	2301      	movs	r3, #1
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	4816      	ldr	r0, [pc, #88]	; (8005418 <asin+0xa8>)
 80053be:	4b17      	ldr	r3, [pc, #92]	; (800541c <asin+0xac>)
 80053c0:	9301      	str	r3, [sp, #4]
 80053c2:	9708      	str	r7, [sp, #32]
 80053c4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80053c8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80053cc:	f001 ff4c 	bl	8007268 <nan>
 80053d0:	f996 3000 	ldrsb.w	r3, [r6]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	ed8d 0b06 	vstr	d0, [sp, #24]
 80053da:	d104      	bne.n	80053e6 <asin+0x76>
 80053dc:	f001 ffd2 	bl	8007384 <__errno>
 80053e0:	2321      	movs	r3, #33	; 0x21
 80053e2:	6003      	str	r3, [r0, #0]
 80053e4:	e004      	b.n	80053f0 <asin+0x80>
 80053e6:	4668      	mov	r0, sp
 80053e8:	f001 ff3b 	bl	8007262 <matherr>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d0f5      	beq.n	80053dc <asin+0x6c>
 80053f0:	9b08      	ldr	r3, [sp, #32]
 80053f2:	b11b      	cbz	r3, 80053fc <asin+0x8c>
 80053f4:	f001 ffc6 	bl	8007384 <__errno>
 80053f8:	9b08      	ldr	r3, [sp, #32]
 80053fa:	6003      	str	r3, [r0, #0]
 80053fc:	ed9d 8b06 	vldr	d8, [sp, #24]
 8005400:	eeb0 0a48 	vmov.f32	s0, s16
 8005404:	eef0 0a68 	vmov.f32	s1, s17
 8005408:	b00b      	add	sp, #44	; 0x2c
 800540a:	ecbd 8b02 	vpop	{d8}
 800540e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005410:	2000000d 	.word	0x2000000d
 8005414:	3ff00000 	.word	0x3ff00000
 8005418:	08008e6e 	.word	0x08008e6e
 800541c:	08008b5d 	.word	0x08008b5d

08005420 <fmod>:
 8005420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005424:	ed2d 8b02 	vpush	{d8}
 8005428:	b08b      	sub	sp, #44	; 0x2c
 800542a:	ec55 4b10 	vmov	r4, r5, d0
 800542e:	ec57 6b11 	vmov	r6, r7, d1
 8005432:	f000 fcc5 	bl	8005dc0 <__ieee754_fmod>
 8005436:	4b2a      	ldr	r3, [pc, #168]	; (80054e0 <fmod+0xc0>)
 8005438:	eeb0 8a40 	vmov.f32	s16, s0
 800543c:	eef0 8a60 	vmov.f32	s17, s1
 8005440:	f993 8000 	ldrsb.w	r8, [r3]
 8005444:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005448:	d030      	beq.n	80054ac <fmod+0x8c>
 800544a:	4632      	mov	r2, r6
 800544c:	463b      	mov	r3, r7
 800544e:	4630      	mov	r0, r6
 8005450:	4639      	mov	r1, r7
 8005452:	f7fb fb83 	bl	8000b5c <__aeabi_dcmpun>
 8005456:	bb48      	cbnz	r0, 80054ac <fmod+0x8c>
 8005458:	4622      	mov	r2, r4
 800545a:	462b      	mov	r3, r5
 800545c:	4620      	mov	r0, r4
 800545e:	4629      	mov	r1, r5
 8005460:	f7fb fb7c 	bl	8000b5c <__aeabi_dcmpun>
 8005464:	4681      	mov	r9, r0
 8005466:	bb08      	cbnz	r0, 80054ac <fmod+0x8c>
 8005468:	2200      	movs	r2, #0
 800546a:	2300      	movs	r3, #0
 800546c:	4630      	mov	r0, r6
 800546e:	4639      	mov	r1, r7
 8005470:	f7fb fb42 	bl	8000af8 <__aeabi_dcmpeq>
 8005474:	b1d0      	cbz	r0, 80054ac <fmod+0x8c>
 8005476:	2301      	movs	r3, #1
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	4b1a      	ldr	r3, [pc, #104]	; (80054e4 <fmod+0xc4>)
 800547c:	9301      	str	r3, [sp, #4]
 800547e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005482:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005486:	f8cd 9020 	str.w	r9, [sp, #32]
 800548a:	f1b8 0f00 	cmp.w	r8, #0
 800548e:	d116      	bne.n	80054be <fmod+0x9e>
 8005490:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005494:	4668      	mov	r0, sp
 8005496:	f001 fee4 	bl	8007262 <matherr>
 800549a:	b1d8      	cbz	r0, 80054d4 <fmod+0xb4>
 800549c:	9b08      	ldr	r3, [sp, #32]
 800549e:	b11b      	cbz	r3, 80054a8 <fmod+0x88>
 80054a0:	f001 ff70 	bl	8007384 <__errno>
 80054a4:	9b08      	ldr	r3, [sp, #32]
 80054a6:	6003      	str	r3, [r0, #0]
 80054a8:	ed9d 8b06 	vldr	d8, [sp, #24]
 80054ac:	eeb0 0a48 	vmov.f32	s0, s16
 80054b0:	eef0 0a68 	vmov.f32	s1, s17
 80054b4:	b00b      	add	sp, #44	; 0x2c
 80054b6:	ecbd 8b02 	vpop	{d8}
 80054ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054be:	2200      	movs	r2, #0
 80054c0:	2300      	movs	r3, #0
 80054c2:	4610      	mov	r0, r2
 80054c4:	4619      	mov	r1, r3
 80054c6:	f7fb f9d9 	bl	800087c <__aeabi_ddiv>
 80054ca:	f1b8 0f02 	cmp.w	r8, #2
 80054ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054d2:	d1df      	bne.n	8005494 <fmod+0x74>
 80054d4:	f001 ff56 	bl	8007384 <__errno>
 80054d8:	2321      	movs	r3, #33	; 0x21
 80054da:	6003      	str	r3, [r0, #0]
 80054dc:	e7de      	b.n	800549c <fmod+0x7c>
 80054de:	bf00      	nop
 80054e0:	2000000d 	.word	0x2000000d
 80054e4:	08008b62 	.word	0x08008b62

080054e8 <__ieee754_acos>:
 80054e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	ec55 4b10 	vmov	r4, r5, d0
 80054f0:	49b7      	ldr	r1, [pc, #732]	; (80057d0 <__ieee754_acos+0x2e8>)
 80054f2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80054f6:	428b      	cmp	r3, r1
 80054f8:	dd1b      	ble.n	8005532 <__ieee754_acos+0x4a>
 80054fa:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80054fe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005502:	4323      	orrs	r3, r4
 8005504:	d109      	bne.n	800551a <__ieee754_acos+0x32>
 8005506:	2d00      	cmp	r5, #0
 8005508:	f300 8211 	bgt.w	800592e <__ieee754_acos+0x446>
 800550c:	a196      	add	r1, pc, #600	; (adr r1, 8005768 <__ieee754_acos+0x280>)
 800550e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005512:	ec41 0b10 	vmov	d0, r0, r1
 8005516:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800551a:	ee10 2a10 	vmov	r2, s0
 800551e:	462b      	mov	r3, r5
 8005520:	4620      	mov	r0, r4
 8005522:	4629      	mov	r1, r5
 8005524:	f7fa fec8 	bl	80002b8 <__aeabi_dsub>
 8005528:	4602      	mov	r2, r0
 800552a:	460b      	mov	r3, r1
 800552c:	f7fb f9a6 	bl	800087c <__aeabi_ddiv>
 8005530:	e7ef      	b.n	8005512 <__ieee754_acos+0x2a>
 8005532:	49a8      	ldr	r1, [pc, #672]	; (80057d4 <__ieee754_acos+0x2ec>)
 8005534:	428b      	cmp	r3, r1
 8005536:	f300 8087 	bgt.w	8005648 <__ieee754_acos+0x160>
 800553a:	4aa7      	ldr	r2, [pc, #668]	; (80057d8 <__ieee754_acos+0x2f0>)
 800553c:	4293      	cmp	r3, r2
 800553e:	f340 81f9 	ble.w	8005934 <__ieee754_acos+0x44c>
 8005542:	ee10 2a10 	vmov	r2, s0
 8005546:	ee10 0a10 	vmov	r0, s0
 800554a:	462b      	mov	r3, r5
 800554c:	4629      	mov	r1, r5
 800554e:	f7fb f86b 	bl	8000628 <__aeabi_dmul>
 8005552:	a387      	add	r3, pc, #540	; (adr r3, 8005770 <__ieee754_acos+0x288>)
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	4606      	mov	r6, r0
 800555a:	460f      	mov	r7, r1
 800555c:	f7fb f864 	bl	8000628 <__aeabi_dmul>
 8005560:	a385      	add	r3, pc, #532	; (adr r3, 8005778 <__ieee754_acos+0x290>)
 8005562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005566:	f7fa fea9 	bl	80002bc <__adddf3>
 800556a:	4632      	mov	r2, r6
 800556c:	463b      	mov	r3, r7
 800556e:	f7fb f85b 	bl	8000628 <__aeabi_dmul>
 8005572:	a383      	add	r3, pc, #524	; (adr r3, 8005780 <__ieee754_acos+0x298>)
 8005574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005578:	f7fa fe9e 	bl	80002b8 <__aeabi_dsub>
 800557c:	4632      	mov	r2, r6
 800557e:	463b      	mov	r3, r7
 8005580:	f7fb f852 	bl	8000628 <__aeabi_dmul>
 8005584:	a380      	add	r3, pc, #512	; (adr r3, 8005788 <__ieee754_acos+0x2a0>)
 8005586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558a:	f7fa fe97 	bl	80002bc <__adddf3>
 800558e:	4632      	mov	r2, r6
 8005590:	463b      	mov	r3, r7
 8005592:	f7fb f849 	bl	8000628 <__aeabi_dmul>
 8005596:	a37e      	add	r3, pc, #504	; (adr r3, 8005790 <__ieee754_acos+0x2a8>)
 8005598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559c:	f7fa fe8c 	bl	80002b8 <__aeabi_dsub>
 80055a0:	4632      	mov	r2, r6
 80055a2:	463b      	mov	r3, r7
 80055a4:	f7fb f840 	bl	8000628 <__aeabi_dmul>
 80055a8:	a37b      	add	r3, pc, #492	; (adr r3, 8005798 <__ieee754_acos+0x2b0>)
 80055aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ae:	f7fa fe85 	bl	80002bc <__adddf3>
 80055b2:	4632      	mov	r2, r6
 80055b4:	463b      	mov	r3, r7
 80055b6:	f7fb f837 	bl	8000628 <__aeabi_dmul>
 80055ba:	a379      	add	r3, pc, #484	; (adr r3, 80057a0 <__ieee754_acos+0x2b8>)
 80055bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c0:	4680      	mov	r8, r0
 80055c2:	4689      	mov	r9, r1
 80055c4:	4630      	mov	r0, r6
 80055c6:	4639      	mov	r1, r7
 80055c8:	f7fb f82e 	bl	8000628 <__aeabi_dmul>
 80055cc:	a376      	add	r3, pc, #472	; (adr r3, 80057a8 <__ieee754_acos+0x2c0>)
 80055ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d2:	f7fa fe71 	bl	80002b8 <__aeabi_dsub>
 80055d6:	4632      	mov	r2, r6
 80055d8:	463b      	mov	r3, r7
 80055da:	f7fb f825 	bl	8000628 <__aeabi_dmul>
 80055de:	a374      	add	r3, pc, #464	; (adr r3, 80057b0 <__ieee754_acos+0x2c8>)
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f7fa fe6a 	bl	80002bc <__adddf3>
 80055e8:	4632      	mov	r2, r6
 80055ea:	463b      	mov	r3, r7
 80055ec:	f7fb f81c 	bl	8000628 <__aeabi_dmul>
 80055f0:	a371      	add	r3, pc, #452	; (adr r3, 80057b8 <__ieee754_acos+0x2d0>)
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	f7fa fe5f 	bl	80002b8 <__aeabi_dsub>
 80055fa:	4632      	mov	r2, r6
 80055fc:	463b      	mov	r3, r7
 80055fe:	f7fb f813 	bl	8000628 <__aeabi_dmul>
 8005602:	2200      	movs	r2, #0
 8005604:	4b75      	ldr	r3, [pc, #468]	; (80057dc <__ieee754_acos+0x2f4>)
 8005606:	f7fa fe59 	bl	80002bc <__adddf3>
 800560a:	4602      	mov	r2, r0
 800560c:	460b      	mov	r3, r1
 800560e:	4640      	mov	r0, r8
 8005610:	4649      	mov	r1, r9
 8005612:	f7fb f933 	bl	800087c <__aeabi_ddiv>
 8005616:	4622      	mov	r2, r4
 8005618:	462b      	mov	r3, r5
 800561a:	f7fb f805 	bl	8000628 <__aeabi_dmul>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	a167      	add	r1, pc, #412	; (adr r1, 80057c0 <__ieee754_acos+0x2d8>)
 8005624:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005628:	f7fa fe46 	bl	80002b8 <__aeabi_dsub>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4620      	mov	r0, r4
 8005632:	4629      	mov	r1, r5
 8005634:	f7fa fe40 	bl	80002b8 <__aeabi_dsub>
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	a162      	add	r1, pc, #392	; (adr r1, 80057c8 <__ieee754_acos+0x2e0>)
 800563e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005642:	f7fa fe39 	bl	80002b8 <__aeabi_dsub>
 8005646:	e764      	b.n	8005512 <__ieee754_acos+0x2a>
 8005648:	2d00      	cmp	r5, #0
 800564a:	f280 80cb 	bge.w	80057e4 <__ieee754_acos+0x2fc>
 800564e:	ee10 0a10 	vmov	r0, s0
 8005652:	2200      	movs	r2, #0
 8005654:	4b61      	ldr	r3, [pc, #388]	; (80057dc <__ieee754_acos+0x2f4>)
 8005656:	4629      	mov	r1, r5
 8005658:	f7fa fe30 	bl	80002bc <__adddf3>
 800565c:	2200      	movs	r2, #0
 800565e:	4b60      	ldr	r3, [pc, #384]	; (80057e0 <__ieee754_acos+0x2f8>)
 8005660:	f7fa ffe2 	bl	8000628 <__aeabi_dmul>
 8005664:	a342      	add	r3, pc, #264	; (adr r3, 8005770 <__ieee754_acos+0x288>)
 8005666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566a:	4604      	mov	r4, r0
 800566c:	460d      	mov	r5, r1
 800566e:	f7fa ffdb 	bl	8000628 <__aeabi_dmul>
 8005672:	a341      	add	r3, pc, #260	; (adr r3, 8005778 <__ieee754_acos+0x290>)
 8005674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005678:	f7fa fe20 	bl	80002bc <__adddf3>
 800567c:	4622      	mov	r2, r4
 800567e:	462b      	mov	r3, r5
 8005680:	f7fa ffd2 	bl	8000628 <__aeabi_dmul>
 8005684:	a33e      	add	r3, pc, #248	; (adr r3, 8005780 <__ieee754_acos+0x298>)
 8005686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568a:	f7fa fe15 	bl	80002b8 <__aeabi_dsub>
 800568e:	4622      	mov	r2, r4
 8005690:	462b      	mov	r3, r5
 8005692:	f7fa ffc9 	bl	8000628 <__aeabi_dmul>
 8005696:	a33c      	add	r3, pc, #240	; (adr r3, 8005788 <__ieee754_acos+0x2a0>)
 8005698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569c:	f7fa fe0e 	bl	80002bc <__adddf3>
 80056a0:	4622      	mov	r2, r4
 80056a2:	462b      	mov	r3, r5
 80056a4:	f7fa ffc0 	bl	8000628 <__aeabi_dmul>
 80056a8:	a339      	add	r3, pc, #228	; (adr r3, 8005790 <__ieee754_acos+0x2a8>)
 80056aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ae:	f7fa fe03 	bl	80002b8 <__aeabi_dsub>
 80056b2:	4622      	mov	r2, r4
 80056b4:	462b      	mov	r3, r5
 80056b6:	f7fa ffb7 	bl	8000628 <__aeabi_dmul>
 80056ba:	a337      	add	r3, pc, #220	; (adr r3, 8005798 <__ieee754_acos+0x2b0>)
 80056bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c0:	f7fa fdfc 	bl	80002bc <__adddf3>
 80056c4:	4622      	mov	r2, r4
 80056c6:	462b      	mov	r3, r5
 80056c8:	f7fa ffae 	bl	8000628 <__aeabi_dmul>
 80056cc:	ec45 4b10 	vmov	d0, r4, r5
 80056d0:	4680      	mov	r8, r0
 80056d2:	4689      	mov	r9, r1
 80056d4:	f000 fe7a 	bl	80063cc <__ieee754_sqrt>
 80056d8:	a331      	add	r3, pc, #196	; (adr r3, 80057a0 <__ieee754_acos+0x2b8>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	4620      	mov	r0, r4
 80056e0:	4629      	mov	r1, r5
 80056e2:	ec57 6b10 	vmov	r6, r7, d0
 80056e6:	f7fa ff9f 	bl	8000628 <__aeabi_dmul>
 80056ea:	a32f      	add	r3, pc, #188	; (adr r3, 80057a8 <__ieee754_acos+0x2c0>)
 80056ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f0:	f7fa fde2 	bl	80002b8 <__aeabi_dsub>
 80056f4:	4622      	mov	r2, r4
 80056f6:	462b      	mov	r3, r5
 80056f8:	f7fa ff96 	bl	8000628 <__aeabi_dmul>
 80056fc:	a32c      	add	r3, pc, #176	; (adr r3, 80057b0 <__ieee754_acos+0x2c8>)
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f7fa fddb 	bl	80002bc <__adddf3>
 8005706:	4622      	mov	r2, r4
 8005708:	462b      	mov	r3, r5
 800570a:	f7fa ff8d 	bl	8000628 <__aeabi_dmul>
 800570e:	a32a      	add	r3, pc, #168	; (adr r3, 80057b8 <__ieee754_acos+0x2d0>)
 8005710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005714:	f7fa fdd0 	bl	80002b8 <__aeabi_dsub>
 8005718:	4622      	mov	r2, r4
 800571a:	462b      	mov	r3, r5
 800571c:	f7fa ff84 	bl	8000628 <__aeabi_dmul>
 8005720:	2200      	movs	r2, #0
 8005722:	4b2e      	ldr	r3, [pc, #184]	; (80057dc <__ieee754_acos+0x2f4>)
 8005724:	f7fa fdca 	bl	80002bc <__adddf3>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4640      	mov	r0, r8
 800572e:	4649      	mov	r1, r9
 8005730:	f7fb f8a4 	bl	800087c <__aeabi_ddiv>
 8005734:	4632      	mov	r2, r6
 8005736:	463b      	mov	r3, r7
 8005738:	f7fa ff76 	bl	8000628 <__aeabi_dmul>
 800573c:	a320      	add	r3, pc, #128	; (adr r3, 80057c0 <__ieee754_acos+0x2d8>)
 800573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005742:	f7fa fdb9 	bl	80002b8 <__aeabi_dsub>
 8005746:	4632      	mov	r2, r6
 8005748:	463b      	mov	r3, r7
 800574a:	f7fa fdb7 	bl	80002bc <__adddf3>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	f7fa fdb3 	bl	80002bc <__adddf3>
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	a103      	add	r1, pc, #12	; (adr r1, 8005768 <__ieee754_acos+0x280>)
 800575c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005760:	e76f      	b.n	8005642 <__ieee754_acos+0x15a>
 8005762:	bf00      	nop
 8005764:	f3af 8000 	nop.w
 8005768:	54442d18 	.word	0x54442d18
 800576c:	400921fb 	.word	0x400921fb
 8005770:	0dfdf709 	.word	0x0dfdf709
 8005774:	3f023de1 	.word	0x3f023de1
 8005778:	7501b288 	.word	0x7501b288
 800577c:	3f49efe0 	.word	0x3f49efe0
 8005780:	b5688f3b 	.word	0xb5688f3b
 8005784:	3fa48228 	.word	0x3fa48228
 8005788:	0e884455 	.word	0x0e884455
 800578c:	3fc9c155 	.word	0x3fc9c155
 8005790:	03eb6f7d 	.word	0x03eb6f7d
 8005794:	3fd4d612 	.word	0x3fd4d612
 8005798:	55555555 	.word	0x55555555
 800579c:	3fc55555 	.word	0x3fc55555
 80057a0:	b12e9282 	.word	0xb12e9282
 80057a4:	3fb3b8c5 	.word	0x3fb3b8c5
 80057a8:	1b8d0159 	.word	0x1b8d0159
 80057ac:	3fe6066c 	.word	0x3fe6066c
 80057b0:	9c598ac8 	.word	0x9c598ac8
 80057b4:	40002ae5 	.word	0x40002ae5
 80057b8:	1c8a2d4b 	.word	0x1c8a2d4b
 80057bc:	40033a27 	.word	0x40033a27
 80057c0:	33145c07 	.word	0x33145c07
 80057c4:	3c91a626 	.word	0x3c91a626
 80057c8:	54442d18 	.word	0x54442d18
 80057cc:	3ff921fb 	.word	0x3ff921fb
 80057d0:	3fefffff 	.word	0x3fefffff
 80057d4:	3fdfffff 	.word	0x3fdfffff
 80057d8:	3c600000 	.word	0x3c600000
 80057dc:	3ff00000 	.word	0x3ff00000
 80057e0:	3fe00000 	.word	0x3fe00000
 80057e4:	ee10 2a10 	vmov	r2, s0
 80057e8:	462b      	mov	r3, r5
 80057ea:	2000      	movs	r0, #0
 80057ec:	496a      	ldr	r1, [pc, #424]	; (8005998 <__ieee754_acos+0x4b0>)
 80057ee:	f7fa fd63 	bl	80002b8 <__aeabi_dsub>
 80057f2:	2200      	movs	r2, #0
 80057f4:	4b69      	ldr	r3, [pc, #420]	; (800599c <__ieee754_acos+0x4b4>)
 80057f6:	f7fa ff17 	bl	8000628 <__aeabi_dmul>
 80057fa:	4604      	mov	r4, r0
 80057fc:	460d      	mov	r5, r1
 80057fe:	ec45 4b10 	vmov	d0, r4, r5
 8005802:	f000 fde3 	bl	80063cc <__ieee754_sqrt>
 8005806:	a34e      	add	r3, pc, #312	; (adr r3, 8005940 <__ieee754_acos+0x458>)
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	4620      	mov	r0, r4
 800580e:	4629      	mov	r1, r5
 8005810:	ec59 8b10 	vmov	r8, r9, d0
 8005814:	f7fa ff08 	bl	8000628 <__aeabi_dmul>
 8005818:	a34b      	add	r3, pc, #300	; (adr r3, 8005948 <__ieee754_acos+0x460>)
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	f7fa fd4d 	bl	80002bc <__adddf3>
 8005822:	4622      	mov	r2, r4
 8005824:	462b      	mov	r3, r5
 8005826:	f7fa feff 	bl	8000628 <__aeabi_dmul>
 800582a:	a349      	add	r3, pc, #292	; (adr r3, 8005950 <__ieee754_acos+0x468>)
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f7fa fd42 	bl	80002b8 <__aeabi_dsub>
 8005834:	4622      	mov	r2, r4
 8005836:	462b      	mov	r3, r5
 8005838:	f7fa fef6 	bl	8000628 <__aeabi_dmul>
 800583c:	a346      	add	r3, pc, #280	; (adr r3, 8005958 <__ieee754_acos+0x470>)
 800583e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005842:	f7fa fd3b 	bl	80002bc <__adddf3>
 8005846:	4622      	mov	r2, r4
 8005848:	462b      	mov	r3, r5
 800584a:	f7fa feed 	bl	8000628 <__aeabi_dmul>
 800584e:	a344      	add	r3, pc, #272	; (adr r3, 8005960 <__ieee754_acos+0x478>)
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f7fa fd30 	bl	80002b8 <__aeabi_dsub>
 8005858:	4622      	mov	r2, r4
 800585a:	462b      	mov	r3, r5
 800585c:	f7fa fee4 	bl	8000628 <__aeabi_dmul>
 8005860:	a341      	add	r3, pc, #260	; (adr r3, 8005968 <__ieee754_acos+0x480>)
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	f7fa fd29 	bl	80002bc <__adddf3>
 800586a:	4622      	mov	r2, r4
 800586c:	462b      	mov	r3, r5
 800586e:	f7fa fedb 	bl	8000628 <__aeabi_dmul>
 8005872:	a33f      	add	r3, pc, #252	; (adr r3, 8005970 <__ieee754_acos+0x488>)
 8005874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005878:	4682      	mov	sl, r0
 800587a:	468b      	mov	fp, r1
 800587c:	4620      	mov	r0, r4
 800587e:	4629      	mov	r1, r5
 8005880:	f7fa fed2 	bl	8000628 <__aeabi_dmul>
 8005884:	a33c      	add	r3, pc, #240	; (adr r3, 8005978 <__ieee754_acos+0x490>)
 8005886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588a:	f7fa fd15 	bl	80002b8 <__aeabi_dsub>
 800588e:	4622      	mov	r2, r4
 8005890:	462b      	mov	r3, r5
 8005892:	f7fa fec9 	bl	8000628 <__aeabi_dmul>
 8005896:	a33a      	add	r3, pc, #232	; (adr r3, 8005980 <__ieee754_acos+0x498>)
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	f7fa fd0e 	bl	80002bc <__adddf3>
 80058a0:	4622      	mov	r2, r4
 80058a2:	462b      	mov	r3, r5
 80058a4:	f7fa fec0 	bl	8000628 <__aeabi_dmul>
 80058a8:	a337      	add	r3, pc, #220	; (adr r3, 8005988 <__ieee754_acos+0x4a0>)
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f7fa fd03 	bl	80002b8 <__aeabi_dsub>
 80058b2:	4622      	mov	r2, r4
 80058b4:	462b      	mov	r3, r5
 80058b6:	f7fa feb7 	bl	8000628 <__aeabi_dmul>
 80058ba:	2200      	movs	r2, #0
 80058bc:	4b36      	ldr	r3, [pc, #216]	; (8005998 <__ieee754_acos+0x4b0>)
 80058be:	f7fa fcfd 	bl	80002bc <__adddf3>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4650      	mov	r0, sl
 80058c8:	4659      	mov	r1, fp
 80058ca:	f7fa ffd7 	bl	800087c <__aeabi_ddiv>
 80058ce:	4642      	mov	r2, r8
 80058d0:	464b      	mov	r3, r9
 80058d2:	f7fa fea9 	bl	8000628 <__aeabi_dmul>
 80058d6:	2600      	movs	r6, #0
 80058d8:	4682      	mov	sl, r0
 80058da:	468b      	mov	fp, r1
 80058dc:	4632      	mov	r2, r6
 80058de:	464b      	mov	r3, r9
 80058e0:	4630      	mov	r0, r6
 80058e2:	4649      	mov	r1, r9
 80058e4:	f7fa fea0 	bl	8000628 <__aeabi_dmul>
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	4620      	mov	r0, r4
 80058ee:	4629      	mov	r1, r5
 80058f0:	f7fa fce2 	bl	80002b8 <__aeabi_dsub>
 80058f4:	4632      	mov	r2, r6
 80058f6:	4604      	mov	r4, r0
 80058f8:	460d      	mov	r5, r1
 80058fa:	464b      	mov	r3, r9
 80058fc:	4640      	mov	r0, r8
 80058fe:	4649      	mov	r1, r9
 8005900:	f7fa fcdc 	bl	80002bc <__adddf3>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	4620      	mov	r0, r4
 800590a:	4629      	mov	r1, r5
 800590c:	f7fa ffb6 	bl	800087c <__aeabi_ddiv>
 8005910:	4602      	mov	r2, r0
 8005912:	460b      	mov	r3, r1
 8005914:	4650      	mov	r0, sl
 8005916:	4659      	mov	r1, fp
 8005918:	f7fa fcd0 	bl	80002bc <__adddf3>
 800591c:	4632      	mov	r2, r6
 800591e:	464b      	mov	r3, r9
 8005920:	f7fa fccc 	bl	80002bc <__adddf3>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	f7fa fcc8 	bl	80002bc <__adddf3>
 800592c:	e5f1      	b.n	8005512 <__ieee754_acos+0x2a>
 800592e:	2000      	movs	r0, #0
 8005930:	2100      	movs	r1, #0
 8005932:	e5ee      	b.n	8005512 <__ieee754_acos+0x2a>
 8005934:	a116      	add	r1, pc, #88	; (adr r1, 8005990 <__ieee754_acos+0x4a8>)
 8005936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800593a:	e5ea      	b.n	8005512 <__ieee754_acos+0x2a>
 800593c:	f3af 8000 	nop.w
 8005940:	0dfdf709 	.word	0x0dfdf709
 8005944:	3f023de1 	.word	0x3f023de1
 8005948:	7501b288 	.word	0x7501b288
 800594c:	3f49efe0 	.word	0x3f49efe0
 8005950:	b5688f3b 	.word	0xb5688f3b
 8005954:	3fa48228 	.word	0x3fa48228
 8005958:	0e884455 	.word	0x0e884455
 800595c:	3fc9c155 	.word	0x3fc9c155
 8005960:	03eb6f7d 	.word	0x03eb6f7d
 8005964:	3fd4d612 	.word	0x3fd4d612
 8005968:	55555555 	.word	0x55555555
 800596c:	3fc55555 	.word	0x3fc55555
 8005970:	b12e9282 	.word	0xb12e9282
 8005974:	3fb3b8c5 	.word	0x3fb3b8c5
 8005978:	1b8d0159 	.word	0x1b8d0159
 800597c:	3fe6066c 	.word	0x3fe6066c
 8005980:	9c598ac8 	.word	0x9c598ac8
 8005984:	40002ae5 	.word	0x40002ae5
 8005988:	1c8a2d4b 	.word	0x1c8a2d4b
 800598c:	40033a27 	.word	0x40033a27
 8005990:	54442d18 	.word	0x54442d18
 8005994:	3ff921fb 	.word	0x3ff921fb
 8005998:	3ff00000 	.word	0x3ff00000
 800599c:	3fe00000 	.word	0x3fe00000

080059a0 <__ieee754_asin>:
 80059a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a4:	ec55 4b10 	vmov	r4, r5, d0
 80059a8:	4bcb      	ldr	r3, [pc, #812]	; (8005cd8 <__ieee754_asin+0x338>)
 80059aa:	b087      	sub	sp, #28
 80059ac:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80059b0:	429f      	cmp	r7, r3
 80059b2:	9501      	str	r5, [sp, #4]
 80059b4:	dd31      	ble.n	8005a1a <__ieee754_asin+0x7a>
 80059b6:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 80059ba:	ee10 3a10 	vmov	r3, s0
 80059be:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 80059c2:	433b      	orrs	r3, r7
 80059c4:	d117      	bne.n	80059f6 <__ieee754_asin+0x56>
 80059c6:	a3aa      	add	r3, pc, #680	; (adr r3, 8005c70 <__ieee754_asin+0x2d0>)
 80059c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059cc:	ee10 0a10 	vmov	r0, s0
 80059d0:	4629      	mov	r1, r5
 80059d2:	f7fa fe29 	bl	8000628 <__aeabi_dmul>
 80059d6:	a3a8      	add	r3, pc, #672	; (adr r3, 8005c78 <__ieee754_asin+0x2d8>)
 80059d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059dc:	4606      	mov	r6, r0
 80059de:	460f      	mov	r7, r1
 80059e0:	4620      	mov	r0, r4
 80059e2:	4629      	mov	r1, r5
 80059e4:	f7fa fe20 	bl	8000628 <__aeabi_dmul>
 80059e8:	4602      	mov	r2, r0
 80059ea:	460b      	mov	r3, r1
 80059ec:	4630      	mov	r0, r6
 80059ee:	4639      	mov	r1, r7
 80059f0:	f7fa fc64 	bl	80002bc <__adddf3>
 80059f4:	e00a      	b.n	8005a0c <__ieee754_asin+0x6c>
 80059f6:	ee10 2a10 	vmov	r2, s0
 80059fa:	462b      	mov	r3, r5
 80059fc:	4620      	mov	r0, r4
 80059fe:	4629      	mov	r1, r5
 8005a00:	f7fa fc5a 	bl	80002b8 <__aeabi_dsub>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	f7fa ff38 	bl	800087c <__aeabi_ddiv>
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	460d      	mov	r5, r1
 8005a10:	ec45 4b10 	vmov	d0, r4, r5
 8005a14:	b007      	add	sp, #28
 8005a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1a:	4bb0      	ldr	r3, [pc, #704]	; (8005cdc <__ieee754_asin+0x33c>)
 8005a1c:	429f      	cmp	r7, r3
 8005a1e:	dc11      	bgt.n	8005a44 <__ieee754_asin+0xa4>
 8005a20:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8005a24:	f280 80ae 	bge.w	8005b84 <__ieee754_asin+0x1e4>
 8005a28:	a395      	add	r3, pc, #596	; (adr r3, 8005c80 <__ieee754_asin+0x2e0>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	ee10 0a10 	vmov	r0, s0
 8005a32:	4629      	mov	r1, r5
 8005a34:	f7fa fc42 	bl	80002bc <__adddf3>
 8005a38:	2200      	movs	r2, #0
 8005a3a:	4ba9      	ldr	r3, [pc, #676]	; (8005ce0 <__ieee754_asin+0x340>)
 8005a3c:	f7fb f884 	bl	8000b48 <__aeabi_dcmpgt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d1e5      	bne.n	8005a10 <__ieee754_asin+0x70>
 8005a44:	ec45 4b10 	vmov	d0, r4, r5
 8005a48:	f001 fc02 	bl	8007250 <fabs>
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	ec53 2b10 	vmov	r2, r3, d0
 8005a52:	49a3      	ldr	r1, [pc, #652]	; (8005ce0 <__ieee754_asin+0x340>)
 8005a54:	f7fa fc30 	bl	80002b8 <__aeabi_dsub>
 8005a58:	2200      	movs	r2, #0
 8005a5a:	4ba2      	ldr	r3, [pc, #648]	; (8005ce4 <__ieee754_asin+0x344>)
 8005a5c:	f7fa fde4 	bl	8000628 <__aeabi_dmul>
 8005a60:	a389      	add	r3, pc, #548	; (adr r3, 8005c88 <__ieee754_asin+0x2e8>)
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	4604      	mov	r4, r0
 8005a68:	460d      	mov	r5, r1
 8005a6a:	f7fa fddd 	bl	8000628 <__aeabi_dmul>
 8005a6e:	a388      	add	r3, pc, #544	; (adr r3, 8005c90 <__ieee754_asin+0x2f0>)
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f7fa fc22 	bl	80002bc <__adddf3>
 8005a78:	4622      	mov	r2, r4
 8005a7a:	462b      	mov	r3, r5
 8005a7c:	f7fa fdd4 	bl	8000628 <__aeabi_dmul>
 8005a80:	a385      	add	r3, pc, #532	; (adr r3, 8005c98 <__ieee754_asin+0x2f8>)
 8005a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a86:	f7fa fc17 	bl	80002b8 <__aeabi_dsub>
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	f7fa fdcb 	bl	8000628 <__aeabi_dmul>
 8005a92:	a383      	add	r3, pc, #524	; (adr r3, 8005ca0 <__ieee754_asin+0x300>)
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f7fa fc10 	bl	80002bc <__adddf3>
 8005a9c:	4622      	mov	r2, r4
 8005a9e:	462b      	mov	r3, r5
 8005aa0:	f7fa fdc2 	bl	8000628 <__aeabi_dmul>
 8005aa4:	a380      	add	r3, pc, #512	; (adr r3, 8005ca8 <__ieee754_asin+0x308>)
 8005aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aaa:	f7fa fc05 	bl	80002b8 <__aeabi_dsub>
 8005aae:	4622      	mov	r2, r4
 8005ab0:	462b      	mov	r3, r5
 8005ab2:	f7fa fdb9 	bl	8000628 <__aeabi_dmul>
 8005ab6:	a37e      	add	r3, pc, #504	; (adr r3, 8005cb0 <__ieee754_asin+0x310>)
 8005ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abc:	f7fa fbfe 	bl	80002bc <__adddf3>
 8005ac0:	4622      	mov	r2, r4
 8005ac2:	462b      	mov	r3, r5
 8005ac4:	f7fa fdb0 	bl	8000628 <__aeabi_dmul>
 8005ac8:	a37b      	add	r3, pc, #492	; (adr r3, 8005cb8 <__ieee754_asin+0x318>)
 8005aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ace:	4680      	mov	r8, r0
 8005ad0:	4689      	mov	r9, r1
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	f7fa fda7 	bl	8000628 <__aeabi_dmul>
 8005ada:	a379      	add	r3, pc, #484	; (adr r3, 8005cc0 <__ieee754_asin+0x320>)
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	f7fa fbea 	bl	80002b8 <__aeabi_dsub>
 8005ae4:	4622      	mov	r2, r4
 8005ae6:	462b      	mov	r3, r5
 8005ae8:	f7fa fd9e 	bl	8000628 <__aeabi_dmul>
 8005aec:	a376      	add	r3, pc, #472	; (adr r3, 8005cc8 <__ieee754_asin+0x328>)
 8005aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af2:	f7fa fbe3 	bl	80002bc <__adddf3>
 8005af6:	4622      	mov	r2, r4
 8005af8:	462b      	mov	r3, r5
 8005afa:	f7fa fd95 	bl	8000628 <__aeabi_dmul>
 8005afe:	a374      	add	r3, pc, #464	; (adr r3, 8005cd0 <__ieee754_asin+0x330>)
 8005b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b04:	f7fa fbd8 	bl	80002b8 <__aeabi_dsub>
 8005b08:	4622      	mov	r2, r4
 8005b0a:	462b      	mov	r3, r5
 8005b0c:	f7fa fd8c 	bl	8000628 <__aeabi_dmul>
 8005b10:	4b73      	ldr	r3, [pc, #460]	; (8005ce0 <__ieee754_asin+0x340>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	f7fa fbd2 	bl	80002bc <__adddf3>
 8005b18:	ec45 4b10 	vmov	d0, r4, r5
 8005b1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b20:	f000 fc54 	bl	80063cc <__ieee754_sqrt>
 8005b24:	4b70      	ldr	r3, [pc, #448]	; (8005ce8 <__ieee754_asin+0x348>)
 8005b26:	429f      	cmp	r7, r3
 8005b28:	ec5b ab10 	vmov	sl, fp, d0
 8005b2c:	f340 80de 	ble.w	8005cec <__ieee754_asin+0x34c>
 8005b30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b34:	4640      	mov	r0, r8
 8005b36:	4649      	mov	r1, r9
 8005b38:	f7fa fea0 	bl	800087c <__aeabi_ddiv>
 8005b3c:	4652      	mov	r2, sl
 8005b3e:	465b      	mov	r3, fp
 8005b40:	f7fa fd72 	bl	8000628 <__aeabi_dmul>
 8005b44:	4652      	mov	r2, sl
 8005b46:	465b      	mov	r3, fp
 8005b48:	f7fa fbb8 	bl	80002bc <__adddf3>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	f7fa fbb4 	bl	80002bc <__adddf3>
 8005b54:	a348      	add	r3, pc, #288	; (adr r3, 8005c78 <__ieee754_asin+0x2d8>)
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	f7fa fbad 	bl	80002b8 <__aeabi_dsub>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	a143      	add	r1, pc, #268	; (adr r1, 8005c70 <__ieee754_asin+0x2d0>)
 8005b64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b68:	f7fa fba6 	bl	80002b8 <__aeabi_dsub>
 8005b6c:	9b01      	ldr	r3, [sp, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	bfdc      	itt	le
 8005b72:	4602      	movle	r2, r0
 8005b74:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8005b78:	4604      	mov	r4, r0
 8005b7a:	460d      	mov	r5, r1
 8005b7c:	bfdc      	itt	le
 8005b7e:	4614      	movle	r4, r2
 8005b80:	461d      	movle	r5, r3
 8005b82:	e745      	b.n	8005a10 <__ieee754_asin+0x70>
 8005b84:	ee10 2a10 	vmov	r2, s0
 8005b88:	ee10 0a10 	vmov	r0, s0
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	4629      	mov	r1, r5
 8005b90:	f7fa fd4a 	bl	8000628 <__aeabi_dmul>
 8005b94:	a33c      	add	r3, pc, #240	; (adr r3, 8005c88 <__ieee754_asin+0x2e8>)
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	4606      	mov	r6, r0
 8005b9c:	460f      	mov	r7, r1
 8005b9e:	f7fa fd43 	bl	8000628 <__aeabi_dmul>
 8005ba2:	a33b      	add	r3, pc, #236	; (adr r3, 8005c90 <__ieee754_asin+0x2f0>)
 8005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba8:	f7fa fb88 	bl	80002bc <__adddf3>
 8005bac:	4632      	mov	r2, r6
 8005bae:	463b      	mov	r3, r7
 8005bb0:	f7fa fd3a 	bl	8000628 <__aeabi_dmul>
 8005bb4:	a338      	add	r3, pc, #224	; (adr r3, 8005c98 <__ieee754_asin+0x2f8>)
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	f7fa fb7d 	bl	80002b8 <__aeabi_dsub>
 8005bbe:	4632      	mov	r2, r6
 8005bc0:	463b      	mov	r3, r7
 8005bc2:	f7fa fd31 	bl	8000628 <__aeabi_dmul>
 8005bc6:	a336      	add	r3, pc, #216	; (adr r3, 8005ca0 <__ieee754_asin+0x300>)
 8005bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bcc:	f7fa fb76 	bl	80002bc <__adddf3>
 8005bd0:	4632      	mov	r2, r6
 8005bd2:	463b      	mov	r3, r7
 8005bd4:	f7fa fd28 	bl	8000628 <__aeabi_dmul>
 8005bd8:	a333      	add	r3, pc, #204	; (adr r3, 8005ca8 <__ieee754_asin+0x308>)
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	f7fa fb6b 	bl	80002b8 <__aeabi_dsub>
 8005be2:	4632      	mov	r2, r6
 8005be4:	463b      	mov	r3, r7
 8005be6:	f7fa fd1f 	bl	8000628 <__aeabi_dmul>
 8005bea:	a331      	add	r3, pc, #196	; (adr r3, 8005cb0 <__ieee754_asin+0x310>)
 8005bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf0:	f7fa fb64 	bl	80002bc <__adddf3>
 8005bf4:	4632      	mov	r2, r6
 8005bf6:	463b      	mov	r3, r7
 8005bf8:	f7fa fd16 	bl	8000628 <__aeabi_dmul>
 8005bfc:	a32e      	add	r3, pc, #184	; (adr r3, 8005cb8 <__ieee754_asin+0x318>)
 8005bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c02:	4680      	mov	r8, r0
 8005c04:	4689      	mov	r9, r1
 8005c06:	4630      	mov	r0, r6
 8005c08:	4639      	mov	r1, r7
 8005c0a:	f7fa fd0d 	bl	8000628 <__aeabi_dmul>
 8005c0e:	a32c      	add	r3, pc, #176	; (adr r3, 8005cc0 <__ieee754_asin+0x320>)
 8005c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c14:	f7fa fb50 	bl	80002b8 <__aeabi_dsub>
 8005c18:	4632      	mov	r2, r6
 8005c1a:	463b      	mov	r3, r7
 8005c1c:	f7fa fd04 	bl	8000628 <__aeabi_dmul>
 8005c20:	a329      	add	r3, pc, #164	; (adr r3, 8005cc8 <__ieee754_asin+0x328>)
 8005c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c26:	f7fa fb49 	bl	80002bc <__adddf3>
 8005c2a:	4632      	mov	r2, r6
 8005c2c:	463b      	mov	r3, r7
 8005c2e:	f7fa fcfb 	bl	8000628 <__aeabi_dmul>
 8005c32:	a327      	add	r3, pc, #156	; (adr r3, 8005cd0 <__ieee754_asin+0x330>)
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	f7fa fb3e 	bl	80002b8 <__aeabi_dsub>
 8005c3c:	4632      	mov	r2, r6
 8005c3e:	463b      	mov	r3, r7
 8005c40:	f7fa fcf2 	bl	8000628 <__aeabi_dmul>
 8005c44:	2200      	movs	r2, #0
 8005c46:	4b26      	ldr	r3, [pc, #152]	; (8005ce0 <__ieee754_asin+0x340>)
 8005c48:	f7fa fb38 	bl	80002bc <__adddf3>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	460b      	mov	r3, r1
 8005c50:	4640      	mov	r0, r8
 8005c52:	4649      	mov	r1, r9
 8005c54:	f7fa fe12 	bl	800087c <__aeabi_ddiv>
 8005c58:	4622      	mov	r2, r4
 8005c5a:	462b      	mov	r3, r5
 8005c5c:	f7fa fce4 	bl	8000628 <__aeabi_dmul>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4620      	mov	r0, r4
 8005c66:	4629      	mov	r1, r5
 8005c68:	e6c2      	b.n	80059f0 <__ieee754_asin+0x50>
 8005c6a:	bf00      	nop
 8005c6c:	f3af 8000 	nop.w
 8005c70:	54442d18 	.word	0x54442d18
 8005c74:	3ff921fb 	.word	0x3ff921fb
 8005c78:	33145c07 	.word	0x33145c07
 8005c7c:	3c91a626 	.word	0x3c91a626
 8005c80:	8800759c 	.word	0x8800759c
 8005c84:	7e37e43c 	.word	0x7e37e43c
 8005c88:	0dfdf709 	.word	0x0dfdf709
 8005c8c:	3f023de1 	.word	0x3f023de1
 8005c90:	7501b288 	.word	0x7501b288
 8005c94:	3f49efe0 	.word	0x3f49efe0
 8005c98:	b5688f3b 	.word	0xb5688f3b
 8005c9c:	3fa48228 	.word	0x3fa48228
 8005ca0:	0e884455 	.word	0x0e884455
 8005ca4:	3fc9c155 	.word	0x3fc9c155
 8005ca8:	03eb6f7d 	.word	0x03eb6f7d
 8005cac:	3fd4d612 	.word	0x3fd4d612
 8005cb0:	55555555 	.word	0x55555555
 8005cb4:	3fc55555 	.word	0x3fc55555
 8005cb8:	b12e9282 	.word	0xb12e9282
 8005cbc:	3fb3b8c5 	.word	0x3fb3b8c5
 8005cc0:	1b8d0159 	.word	0x1b8d0159
 8005cc4:	3fe6066c 	.word	0x3fe6066c
 8005cc8:	9c598ac8 	.word	0x9c598ac8
 8005ccc:	40002ae5 	.word	0x40002ae5
 8005cd0:	1c8a2d4b 	.word	0x1c8a2d4b
 8005cd4:	40033a27 	.word	0x40033a27
 8005cd8:	3fefffff 	.word	0x3fefffff
 8005cdc:	3fdfffff 	.word	0x3fdfffff
 8005ce0:	3ff00000 	.word	0x3ff00000
 8005ce4:	3fe00000 	.word	0x3fe00000
 8005ce8:	3fef3332 	.word	0x3fef3332
 8005cec:	ee10 2a10 	vmov	r2, s0
 8005cf0:	ee10 0a10 	vmov	r0, s0
 8005cf4:	465b      	mov	r3, fp
 8005cf6:	4659      	mov	r1, fp
 8005cf8:	f7fa fae0 	bl	80002bc <__adddf3>
 8005cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa fdb8 	bl	800087c <__aeabi_ddiv>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d14:	f7fa fc88 	bl	8000628 <__aeabi_dmul>
 8005d18:	2600      	movs	r6, #0
 8005d1a:	4680      	mov	r8, r0
 8005d1c:	4689      	mov	r9, r1
 8005d1e:	4632      	mov	r2, r6
 8005d20:	465b      	mov	r3, fp
 8005d22:	4630      	mov	r0, r6
 8005d24:	4659      	mov	r1, fp
 8005d26:	f7fa fc7f 	bl	8000628 <__aeabi_dmul>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	4620      	mov	r0, r4
 8005d30:	4629      	mov	r1, r5
 8005d32:	f7fa fac1 	bl	80002b8 <__aeabi_dsub>
 8005d36:	4632      	mov	r2, r6
 8005d38:	4604      	mov	r4, r0
 8005d3a:	460d      	mov	r5, r1
 8005d3c:	465b      	mov	r3, fp
 8005d3e:	4650      	mov	r0, sl
 8005d40:	4659      	mov	r1, fp
 8005d42:	f7fa fabb 	bl	80002bc <__adddf3>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	4629      	mov	r1, r5
 8005d4e:	f7fa fd95 	bl	800087c <__aeabi_ddiv>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	f7fa fab1 	bl	80002bc <__adddf3>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	a114      	add	r1, pc, #80	; (adr r1, 8005db0 <__ieee754_asin+0x410>)
 8005d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d64:	f7fa faa8 	bl	80002b8 <__aeabi_dsub>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4640      	mov	r0, r8
 8005d6e:	4649      	mov	r1, r9
 8005d70:	f7fa faa2 	bl	80002b8 <__aeabi_dsub>
 8005d74:	465f      	mov	r7, fp
 8005d76:	4604      	mov	r4, r0
 8005d78:	460d      	mov	r5, r1
 8005d7a:	4632      	mov	r2, r6
 8005d7c:	465b      	mov	r3, fp
 8005d7e:	4630      	mov	r0, r6
 8005d80:	4639      	mov	r1, r7
 8005d82:	f7fa fa9b 	bl	80002bc <__adddf3>
 8005d86:	4602      	mov	r2, r0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	a10b      	add	r1, pc, #44	; (adr r1, 8005db8 <__ieee754_asin+0x418>)
 8005d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d90:	f7fa fa92 	bl	80002b8 <__aeabi_dsub>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4620      	mov	r0, r4
 8005d9a:	4629      	mov	r1, r5
 8005d9c:	f7fa fa8c 	bl	80002b8 <__aeabi_dsub>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	a104      	add	r1, pc, #16	; (adr r1, 8005db8 <__ieee754_asin+0x418>)
 8005da6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005daa:	e6dd      	b.n	8005b68 <__ieee754_asin+0x1c8>
 8005dac:	f3af 8000 	nop.w
 8005db0:	33145c07 	.word	0x33145c07
 8005db4:	3c91a626 	.word	0x3c91a626
 8005db8:	54442d18 	.word	0x54442d18
 8005dbc:	3fe921fb 	.word	0x3fe921fb

08005dc0 <__ieee754_fmod>:
 8005dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dc4:	ec53 2b11 	vmov	r2, r3, d1
 8005dc8:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8005dcc:	ea5e 0402 	orrs.w	r4, lr, r2
 8005dd0:	ec51 0b10 	vmov	r0, r1, d0
 8005dd4:	461e      	mov	r6, r3
 8005dd6:	ee11 5a10 	vmov	r5, s2
 8005dda:	4694      	mov	ip, r2
 8005ddc:	d00c      	beq.n	8005df8 <__ieee754_fmod+0x38>
 8005dde:	4c7a      	ldr	r4, [pc, #488]	; (8005fc8 <__ieee754_fmod+0x208>)
 8005de0:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8005de4:	45a0      	cmp	r8, r4
 8005de6:	4689      	mov	r9, r1
 8005de8:	dc06      	bgt.n	8005df8 <__ieee754_fmod+0x38>
 8005dea:	4254      	negs	r4, r2
 8005dec:	4314      	orrs	r4, r2
 8005dee:	4f77      	ldr	r7, [pc, #476]	; (8005fcc <__ieee754_fmod+0x20c>)
 8005df0:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 8005df4:	42bc      	cmp	r4, r7
 8005df6:	d909      	bls.n	8005e0c <__ieee754_fmod+0x4c>
 8005df8:	f7fa fc16 	bl	8000628 <__aeabi_dmul>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	460b      	mov	r3, r1
 8005e00:	f7fa fd3c 	bl	800087c <__aeabi_ddiv>
 8005e04:	ec41 0b10 	vmov	d0, r0, r1
 8005e08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e0c:	45f0      	cmp	r8, lr
 8005e0e:	ee10 2a10 	vmov	r2, s0
 8005e12:	4607      	mov	r7, r0
 8005e14:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 8005e18:	dc0a      	bgt.n	8005e30 <__ieee754_fmod+0x70>
 8005e1a:	dbf3      	blt.n	8005e04 <__ieee754_fmod+0x44>
 8005e1c:	42a8      	cmp	r0, r5
 8005e1e:	d3f1      	bcc.n	8005e04 <__ieee754_fmod+0x44>
 8005e20:	d106      	bne.n	8005e30 <__ieee754_fmod+0x70>
 8005e22:	496b      	ldr	r1, [pc, #428]	; (8005fd0 <__ieee754_fmod+0x210>)
 8005e24:	0fe4      	lsrs	r4, r4, #31
 8005e26:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8005e2a:	e9d4 0100 	ldrd	r0, r1, [r4]
 8005e2e:	e7e9      	b.n	8005e04 <__ieee754_fmod+0x44>
 8005e30:	4b68      	ldr	r3, [pc, #416]	; (8005fd4 <__ieee754_fmod+0x214>)
 8005e32:	4598      	cmp	r8, r3
 8005e34:	dc49      	bgt.n	8005eca <__ieee754_fmod+0x10a>
 8005e36:	f1b8 0f00 	cmp.w	r8, #0
 8005e3a:	d13d      	bne.n	8005eb8 <__ieee754_fmod+0xf8>
 8005e3c:	4866      	ldr	r0, [pc, #408]	; (8005fd8 <__ieee754_fmod+0x218>)
 8005e3e:	4611      	mov	r1, r2
 8005e40:	2900      	cmp	r1, #0
 8005e42:	dc36      	bgt.n	8005eb2 <__ieee754_fmod+0xf2>
 8005e44:	459e      	cmp	lr, r3
 8005e46:	dc51      	bgt.n	8005eec <__ieee754_fmod+0x12c>
 8005e48:	f1be 0f00 	cmp.w	lr, #0
 8005e4c:	d145      	bne.n	8005eda <__ieee754_fmod+0x11a>
 8005e4e:	4b62      	ldr	r3, [pc, #392]	; (8005fd8 <__ieee754_fmod+0x218>)
 8005e50:	4629      	mov	r1, r5
 8005e52:	2900      	cmp	r1, #0
 8005e54:	dc3e      	bgt.n	8005ed4 <__ieee754_fmod+0x114>
 8005e56:	4961      	ldr	r1, [pc, #388]	; (8005fdc <__ieee754_fmod+0x21c>)
 8005e58:	4288      	cmp	r0, r1
 8005e5a:	db4c      	blt.n	8005ef6 <__ieee754_fmod+0x136>
 8005e5c:	f3c9 0113 	ubfx	r1, r9, #0, #20
 8005e60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005e64:	4a5d      	ldr	r2, [pc, #372]	; (8005fdc <__ieee754_fmod+0x21c>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	db59      	blt.n	8005f1e <__ieee754_fmod+0x15e>
 8005e6a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8005e6e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8005e72:	1ac0      	subs	r0, r0, r3
 8005e74:	1b8a      	subs	r2, r1, r6
 8005e76:	eba7 050c 	sub.w	r5, r7, ip
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	d166      	bne.n	8005f4c <__ieee754_fmod+0x18c>
 8005e7e:	4567      	cmp	r7, ip
 8005e80:	bf38      	it	cc
 8005e82:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8005e86:	2a00      	cmp	r2, #0
 8005e88:	bfbc      	itt	lt
 8005e8a:	463d      	movlt	r5, r7
 8005e8c:	460a      	movlt	r2, r1
 8005e8e:	ea52 0105 	orrs.w	r1, r2, r5
 8005e92:	d0c6      	beq.n	8005e22 <__ieee754_fmod+0x62>
 8005e94:	494f      	ldr	r1, [pc, #316]	; (8005fd4 <__ieee754_fmod+0x214>)
 8005e96:	428a      	cmp	r2, r1
 8005e98:	dd6d      	ble.n	8005f76 <__ieee754_fmod+0x1b6>
 8005e9a:	4950      	ldr	r1, [pc, #320]	; (8005fdc <__ieee754_fmod+0x21c>)
 8005e9c:	428b      	cmp	r3, r1
 8005e9e:	db70      	blt.n	8005f82 <__ieee754_fmod+0x1c2>
 8005ea0:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 8005ea4:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8005ea8:	4314      	orrs	r4, r2
 8005eaa:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 8005eae:	4628      	mov	r0, r5
 8005eb0:	e7a8      	b.n	8005e04 <__ieee754_fmod+0x44>
 8005eb2:	3801      	subs	r0, #1
 8005eb4:	0049      	lsls	r1, r1, #1
 8005eb6:	e7c3      	b.n	8005e40 <__ieee754_fmod+0x80>
 8005eb8:	4848      	ldr	r0, [pc, #288]	; (8005fdc <__ieee754_fmod+0x21c>)
 8005eba:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 8005ebe:	0049      	lsls	r1, r1, #1
 8005ec0:	2900      	cmp	r1, #0
 8005ec2:	f100 30ff 	add.w	r0, r0, #4294967295
 8005ec6:	dcfa      	bgt.n	8005ebe <__ieee754_fmod+0xfe>
 8005ec8:	e7bc      	b.n	8005e44 <__ieee754_fmod+0x84>
 8005eca:	ea4f 5028 	mov.w	r0, r8, asr #20
 8005ece:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8005ed2:	e7b7      	b.n	8005e44 <__ieee754_fmod+0x84>
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	0049      	lsls	r1, r1, #1
 8005ed8:	e7bb      	b.n	8005e52 <__ieee754_fmod+0x92>
 8005eda:	4b40      	ldr	r3, [pc, #256]	; (8005fdc <__ieee754_fmod+0x21c>)
 8005edc:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 8005ee0:	0049      	lsls	r1, r1, #1
 8005ee2:	2900      	cmp	r1, #0
 8005ee4:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ee8:	dcfa      	bgt.n	8005ee0 <__ieee754_fmod+0x120>
 8005eea:	e7b4      	b.n	8005e56 <__ieee754_fmod+0x96>
 8005eec:	ea4f 532e 	mov.w	r3, lr, asr #20
 8005ef0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005ef4:	e7af      	b.n	8005e56 <__ieee754_fmod+0x96>
 8005ef6:	1a0f      	subs	r7, r1, r0
 8005ef8:	2f1f      	cmp	r7, #31
 8005efa:	dc0a      	bgt.n	8005f12 <__ieee754_fmod+0x152>
 8005efc:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 8005f00:	fa08 f807 	lsl.w	r8, r8, r7
 8005f04:	fa22 f101 	lsr.w	r1, r2, r1
 8005f08:	ea41 0108 	orr.w	r1, r1, r8
 8005f0c:	fa02 f707 	lsl.w	r7, r2, r7
 8005f10:	e7a8      	b.n	8005e64 <__ieee754_fmod+0xa4>
 8005f12:	4933      	ldr	r1, [pc, #204]	; (8005fe0 <__ieee754_fmod+0x220>)
 8005f14:	1a09      	subs	r1, r1, r0
 8005f16:	fa02 f101 	lsl.w	r1, r2, r1
 8005f1a:	2700      	movs	r7, #0
 8005f1c:	e7a2      	b.n	8005e64 <__ieee754_fmod+0xa4>
 8005f1e:	eba2 0c03 	sub.w	ip, r2, r3
 8005f22:	f1bc 0f1f 	cmp.w	ip, #31
 8005f26:	dc0a      	bgt.n	8005f3e <__ieee754_fmod+0x17e>
 8005f28:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 8005f2c:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005f30:	fa25 f606 	lsr.w	r6, r5, r6
 8005f34:	ea46 060e 	orr.w	r6, r6, lr
 8005f38:	fa05 fc0c 	lsl.w	ip, r5, ip
 8005f3c:	e799      	b.n	8005e72 <__ieee754_fmod+0xb2>
 8005f3e:	4e28      	ldr	r6, [pc, #160]	; (8005fe0 <__ieee754_fmod+0x220>)
 8005f40:	1af6      	subs	r6, r6, r3
 8005f42:	fa05 f606 	lsl.w	r6, r5, r6
 8005f46:	f04f 0c00 	mov.w	ip, #0
 8005f4a:	e792      	b.n	8005e72 <__ieee754_fmod+0xb2>
 8005f4c:	4567      	cmp	r7, ip
 8005f4e:	bf38      	it	cc
 8005f50:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8005f54:	2a00      	cmp	r2, #0
 8005f56:	da05      	bge.n	8005f64 <__ieee754_fmod+0x1a4>
 8005f58:	0ffa      	lsrs	r2, r7, #31
 8005f5a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8005f5e:	007f      	lsls	r7, r7, #1
 8005f60:	3801      	subs	r0, #1
 8005f62:	e787      	b.n	8005e74 <__ieee754_fmod+0xb4>
 8005f64:	ea52 0105 	orrs.w	r1, r2, r5
 8005f68:	f43f af5b 	beq.w	8005e22 <__ieee754_fmod+0x62>
 8005f6c:	0fe9      	lsrs	r1, r5, #31
 8005f6e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8005f72:	006f      	lsls	r7, r5, #1
 8005f74:	e7f4      	b.n	8005f60 <__ieee754_fmod+0x1a0>
 8005f76:	0fe8      	lsrs	r0, r5, #31
 8005f78:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8005f7c:	006d      	lsls	r5, r5, #1
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	e789      	b.n	8005e96 <__ieee754_fmod+0xd6>
 8005f82:	1ac9      	subs	r1, r1, r3
 8005f84:	2914      	cmp	r1, #20
 8005f86:	dc0a      	bgt.n	8005f9e <__ieee754_fmod+0x1de>
 8005f88:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8005f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f90:	40cd      	lsrs	r5, r1
 8005f92:	432b      	orrs	r3, r5
 8005f94:	410a      	asrs	r2, r1
 8005f96:	ea42 0104 	orr.w	r1, r2, r4
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	e732      	b.n	8005e04 <__ieee754_fmod+0x44>
 8005f9e:	291f      	cmp	r1, #31
 8005fa0:	dc07      	bgt.n	8005fb2 <__ieee754_fmod+0x1f2>
 8005fa2:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8005fa6:	40cd      	lsrs	r5, r1
 8005fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fac:	432b      	orrs	r3, r5
 8005fae:	4622      	mov	r2, r4
 8005fb0:	e7f1      	b.n	8005f96 <__ieee754_fmod+0x1d6>
 8005fb2:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8005fb6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8005fba:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8005fbe:	33e2      	adds	r3, #226	; 0xe2
 8005fc0:	fa42 f303 	asr.w	r3, r2, r3
 8005fc4:	e7f3      	b.n	8005fae <__ieee754_fmod+0x1ee>
 8005fc6:	bf00      	nop
 8005fc8:	7fefffff 	.word	0x7fefffff
 8005fcc:	7ff00000 	.word	0x7ff00000
 8005fd0:	08008b68 	.word	0x08008b68
 8005fd4:	000fffff 	.word	0x000fffff
 8005fd8:	fffffbed 	.word	0xfffffbed
 8005fdc:	fffffc02 	.word	0xfffffc02
 8005fe0:	fffffbe2 	.word	0xfffffbe2
 8005fe4:	00000000 	.word	0x00000000

08005fe8 <__ieee754_rem_pio2>:
 8005fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fec:	ec57 6b10 	vmov	r6, r7, d0
 8005ff0:	4bc3      	ldr	r3, [pc, #780]	; (8006300 <__ieee754_rem_pio2+0x318>)
 8005ff2:	b08d      	sub	sp, #52	; 0x34
 8005ff4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005ff8:	4598      	cmp	r8, r3
 8005ffa:	4604      	mov	r4, r0
 8005ffc:	9704      	str	r7, [sp, #16]
 8005ffe:	dc07      	bgt.n	8006010 <__ieee754_rem_pio2+0x28>
 8006000:	2200      	movs	r2, #0
 8006002:	2300      	movs	r3, #0
 8006004:	ed84 0b00 	vstr	d0, [r4]
 8006008:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800600c:	2500      	movs	r5, #0
 800600e:	e027      	b.n	8006060 <__ieee754_rem_pio2+0x78>
 8006010:	4bbc      	ldr	r3, [pc, #752]	; (8006304 <__ieee754_rem_pio2+0x31c>)
 8006012:	4598      	cmp	r8, r3
 8006014:	dc75      	bgt.n	8006102 <__ieee754_rem_pio2+0x11a>
 8006016:	9b04      	ldr	r3, [sp, #16]
 8006018:	4dbb      	ldr	r5, [pc, #748]	; (8006308 <__ieee754_rem_pio2+0x320>)
 800601a:	2b00      	cmp	r3, #0
 800601c:	ee10 0a10 	vmov	r0, s0
 8006020:	a3a9      	add	r3, pc, #676	; (adr r3, 80062c8 <__ieee754_rem_pio2+0x2e0>)
 8006022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006026:	4639      	mov	r1, r7
 8006028:	dd36      	ble.n	8006098 <__ieee754_rem_pio2+0xb0>
 800602a:	f7fa f945 	bl	80002b8 <__aeabi_dsub>
 800602e:	45a8      	cmp	r8, r5
 8006030:	4606      	mov	r6, r0
 8006032:	460f      	mov	r7, r1
 8006034:	d018      	beq.n	8006068 <__ieee754_rem_pio2+0x80>
 8006036:	a3a6      	add	r3, pc, #664	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x2e8>)
 8006038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603c:	f7fa f93c 	bl	80002b8 <__aeabi_dsub>
 8006040:	4602      	mov	r2, r0
 8006042:	460b      	mov	r3, r1
 8006044:	e9c4 2300 	strd	r2, r3, [r4]
 8006048:	4630      	mov	r0, r6
 800604a:	4639      	mov	r1, r7
 800604c:	f7fa f934 	bl	80002b8 <__aeabi_dsub>
 8006050:	a39f      	add	r3, pc, #636	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x2e8>)
 8006052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006056:	f7fa f92f 	bl	80002b8 <__aeabi_dsub>
 800605a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800605e:	2501      	movs	r5, #1
 8006060:	4628      	mov	r0, r5
 8006062:	b00d      	add	sp, #52	; 0x34
 8006064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006068:	a39b      	add	r3, pc, #620	; (adr r3, 80062d8 <__ieee754_rem_pio2+0x2f0>)
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	f7fa f923 	bl	80002b8 <__aeabi_dsub>
 8006072:	a39b      	add	r3, pc, #620	; (adr r3, 80062e0 <__ieee754_rem_pio2+0x2f8>)
 8006074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006078:	4606      	mov	r6, r0
 800607a:	460f      	mov	r7, r1
 800607c:	f7fa f91c 	bl	80002b8 <__aeabi_dsub>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	e9c4 2300 	strd	r2, r3, [r4]
 8006088:	4630      	mov	r0, r6
 800608a:	4639      	mov	r1, r7
 800608c:	f7fa f914 	bl	80002b8 <__aeabi_dsub>
 8006090:	a393      	add	r3, pc, #588	; (adr r3, 80062e0 <__ieee754_rem_pio2+0x2f8>)
 8006092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006096:	e7de      	b.n	8006056 <__ieee754_rem_pio2+0x6e>
 8006098:	f7fa f910 	bl	80002bc <__adddf3>
 800609c:	45a8      	cmp	r8, r5
 800609e:	4606      	mov	r6, r0
 80060a0:	460f      	mov	r7, r1
 80060a2:	d016      	beq.n	80060d2 <__ieee754_rem_pio2+0xea>
 80060a4:	a38a      	add	r3, pc, #552	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x2e8>)
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	f7fa f907 	bl	80002bc <__adddf3>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	e9c4 2300 	strd	r2, r3, [r4]
 80060b6:	4630      	mov	r0, r6
 80060b8:	4639      	mov	r1, r7
 80060ba:	f7fa f8fd 	bl	80002b8 <__aeabi_dsub>
 80060be:	a384      	add	r3, pc, #528	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x2e8>)
 80060c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c4:	f7fa f8fa 	bl	80002bc <__adddf3>
 80060c8:	f04f 35ff 	mov.w	r5, #4294967295
 80060cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80060d0:	e7c6      	b.n	8006060 <__ieee754_rem_pio2+0x78>
 80060d2:	a381      	add	r3, pc, #516	; (adr r3, 80062d8 <__ieee754_rem_pio2+0x2f0>)
 80060d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d8:	f7fa f8f0 	bl	80002bc <__adddf3>
 80060dc:	a380      	add	r3, pc, #512	; (adr r3, 80062e0 <__ieee754_rem_pio2+0x2f8>)
 80060de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e2:	4606      	mov	r6, r0
 80060e4:	460f      	mov	r7, r1
 80060e6:	f7fa f8e9 	bl	80002bc <__adddf3>
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	e9c4 2300 	strd	r2, r3, [r4]
 80060f2:	4630      	mov	r0, r6
 80060f4:	4639      	mov	r1, r7
 80060f6:	f7fa f8df 	bl	80002b8 <__aeabi_dsub>
 80060fa:	a379      	add	r3, pc, #484	; (adr r3, 80062e0 <__ieee754_rem_pio2+0x2f8>)
 80060fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006100:	e7e0      	b.n	80060c4 <__ieee754_rem_pio2+0xdc>
 8006102:	4b82      	ldr	r3, [pc, #520]	; (800630c <__ieee754_rem_pio2+0x324>)
 8006104:	4598      	cmp	r8, r3
 8006106:	f300 80d0 	bgt.w	80062aa <__ieee754_rem_pio2+0x2c2>
 800610a:	f001 f8a1 	bl	8007250 <fabs>
 800610e:	ec57 6b10 	vmov	r6, r7, d0
 8006112:	ee10 0a10 	vmov	r0, s0
 8006116:	a374      	add	r3, pc, #464	; (adr r3, 80062e8 <__ieee754_rem_pio2+0x300>)
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	4639      	mov	r1, r7
 800611e:	f7fa fa83 	bl	8000628 <__aeabi_dmul>
 8006122:	2200      	movs	r2, #0
 8006124:	4b7a      	ldr	r3, [pc, #488]	; (8006310 <__ieee754_rem_pio2+0x328>)
 8006126:	f7fa f8c9 	bl	80002bc <__adddf3>
 800612a:	f7fa fd2d 	bl	8000b88 <__aeabi_d2iz>
 800612e:	4605      	mov	r5, r0
 8006130:	f7fa fa10 	bl	8000554 <__aeabi_i2d>
 8006134:	a364      	add	r3, pc, #400	; (adr r3, 80062c8 <__ieee754_rem_pio2+0x2e0>)
 8006136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800613e:	f7fa fa73 	bl	8000628 <__aeabi_dmul>
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	4630      	mov	r0, r6
 8006148:	4639      	mov	r1, r7
 800614a:	f7fa f8b5 	bl	80002b8 <__aeabi_dsub>
 800614e:	a360      	add	r3, pc, #384	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x2e8>)
 8006150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006154:	4682      	mov	sl, r0
 8006156:	468b      	mov	fp, r1
 8006158:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800615c:	f7fa fa64 	bl	8000628 <__aeabi_dmul>
 8006160:	2d1f      	cmp	r5, #31
 8006162:	4606      	mov	r6, r0
 8006164:	460f      	mov	r7, r1
 8006166:	dc0c      	bgt.n	8006182 <__ieee754_rem_pio2+0x19a>
 8006168:	1e6a      	subs	r2, r5, #1
 800616a:	4b6a      	ldr	r3, [pc, #424]	; (8006314 <__ieee754_rem_pio2+0x32c>)
 800616c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006170:	4543      	cmp	r3, r8
 8006172:	d006      	beq.n	8006182 <__ieee754_rem_pio2+0x19a>
 8006174:	4632      	mov	r2, r6
 8006176:	463b      	mov	r3, r7
 8006178:	4650      	mov	r0, sl
 800617a:	4659      	mov	r1, fp
 800617c:	f7fa f89c 	bl	80002b8 <__aeabi_dsub>
 8006180:	e00e      	b.n	80061a0 <__ieee754_rem_pio2+0x1b8>
 8006182:	4632      	mov	r2, r6
 8006184:	463b      	mov	r3, r7
 8006186:	4650      	mov	r0, sl
 8006188:	4659      	mov	r1, fp
 800618a:	f7fa f895 	bl	80002b8 <__aeabi_dsub>
 800618e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006192:	9305      	str	r3, [sp, #20]
 8006194:	9a05      	ldr	r2, [sp, #20]
 8006196:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b10      	cmp	r3, #16
 800619e:	dc02      	bgt.n	80061a6 <__ieee754_rem_pio2+0x1be>
 80061a0:	e9c4 0100 	strd	r0, r1, [r4]
 80061a4:	e039      	b.n	800621a <__ieee754_rem_pio2+0x232>
 80061a6:	a34c      	add	r3, pc, #304	; (adr r3, 80062d8 <__ieee754_rem_pio2+0x2f0>)
 80061a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061b0:	f7fa fa3a 	bl	8000628 <__aeabi_dmul>
 80061b4:	4606      	mov	r6, r0
 80061b6:	460f      	mov	r7, r1
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4650      	mov	r0, sl
 80061be:	4659      	mov	r1, fp
 80061c0:	f7fa f87a 	bl	80002b8 <__aeabi_dsub>
 80061c4:	4602      	mov	r2, r0
 80061c6:	460b      	mov	r3, r1
 80061c8:	4680      	mov	r8, r0
 80061ca:	4689      	mov	r9, r1
 80061cc:	4650      	mov	r0, sl
 80061ce:	4659      	mov	r1, fp
 80061d0:	f7fa f872 	bl	80002b8 <__aeabi_dsub>
 80061d4:	4632      	mov	r2, r6
 80061d6:	463b      	mov	r3, r7
 80061d8:	f7fa f86e 	bl	80002b8 <__aeabi_dsub>
 80061dc:	a340      	add	r3, pc, #256	; (adr r3, 80062e0 <__ieee754_rem_pio2+0x2f8>)
 80061de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e2:	4606      	mov	r6, r0
 80061e4:	460f      	mov	r7, r1
 80061e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061ea:	f7fa fa1d 	bl	8000628 <__aeabi_dmul>
 80061ee:	4632      	mov	r2, r6
 80061f0:	463b      	mov	r3, r7
 80061f2:	f7fa f861 	bl	80002b8 <__aeabi_dsub>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4606      	mov	r6, r0
 80061fc:	460f      	mov	r7, r1
 80061fe:	4640      	mov	r0, r8
 8006200:	4649      	mov	r1, r9
 8006202:	f7fa f859 	bl	80002b8 <__aeabi_dsub>
 8006206:	9a05      	ldr	r2, [sp, #20]
 8006208:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b31      	cmp	r3, #49	; 0x31
 8006210:	dc20      	bgt.n	8006254 <__ieee754_rem_pio2+0x26c>
 8006212:	e9c4 0100 	strd	r0, r1, [r4]
 8006216:	46c2      	mov	sl, r8
 8006218:	46cb      	mov	fp, r9
 800621a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800621e:	4650      	mov	r0, sl
 8006220:	4642      	mov	r2, r8
 8006222:	464b      	mov	r3, r9
 8006224:	4659      	mov	r1, fp
 8006226:	f7fa f847 	bl	80002b8 <__aeabi_dsub>
 800622a:	463b      	mov	r3, r7
 800622c:	4632      	mov	r2, r6
 800622e:	f7fa f843 	bl	80002b8 <__aeabi_dsub>
 8006232:	9b04      	ldr	r3, [sp, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800623a:	f6bf af11 	bge.w	8006060 <__ieee754_rem_pio2+0x78>
 800623e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006242:	6063      	str	r3, [r4, #4]
 8006244:	f8c4 8000 	str.w	r8, [r4]
 8006248:	60a0      	str	r0, [r4, #8]
 800624a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800624e:	60e3      	str	r3, [r4, #12]
 8006250:	426d      	negs	r5, r5
 8006252:	e705      	b.n	8006060 <__ieee754_rem_pio2+0x78>
 8006254:	a326      	add	r3, pc, #152	; (adr r3, 80062f0 <__ieee754_rem_pio2+0x308>)
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800625e:	f7fa f9e3 	bl	8000628 <__aeabi_dmul>
 8006262:	4606      	mov	r6, r0
 8006264:	460f      	mov	r7, r1
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4640      	mov	r0, r8
 800626c:	4649      	mov	r1, r9
 800626e:	f7fa f823 	bl	80002b8 <__aeabi_dsub>
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	4682      	mov	sl, r0
 8006278:	468b      	mov	fp, r1
 800627a:	4640      	mov	r0, r8
 800627c:	4649      	mov	r1, r9
 800627e:	f7fa f81b 	bl	80002b8 <__aeabi_dsub>
 8006282:	4632      	mov	r2, r6
 8006284:	463b      	mov	r3, r7
 8006286:	f7fa f817 	bl	80002b8 <__aeabi_dsub>
 800628a:	a31b      	add	r3, pc, #108	; (adr r3, 80062f8 <__ieee754_rem_pio2+0x310>)
 800628c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006290:	4606      	mov	r6, r0
 8006292:	460f      	mov	r7, r1
 8006294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006298:	f7fa f9c6 	bl	8000628 <__aeabi_dmul>
 800629c:	4632      	mov	r2, r6
 800629e:	463b      	mov	r3, r7
 80062a0:	f7fa f80a 	bl	80002b8 <__aeabi_dsub>
 80062a4:	4606      	mov	r6, r0
 80062a6:	460f      	mov	r7, r1
 80062a8:	e764      	b.n	8006174 <__ieee754_rem_pio2+0x18c>
 80062aa:	4b1b      	ldr	r3, [pc, #108]	; (8006318 <__ieee754_rem_pio2+0x330>)
 80062ac:	4598      	cmp	r8, r3
 80062ae:	dd35      	ble.n	800631c <__ieee754_rem_pio2+0x334>
 80062b0:	ee10 2a10 	vmov	r2, s0
 80062b4:	463b      	mov	r3, r7
 80062b6:	4630      	mov	r0, r6
 80062b8:	4639      	mov	r1, r7
 80062ba:	f7f9 fffd 	bl	80002b8 <__aeabi_dsub>
 80062be:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80062c2:	e9c4 0100 	strd	r0, r1, [r4]
 80062c6:	e6a1      	b.n	800600c <__ieee754_rem_pio2+0x24>
 80062c8:	54400000 	.word	0x54400000
 80062cc:	3ff921fb 	.word	0x3ff921fb
 80062d0:	1a626331 	.word	0x1a626331
 80062d4:	3dd0b461 	.word	0x3dd0b461
 80062d8:	1a600000 	.word	0x1a600000
 80062dc:	3dd0b461 	.word	0x3dd0b461
 80062e0:	2e037073 	.word	0x2e037073
 80062e4:	3ba3198a 	.word	0x3ba3198a
 80062e8:	6dc9c883 	.word	0x6dc9c883
 80062ec:	3fe45f30 	.word	0x3fe45f30
 80062f0:	2e000000 	.word	0x2e000000
 80062f4:	3ba3198a 	.word	0x3ba3198a
 80062f8:	252049c1 	.word	0x252049c1
 80062fc:	397b839a 	.word	0x397b839a
 8006300:	3fe921fb 	.word	0x3fe921fb
 8006304:	4002d97b 	.word	0x4002d97b
 8006308:	3ff921fb 	.word	0x3ff921fb
 800630c:	413921fb 	.word	0x413921fb
 8006310:	3fe00000 	.word	0x3fe00000
 8006314:	08008b78 	.word	0x08008b78
 8006318:	7fefffff 	.word	0x7fefffff
 800631c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006320:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8006324:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006328:	4630      	mov	r0, r6
 800632a:	460f      	mov	r7, r1
 800632c:	f7fa fc2c 	bl	8000b88 <__aeabi_d2iz>
 8006330:	f7fa f910 	bl	8000554 <__aeabi_i2d>
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	4630      	mov	r0, r6
 800633a:	4639      	mov	r1, r7
 800633c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006340:	f7f9 ffba 	bl	80002b8 <__aeabi_dsub>
 8006344:	2200      	movs	r2, #0
 8006346:	4b1f      	ldr	r3, [pc, #124]	; (80063c4 <__ieee754_rem_pio2+0x3dc>)
 8006348:	f7fa f96e 	bl	8000628 <__aeabi_dmul>
 800634c:	460f      	mov	r7, r1
 800634e:	4606      	mov	r6, r0
 8006350:	f7fa fc1a 	bl	8000b88 <__aeabi_d2iz>
 8006354:	f7fa f8fe 	bl	8000554 <__aeabi_i2d>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4630      	mov	r0, r6
 800635e:	4639      	mov	r1, r7
 8006360:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006364:	f7f9 ffa8 	bl	80002b8 <__aeabi_dsub>
 8006368:	2200      	movs	r2, #0
 800636a:	4b16      	ldr	r3, [pc, #88]	; (80063c4 <__ieee754_rem_pio2+0x3dc>)
 800636c:	f7fa f95c 	bl	8000628 <__aeabi_dmul>
 8006370:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006374:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8006378:	f04f 0803 	mov.w	r8, #3
 800637c:	2600      	movs	r6, #0
 800637e:	2700      	movs	r7, #0
 8006380:	4632      	mov	r2, r6
 8006382:	463b      	mov	r3, r7
 8006384:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006388:	f108 3aff 	add.w	sl, r8, #4294967295
 800638c:	f7fa fbb4 	bl	8000af8 <__aeabi_dcmpeq>
 8006390:	b9b0      	cbnz	r0, 80063c0 <__ieee754_rem_pio2+0x3d8>
 8006392:	4b0d      	ldr	r3, [pc, #52]	; (80063c8 <__ieee754_rem_pio2+0x3e0>)
 8006394:	9301      	str	r3, [sp, #4]
 8006396:	2302      	movs	r3, #2
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	462a      	mov	r2, r5
 800639c:	4643      	mov	r3, r8
 800639e:	4621      	mov	r1, r4
 80063a0:	a806      	add	r0, sp, #24
 80063a2:	f000 f98d 	bl	80066c0 <__kernel_rem_pio2>
 80063a6:	9b04      	ldr	r3, [sp, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	4605      	mov	r5, r0
 80063ac:	f6bf ae58 	bge.w	8006060 <__ieee754_rem_pio2+0x78>
 80063b0:	6863      	ldr	r3, [r4, #4]
 80063b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80063b6:	6063      	str	r3, [r4, #4]
 80063b8:	68e3      	ldr	r3, [r4, #12]
 80063ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80063be:	e746      	b.n	800624e <__ieee754_rem_pio2+0x266>
 80063c0:	46d0      	mov	r8, sl
 80063c2:	e7dd      	b.n	8006380 <__ieee754_rem_pio2+0x398>
 80063c4:	41700000 	.word	0x41700000
 80063c8:	08008bf8 	.word	0x08008bf8

080063cc <__ieee754_sqrt>:
 80063cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063d0:	4955      	ldr	r1, [pc, #340]	; (8006528 <__ieee754_sqrt+0x15c>)
 80063d2:	ec55 4b10 	vmov	r4, r5, d0
 80063d6:	43a9      	bics	r1, r5
 80063d8:	462b      	mov	r3, r5
 80063da:	462a      	mov	r2, r5
 80063dc:	d112      	bne.n	8006404 <__ieee754_sqrt+0x38>
 80063de:	ee10 2a10 	vmov	r2, s0
 80063e2:	ee10 0a10 	vmov	r0, s0
 80063e6:	4629      	mov	r1, r5
 80063e8:	f7fa f91e 	bl	8000628 <__aeabi_dmul>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4620      	mov	r0, r4
 80063f2:	4629      	mov	r1, r5
 80063f4:	f7f9 ff62 	bl	80002bc <__adddf3>
 80063f8:	4604      	mov	r4, r0
 80063fa:	460d      	mov	r5, r1
 80063fc:	ec45 4b10 	vmov	d0, r4, r5
 8006400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006404:	2d00      	cmp	r5, #0
 8006406:	ee10 0a10 	vmov	r0, s0
 800640a:	4621      	mov	r1, r4
 800640c:	dc0f      	bgt.n	800642e <__ieee754_sqrt+0x62>
 800640e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006412:	4330      	orrs	r0, r6
 8006414:	d0f2      	beq.n	80063fc <__ieee754_sqrt+0x30>
 8006416:	b155      	cbz	r5, 800642e <__ieee754_sqrt+0x62>
 8006418:	ee10 2a10 	vmov	r2, s0
 800641c:	4620      	mov	r0, r4
 800641e:	4629      	mov	r1, r5
 8006420:	f7f9 ff4a 	bl	80002b8 <__aeabi_dsub>
 8006424:	4602      	mov	r2, r0
 8006426:	460b      	mov	r3, r1
 8006428:	f7fa fa28 	bl	800087c <__aeabi_ddiv>
 800642c:	e7e4      	b.n	80063f8 <__ieee754_sqrt+0x2c>
 800642e:	151b      	asrs	r3, r3, #20
 8006430:	d073      	beq.n	800651a <__ieee754_sqrt+0x14e>
 8006432:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006436:	07dd      	lsls	r5, r3, #31
 8006438:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800643c:	bf48      	it	mi
 800643e:	0fc8      	lsrmi	r0, r1, #31
 8006440:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006444:	bf44      	itt	mi
 8006446:	0049      	lslmi	r1, r1, #1
 8006448:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800644c:	2500      	movs	r5, #0
 800644e:	1058      	asrs	r0, r3, #1
 8006450:	0fcb      	lsrs	r3, r1, #31
 8006452:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8006456:	0049      	lsls	r1, r1, #1
 8006458:	2316      	movs	r3, #22
 800645a:	462c      	mov	r4, r5
 800645c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006460:	19a7      	adds	r7, r4, r6
 8006462:	4297      	cmp	r7, r2
 8006464:	bfde      	ittt	le
 8006466:	19bc      	addle	r4, r7, r6
 8006468:	1bd2      	suble	r2, r2, r7
 800646a:	19ad      	addle	r5, r5, r6
 800646c:	0fcf      	lsrs	r7, r1, #31
 800646e:	3b01      	subs	r3, #1
 8006470:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8006474:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006478:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800647c:	d1f0      	bne.n	8006460 <__ieee754_sqrt+0x94>
 800647e:	f04f 0c20 	mov.w	ip, #32
 8006482:	469e      	mov	lr, r3
 8006484:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006488:	42a2      	cmp	r2, r4
 800648a:	eb06 070e 	add.w	r7, r6, lr
 800648e:	dc02      	bgt.n	8006496 <__ieee754_sqrt+0xca>
 8006490:	d112      	bne.n	80064b8 <__ieee754_sqrt+0xec>
 8006492:	428f      	cmp	r7, r1
 8006494:	d810      	bhi.n	80064b8 <__ieee754_sqrt+0xec>
 8006496:	2f00      	cmp	r7, #0
 8006498:	eb07 0e06 	add.w	lr, r7, r6
 800649c:	da42      	bge.n	8006524 <__ieee754_sqrt+0x158>
 800649e:	f1be 0f00 	cmp.w	lr, #0
 80064a2:	db3f      	blt.n	8006524 <__ieee754_sqrt+0x158>
 80064a4:	f104 0801 	add.w	r8, r4, #1
 80064a8:	1b12      	subs	r2, r2, r4
 80064aa:	428f      	cmp	r7, r1
 80064ac:	bf88      	it	hi
 80064ae:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80064b2:	1bc9      	subs	r1, r1, r7
 80064b4:	4433      	add	r3, r6
 80064b6:	4644      	mov	r4, r8
 80064b8:	0052      	lsls	r2, r2, #1
 80064ba:	f1bc 0c01 	subs.w	ip, ip, #1
 80064be:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80064c2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80064c6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80064ca:	d1dd      	bne.n	8006488 <__ieee754_sqrt+0xbc>
 80064cc:	430a      	orrs	r2, r1
 80064ce:	d006      	beq.n	80064de <__ieee754_sqrt+0x112>
 80064d0:	1c5c      	adds	r4, r3, #1
 80064d2:	bf13      	iteet	ne
 80064d4:	3301      	addne	r3, #1
 80064d6:	3501      	addeq	r5, #1
 80064d8:	4663      	moveq	r3, ip
 80064da:	f023 0301 	bicne.w	r3, r3, #1
 80064de:	106a      	asrs	r2, r5, #1
 80064e0:	085b      	lsrs	r3, r3, #1
 80064e2:	07e9      	lsls	r1, r5, #31
 80064e4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80064e8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80064ec:	bf48      	it	mi
 80064ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80064f2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80064f6:	461c      	mov	r4, r3
 80064f8:	e780      	b.n	80063fc <__ieee754_sqrt+0x30>
 80064fa:	0aca      	lsrs	r2, r1, #11
 80064fc:	3815      	subs	r0, #21
 80064fe:	0549      	lsls	r1, r1, #21
 8006500:	2a00      	cmp	r2, #0
 8006502:	d0fa      	beq.n	80064fa <__ieee754_sqrt+0x12e>
 8006504:	02d6      	lsls	r6, r2, #11
 8006506:	d50a      	bpl.n	800651e <__ieee754_sqrt+0x152>
 8006508:	f1c3 0420 	rsb	r4, r3, #32
 800650c:	fa21 f404 	lsr.w	r4, r1, r4
 8006510:	1e5d      	subs	r5, r3, #1
 8006512:	4099      	lsls	r1, r3
 8006514:	4322      	orrs	r2, r4
 8006516:	1b43      	subs	r3, r0, r5
 8006518:	e78b      	b.n	8006432 <__ieee754_sqrt+0x66>
 800651a:	4618      	mov	r0, r3
 800651c:	e7f0      	b.n	8006500 <__ieee754_sqrt+0x134>
 800651e:	0052      	lsls	r2, r2, #1
 8006520:	3301      	adds	r3, #1
 8006522:	e7ef      	b.n	8006504 <__ieee754_sqrt+0x138>
 8006524:	46a0      	mov	r8, r4
 8006526:	e7bf      	b.n	80064a8 <__ieee754_sqrt+0xdc>
 8006528:	7ff00000 	.word	0x7ff00000
 800652c:	00000000 	.word	0x00000000

08006530 <__kernel_cos>:
 8006530:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006534:	ec59 8b10 	vmov	r8, r9, d0
 8006538:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800653c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8006540:	ed2d 8b02 	vpush	{d8}
 8006544:	eeb0 8a41 	vmov.f32	s16, s2
 8006548:	eef0 8a61 	vmov.f32	s17, s3
 800654c:	da07      	bge.n	800655e <__kernel_cos+0x2e>
 800654e:	ee10 0a10 	vmov	r0, s0
 8006552:	4649      	mov	r1, r9
 8006554:	f7fa fb18 	bl	8000b88 <__aeabi_d2iz>
 8006558:	2800      	cmp	r0, #0
 800655a:	f000 8089 	beq.w	8006670 <__kernel_cos+0x140>
 800655e:	4642      	mov	r2, r8
 8006560:	464b      	mov	r3, r9
 8006562:	4640      	mov	r0, r8
 8006564:	4649      	mov	r1, r9
 8006566:	f7fa f85f 	bl	8000628 <__aeabi_dmul>
 800656a:	2200      	movs	r2, #0
 800656c:	4b4e      	ldr	r3, [pc, #312]	; (80066a8 <__kernel_cos+0x178>)
 800656e:	4604      	mov	r4, r0
 8006570:	460d      	mov	r5, r1
 8006572:	f7fa f859 	bl	8000628 <__aeabi_dmul>
 8006576:	a340      	add	r3, pc, #256	; (adr r3, 8006678 <__kernel_cos+0x148>)
 8006578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657c:	4682      	mov	sl, r0
 800657e:	468b      	mov	fp, r1
 8006580:	4620      	mov	r0, r4
 8006582:	4629      	mov	r1, r5
 8006584:	f7fa f850 	bl	8000628 <__aeabi_dmul>
 8006588:	a33d      	add	r3, pc, #244	; (adr r3, 8006680 <__kernel_cos+0x150>)
 800658a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658e:	f7f9 fe95 	bl	80002bc <__adddf3>
 8006592:	4622      	mov	r2, r4
 8006594:	462b      	mov	r3, r5
 8006596:	f7fa f847 	bl	8000628 <__aeabi_dmul>
 800659a:	a33b      	add	r3, pc, #236	; (adr r3, 8006688 <__kernel_cos+0x158>)
 800659c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a0:	f7f9 fe8a 	bl	80002b8 <__aeabi_dsub>
 80065a4:	4622      	mov	r2, r4
 80065a6:	462b      	mov	r3, r5
 80065a8:	f7fa f83e 	bl	8000628 <__aeabi_dmul>
 80065ac:	a338      	add	r3, pc, #224	; (adr r3, 8006690 <__kernel_cos+0x160>)
 80065ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b2:	f7f9 fe83 	bl	80002bc <__adddf3>
 80065b6:	4622      	mov	r2, r4
 80065b8:	462b      	mov	r3, r5
 80065ba:	f7fa f835 	bl	8000628 <__aeabi_dmul>
 80065be:	a336      	add	r3, pc, #216	; (adr r3, 8006698 <__kernel_cos+0x168>)
 80065c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c4:	f7f9 fe78 	bl	80002b8 <__aeabi_dsub>
 80065c8:	4622      	mov	r2, r4
 80065ca:	462b      	mov	r3, r5
 80065cc:	f7fa f82c 	bl	8000628 <__aeabi_dmul>
 80065d0:	a333      	add	r3, pc, #204	; (adr r3, 80066a0 <__kernel_cos+0x170>)
 80065d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d6:	f7f9 fe71 	bl	80002bc <__adddf3>
 80065da:	4622      	mov	r2, r4
 80065dc:	462b      	mov	r3, r5
 80065de:	f7fa f823 	bl	8000628 <__aeabi_dmul>
 80065e2:	4622      	mov	r2, r4
 80065e4:	462b      	mov	r3, r5
 80065e6:	f7fa f81f 	bl	8000628 <__aeabi_dmul>
 80065ea:	ec53 2b18 	vmov	r2, r3, d8
 80065ee:	4604      	mov	r4, r0
 80065f0:	460d      	mov	r5, r1
 80065f2:	4640      	mov	r0, r8
 80065f4:	4649      	mov	r1, r9
 80065f6:	f7fa f817 	bl	8000628 <__aeabi_dmul>
 80065fa:	460b      	mov	r3, r1
 80065fc:	4602      	mov	r2, r0
 80065fe:	4629      	mov	r1, r5
 8006600:	4620      	mov	r0, r4
 8006602:	f7f9 fe59 	bl	80002b8 <__aeabi_dsub>
 8006606:	4b29      	ldr	r3, [pc, #164]	; (80066ac <__kernel_cos+0x17c>)
 8006608:	429e      	cmp	r6, r3
 800660a:	4680      	mov	r8, r0
 800660c:	4689      	mov	r9, r1
 800660e:	dc11      	bgt.n	8006634 <__kernel_cos+0x104>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	4650      	mov	r0, sl
 8006616:	4659      	mov	r1, fp
 8006618:	f7f9 fe4e 	bl	80002b8 <__aeabi_dsub>
 800661c:	460b      	mov	r3, r1
 800661e:	4924      	ldr	r1, [pc, #144]	; (80066b0 <__kernel_cos+0x180>)
 8006620:	4602      	mov	r2, r0
 8006622:	2000      	movs	r0, #0
 8006624:	f7f9 fe48 	bl	80002b8 <__aeabi_dsub>
 8006628:	ecbd 8b02 	vpop	{d8}
 800662c:	ec41 0b10 	vmov	d0, r0, r1
 8006630:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006634:	4b1f      	ldr	r3, [pc, #124]	; (80066b4 <__kernel_cos+0x184>)
 8006636:	491e      	ldr	r1, [pc, #120]	; (80066b0 <__kernel_cos+0x180>)
 8006638:	429e      	cmp	r6, r3
 800663a:	bfcc      	ite	gt
 800663c:	4d1e      	ldrgt	r5, [pc, #120]	; (80066b8 <__kernel_cos+0x188>)
 800663e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8006642:	2400      	movs	r4, #0
 8006644:	4622      	mov	r2, r4
 8006646:	462b      	mov	r3, r5
 8006648:	2000      	movs	r0, #0
 800664a:	f7f9 fe35 	bl	80002b8 <__aeabi_dsub>
 800664e:	4622      	mov	r2, r4
 8006650:	4606      	mov	r6, r0
 8006652:	460f      	mov	r7, r1
 8006654:	462b      	mov	r3, r5
 8006656:	4650      	mov	r0, sl
 8006658:	4659      	mov	r1, fp
 800665a:	f7f9 fe2d 	bl	80002b8 <__aeabi_dsub>
 800665e:	4642      	mov	r2, r8
 8006660:	464b      	mov	r3, r9
 8006662:	f7f9 fe29 	bl	80002b8 <__aeabi_dsub>
 8006666:	4602      	mov	r2, r0
 8006668:	460b      	mov	r3, r1
 800666a:	4630      	mov	r0, r6
 800666c:	4639      	mov	r1, r7
 800666e:	e7d9      	b.n	8006624 <__kernel_cos+0xf4>
 8006670:	2000      	movs	r0, #0
 8006672:	490f      	ldr	r1, [pc, #60]	; (80066b0 <__kernel_cos+0x180>)
 8006674:	e7d8      	b.n	8006628 <__kernel_cos+0xf8>
 8006676:	bf00      	nop
 8006678:	be8838d4 	.word	0xbe8838d4
 800667c:	bda8fae9 	.word	0xbda8fae9
 8006680:	bdb4b1c4 	.word	0xbdb4b1c4
 8006684:	3e21ee9e 	.word	0x3e21ee9e
 8006688:	809c52ad 	.word	0x809c52ad
 800668c:	3e927e4f 	.word	0x3e927e4f
 8006690:	19cb1590 	.word	0x19cb1590
 8006694:	3efa01a0 	.word	0x3efa01a0
 8006698:	16c15177 	.word	0x16c15177
 800669c:	3f56c16c 	.word	0x3f56c16c
 80066a0:	5555554c 	.word	0x5555554c
 80066a4:	3fa55555 	.word	0x3fa55555
 80066a8:	3fe00000 	.word	0x3fe00000
 80066ac:	3fd33332 	.word	0x3fd33332
 80066b0:	3ff00000 	.word	0x3ff00000
 80066b4:	3fe90000 	.word	0x3fe90000
 80066b8:	3fd20000 	.word	0x3fd20000
 80066bc:	00000000 	.word	0x00000000

080066c0 <__kernel_rem_pio2>:
 80066c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c4:	ed2d 8b02 	vpush	{d8}
 80066c8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80066cc:	1ed4      	subs	r4, r2, #3
 80066ce:	9308      	str	r3, [sp, #32]
 80066d0:	9101      	str	r1, [sp, #4]
 80066d2:	4bc5      	ldr	r3, [pc, #788]	; (80069e8 <__kernel_rem_pio2+0x328>)
 80066d4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80066d6:	9009      	str	r0, [sp, #36]	; 0x24
 80066d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80066dc:	9304      	str	r3, [sp, #16]
 80066de:	9b08      	ldr	r3, [sp, #32]
 80066e0:	3b01      	subs	r3, #1
 80066e2:	9307      	str	r3, [sp, #28]
 80066e4:	2318      	movs	r3, #24
 80066e6:	fb94 f4f3 	sdiv	r4, r4, r3
 80066ea:	f06f 0317 	mvn.w	r3, #23
 80066ee:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80066f2:	fb04 3303 	mla	r3, r4, r3, r3
 80066f6:	eb03 0a02 	add.w	sl, r3, r2
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	9a07      	ldr	r2, [sp, #28]
 80066fe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80069d8 <__kernel_rem_pio2+0x318>
 8006702:	eb03 0802 	add.w	r8, r3, r2
 8006706:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8006708:	1aa7      	subs	r7, r4, r2
 800670a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800670e:	ae22      	add	r6, sp, #136	; 0x88
 8006710:	2500      	movs	r5, #0
 8006712:	4545      	cmp	r5, r8
 8006714:	dd13      	ble.n	800673e <__kernel_rem_pio2+0x7e>
 8006716:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80069d8 <__kernel_rem_pio2+0x318>
 800671a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800671e:	2600      	movs	r6, #0
 8006720:	9b04      	ldr	r3, [sp, #16]
 8006722:	429e      	cmp	r6, r3
 8006724:	dc32      	bgt.n	800678c <__kernel_rem_pio2+0xcc>
 8006726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006728:	9302      	str	r3, [sp, #8]
 800672a:	9b08      	ldr	r3, [sp, #32]
 800672c:	199d      	adds	r5, r3, r6
 800672e:	ab22      	add	r3, sp, #136	; 0x88
 8006730:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006734:	9306      	str	r3, [sp, #24]
 8006736:	ec59 8b18 	vmov	r8, r9, d8
 800673a:	2700      	movs	r7, #0
 800673c:	e01f      	b.n	800677e <__kernel_rem_pio2+0xbe>
 800673e:	42ef      	cmn	r7, r5
 8006740:	d407      	bmi.n	8006752 <__kernel_rem_pio2+0x92>
 8006742:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006746:	f7f9 ff05 	bl	8000554 <__aeabi_i2d>
 800674a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800674e:	3501      	adds	r5, #1
 8006750:	e7df      	b.n	8006712 <__kernel_rem_pio2+0x52>
 8006752:	ec51 0b18 	vmov	r0, r1, d8
 8006756:	e7f8      	b.n	800674a <__kernel_rem_pio2+0x8a>
 8006758:	9906      	ldr	r1, [sp, #24]
 800675a:	9d02      	ldr	r5, [sp, #8]
 800675c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8006760:	9106      	str	r1, [sp, #24]
 8006762:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8006766:	9502      	str	r5, [sp, #8]
 8006768:	f7f9 ff5e 	bl	8000628 <__aeabi_dmul>
 800676c:	4602      	mov	r2, r0
 800676e:	460b      	mov	r3, r1
 8006770:	4640      	mov	r0, r8
 8006772:	4649      	mov	r1, r9
 8006774:	f7f9 fda2 	bl	80002bc <__adddf3>
 8006778:	3701      	adds	r7, #1
 800677a:	4680      	mov	r8, r0
 800677c:	4689      	mov	r9, r1
 800677e:	9b07      	ldr	r3, [sp, #28]
 8006780:	429f      	cmp	r7, r3
 8006782:	dde9      	ble.n	8006758 <__kernel_rem_pio2+0x98>
 8006784:	e8eb 8902 	strd	r8, r9, [fp], #8
 8006788:	3601      	adds	r6, #1
 800678a:	e7c9      	b.n	8006720 <__kernel_rem_pio2+0x60>
 800678c:	9b04      	ldr	r3, [sp, #16]
 800678e:	aa0e      	add	r2, sp, #56	; 0x38
 8006790:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006794:	930c      	str	r3, [sp, #48]	; 0x30
 8006796:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8006798:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800679c:	9c04      	ldr	r4, [sp, #16]
 800679e:	930b      	str	r3, [sp, #44]	; 0x2c
 80067a0:	ab9a      	add	r3, sp, #616	; 0x268
 80067a2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80067a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067ae:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80067b2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80067b6:	ab9a      	add	r3, sp, #616	; 0x268
 80067b8:	445b      	add	r3, fp
 80067ba:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80067be:	2500      	movs	r5, #0
 80067c0:	1b63      	subs	r3, r4, r5
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	dc78      	bgt.n	80068b8 <__kernel_rem_pio2+0x1f8>
 80067c6:	4650      	mov	r0, sl
 80067c8:	ec49 8b10 	vmov	d0, r8, r9
 80067cc:	f000 fd54 	bl	8007278 <scalbn>
 80067d0:	ec57 6b10 	vmov	r6, r7, d0
 80067d4:	2200      	movs	r2, #0
 80067d6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80067da:	ee10 0a10 	vmov	r0, s0
 80067de:	4639      	mov	r1, r7
 80067e0:	f7f9 ff22 	bl	8000628 <__aeabi_dmul>
 80067e4:	ec41 0b10 	vmov	d0, r0, r1
 80067e8:	f7fe fc6e 	bl	80050c8 <floor>
 80067ec:	2200      	movs	r2, #0
 80067ee:	ec51 0b10 	vmov	r0, r1, d0
 80067f2:	4b7e      	ldr	r3, [pc, #504]	; (80069ec <__kernel_rem_pio2+0x32c>)
 80067f4:	f7f9 ff18 	bl	8000628 <__aeabi_dmul>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	4630      	mov	r0, r6
 80067fe:	4639      	mov	r1, r7
 8006800:	f7f9 fd5a 	bl	80002b8 <__aeabi_dsub>
 8006804:	460f      	mov	r7, r1
 8006806:	4606      	mov	r6, r0
 8006808:	f7fa f9be 	bl	8000b88 <__aeabi_d2iz>
 800680c:	9006      	str	r0, [sp, #24]
 800680e:	f7f9 fea1 	bl	8000554 <__aeabi_i2d>
 8006812:	4602      	mov	r2, r0
 8006814:	460b      	mov	r3, r1
 8006816:	4630      	mov	r0, r6
 8006818:	4639      	mov	r1, r7
 800681a:	f7f9 fd4d 	bl	80002b8 <__aeabi_dsub>
 800681e:	f1ba 0f00 	cmp.w	sl, #0
 8006822:	4606      	mov	r6, r0
 8006824:	460f      	mov	r7, r1
 8006826:	dd6c      	ble.n	8006902 <__kernel_rem_pio2+0x242>
 8006828:	1e62      	subs	r2, r4, #1
 800682a:	ab0e      	add	r3, sp, #56	; 0x38
 800682c:	f1ca 0118 	rsb	r1, sl, #24
 8006830:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006834:	9d06      	ldr	r5, [sp, #24]
 8006836:	fa40 f301 	asr.w	r3, r0, r1
 800683a:	441d      	add	r5, r3
 800683c:	408b      	lsls	r3, r1
 800683e:	1ac0      	subs	r0, r0, r3
 8006840:	ab0e      	add	r3, sp, #56	; 0x38
 8006842:	9506      	str	r5, [sp, #24]
 8006844:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006848:	f1ca 0317 	rsb	r3, sl, #23
 800684c:	fa40 f303 	asr.w	r3, r0, r3
 8006850:	9302      	str	r3, [sp, #8]
 8006852:	9b02      	ldr	r3, [sp, #8]
 8006854:	2b00      	cmp	r3, #0
 8006856:	dd62      	ble.n	800691e <__kernel_rem_pio2+0x25e>
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	2200      	movs	r2, #0
 800685c:	3301      	adds	r3, #1
 800685e:	9306      	str	r3, [sp, #24]
 8006860:	4615      	mov	r5, r2
 8006862:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006866:	4294      	cmp	r4, r2
 8006868:	f300 8095 	bgt.w	8006996 <__kernel_rem_pio2+0x2d6>
 800686c:	f1ba 0f00 	cmp.w	sl, #0
 8006870:	dd07      	ble.n	8006882 <__kernel_rem_pio2+0x1c2>
 8006872:	f1ba 0f01 	cmp.w	sl, #1
 8006876:	f000 80a2 	beq.w	80069be <__kernel_rem_pio2+0x2fe>
 800687a:	f1ba 0f02 	cmp.w	sl, #2
 800687e:	f000 80c1 	beq.w	8006a04 <__kernel_rem_pio2+0x344>
 8006882:	9b02      	ldr	r3, [sp, #8]
 8006884:	2b02      	cmp	r3, #2
 8006886:	d14a      	bne.n	800691e <__kernel_rem_pio2+0x25e>
 8006888:	4632      	mov	r2, r6
 800688a:	463b      	mov	r3, r7
 800688c:	2000      	movs	r0, #0
 800688e:	4958      	ldr	r1, [pc, #352]	; (80069f0 <__kernel_rem_pio2+0x330>)
 8006890:	f7f9 fd12 	bl	80002b8 <__aeabi_dsub>
 8006894:	4606      	mov	r6, r0
 8006896:	460f      	mov	r7, r1
 8006898:	2d00      	cmp	r5, #0
 800689a:	d040      	beq.n	800691e <__kernel_rem_pio2+0x25e>
 800689c:	4650      	mov	r0, sl
 800689e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80069e0 <__kernel_rem_pio2+0x320>
 80068a2:	f000 fce9 	bl	8007278 <scalbn>
 80068a6:	4630      	mov	r0, r6
 80068a8:	4639      	mov	r1, r7
 80068aa:	ec53 2b10 	vmov	r2, r3, d0
 80068ae:	f7f9 fd03 	bl	80002b8 <__aeabi_dsub>
 80068b2:	4606      	mov	r6, r0
 80068b4:	460f      	mov	r7, r1
 80068b6:	e032      	b.n	800691e <__kernel_rem_pio2+0x25e>
 80068b8:	2200      	movs	r2, #0
 80068ba:	4b4e      	ldr	r3, [pc, #312]	; (80069f4 <__kernel_rem_pio2+0x334>)
 80068bc:	4640      	mov	r0, r8
 80068be:	4649      	mov	r1, r9
 80068c0:	f7f9 feb2 	bl	8000628 <__aeabi_dmul>
 80068c4:	f7fa f960 	bl	8000b88 <__aeabi_d2iz>
 80068c8:	f7f9 fe44 	bl	8000554 <__aeabi_i2d>
 80068cc:	2200      	movs	r2, #0
 80068ce:	4b4a      	ldr	r3, [pc, #296]	; (80069f8 <__kernel_rem_pio2+0x338>)
 80068d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068d4:	f7f9 fea8 	bl	8000628 <__aeabi_dmul>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4640      	mov	r0, r8
 80068de:	4649      	mov	r1, r9
 80068e0:	f7f9 fcea 	bl	80002b8 <__aeabi_dsub>
 80068e4:	f7fa f950 	bl	8000b88 <__aeabi_d2iz>
 80068e8:	ab0e      	add	r3, sp, #56	; 0x38
 80068ea:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80068ee:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80068f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068f6:	f7f9 fce1 	bl	80002bc <__adddf3>
 80068fa:	3501      	adds	r5, #1
 80068fc:	4680      	mov	r8, r0
 80068fe:	4689      	mov	r9, r1
 8006900:	e75e      	b.n	80067c0 <__kernel_rem_pio2+0x100>
 8006902:	d105      	bne.n	8006910 <__kernel_rem_pio2+0x250>
 8006904:	1e63      	subs	r3, r4, #1
 8006906:	aa0e      	add	r2, sp, #56	; 0x38
 8006908:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800690c:	15c3      	asrs	r3, r0, #23
 800690e:	e79f      	b.n	8006850 <__kernel_rem_pio2+0x190>
 8006910:	2200      	movs	r2, #0
 8006912:	4b3a      	ldr	r3, [pc, #232]	; (80069fc <__kernel_rem_pio2+0x33c>)
 8006914:	f7fa f90e 	bl	8000b34 <__aeabi_dcmpge>
 8006918:	2800      	cmp	r0, #0
 800691a:	d139      	bne.n	8006990 <__kernel_rem_pio2+0x2d0>
 800691c:	9002      	str	r0, [sp, #8]
 800691e:	2200      	movs	r2, #0
 8006920:	2300      	movs	r3, #0
 8006922:	4630      	mov	r0, r6
 8006924:	4639      	mov	r1, r7
 8006926:	f7fa f8e7 	bl	8000af8 <__aeabi_dcmpeq>
 800692a:	2800      	cmp	r0, #0
 800692c:	f000 80c7 	beq.w	8006abe <__kernel_rem_pio2+0x3fe>
 8006930:	1e65      	subs	r5, r4, #1
 8006932:	462b      	mov	r3, r5
 8006934:	2200      	movs	r2, #0
 8006936:	9904      	ldr	r1, [sp, #16]
 8006938:	428b      	cmp	r3, r1
 800693a:	da6a      	bge.n	8006a12 <__kernel_rem_pio2+0x352>
 800693c:	2a00      	cmp	r2, #0
 800693e:	f000 8088 	beq.w	8006a52 <__kernel_rem_pio2+0x392>
 8006942:	ab0e      	add	r3, sp, #56	; 0x38
 8006944:	f1aa 0a18 	sub.w	sl, sl, #24
 8006948:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800694c:	2b00      	cmp	r3, #0
 800694e:	f000 80b4 	beq.w	8006aba <__kernel_rem_pio2+0x3fa>
 8006952:	4650      	mov	r0, sl
 8006954:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80069e0 <__kernel_rem_pio2+0x320>
 8006958:	f000 fc8e 	bl	8007278 <scalbn>
 800695c:	00ec      	lsls	r4, r5, #3
 800695e:	ab72      	add	r3, sp, #456	; 0x1c8
 8006960:	191e      	adds	r6, r3, r4
 8006962:	ec59 8b10 	vmov	r8, r9, d0
 8006966:	f106 0a08 	add.w	sl, r6, #8
 800696a:	462f      	mov	r7, r5
 800696c:	2f00      	cmp	r7, #0
 800696e:	f280 80df 	bge.w	8006b30 <__kernel_rem_pio2+0x470>
 8006972:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80069d8 <__kernel_rem_pio2+0x318>
 8006976:	f04f 0a00 	mov.w	sl, #0
 800697a:	eba5 030a 	sub.w	r3, r5, sl
 800697e:	2b00      	cmp	r3, #0
 8006980:	f2c0 810a 	blt.w	8006b98 <__kernel_rem_pio2+0x4d8>
 8006984:	f8df b078 	ldr.w	fp, [pc, #120]	; 8006a00 <__kernel_rem_pio2+0x340>
 8006988:	ec59 8b18 	vmov	r8, r9, d8
 800698c:	2700      	movs	r7, #0
 800698e:	e0f5      	b.n	8006b7c <__kernel_rem_pio2+0x4bc>
 8006990:	2302      	movs	r3, #2
 8006992:	9302      	str	r3, [sp, #8]
 8006994:	e760      	b.n	8006858 <__kernel_rem_pio2+0x198>
 8006996:	ab0e      	add	r3, sp, #56	; 0x38
 8006998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800699c:	b94d      	cbnz	r5, 80069b2 <__kernel_rem_pio2+0x2f2>
 800699e:	b12b      	cbz	r3, 80069ac <__kernel_rem_pio2+0x2ec>
 80069a0:	a80e      	add	r0, sp, #56	; 0x38
 80069a2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80069a6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80069aa:	2301      	movs	r3, #1
 80069ac:	3201      	adds	r2, #1
 80069ae:	461d      	mov	r5, r3
 80069b0:	e759      	b.n	8006866 <__kernel_rem_pio2+0x1a6>
 80069b2:	a80e      	add	r0, sp, #56	; 0x38
 80069b4:	1acb      	subs	r3, r1, r3
 80069b6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80069ba:	462b      	mov	r3, r5
 80069bc:	e7f6      	b.n	80069ac <__kernel_rem_pio2+0x2ec>
 80069be:	1e62      	subs	r2, r4, #1
 80069c0:	ab0e      	add	r3, sp, #56	; 0x38
 80069c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069c6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80069ca:	a90e      	add	r1, sp, #56	; 0x38
 80069cc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80069d0:	e757      	b.n	8006882 <__kernel_rem_pio2+0x1c2>
 80069d2:	bf00      	nop
 80069d4:	f3af 8000 	nop.w
	...
 80069e4:	3ff00000 	.word	0x3ff00000
 80069e8:	08008d40 	.word	0x08008d40
 80069ec:	40200000 	.word	0x40200000
 80069f0:	3ff00000 	.word	0x3ff00000
 80069f4:	3e700000 	.word	0x3e700000
 80069f8:	41700000 	.word	0x41700000
 80069fc:	3fe00000 	.word	0x3fe00000
 8006a00:	08008d00 	.word	0x08008d00
 8006a04:	1e62      	subs	r2, r4, #1
 8006a06:	ab0e      	add	r3, sp, #56	; 0x38
 8006a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a0c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006a10:	e7db      	b.n	80069ca <__kernel_rem_pio2+0x30a>
 8006a12:	a90e      	add	r1, sp, #56	; 0x38
 8006a14:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	e78b      	b.n	8006936 <__kernel_rem_pio2+0x276>
 8006a1e:	3301      	adds	r3, #1
 8006a20:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006a24:	2900      	cmp	r1, #0
 8006a26:	d0fa      	beq.n	8006a1e <__kernel_rem_pio2+0x35e>
 8006a28:	9a08      	ldr	r2, [sp, #32]
 8006a2a:	4422      	add	r2, r4
 8006a2c:	00d2      	lsls	r2, r2, #3
 8006a2e:	a922      	add	r1, sp, #136	; 0x88
 8006a30:	18e3      	adds	r3, r4, r3
 8006a32:	9206      	str	r2, [sp, #24]
 8006a34:	440a      	add	r2, r1
 8006a36:	9302      	str	r3, [sp, #8]
 8006a38:	f10b 0108 	add.w	r1, fp, #8
 8006a3c:	f102 0308 	add.w	r3, r2, #8
 8006a40:	1c66      	adds	r6, r4, #1
 8006a42:	910a      	str	r1, [sp, #40]	; 0x28
 8006a44:	2500      	movs	r5, #0
 8006a46:	930d      	str	r3, [sp, #52]	; 0x34
 8006a48:	9b02      	ldr	r3, [sp, #8]
 8006a4a:	42b3      	cmp	r3, r6
 8006a4c:	da04      	bge.n	8006a58 <__kernel_rem_pio2+0x398>
 8006a4e:	461c      	mov	r4, r3
 8006a50:	e6a6      	b.n	80067a0 <__kernel_rem_pio2+0xe0>
 8006a52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a54:	2301      	movs	r3, #1
 8006a56:	e7e3      	b.n	8006a20 <__kernel_rem_pio2+0x360>
 8006a58:	9b06      	ldr	r3, [sp, #24]
 8006a5a:	18ef      	adds	r7, r5, r3
 8006a5c:	ab22      	add	r3, sp, #136	; 0x88
 8006a5e:	441f      	add	r7, r3
 8006a60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a62:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006a66:	f7f9 fd75 	bl	8000554 <__aeabi_i2d>
 8006a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6c:	461c      	mov	r4, r3
 8006a6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a70:	e9c7 0100 	strd	r0, r1, [r7]
 8006a74:	eb03 0b05 	add.w	fp, r3, r5
 8006a78:	2700      	movs	r7, #0
 8006a7a:	f04f 0800 	mov.w	r8, #0
 8006a7e:	f04f 0900 	mov.w	r9, #0
 8006a82:	9b07      	ldr	r3, [sp, #28]
 8006a84:	429f      	cmp	r7, r3
 8006a86:	dd08      	ble.n	8006a9a <__kernel_rem_pio2+0x3da>
 8006a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a8a:	aa72      	add	r2, sp, #456	; 0x1c8
 8006a8c:	18eb      	adds	r3, r5, r3
 8006a8e:	4413      	add	r3, r2
 8006a90:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8006a94:	3601      	adds	r6, #1
 8006a96:	3508      	adds	r5, #8
 8006a98:	e7d6      	b.n	8006a48 <__kernel_rem_pio2+0x388>
 8006a9a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006a9e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006aa2:	f7f9 fdc1 	bl	8000628 <__aeabi_dmul>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4640      	mov	r0, r8
 8006aac:	4649      	mov	r1, r9
 8006aae:	f7f9 fc05 	bl	80002bc <__adddf3>
 8006ab2:	3701      	adds	r7, #1
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	4689      	mov	r9, r1
 8006ab8:	e7e3      	b.n	8006a82 <__kernel_rem_pio2+0x3c2>
 8006aba:	3d01      	subs	r5, #1
 8006abc:	e741      	b.n	8006942 <__kernel_rem_pio2+0x282>
 8006abe:	f1ca 0000 	rsb	r0, sl, #0
 8006ac2:	ec47 6b10 	vmov	d0, r6, r7
 8006ac6:	f000 fbd7 	bl	8007278 <scalbn>
 8006aca:	ec57 6b10 	vmov	r6, r7, d0
 8006ace:	2200      	movs	r2, #0
 8006ad0:	4b99      	ldr	r3, [pc, #612]	; (8006d38 <__kernel_rem_pio2+0x678>)
 8006ad2:	ee10 0a10 	vmov	r0, s0
 8006ad6:	4639      	mov	r1, r7
 8006ad8:	f7fa f82c 	bl	8000b34 <__aeabi_dcmpge>
 8006adc:	b1f8      	cbz	r0, 8006b1e <__kernel_rem_pio2+0x45e>
 8006ade:	2200      	movs	r2, #0
 8006ae0:	4b96      	ldr	r3, [pc, #600]	; (8006d3c <__kernel_rem_pio2+0x67c>)
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	4639      	mov	r1, r7
 8006ae6:	f7f9 fd9f 	bl	8000628 <__aeabi_dmul>
 8006aea:	f7fa f84d 	bl	8000b88 <__aeabi_d2iz>
 8006aee:	4680      	mov	r8, r0
 8006af0:	f7f9 fd30 	bl	8000554 <__aeabi_i2d>
 8006af4:	2200      	movs	r2, #0
 8006af6:	4b90      	ldr	r3, [pc, #576]	; (8006d38 <__kernel_rem_pio2+0x678>)
 8006af8:	f7f9 fd96 	bl	8000628 <__aeabi_dmul>
 8006afc:	460b      	mov	r3, r1
 8006afe:	4602      	mov	r2, r0
 8006b00:	4639      	mov	r1, r7
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7f9 fbd8 	bl	80002b8 <__aeabi_dsub>
 8006b08:	f7fa f83e 	bl	8000b88 <__aeabi_d2iz>
 8006b0c:	1c65      	adds	r5, r4, #1
 8006b0e:	ab0e      	add	r3, sp, #56	; 0x38
 8006b10:	f10a 0a18 	add.w	sl, sl, #24
 8006b14:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006b18:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8006b1c:	e719      	b.n	8006952 <__kernel_rem_pio2+0x292>
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4639      	mov	r1, r7
 8006b22:	f7fa f831 	bl	8000b88 <__aeabi_d2iz>
 8006b26:	ab0e      	add	r3, sp, #56	; 0x38
 8006b28:	4625      	mov	r5, r4
 8006b2a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006b2e:	e710      	b.n	8006952 <__kernel_rem_pio2+0x292>
 8006b30:	ab0e      	add	r3, sp, #56	; 0x38
 8006b32:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006b36:	f7f9 fd0d 	bl	8000554 <__aeabi_i2d>
 8006b3a:	4642      	mov	r2, r8
 8006b3c:	464b      	mov	r3, r9
 8006b3e:	f7f9 fd73 	bl	8000628 <__aeabi_dmul>
 8006b42:	2200      	movs	r2, #0
 8006b44:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8006b48:	4b7c      	ldr	r3, [pc, #496]	; (8006d3c <__kernel_rem_pio2+0x67c>)
 8006b4a:	4640      	mov	r0, r8
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	f7f9 fd6b 	bl	8000628 <__aeabi_dmul>
 8006b52:	3f01      	subs	r7, #1
 8006b54:	4680      	mov	r8, r0
 8006b56:	4689      	mov	r9, r1
 8006b58:	e708      	b.n	800696c <__kernel_rem_pio2+0x2ac>
 8006b5a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8006b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b62:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8006b66:	f7f9 fd5f 	bl	8000628 <__aeabi_dmul>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	4640      	mov	r0, r8
 8006b70:	4649      	mov	r1, r9
 8006b72:	f7f9 fba3 	bl	80002bc <__adddf3>
 8006b76:	3701      	adds	r7, #1
 8006b78:	4680      	mov	r8, r0
 8006b7a:	4689      	mov	r9, r1
 8006b7c:	9b04      	ldr	r3, [sp, #16]
 8006b7e:	429f      	cmp	r7, r3
 8006b80:	dc01      	bgt.n	8006b86 <__kernel_rem_pio2+0x4c6>
 8006b82:	45ba      	cmp	sl, r7
 8006b84:	dae9      	bge.n	8006b5a <__kernel_rem_pio2+0x49a>
 8006b86:	ab4a      	add	r3, sp, #296	; 0x128
 8006b88:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b8c:	e9c3 8900 	strd	r8, r9, [r3]
 8006b90:	f10a 0a01 	add.w	sl, sl, #1
 8006b94:	3e08      	subs	r6, #8
 8006b96:	e6f0      	b.n	800697a <__kernel_rem_pio2+0x2ba>
 8006b98:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8006b9a:	2b03      	cmp	r3, #3
 8006b9c:	d85b      	bhi.n	8006c56 <__kernel_rem_pio2+0x596>
 8006b9e:	e8df f003 	tbb	[pc, r3]
 8006ba2:	264a      	.short	0x264a
 8006ba4:	0226      	.short	0x0226
 8006ba6:	ab9a      	add	r3, sp, #616	; 0x268
 8006ba8:	441c      	add	r4, r3
 8006baa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8006bae:	46a2      	mov	sl, r4
 8006bb0:	46ab      	mov	fp, r5
 8006bb2:	f1bb 0f00 	cmp.w	fp, #0
 8006bb6:	dc6c      	bgt.n	8006c92 <__kernel_rem_pio2+0x5d2>
 8006bb8:	46a2      	mov	sl, r4
 8006bba:	46ab      	mov	fp, r5
 8006bbc:	f1bb 0f01 	cmp.w	fp, #1
 8006bc0:	f300 8086 	bgt.w	8006cd0 <__kernel_rem_pio2+0x610>
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	2d01      	cmp	r5, #1
 8006bca:	f300 80a0 	bgt.w	8006d0e <__kernel_rem_pio2+0x64e>
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8006bd4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f040 809e 	bne.w	8006d1a <__kernel_rem_pio2+0x65a>
 8006bde:	9b01      	ldr	r3, [sp, #4]
 8006be0:	e9c3 7800 	strd	r7, r8, [r3]
 8006be4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006be8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006bec:	e033      	b.n	8006c56 <__kernel_rem_pio2+0x596>
 8006bee:	3408      	adds	r4, #8
 8006bf0:	ab4a      	add	r3, sp, #296	; 0x128
 8006bf2:	441c      	add	r4, r3
 8006bf4:	462e      	mov	r6, r5
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	2e00      	cmp	r6, #0
 8006bfc:	da3a      	bge.n	8006c74 <__kernel_rem_pio2+0x5b4>
 8006bfe:	9b02      	ldr	r3, [sp, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d03d      	beq.n	8006c80 <__kernel_rem_pio2+0x5c0>
 8006c04:	4602      	mov	r2, r0
 8006c06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c0a:	9c01      	ldr	r4, [sp, #4]
 8006c0c:	e9c4 2300 	strd	r2, r3, [r4]
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8006c18:	f7f9 fb4e 	bl	80002b8 <__aeabi_dsub>
 8006c1c:	ae4c      	add	r6, sp, #304	; 0x130
 8006c1e:	2401      	movs	r4, #1
 8006c20:	42a5      	cmp	r5, r4
 8006c22:	da30      	bge.n	8006c86 <__kernel_rem_pio2+0x5c6>
 8006c24:	9b02      	ldr	r3, [sp, #8]
 8006c26:	b113      	cbz	r3, 8006c2e <__kernel_rem_pio2+0x56e>
 8006c28:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	9b01      	ldr	r3, [sp, #4]
 8006c30:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006c34:	e00f      	b.n	8006c56 <__kernel_rem_pio2+0x596>
 8006c36:	ab9a      	add	r3, sp, #616	; 0x268
 8006c38:	441c      	add	r4, r3
 8006c3a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8006c3e:	2000      	movs	r0, #0
 8006c40:	2100      	movs	r1, #0
 8006c42:	2d00      	cmp	r5, #0
 8006c44:	da10      	bge.n	8006c68 <__kernel_rem_pio2+0x5a8>
 8006c46:	9b02      	ldr	r3, [sp, #8]
 8006c48:	b113      	cbz	r3, 8006c50 <__kernel_rem_pio2+0x590>
 8006c4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c4e:	4619      	mov	r1, r3
 8006c50:	9b01      	ldr	r3, [sp, #4]
 8006c52:	e9c3 0100 	strd	r0, r1, [r3]
 8006c56:	9b06      	ldr	r3, [sp, #24]
 8006c58:	f003 0007 	and.w	r0, r3, #7
 8006c5c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8006c60:	ecbd 8b02 	vpop	{d8}
 8006c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c68:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006c6c:	f7f9 fb26 	bl	80002bc <__adddf3>
 8006c70:	3d01      	subs	r5, #1
 8006c72:	e7e6      	b.n	8006c42 <__kernel_rem_pio2+0x582>
 8006c74:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006c78:	f7f9 fb20 	bl	80002bc <__adddf3>
 8006c7c:	3e01      	subs	r6, #1
 8006c7e:	e7bc      	b.n	8006bfa <__kernel_rem_pio2+0x53a>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	e7c1      	b.n	8006c0a <__kernel_rem_pio2+0x54a>
 8006c86:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8006c8a:	f7f9 fb17 	bl	80002bc <__adddf3>
 8006c8e:	3401      	adds	r4, #1
 8006c90:	e7c6      	b.n	8006c20 <__kernel_rem_pio2+0x560>
 8006c92:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8006c96:	ed3a 7b02 	vldmdb	sl!, {d7}
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	ec53 2b17 	vmov	r2, r3, d7
 8006ca0:	4649      	mov	r1, r9
 8006ca2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ca6:	f7f9 fb09 	bl	80002bc <__adddf3>
 8006caa:	4602      	mov	r2, r0
 8006cac:	460b      	mov	r3, r1
 8006cae:	4606      	mov	r6, r0
 8006cb0:	460f      	mov	r7, r1
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	f7f9 faff 	bl	80002b8 <__aeabi_dsub>
 8006cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cbe:	f7f9 fafd 	bl	80002bc <__adddf3>
 8006cc2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006cc6:	e9ca 0100 	strd	r0, r1, [sl]
 8006cca:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8006cce:	e770      	b.n	8006bb2 <__kernel_rem_pio2+0x4f2>
 8006cd0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8006cd4:	ed3a 7b02 	vldmdb	sl!, {d7}
 8006cd8:	4630      	mov	r0, r6
 8006cda:	ec53 2b17 	vmov	r2, r3, d7
 8006cde:	4639      	mov	r1, r7
 8006ce0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ce4:	f7f9 faea 	bl	80002bc <__adddf3>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	460b      	mov	r3, r1
 8006cec:	4680      	mov	r8, r0
 8006cee:	4689      	mov	r9, r1
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	f7f9 fae0 	bl	80002b8 <__aeabi_dsub>
 8006cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cfc:	f7f9 fade 	bl	80002bc <__adddf3>
 8006d00:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d04:	e9ca 0100 	strd	r0, r1, [sl]
 8006d08:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8006d0c:	e756      	b.n	8006bbc <__kernel_rem_pio2+0x4fc>
 8006d0e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006d12:	f7f9 fad3 	bl	80002bc <__adddf3>
 8006d16:	3d01      	subs	r5, #1
 8006d18:	e756      	b.n	8006bc8 <__kernel_rem_pio2+0x508>
 8006d1a:	9b01      	ldr	r3, [sp, #4]
 8006d1c:	9a01      	ldr	r2, [sp, #4]
 8006d1e:	601f      	str	r7, [r3, #0]
 8006d20:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8006d24:	605c      	str	r4, [r3, #4]
 8006d26:	609d      	str	r5, [r3, #8]
 8006d28:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006d2c:	60d3      	str	r3, [r2, #12]
 8006d2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d32:	6110      	str	r0, [r2, #16]
 8006d34:	6153      	str	r3, [r2, #20]
 8006d36:	e78e      	b.n	8006c56 <__kernel_rem_pio2+0x596>
 8006d38:	41700000 	.word	0x41700000
 8006d3c:	3e700000 	.word	0x3e700000

08006d40 <__kernel_sin>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	ec55 4b10 	vmov	r4, r5, d0
 8006d48:	b085      	sub	sp, #20
 8006d4a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006d4e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006d52:	ed8d 1b00 	vstr	d1, [sp]
 8006d56:	9002      	str	r0, [sp, #8]
 8006d58:	da06      	bge.n	8006d68 <__kernel_sin+0x28>
 8006d5a:	ee10 0a10 	vmov	r0, s0
 8006d5e:	4629      	mov	r1, r5
 8006d60:	f7f9 ff12 	bl	8000b88 <__aeabi_d2iz>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	d051      	beq.n	8006e0c <__kernel_sin+0xcc>
 8006d68:	4622      	mov	r2, r4
 8006d6a:	462b      	mov	r3, r5
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	4629      	mov	r1, r5
 8006d70:	f7f9 fc5a 	bl	8000628 <__aeabi_dmul>
 8006d74:	4682      	mov	sl, r0
 8006d76:	468b      	mov	fp, r1
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 fc52 	bl	8000628 <__aeabi_dmul>
 8006d84:	a341      	add	r3, pc, #260	; (adr r3, 8006e8c <__kernel_sin+0x14c>)
 8006d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8a:	4680      	mov	r8, r0
 8006d8c:	4689      	mov	r9, r1
 8006d8e:	4650      	mov	r0, sl
 8006d90:	4659      	mov	r1, fp
 8006d92:	f7f9 fc49 	bl	8000628 <__aeabi_dmul>
 8006d96:	a33f      	add	r3, pc, #252	; (adr r3, 8006e94 <__kernel_sin+0x154>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	f7f9 fa8c 	bl	80002b8 <__aeabi_dsub>
 8006da0:	4652      	mov	r2, sl
 8006da2:	465b      	mov	r3, fp
 8006da4:	f7f9 fc40 	bl	8000628 <__aeabi_dmul>
 8006da8:	a33c      	add	r3, pc, #240	; (adr r3, 8006e9c <__kernel_sin+0x15c>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fa85 	bl	80002bc <__adddf3>
 8006db2:	4652      	mov	r2, sl
 8006db4:	465b      	mov	r3, fp
 8006db6:	f7f9 fc37 	bl	8000628 <__aeabi_dmul>
 8006dba:	a33a      	add	r3, pc, #232	; (adr r3, 8006ea4 <__kernel_sin+0x164>)
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fa7a 	bl	80002b8 <__aeabi_dsub>
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	465b      	mov	r3, fp
 8006dc8:	f7f9 fc2e 	bl	8000628 <__aeabi_dmul>
 8006dcc:	a337      	add	r3, pc, #220	; (adr r3, 8006eac <__kernel_sin+0x16c>)
 8006dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd2:	f7f9 fa73 	bl	80002bc <__adddf3>
 8006dd6:	9b02      	ldr	r3, [sp, #8]
 8006dd8:	4606      	mov	r6, r0
 8006dda:	460f      	mov	r7, r1
 8006ddc:	b9db      	cbnz	r3, 8006e16 <__kernel_sin+0xd6>
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	4650      	mov	r0, sl
 8006de4:	4659      	mov	r1, fp
 8006de6:	f7f9 fc1f 	bl	8000628 <__aeabi_dmul>
 8006dea:	a325      	add	r3, pc, #148	; (adr r3, 8006e80 <__kernel_sin+0x140>)
 8006dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df0:	f7f9 fa62 	bl	80002b8 <__aeabi_dsub>
 8006df4:	4642      	mov	r2, r8
 8006df6:	464b      	mov	r3, r9
 8006df8:	f7f9 fc16 	bl	8000628 <__aeabi_dmul>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4620      	mov	r0, r4
 8006e02:	4629      	mov	r1, r5
 8006e04:	f7f9 fa5a 	bl	80002bc <__adddf3>
 8006e08:	4604      	mov	r4, r0
 8006e0a:	460d      	mov	r5, r1
 8006e0c:	ec45 4b10 	vmov	d0, r4, r5
 8006e10:	b005      	add	sp, #20
 8006e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e16:	2200      	movs	r2, #0
 8006e18:	4b1b      	ldr	r3, [pc, #108]	; (8006e88 <__kernel_sin+0x148>)
 8006e1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e1e:	f7f9 fc03 	bl	8000628 <__aeabi_dmul>
 8006e22:	4632      	mov	r2, r6
 8006e24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e28:	463b      	mov	r3, r7
 8006e2a:	4640      	mov	r0, r8
 8006e2c:	4649      	mov	r1, r9
 8006e2e:	f7f9 fbfb 	bl	8000628 <__aeabi_dmul>
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e3a:	f7f9 fa3d 	bl	80002b8 <__aeabi_dsub>
 8006e3e:	4652      	mov	r2, sl
 8006e40:	465b      	mov	r3, fp
 8006e42:	f7f9 fbf1 	bl	8000628 <__aeabi_dmul>
 8006e46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e4a:	f7f9 fa35 	bl	80002b8 <__aeabi_dsub>
 8006e4e:	a30c      	add	r3, pc, #48	; (adr r3, 8006e80 <__kernel_sin+0x140>)
 8006e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e54:	4606      	mov	r6, r0
 8006e56:	460f      	mov	r7, r1
 8006e58:	4640      	mov	r0, r8
 8006e5a:	4649      	mov	r1, r9
 8006e5c:	f7f9 fbe4 	bl	8000628 <__aeabi_dmul>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4630      	mov	r0, r6
 8006e66:	4639      	mov	r1, r7
 8006e68:	f7f9 fa28 	bl	80002bc <__adddf3>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4620      	mov	r0, r4
 8006e72:	4629      	mov	r1, r5
 8006e74:	f7f9 fa20 	bl	80002b8 <__aeabi_dsub>
 8006e78:	e7c6      	b.n	8006e08 <__kernel_sin+0xc8>
 8006e7a:	bf00      	nop
 8006e7c:	f3af 8000 	nop.w
 8006e80:	55555549 	.word	0x55555549
 8006e84:	3fc55555 	.word	0x3fc55555
 8006e88:	3fe00000 	.word	0x3fe00000
 8006e8c:	5acfd57c 	.word	0x5acfd57c
 8006e90:	3de5d93a 	.word	0x3de5d93a
 8006e94:	8a2b9ceb 	.word	0x8a2b9ceb
 8006e98:	3e5ae5e6 	.word	0x3e5ae5e6
 8006e9c:	57b1fe7d 	.word	0x57b1fe7d
 8006ea0:	3ec71de3 	.word	0x3ec71de3
 8006ea4:	19c161d5 	.word	0x19c161d5
 8006ea8:	3f2a01a0 	.word	0x3f2a01a0
 8006eac:	1110f8a6 	.word	0x1110f8a6
 8006eb0:	3f811111 	.word	0x3f811111
 8006eb4:	00000000 	.word	0x00000000

08006eb8 <__kernel_tan>:
 8006eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ebc:	ec5b ab10 	vmov	sl, fp, d0
 8006ec0:	4bbf      	ldr	r3, [pc, #764]	; (80071c0 <__kernel_tan+0x308>)
 8006ec2:	b089      	sub	sp, #36	; 0x24
 8006ec4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006ec8:	429f      	cmp	r7, r3
 8006eca:	ec59 8b11 	vmov	r8, r9, d1
 8006ece:	4606      	mov	r6, r0
 8006ed0:	f8cd b008 	str.w	fp, [sp, #8]
 8006ed4:	dc22      	bgt.n	8006f1c <__kernel_tan+0x64>
 8006ed6:	ee10 0a10 	vmov	r0, s0
 8006eda:	4659      	mov	r1, fp
 8006edc:	f7f9 fe54 	bl	8000b88 <__aeabi_d2iz>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d145      	bne.n	8006f70 <__kernel_tan+0xb8>
 8006ee4:	1c73      	adds	r3, r6, #1
 8006ee6:	4652      	mov	r2, sl
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	433b      	orrs	r3, r7
 8006eec:	d110      	bne.n	8006f10 <__kernel_tan+0x58>
 8006eee:	ec4b ab10 	vmov	d0, sl, fp
 8006ef2:	f000 f9ad 	bl	8007250 <fabs>
 8006ef6:	49b3      	ldr	r1, [pc, #716]	; (80071c4 <__kernel_tan+0x30c>)
 8006ef8:	ec53 2b10 	vmov	r2, r3, d0
 8006efc:	2000      	movs	r0, #0
 8006efe:	f7f9 fcbd 	bl	800087c <__aeabi_ddiv>
 8006f02:	4682      	mov	sl, r0
 8006f04:	468b      	mov	fp, r1
 8006f06:	ec4b ab10 	vmov	d0, sl, fp
 8006f0a:	b009      	add	sp, #36	; 0x24
 8006f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f10:	2e01      	cmp	r6, #1
 8006f12:	d0f8      	beq.n	8006f06 <__kernel_tan+0x4e>
 8006f14:	465b      	mov	r3, fp
 8006f16:	2000      	movs	r0, #0
 8006f18:	49ab      	ldr	r1, [pc, #684]	; (80071c8 <__kernel_tan+0x310>)
 8006f1a:	e7f0      	b.n	8006efe <__kernel_tan+0x46>
 8006f1c:	4bab      	ldr	r3, [pc, #684]	; (80071cc <__kernel_tan+0x314>)
 8006f1e:	429f      	cmp	r7, r3
 8006f20:	dd26      	ble.n	8006f70 <__kernel_tan+0xb8>
 8006f22:	9b02      	ldr	r3, [sp, #8]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	da09      	bge.n	8006f3c <__kernel_tan+0x84>
 8006f28:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f2c:	469b      	mov	fp, r3
 8006f2e:	ee10 aa10 	vmov	sl, s0
 8006f32:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f36:	ee11 8a10 	vmov	r8, s2
 8006f3a:	4699      	mov	r9, r3
 8006f3c:	4652      	mov	r2, sl
 8006f3e:	465b      	mov	r3, fp
 8006f40:	a181      	add	r1, pc, #516	; (adr r1, 8007148 <__kernel_tan+0x290>)
 8006f42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f46:	f7f9 f9b7 	bl	80002b8 <__aeabi_dsub>
 8006f4a:	4642      	mov	r2, r8
 8006f4c:	464b      	mov	r3, r9
 8006f4e:	4604      	mov	r4, r0
 8006f50:	460d      	mov	r5, r1
 8006f52:	a17f      	add	r1, pc, #508	; (adr r1, 8007150 <__kernel_tan+0x298>)
 8006f54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f58:	f7f9 f9ae 	bl	80002b8 <__aeabi_dsub>
 8006f5c:	4622      	mov	r2, r4
 8006f5e:	462b      	mov	r3, r5
 8006f60:	f7f9 f9ac 	bl	80002bc <__adddf3>
 8006f64:	f04f 0800 	mov.w	r8, #0
 8006f68:	4682      	mov	sl, r0
 8006f6a:	468b      	mov	fp, r1
 8006f6c:	f04f 0900 	mov.w	r9, #0
 8006f70:	4652      	mov	r2, sl
 8006f72:	465b      	mov	r3, fp
 8006f74:	4650      	mov	r0, sl
 8006f76:	4659      	mov	r1, fp
 8006f78:	f7f9 fb56 	bl	8000628 <__aeabi_dmul>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	e9cd 0100 	strd	r0, r1, [sp]
 8006f84:	f7f9 fb50 	bl	8000628 <__aeabi_dmul>
 8006f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	460d      	mov	r5, r1
 8006f90:	4650      	mov	r0, sl
 8006f92:	4659      	mov	r1, fp
 8006f94:	f7f9 fb48 	bl	8000628 <__aeabi_dmul>
 8006f98:	a36f      	add	r3, pc, #444	; (adr r3, 8007158 <__kernel_tan+0x2a0>)
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	4629      	mov	r1, r5
 8006fa6:	f7f9 fb3f 	bl	8000628 <__aeabi_dmul>
 8006faa:	a36d      	add	r3, pc, #436	; (adr r3, 8007160 <__kernel_tan+0x2a8>)
 8006fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb0:	f7f9 f984 	bl	80002bc <__adddf3>
 8006fb4:	4622      	mov	r2, r4
 8006fb6:	462b      	mov	r3, r5
 8006fb8:	f7f9 fb36 	bl	8000628 <__aeabi_dmul>
 8006fbc:	a36a      	add	r3, pc, #424	; (adr r3, 8007168 <__kernel_tan+0x2b0>)
 8006fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc2:	f7f9 f97b 	bl	80002bc <__adddf3>
 8006fc6:	4622      	mov	r2, r4
 8006fc8:	462b      	mov	r3, r5
 8006fca:	f7f9 fb2d 	bl	8000628 <__aeabi_dmul>
 8006fce:	a368      	add	r3, pc, #416	; (adr r3, 8007170 <__kernel_tan+0x2b8>)
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f7f9 f972 	bl	80002bc <__adddf3>
 8006fd8:	4622      	mov	r2, r4
 8006fda:	462b      	mov	r3, r5
 8006fdc:	f7f9 fb24 	bl	8000628 <__aeabi_dmul>
 8006fe0:	a365      	add	r3, pc, #404	; (adr r3, 8007178 <__kernel_tan+0x2c0>)
 8006fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe6:	f7f9 f969 	bl	80002bc <__adddf3>
 8006fea:	4622      	mov	r2, r4
 8006fec:	462b      	mov	r3, r5
 8006fee:	f7f9 fb1b 	bl	8000628 <__aeabi_dmul>
 8006ff2:	a363      	add	r3, pc, #396	; (adr r3, 8007180 <__kernel_tan+0x2c8>)
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 f960 	bl	80002bc <__adddf3>
 8006ffc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007000:	f7f9 fb12 	bl	8000628 <__aeabi_dmul>
 8007004:	a360      	add	r3, pc, #384	; (adr r3, 8007188 <__kernel_tan+0x2d0>)
 8007006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800700e:	4620      	mov	r0, r4
 8007010:	4629      	mov	r1, r5
 8007012:	f7f9 fb09 	bl	8000628 <__aeabi_dmul>
 8007016:	a35e      	add	r3, pc, #376	; (adr r3, 8007190 <__kernel_tan+0x2d8>)
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f7f9 f94e 	bl	80002bc <__adddf3>
 8007020:	4622      	mov	r2, r4
 8007022:	462b      	mov	r3, r5
 8007024:	f7f9 fb00 	bl	8000628 <__aeabi_dmul>
 8007028:	a35b      	add	r3, pc, #364	; (adr r3, 8007198 <__kernel_tan+0x2e0>)
 800702a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702e:	f7f9 f945 	bl	80002bc <__adddf3>
 8007032:	4622      	mov	r2, r4
 8007034:	462b      	mov	r3, r5
 8007036:	f7f9 faf7 	bl	8000628 <__aeabi_dmul>
 800703a:	a359      	add	r3, pc, #356	; (adr r3, 80071a0 <__kernel_tan+0x2e8>)
 800703c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007040:	f7f9 f93c 	bl	80002bc <__adddf3>
 8007044:	4622      	mov	r2, r4
 8007046:	462b      	mov	r3, r5
 8007048:	f7f9 faee 	bl	8000628 <__aeabi_dmul>
 800704c:	a356      	add	r3, pc, #344	; (adr r3, 80071a8 <__kernel_tan+0x2f0>)
 800704e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007052:	f7f9 f933 	bl	80002bc <__adddf3>
 8007056:	4622      	mov	r2, r4
 8007058:	462b      	mov	r3, r5
 800705a:	f7f9 fae5 	bl	8000628 <__aeabi_dmul>
 800705e:	a354      	add	r3, pc, #336	; (adr r3, 80071b0 <__kernel_tan+0x2f8>)
 8007060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007064:	f7f9 f92a 	bl	80002bc <__adddf3>
 8007068:	4602      	mov	r2, r0
 800706a:	460b      	mov	r3, r1
 800706c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007070:	f7f9 f924 	bl	80002bc <__adddf3>
 8007074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007078:	f7f9 fad6 	bl	8000628 <__aeabi_dmul>
 800707c:	4642      	mov	r2, r8
 800707e:	464b      	mov	r3, r9
 8007080:	f7f9 f91c 	bl	80002bc <__adddf3>
 8007084:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007088:	f7f9 face 	bl	8000628 <__aeabi_dmul>
 800708c:	4642      	mov	r2, r8
 800708e:	464b      	mov	r3, r9
 8007090:	f7f9 f914 	bl	80002bc <__adddf3>
 8007094:	a348      	add	r3, pc, #288	; (adr r3, 80071b8 <__kernel_tan+0x300>)
 8007096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709a:	4604      	mov	r4, r0
 800709c:	460d      	mov	r5, r1
 800709e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070a2:	f7f9 fac1 	bl	8000628 <__aeabi_dmul>
 80070a6:	4622      	mov	r2, r4
 80070a8:	462b      	mov	r3, r5
 80070aa:	f7f9 f907 	bl	80002bc <__adddf3>
 80070ae:	e9cd 0100 	strd	r0, r1, [sp]
 80070b2:	460b      	mov	r3, r1
 80070b4:	4602      	mov	r2, r0
 80070b6:	4659      	mov	r1, fp
 80070b8:	4650      	mov	r0, sl
 80070ba:	f7f9 f8ff 	bl	80002bc <__adddf3>
 80070be:	4b43      	ldr	r3, [pc, #268]	; (80071cc <__kernel_tan+0x314>)
 80070c0:	429f      	cmp	r7, r3
 80070c2:	4604      	mov	r4, r0
 80070c4:	460d      	mov	r5, r1
 80070c6:	f340 8083 	ble.w	80071d0 <__kernel_tan+0x318>
 80070ca:	4630      	mov	r0, r6
 80070cc:	f7f9 fa42 	bl	8000554 <__aeabi_i2d>
 80070d0:	4622      	mov	r2, r4
 80070d2:	4680      	mov	r8, r0
 80070d4:	4689      	mov	r9, r1
 80070d6:	462b      	mov	r3, r5
 80070d8:	4620      	mov	r0, r4
 80070da:	4629      	mov	r1, r5
 80070dc:	f7f9 faa4 	bl	8000628 <__aeabi_dmul>
 80070e0:	4642      	mov	r2, r8
 80070e2:	4606      	mov	r6, r0
 80070e4:	460f      	mov	r7, r1
 80070e6:	464b      	mov	r3, r9
 80070e8:	4620      	mov	r0, r4
 80070ea:	4629      	mov	r1, r5
 80070ec:	f7f9 f8e6 	bl	80002bc <__adddf3>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4630      	mov	r0, r6
 80070f6:	4639      	mov	r1, r7
 80070f8:	f7f9 fbc0 	bl	800087c <__aeabi_ddiv>
 80070fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007100:	f7f9 f8da 	bl	80002b8 <__aeabi_dsub>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4650      	mov	r0, sl
 800710a:	4659      	mov	r1, fp
 800710c:	f7f9 f8d4 	bl	80002b8 <__aeabi_dsub>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	f7f9 f8d2 	bl	80002bc <__adddf3>
 8007118:	4602      	mov	r2, r0
 800711a:	460b      	mov	r3, r1
 800711c:	4640      	mov	r0, r8
 800711e:	4649      	mov	r1, r9
 8007120:	f7f9 f8ca 	bl	80002b8 <__aeabi_dsub>
 8007124:	9b02      	ldr	r3, [sp, #8]
 8007126:	4604      	mov	r4, r0
 8007128:	1798      	asrs	r0, r3, #30
 800712a:	f000 0002 	and.w	r0, r0, #2
 800712e:	f1c0 0001 	rsb	r0, r0, #1
 8007132:	460d      	mov	r5, r1
 8007134:	f7f9 fa0e 	bl	8000554 <__aeabi_i2d>
 8007138:	4602      	mov	r2, r0
 800713a:	460b      	mov	r3, r1
 800713c:	4620      	mov	r0, r4
 800713e:	4629      	mov	r1, r5
 8007140:	f7f9 fa72 	bl	8000628 <__aeabi_dmul>
 8007144:	e6dd      	b.n	8006f02 <__kernel_tan+0x4a>
 8007146:	bf00      	nop
 8007148:	54442d18 	.word	0x54442d18
 800714c:	3fe921fb 	.word	0x3fe921fb
 8007150:	33145c07 	.word	0x33145c07
 8007154:	3c81a626 	.word	0x3c81a626
 8007158:	74bf7ad4 	.word	0x74bf7ad4
 800715c:	3efb2a70 	.word	0x3efb2a70
 8007160:	32f0a7e9 	.word	0x32f0a7e9
 8007164:	3f12b80f 	.word	0x3f12b80f
 8007168:	1a8d1068 	.word	0x1a8d1068
 800716c:	3f3026f7 	.word	0x3f3026f7
 8007170:	fee08315 	.word	0xfee08315
 8007174:	3f57dbc8 	.word	0x3f57dbc8
 8007178:	e96e8493 	.word	0xe96e8493
 800717c:	3f8226e3 	.word	0x3f8226e3
 8007180:	1bb341fe 	.word	0x1bb341fe
 8007184:	3faba1ba 	.word	0x3faba1ba
 8007188:	db605373 	.word	0xdb605373
 800718c:	bef375cb 	.word	0xbef375cb
 8007190:	a03792a6 	.word	0xa03792a6
 8007194:	3f147e88 	.word	0x3f147e88
 8007198:	f2f26501 	.word	0xf2f26501
 800719c:	3f4344d8 	.word	0x3f4344d8
 80071a0:	c9560328 	.word	0xc9560328
 80071a4:	3f6d6d22 	.word	0x3f6d6d22
 80071a8:	8406d637 	.word	0x8406d637
 80071ac:	3f9664f4 	.word	0x3f9664f4
 80071b0:	1110fe7a 	.word	0x1110fe7a
 80071b4:	3fc11111 	.word	0x3fc11111
 80071b8:	55555563 	.word	0x55555563
 80071bc:	3fd55555 	.word	0x3fd55555
 80071c0:	3e2fffff 	.word	0x3e2fffff
 80071c4:	3ff00000 	.word	0x3ff00000
 80071c8:	bff00000 	.word	0xbff00000
 80071cc:	3fe59427 	.word	0x3fe59427
 80071d0:	2e01      	cmp	r6, #1
 80071d2:	d036      	beq.n	8007242 <__kernel_tan+0x38a>
 80071d4:	460f      	mov	r7, r1
 80071d6:	4602      	mov	r2, r0
 80071d8:	460b      	mov	r3, r1
 80071da:	2000      	movs	r0, #0
 80071dc:	491a      	ldr	r1, [pc, #104]	; (8007248 <__kernel_tan+0x390>)
 80071de:	f7f9 fb4d 	bl	800087c <__aeabi_ddiv>
 80071e2:	2600      	movs	r6, #0
 80071e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071e8:	4652      	mov	r2, sl
 80071ea:	465b      	mov	r3, fp
 80071ec:	4630      	mov	r0, r6
 80071ee:	4639      	mov	r1, r7
 80071f0:	f7f9 f862 	bl	80002b8 <__aeabi_dsub>
 80071f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007200:	f7f9 f85a 	bl	80002b8 <__aeabi_dsub>
 8007204:	4632      	mov	r2, r6
 8007206:	462b      	mov	r3, r5
 8007208:	f7f9 fa0e 	bl	8000628 <__aeabi_dmul>
 800720c:	4632      	mov	r2, r6
 800720e:	4682      	mov	sl, r0
 8007210:	468b      	mov	fp, r1
 8007212:	462b      	mov	r3, r5
 8007214:	4630      	mov	r0, r6
 8007216:	4639      	mov	r1, r7
 8007218:	f7f9 fa06 	bl	8000628 <__aeabi_dmul>
 800721c:	2200      	movs	r2, #0
 800721e:	4b0b      	ldr	r3, [pc, #44]	; (800724c <__kernel_tan+0x394>)
 8007220:	f7f9 f84c 	bl	80002bc <__adddf3>
 8007224:	4602      	mov	r2, r0
 8007226:	460b      	mov	r3, r1
 8007228:	4650      	mov	r0, sl
 800722a:	4659      	mov	r1, fp
 800722c:	f7f9 f846 	bl	80002bc <__adddf3>
 8007230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007234:	f7f9 f9f8 	bl	8000628 <__aeabi_dmul>
 8007238:	4632      	mov	r2, r6
 800723a:	462b      	mov	r3, r5
 800723c:	f7f9 f83e 	bl	80002bc <__adddf3>
 8007240:	e65f      	b.n	8006f02 <__kernel_tan+0x4a>
 8007242:	4682      	mov	sl, r0
 8007244:	468b      	mov	fp, r1
 8007246:	e65e      	b.n	8006f06 <__kernel_tan+0x4e>
 8007248:	bff00000 	.word	0xbff00000
 800724c:	3ff00000 	.word	0x3ff00000

08007250 <fabs>:
 8007250:	ec51 0b10 	vmov	r0, r1, d0
 8007254:	ee10 2a10 	vmov	r2, s0
 8007258:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800725c:	ec43 2b10 	vmov	d0, r2, r3
 8007260:	4770      	bx	lr

08007262 <matherr>:
 8007262:	2000      	movs	r0, #0
 8007264:	4770      	bx	lr
	...

08007268 <nan>:
 8007268:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007270 <nan+0x8>
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	00000000 	.word	0x00000000
 8007274:	7ff80000 	.word	0x7ff80000

08007278 <scalbn>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	ec55 4b10 	vmov	r4, r5, d0
 800727e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007282:	4606      	mov	r6, r0
 8007284:	462b      	mov	r3, r5
 8007286:	b9aa      	cbnz	r2, 80072b4 <scalbn+0x3c>
 8007288:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800728c:	4323      	orrs	r3, r4
 800728e:	d03b      	beq.n	8007308 <scalbn+0x90>
 8007290:	4b31      	ldr	r3, [pc, #196]	; (8007358 <scalbn+0xe0>)
 8007292:	4629      	mov	r1, r5
 8007294:	2200      	movs	r2, #0
 8007296:	ee10 0a10 	vmov	r0, s0
 800729a:	f7f9 f9c5 	bl	8000628 <__aeabi_dmul>
 800729e:	4b2f      	ldr	r3, [pc, #188]	; (800735c <scalbn+0xe4>)
 80072a0:	429e      	cmp	r6, r3
 80072a2:	4604      	mov	r4, r0
 80072a4:	460d      	mov	r5, r1
 80072a6:	da12      	bge.n	80072ce <scalbn+0x56>
 80072a8:	a327      	add	r3, pc, #156	; (adr r3, 8007348 <scalbn+0xd0>)
 80072aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ae:	f7f9 f9bb 	bl	8000628 <__aeabi_dmul>
 80072b2:	e009      	b.n	80072c8 <scalbn+0x50>
 80072b4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80072b8:	428a      	cmp	r2, r1
 80072ba:	d10c      	bne.n	80072d6 <scalbn+0x5e>
 80072bc:	ee10 2a10 	vmov	r2, s0
 80072c0:	4620      	mov	r0, r4
 80072c2:	4629      	mov	r1, r5
 80072c4:	f7f8 fffa 	bl	80002bc <__adddf3>
 80072c8:	4604      	mov	r4, r0
 80072ca:	460d      	mov	r5, r1
 80072cc:	e01c      	b.n	8007308 <scalbn+0x90>
 80072ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80072d2:	460b      	mov	r3, r1
 80072d4:	3a36      	subs	r2, #54	; 0x36
 80072d6:	4432      	add	r2, r6
 80072d8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80072dc:	428a      	cmp	r2, r1
 80072de:	dd0b      	ble.n	80072f8 <scalbn+0x80>
 80072e0:	ec45 4b11 	vmov	d1, r4, r5
 80072e4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8007350 <scalbn+0xd8>
 80072e8:	f000 f83c 	bl	8007364 <copysign>
 80072ec:	a318      	add	r3, pc, #96	; (adr r3, 8007350 <scalbn+0xd8>)
 80072ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f2:	ec51 0b10 	vmov	r0, r1, d0
 80072f6:	e7da      	b.n	80072ae <scalbn+0x36>
 80072f8:	2a00      	cmp	r2, #0
 80072fa:	dd08      	ble.n	800730e <scalbn+0x96>
 80072fc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007300:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007304:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007308:	ec45 4b10 	vmov	d0, r4, r5
 800730c:	bd70      	pop	{r4, r5, r6, pc}
 800730e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007312:	da0d      	bge.n	8007330 <scalbn+0xb8>
 8007314:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007318:	429e      	cmp	r6, r3
 800731a:	ec45 4b11 	vmov	d1, r4, r5
 800731e:	dce1      	bgt.n	80072e4 <scalbn+0x6c>
 8007320:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8007348 <scalbn+0xd0>
 8007324:	f000 f81e 	bl	8007364 <copysign>
 8007328:	a307      	add	r3, pc, #28	; (adr r3, 8007348 <scalbn+0xd0>)
 800732a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732e:	e7e0      	b.n	80072f2 <scalbn+0x7a>
 8007330:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007334:	3236      	adds	r2, #54	; 0x36
 8007336:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800733a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800733e:	4620      	mov	r0, r4
 8007340:	4629      	mov	r1, r5
 8007342:	2200      	movs	r2, #0
 8007344:	4b06      	ldr	r3, [pc, #24]	; (8007360 <scalbn+0xe8>)
 8007346:	e7b2      	b.n	80072ae <scalbn+0x36>
 8007348:	c2f8f359 	.word	0xc2f8f359
 800734c:	01a56e1f 	.word	0x01a56e1f
 8007350:	8800759c 	.word	0x8800759c
 8007354:	7e37e43c 	.word	0x7e37e43c
 8007358:	43500000 	.word	0x43500000
 800735c:	ffff3cb0 	.word	0xffff3cb0
 8007360:	3c900000 	.word	0x3c900000

08007364 <copysign>:
 8007364:	ec51 0b10 	vmov	r0, r1, d0
 8007368:	ee11 0a90 	vmov	r0, s3
 800736c:	ee10 2a10 	vmov	r2, s0
 8007370:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007374:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007378:	ea41 0300 	orr.w	r3, r1, r0
 800737c:	ec43 2b10 	vmov	d0, r2, r3
 8007380:	4770      	bx	lr
	...

08007384 <__errno>:
 8007384:	4b01      	ldr	r3, [pc, #4]	; (800738c <__errno+0x8>)
 8007386:	6818      	ldr	r0, [r3, #0]
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	20000010 	.word	0x20000010

08007390 <__libc_init_array>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	4e0d      	ldr	r6, [pc, #52]	; (80073c8 <__libc_init_array+0x38>)
 8007394:	4c0d      	ldr	r4, [pc, #52]	; (80073cc <__libc_init_array+0x3c>)
 8007396:	1ba4      	subs	r4, r4, r6
 8007398:	10a4      	asrs	r4, r4, #2
 800739a:	2500      	movs	r5, #0
 800739c:	42a5      	cmp	r5, r4
 800739e:	d109      	bne.n	80073b4 <__libc_init_array+0x24>
 80073a0:	4e0b      	ldr	r6, [pc, #44]	; (80073d0 <__libc_init_array+0x40>)
 80073a2:	4c0c      	ldr	r4, [pc, #48]	; (80073d4 <__libc_init_array+0x44>)
 80073a4:	f001 fb50 	bl	8008a48 <_init>
 80073a8:	1ba4      	subs	r4, r4, r6
 80073aa:	10a4      	asrs	r4, r4, #2
 80073ac:	2500      	movs	r5, #0
 80073ae:	42a5      	cmp	r5, r4
 80073b0:	d105      	bne.n	80073be <__libc_init_array+0x2e>
 80073b2:	bd70      	pop	{r4, r5, r6, pc}
 80073b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073b8:	4798      	blx	r3
 80073ba:	3501      	adds	r5, #1
 80073bc:	e7ee      	b.n	800739c <__libc_init_array+0xc>
 80073be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073c2:	4798      	blx	r3
 80073c4:	3501      	adds	r5, #1
 80073c6:	e7f2      	b.n	80073ae <__libc_init_array+0x1e>
 80073c8:	08008fe0 	.word	0x08008fe0
 80073cc:	08008fe0 	.word	0x08008fe0
 80073d0:	08008fe0 	.word	0x08008fe0
 80073d4:	08008fe8 	.word	0x08008fe8

080073d8 <free>:
 80073d8:	4b02      	ldr	r3, [pc, #8]	; (80073e4 <free+0xc>)
 80073da:	4601      	mov	r1, r0
 80073dc:	6818      	ldr	r0, [r3, #0]
 80073de:	f000 ba9f 	b.w	8007920 <_free_r>
 80073e2:	bf00      	nop
 80073e4:	20000010 	.word	0x20000010

080073e8 <memset>:
 80073e8:	4402      	add	r2, r0
 80073ea:	4603      	mov	r3, r0
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d100      	bne.n	80073f2 <memset+0xa>
 80073f0:	4770      	bx	lr
 80073f2:	f803 1b01 	strb.w	r1, [r3], #1
 80073f6:	e7f9      	b.n	80073ec <memset+0x4>

080073f8 <validate_structure>:
 80073f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073fa:	6801      	ldr	r1, [r0, #0]
 80073fc:	293b      	cmp	r1, #59	; 0x3b
 80073fe:	4604      	mov	r4, r0
 8007400:	d911      	bls.n	8007426 <validate_structure+0x2e>
 8007402:	223c      	movs	r2, #60	; 0x3c
 8007404:	4668      	mov	r0, sp
 8007406:	f000 fd71 	bl	8007eec <div>
 800740a:	9a01      	ldr	r2, [sp, #4]
 800740c:	6863      	ldr	r3, [r4, #4]
 800740e:	9900      	ldr	r1, [sp, #0]
 8007410:	2a00      	cmp	r2, #0
 8007412:	440b      	add	r3, r1
 8007414:	6063      	str	r3, [r4, #4]
 8007416:	bfbb      	ittet	lt
 8007418:	323c      	addlt	r2, #60	; 0x3c
 800741a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800741e:	6022      	strge	r2, [r4, #0]
 8007420:	6022      	strlt	r2, [r4, #0]
 8007422:	bfb8      	it	lt
 8007424:	6063      	strlt	r3, [r4, #4]
 8007426:	6861      	ldr	r1, [r4, #4]
 8007428:	293b      	cmp	r1, #59	; 0x3b
 800742a:	d911      	bls.n	8007450 <validate_structure+0x58>
 800742c:	223c      	movs	r2, #60	; 0x3c
 800742e:	4668      	mov	r0, sp
 8007430:	f000 fd5c 	bl	8007eec <div>
 8007434:	9a01      	ldr	r2, [sp, #4]
 8007436:	68a3      	ldr	r3, [r4, #8]
 8007438:	9900      	ldr	r1, [sp, #0]
 800743a:	2a00      	cmp	r2, #0
 800743c:	440b      	add	r3, r1
 800743e:	60a3      	str	r3, [r4, #8]
 8007440:	bfbb      	ittet	lt
 8007442:	323c      	addlt	r2, #60	; 0x3c
 8007444:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8007448:	6062      	strge	r2, [r4, #4]
 800744a:	6062      	strlt	r2, [r4, #4]
 800744c:	bfb8      	it	lt
 800744e:	60a3      	strlt	r3, [r4, #8]
 8007450:	68a1      	ldr	r1, [r4, #8]
 8007452:	2917      	cmp	r1, #23
 8007454:	d911      	bls.n	800747a <validate_structure+0x82>
 8007456:	2218      	movs	r2, #24
 8007458:	4668      	mov	r0, sp
 800745a:	f000 fd47 	bl	8007eec <div>
 800745e:	9a01      	ldr	r2, [sp, #4]
 8007460:	68e3      	ldr	r3, [r4, #12]
 8007462:	9900      	ldr	r1, [sp, #0]
 8007464:	2a00      	cmp	r2, #0
 8007466:	440b      	add	r3, r1
 8007468:	60e3      	str	r3, [r4, #12]
 800746a:	bfbb      	ittet	lt
 800746c:	3218      	addlt	r2, #24
 800746e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8007472:	60a2      	strge	r2, [r4, #8]
 8007474:	60a2      	strlt	r2, [r4, #8]
 8007476:	bfb8      	it	lt
 8007478:	60e3      	strlt	r3, [r4, #12]
 800747a:	6921      	ldr	r1, [r4, #16]
 800747c:	290b      	cmp	r1, #11
 800747e:	d911      	bls.n	80074a4 <validate_structure+0xac>
 8007480:	220c      	movs	r2, #12
 8007482:	4668      	mov	r0, sp
 8007484:	f000 fd32 	bl	8007eec <div>
 8007488:	9a01      	ldr	r2, [sp, #4]
 800748a:	6963      	ldr	r3, [r4, #20]
 800748c:	9900      	ldr	r1, [sp, #0]
 800748e:	2a00      	cmp	r2, #0
 8007490:	440b      	add	r3, r1
 8007492:	6163      	str	r3, [r4, #20]
 8007494:	bfbb      	ittet	lt
 8007496:	320c      	addlt	r2, #12
 8007498:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800749c:	6122      	strge	r2, [r4, #16]
 800749e:	6122      	strlt	r2, [r4, #16]
 80074a0:	bfb8      	it	lt
 80074a2:	6163      	strlt	r3, [r4, #20]
 80074a4:	6963      	ldr	r3, [r4, #20]
 80074a6:	0799      	lsls	r1, r3, #30
 80074a8:	d120      	bne.n	80074ec <validate_structure+0xf4>
 80074aa:	2164      	movs	r1, #100	; 0x64
 80074ac:	fb93 f2f1 	sdiv	r2, r3, r1
 80074b0:	fb01 3212 	mls	r2, r1, r2, r3
 80074b4:	b9e2      	cbnz	r2, 80074f0 <validate_structure+0xf8>
 80074b6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80074ba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80074be:	fb93 f2f1 	sdiv	r2, r3, r1
 80074c2:	fb01 3312 	mls	r3, r1, r2, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bf14      	ite	ne
 80074ca:	231c      	movne	r3, #28
 80074cc:	231d      	moveq	r3, #29
 80074ce:	68e2      	ldr	r2, [r4, #12]
 80074d0:	2a00      	cmp	r2, #0
 80074d2:	dc0f      	bgt.n	80074f4 <validate_structure+0xfc>
 80074d4:	4f34      	ldr	r7, [pc, #208]	; (80075a8 <validate_structure+0x1b0>)
 80074d6:	260b      	movs	r6, #11
 80074d8:	2064      	movs	r0, #100	; 0x64
 80074da:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80074de:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80074e2:	f1bc 0f00 	cmp.w	ip, #0
 80074e6:	dd14      	ble.n	8007512 <validate_structure+0x11a>
 80074e8:	b003      	add	sp, #12
 80074ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ec:	231c      	movs	r3, #28
 80074ee:	e7ee      	b.n	80074ce <validate_structure+0xd6>
 80074f0:	231d      	movs	r3, #29
 80074f2:	e7ec      	b.n	80074ce <validate_structure+0xd6>
 80074f4:	4f2c      	ldr	r7, [pc, #176]	; (80075a8 <validate_structure+0x1b0>)
 80074f6:	f04f 0c00 	mov.w	ip, #0
 80074fa:	2564      	movs	r5, #100	; 0x64
 80074fc:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8007500:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8007504:	2a01      	cmp	r2, #1
 8007506:	d02f      	beq.n	8007568 <validate_structure+0x170>
 8007508:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 800750c:	4281      	cmp	r1, r0
 800750e:	dc2e      	bgt.n	800756e <validate_structure+0x176>
 8007510:	e7ea      	b.n	80074e8 <validate_structure+0xf0>
 8007512:	6921      	ldr	r1, [r4, #16]
 8007514:	3901      	subs	r1, #1
 8007516:	6121      	str	r1, [r4, #16]
 8007518:	3101      	adds	r1, #1
 800751a:	d114      	bne.n	8007546 <validate_structure+0x14e>
 800751c:	6963      	ldr	r3, [r4, #20]
 800751e:	1e59      	subs	r1, r3, #1
 8007520:	078a      	lsls	r2, r1, #30
 8007522:	e9c4 6104 	strd	r6, r1, [r4, #16]
 8007526:	d117      	bne.n	8007558 <validate_structure+0x160>
 8007528:	fb91 f2f0 	sdiv	r2, r1, r0
 800752c:	fb00 1112 	mls	r1, r0, r2, r1
 8007530:	b9a1      	cbnz	r1, 800755c <validate_structure+0x164>
 8007532:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8007536:	fb93 f2f5 	sdiv	r2, r3, r5
 800753a:	fb05 3312 	mls	r3, r5, r2, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	bf14      	ite	ne
 8007542:	231c      	movne	r3, #28
 8007544:	231d      	moveq	r3, #29
 8007546:	6922      	ldr	r2, [r4, #16]
 8007548:	2a01      	cmp	r2, #1
 800754a:	bf14      	ite	ne
 800754c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8007550:	461a      	moveq	r2, r3
 8007552:	4462      	add	r2, ip
 8007554:	60e2      	str	r2, [r4, #12]
 8007556:	e7c2      	b.n	80074de <validate_structure+0xe6>
 8007558:	231c      	movs	r3, #28
 800755a:	e7f4      	b.n	8007546 <validate_structure+0x14e>
 800755c:	231d      	movs	r3, #29
 800755e:	e7f2      	b.n	8007546 <validate_structure+0x14e>
 8007560:	231c      	movs	r3, #28
 8007562:	e7cd      	b.n	8007500 <validate_structure+0x108>
 8007564:	231d      	movs	r3, #29
 8007566:	e7cb      	b.n	8007500 <validate_structure+0x108>
 8007568:	428b      	cmp	r3, r1
 800756a:	dabd      	bge.n	80074e8 <validate_structure+0xf0>
 800756c:	4618      	mov	r0, r3
 800756e:	3201      	adds	r2, #1
 8007570:	1a09      	subs	r1, r1, r0
 8007572:	2a0c      	cmp	r2, #12
 8007574:	60e1      	str	r1, [r4, #12]
 8007576:	6122      	str	r2, [r4, #16]
 8007578:	d1c2      	bne.n	8007500 <validate_structure+0x108>
 800757a:	6963      	ldr	r3, [r4, #20]
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	0791      	lsls	r1, r2, #30
 8007580:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8007584:	d1ec      	bne.n	8007560 <validate_structure+0x168>
 8007586:	fb92 f1f5 	sdiv	r1, r2, r5
 800758a:	fb05 2211 	mls	r2, r5, r1, r2
 800758e:	2a00      	cmp	r2, #0
 8007590:	d1e8      	bne.n	8007564 <validate_structure+0x16c>
 8007592:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8007596:	fb93 f2f6 	sdiv	r2, r3, r6
 800759a:	fb06 3312 	mls	r3, r6, r2, r3
 800759e:	2b00      	cmp	r3, #0
 80075a0:	bf14      	ite	ne
 80075a2:	231c      	movne	r3, #28
 80075a4:	231d      	moveq	r3, #29
 80075a6:	e7ab      	b.n	8007500 <validate_structure+0x108>
 80075a8:	08008d50 	.word	0x08008d50

080075ac <mktime>:
 80075ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b0:	b089      	sub	sp, #36	; 0x24
 80075b2:	4606      	mov	r6, r0
 80075b4:	f000 fcf2 	bl	8007f9c <__gettzinfo>
 80075b8:	4680      	mov	r8, r0
 80075ba:	4630      	mov	r0, r6
 80075bc:	f7ff ff1c 	bl	80073f8 <validate_structure>
 80075c0:	e9d6 3000 	ldrd	r3, r0, [r6]
 80075c4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 80075c8:	fb0a 3a00 	mla	sl, sl, r0, r3
 80075cc:	68b0      	ldr	r0, [r6, #8]
 80075ce:	4abe      	ldr	r2, [pc, #760]	; (80078c8 <mktime+0x31c>)
 80075d0:	6975      	ldr	r5, [r6, #20]
 80075d2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80075d6:	fb03 aa00 	mla	sl, r3, r0, sl
 80075da:	e9d6 4303 	ldrd	r4, r3, [r6, #12]
 80075de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80075e2:	3c01      	subs	r4, #1
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	ea4f 7bea 	mov.w	fp, sl, asr #31
 80075ea:	4414      	add	r4, r2
 80075ec:	dd11      	ble.n	8007612 <mktime+0x66>
 80075ee:	07a9      	lsls	r1, r5, #30
 80075f0:	d10f      	bne.n	8007612 <mktime+0x66>
 80075f2:	2264      	movs	r2, #100	; 0x64
 80075f4:	fb95 f3f2 	sdiv	r3, r5, r2
 80075f8:	fb02 5313 	mls	r3, r2, r3, r5
 80075fc:	b943      	cbnz	r3, 8007610 <mktime+0x64>
 80075fe:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 8007602:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007606:	fb91 f3f2 	sdiv	r3, r1, r2
 800760a:	fb02 1313 	mls	r3, r2, r3, r1
 800760e:	b903      	cbnz	r3, 8007612 <mktime+0x66>
 8007610:	3401      	adds	r4, #1
 8007612:	f505 531c 	add.w	r3, r5, #9984	; 0x2700
 8007616:	3310      	adds	r3, #16
 8007618:	f644 6220 	movw	r2, #20000	; 0x4e20
 800761c:	4293      	cmp	r3, r2
 800761e:	61f4      	str	r4, [r6, #28]
 8007620:	f200 8179 	bhi.w	8007916 <mktime+0x36a>
 8007624:	2d46      	cmp	r5, #70	; 0x46
 8007626:	f340 8084 	ble.w	8007732 <mktime+0x186>
 800762a:	2346      	movs	r3, #70	; 0x46
 800762c:	f240 176d 	movw	r7, #365	; 0x16d
 8007630:	2164      	movs	r1, #100	; 0x64
 8007632:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007636:	079a      	lsls	r2, r3, #30
 8007638:	d175      	bne.n	8007726 <mktime+0x17a>
 800763a:	fb93 f2f1 	sdiv	r2, r3, r1
 800763e:	fb01 3212 	mls	r2, r1, r2, r3
 8007642:	2a00      	cmp	r2, #0
 8007644:	d172      	bne.n	800772c <mktime+0x180>
 8007646:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 800764a:	fb9c f2f0 	sdiv	r2, ip, r0
 800764e:	fb00 c212 	mls	r2, r0, r2, ip
 8007652:	2a00      	cmp	r2, #0
 8007654:	bf14      	ite	ne
 8007656:	463a      	movne	r2, r7
 8007658:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800765c:	3301      	adds	r3, #1
 800765e:	429d      	cmp	r5, r3
 8007660:	4414      	add	r4, r2
 8007662:	d1e8      	bne.n	8007636 <mktime+0x8a>
 8007664:	4b99      	ldr	r3, [pc, #612]	; (80078cc <mktime+0x320>)
 8007666:	4363      	muls	r3, r4
 8007668:	eb1a 0103 	adds.w	r1, sl, r3
 800766c:	eb4b 72e3 	adc.w	r2, fp, r3, asr #31
 8007670:	e9cd 1200 	strd	r1, r2, [sp]
 8007674:	f000 fab4 	bl	8007be0 <__tz_lock>
 8007678:	f000 fab4 	bl	8007be4 <_tzset_unlocked>
 800767c:	4b94      	ldr	r3, [pc, #592]	; (80078d0 <mktime+0x324>)
 800767e:	f8d3 9000 	ldr.w	r9, [r3]
 8007682:	f1b9 0f00 	cmp.w	r9, #0
 8007686:	d045      	beq.n	8007714 <mktime+0x168>
 8007688:	f8d6 9020 	ldr.w	r9, [r6, #32]
 800768c:	6970      	ldr	r0, [r6, #20]
 800768e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007692:	464f      	mov	r7, r9
 8007694:	2f01      	cmp	r7, #1
 8007696:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800769a:	bfa8      	it	ge
 800769c:	2701      	movge	r7, #1
 800769e:	4283      	cmp	r3, r0
 80076a0:	f040 8089 	bne.w	80077b6 <mktime+0x20a>
 80076a4:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 80076a8:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 80076ac:	460a      	mov	r2, r1
 80076ae:	17cb      	asrs	r3, r1, #31
 80076b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076b4:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 80076b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80076bc:	1a12      	subs	r2, r2, r0
 80076be:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
 80076c2:	4692      	mov	sl, r2
 80076c4:	469b      	mov	fp, r3
 80076c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ca:	4552      	cmp	r2, sl
 80076cc:	eb73 0c0b 	sbcs.w	ip, r3, fp
 80076d0:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80076d4:	da76      	bge.n	80077c4 <mktime+0x218>
 80076d6:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 80076da:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80076de:	ebb2 0a0a 	subs.w	sl, r2, sl
 80076e2:	eb63 0b0b 	sbc.w	fp, r3, fp
 80076e6:	f8d8 3000 	ldr.w	r3, [r8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d079      	beq.n	80077e2 <mktime+0x236>
 80076ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076f2:	4552      	cmp	r2, sl
 80076f4:	eb73 030b 	sbcs.w	r3, r3, fp
 80076f8:	db07      	blt.n	800770a <mktime+0x15e>
 80076fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076fe:	e9dd ab00 	ldrd	sl, fp, [sp]
 8007702:	4592      	cmp	sl, r2
 8007704:	eb7b 0303 	sbcs.w	r3, fp, r3
 8007708:	db71      	blt.n	80077ee <mktime+0x242>
 800770a:	f1b9 0f00 	cmp.w	r9, #0
 800770e:	f04f 0900 	mov.w	r9, #0
 8007712:	da71      	bge.n	80077f8 <mktime+0x24c>
 8007714:	e9dd ab00 	ldrd	sl, fp, [sp]
 8007718:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 800771c:	eb1a 0a03 	adds.w	sl, sl, r3
 8007720:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8007724:	e0b4      	b.n	8007890 <mktime+0x2e4>
 8007726:	f240 126d 	movw	r2, #365	; 0x16d
 800772a:	e797      	b.n	800765c <mktime+0xb0>
 800772c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8007730:	e794      	b.n	800765c <mktime+0xb0>
 8007732:	d097      	beq.n	8007664 <mktime+0xb8>
 8007734:	2345      	movs	r3, #69	; 0x45
 8007736:	f240 176d 	movw	r7, #365	; 0x16d
 800773a:	2164      	movs	r1, #100	; 0x64
 800773c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007740:	e012      	b.n	8007768 <mktime+0x1bc>
 8007742:	bb62      	cbnz	r2, 800779e <mktime+0x1f2>
 8007744:	fb93 f2f1 	sdiv	r2, r3, r1
 8007748:	fb01 3212 	mls	r2, r1, r2, r3
 800774c:	bb52      	cbnz	r2, 80077a4 <mktime+0x1f8>
 800774e:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8007752:	fb9c f2f0 	sdiv	r2, ip, r0
 8007756:	fb00 c212 	mls	r2, r0, r2, ip
 800775a:	2a00      	cmp	r2, #0
 800775c:	bf14      	ite	ne
 800775e:	463a      	movne	r2, r7
 8007760:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8007764:	1aa4      	subs	r4, r4, r2
 8007766:	3b01      	subs	r3, #1
 8007768:	429d      	cmp	r5, r3
 800776a:	f003 0203 	and.w	r2, r3, #3
 800776e:	dbe8      	blt.n	8007742 <mktime+0x196>
 8007770:	b9da      	cbnz	r2, 80077aa <mktime+0x1fe>
 8007772:	2264      	movs	r2, #100	; 0x64
 8007774:	fb95 f3f2 	sdiv	r3, r5, r2
 8007778:	fb02 5313 	mls	r3, r2, r3, r5
 800777c:	b9c3      	cbnz	r3, 80077b0 <mktime+0x204>
 800777e:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 8007782:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007786:	fb91 f3f2 	sdiv	r3, r1, r2
 800778a:	fb02 1313 	mls	r3, r2, r3, r1
 800778e:	2b00      	cmp	r3, #0
 8007790:	f240 136d 	movw	r3, #365	; 0x16d
 8007794:	bf08      	it	eq
 8007796:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 800779a:	1ae4      	subs	r4, r4, r3
 800779c:	e762      	b.n	8007664 <mktime+0xb8>
 800779e:	f240 126d 	movw	r2, #365	; 0x16d
 80077a2:	e7df      	b.n	8007764 <mktime+0x1b8>
 80077a4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80077a8:	e7dc      	b.n	8007764 <mktime+0x1b8>
 80077aa:	f240 136d 	movw	r3, #365	; 0x16d
 80077ae:	e7f4      	b.n	800779a <mktime+0x1ee>
 80077b0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80077b4:	e7f1      	b.n	800779a <mktime+0x1ee>
 80077b6:	f000 f96b 	bl	8007a90 <__tzcalc_limits>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	f47f af72 	bne.w	80076a4 <mktime+0xf8>
 80077c0:	46b9      	mov	r9, r7
 80077c2:	e057      	b.n	8007874 <mktime+0x2c8>
 80077c4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80077c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077cc:	ebb2 020a 	subs.w	r2, r2, sl
 80077d0:	eb63 030b 	sbc.w	r3, r3, fp
 80077d4:	e9dd ab00 	ldrd	sl, fp, [sp]
 80077d8:	4592      	cmp	sl, r2
 80077da:	eb7b 0303 	sbcs.w	r3, fp, r3
 80077de:	dbef      	blt.n	80077c0 <mktime+0x214>
 80077e0:	e779      	b.n	80076d6 <mktime+0x12a>
 80077e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077e6:	4552      	cmp	r2, sl
 80077e8:	eb73 030b 	sbcs.w	r3, r3, fp
 80077ec:	db85      	blt.n	80076fa <mktime+0x14e>
 80077ee:	f1b9 0f00 	cmp.w	r9, #0
 80077f2:	db43      	blt.n	800787c <mktime+0x2d0>
 80077f4:	f04f 0901 	mov.w	r9, #1
 80077f8:	ea87 0709 	eor.w	r7, r7, r9
 80077fc:	2f01      	cmp	r7, #1
 80077fe:	d139      	bne.n	8007874 <mktime+0x2c8>
 8007800:	1a40      	subs	r0, r0, r1
 8007802:	f1b9 0f00 	cmp.w	r9, #0
 8007806:	d100      	bne.n	800780a <mktime+0x25e>
 8007808:	4240      	negs	r0, r0
 800780a:	6833      	ldr	r3, [r6, #0]
 800780c:	4403      	add	r3, r0
 800780e:	6033      	str	r3, [r6, #0]
 8007810:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007814:	1812      	adds	r2, r2, r0
 8007816:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
 800781a:	e9cd 2300 	strd	r2, r3, [sp]
 800781e:	4630      	mov	r0, r6
 8007820:	68f2      	ldr	r2, [r6, #12]
 8007822:	9202      	str	r2, [sp, #8]
 8007824:	f7ff fde8 	bl	80073f8 <validate_structure>
 8007828:	68f3      	ldr	r3, [r6, #12]
 800782a:	9a02      	ldr	r2, [sp, #8]
 800782c:	1a9b      	subs	r3, r3, r2
 800782e:	d021      	beq.n	8007874 <mktime+0x2c8>
 8007830:	2b01      	cmp	r3, #1
 8007832:	dc40      	bgt.n	80078b6 <mktime+0x30a>
 8007834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007838:	bfa8      	it	ge
 800783a:	461f      	movge	r7, r3
 800783c:	69f3      	ldr	r3, [r6, #28]
 800783e:	443c      	add	r4, r7
 8007840:	18ff      	adds	r7, r7, r3
 8007842:	d547      	bpl.n	80078d4 <mktime+0x328>
 8007844:	1e6a      	subs	r2, r5, #1
 8007846:	0791      	lsls	r1, r2, #30
 8007848:	d138      	bne.n	80078bc <mktime+0x310>
 800784a:	2164      	movs	r1, #100	; 0x64
 800784c:	fb92 f3f1 	sdiv	r3, r2, r1
 8007850:	fb01 2313 	mls	r3, r1, r3, r2
 8007854:	bbab      	cbnz	r3, 80078c2 <mktime+0x316>
 8007856:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 800785a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800785e:	fb95 f3f2 	sdiv	r3, r5, r2
 8007862:	fb02 5513 	mls	r5, r2, r3, r5
 8007866:	2d00      	cmp	r5, #0
 8007868:	f240 136d 	movw	r3, #365	; 0x16d
 800786c:	bf18      	it	ne
 800786e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8007872:	61f3      	str	r3, [r6, #28]
 8007874:	f1b9 0f01 	cmp.w	r9, #1
 8007878:	f47f af4c 	bne.w	8007714 <mktime+0x168>
 800787c:	e9dd ab00 	ldrd	sl, fp, [sp]
 8007880:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 8007884:	eb1a 0a03 	adds.w	sl, sl, r3
 8007888:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 800788c:	f04f 0901 	mov.w	r9, #1
 8007890:	f000 f9a7 	bl	8007be2 <__tz_unlock>
 8007894:	3404      	adds	r4, #4
 8007896:	2307      	movs	r3, #7
 8007898:	fb94 f3f3 	sdiv	r3, r4, r3
 800789c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80078a0:	1ae4      	subs	r4, r4, r3
 80078a2:	bf48      	it	mi
 80078a4:	3407      	addmi	r4, #7
 80078a6:	f8c6 9020 	str.w	r9, [r6, #32]
 80078aa:	61b4      	str	r4, [r6, #24]
 80078ac:	4650      	mov	r0, sl
 80078ae:	4659      	mov	r1, fp
 80078b0:	b009      	add	sp, #36	; 0x24
 80078b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b6:	f04f 37ff 	mov.w	r7, #4294967295
 80078ba:	e7bf      	b.n	800783c <mktime+0x290>
 80078bc:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80078c0:	e7d7      	b.n	8007872 <mktime+0x2c6>
 80078c2:	f240 136d 	movw	r3, #365	; 0x16d
 80078c6:	e7d4      	b.n	8007872 <mktime+0x2c6>
 80078c8:	08008d80 	.word	0x08008d80
 80078cc:	00015180 	.word	0x00015180
 80078d0:	200003f4 	.word	0x200003f4
 80078d4:	07ab      	lsls	r3, r5, #30
 80078d6:	d118      	bne.n	800790a <mktime+0x35e>
 80078d8:	2264      	movs	r2, #100	; 0x64
 80078da:	fb95 f3f2 	sdiv	r3, r5, r2
 80078de:	fb02 5313 	mls	r3, r2, r3, r5
 80078e2:	b9ab      	cbnz	r3, 8007910 <mktime+0x364>
 80078e4:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 80078e8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80078ec:	fb95 f3f2 	sdiv	r3, r5, r2
 80078f0:	fb02 5513 	mls	r5, r2, r3, r5
 80078f4:	2d00      	cmp	r5, #0
 80078f6:	f240 136d 	movw	r3, #365	; 0x16d
 80078fa:	bf08      	it	eq
 80078fc:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8007900:	429f      	cmp	r7, r3
 8007902:	bfa8      	it	ge
 8007904:	1aff      	subge	r7, r7, r3
 8007906:	61f7      	str	r7, [r6, #28]
 8007908:	e7b4      	b.n	8007874 <mktime+0x2c8>
 800790a:	f240 136d 	movw	r3, #365	; 0x16d
 800790e:	e7f7      	b.n	8007900 <mktime+0x354>
 8007910:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8007914:	e7f4      	b.n	8007900 <mktime+0x354>
 8007916:	f04f 3aff 	mov.w	sl, #4294967295
 800791a:	f04f 3bff 	mov.w	fp, #4294967295
 800791e:	e7c5      	b.n	80078ac <mktime+0x300>

08007920 <_free_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4605      	mov	r5, r0
 8007924:	2900      	cmp	r1, #0
 8007926:	d045      	beq.n	80079b4 <_free_r+0x94>
 8007928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800792c:	1f0c      	subs	r4, r1, #4
 800792e:	2b00      	cmp	r3, #0
 8007930:	bfb8      	it	lt
 8007932:	18e4      	addlt	r4, r4, r3
 8007934:	f000 fb36 	bl	8007fa4 <__malloc_lock>
 8007938:	4a1f      	ldr	r2, [pc, #124]	; (80079b8 <_free_r+0x98>)
 800793a:	6813      	ldr	r3, [r2, #0]
 800793c:	4610      	mov	r0, r2
 800793e:	b933      	cbnz	r3, 800794e <_free_r+0x2e>
 8007940:	6063      	str	r3, [r4, #4]
 8007942:	6014      	str	r4, [r2, #0]
 8007944:	4628      	mov	r0, r5
 8007946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800794a:	f000 bb2c 	b.w	8007fa6 <__malloc_unlock>
 800794e:	42a3      	cmp	r3, r4
 8007950:	d90c      	bls.n	800796c <_free_r+0x4c>
 8007952:	6821      	ldr	r1, [r4, #0]
 8007954:	1862      	adds	r2, r4, r1
 8007956:	4293      	cmp	r3, r2
 8007958:	bf04      	itt	eq
 800795a:	681a      	ldreq	r2, [r3, #0]
 800795c:	685b      	ldreq	r3, [r3, #4]
 800795e:	6063      	str	r3, [r4, #4]
 8007960:	bf04      	itt	eq
 8007962:	1852      	addeq	r2, r2, r1
 8007964:	6022      	streq	r2, [r4, #0]
 8007966:	6004      	str	r4, [r0, #0]
 8007968:	e7ec      	b.n	8007944 <_free_r+0x24>
 800796a:	4613      	mov	r3, r2
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	b10a      	cbz	r2, 8007974 <_free_r+0x54>
 8007970:	42a2      	cmp	r2, r4
 8007972:	d9fa      	bls.n	800796a <_free_r+0x4a>
 8007974:	6819      	ldr	r1, [r3, #0]
 8007976:	1858      	adds	r0, r3, r1
 8007978:	42a0      	cmp	r0, r4
 800797a:	d10b      	bne.n	8007994 <_free_r+0x74>
 800797c:	6820      	ldr	r0, [r4, #0]
 800797e:	4401      	add	r1, r0
 8007980:	1858      	adds	r0, r3, r1
 8007982:	4282      	cmp	r2, r0
 8007984:	6019      	str	r1, [r3, #0]
 8007986:	d1dd      	bne.n	8007944 <_free_r+0x24>
 8007988:	6810      	ldr	r0, [r2, #0]
 800798a:	6852      	ldr	r2, [r2, #4]
 800798c:	605a      	str	r2, [r3, #4]
 800798e:	4401      	add	r1, r0
 8007990:	6019      	str	r1, [r3, #0]
 8007992:	e7d7      	b.n	8007944 <_free_r+0x24>
 8007994:	d902      	bls.n	800799c <_free_r+0x7c>
 8007996:	230c      	movs	r3, #12
 8007998:	602b      	str	r3, [r5, #0]
 800799a:	e7d3      	b.n	8007944 <_free_r+0x24>
 800799c:	6820      	ldr	r0, [r4, #0]
 800799e:	1821      	adds	r1, r4, r0
 80079a0:	428a      	cmp	r2, r1
 80079a2:	bf04      	itt	eq
 80079a4:	6811      	ldreq	r1, [r2, #0]
 80079a6:	6852      	ldreq	r2, [r2, #4]
 80079a8:	6062      	str	r2, [r4, #4]
 80079aa:	bf04      	itt	eq
 80079ac:	1809      	addeq	r1, r1, r0
 80079ae:	6021      	streq	r1, [r4, #0]
 80079b0:	605c      	str	r4, [r3, #4]
 80079b2:	e7c7      	b.n	8007944 <_free_r+0x24>
 80079b4:	bd38      	pop	{r3, r4, r5, pc}
 80079b6:	bf00      	nop
 80079b8:	200003d0 	.word	0x200003d0

080079bc <_malloc_r>:
 80079bc:	b570      	push	{r4, r5, r6, lr}
 80079be:	1ccd      	adds	r5, r1, #3
 80079c0:	f025 0503 	bic.w	r5, r5, #3
 80079c4:	3508      	adds	r5, #8
 80079c6:	2d0c      	cmp	r5, #12
 80079c8:	bf38      	it	cc
 80079ca:	250c      	movcc	r5, #12
 80079cc:	2d00      	cmp	r5, #0
 80079ce:	4606      	mov	r6, r0
 80079d0:	db01      	blt.n	80079d6 <_malloc_r+0x1a>
 80079d2:	42a9      	cmp	r1, r5
 80079d4:	d903      	bls.n	80079de <_malloc_r+0x22>
 80079d6:	230c      	movs	r3, #12
 80079d8:	6033      	str	r3, [r6, #0]
 80079da:	2000      	movs	r0, #0
 80079dc:	bd70      	pop	{r4, r5, r6, pc}
 80079de:	f000 fae1 	bl	8007fa4 <__malloc_lock>
 80079e2:	4a21      	ldr	r2, [pc, #132]	; (8007a68 <_malloc_r+0xac>)
 80079e4:	6814      	ldr	r4, [r2, #0]
 80079e6:	4621      	mov	r1, r4
 80079e8:	b991      	cbnz	r1, 8007a10 <_malloc_r+0x54>
 80079ea:	4c20      	ldr	r4, [pc, #128]	; (8007a6c <_malloc_r+0xb0>)
 80079ec:	6823      	ldr	r3, [r4, #0]
 80079ee:	b91b      	cbnz	r3, 80079f8 <_malloc_r+0x3c>
 80079f0:	4630      	mov	r0, r6
 80079f2:	f000 f83d 	bl	8007a70 <_sbrk_r>
 80079f6:	6020      	str	r0, [r4, #0]
 80079f8:	4629      	mov	r1, r5
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 f838 	bl	8007a70 <_sbrk_r>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	d124      	bne.n	8007a4e <_malloc_r+0x92>
 8007a04:	230c      	movs	r3, #12
 8007a06:	6033      	str	r3, [r6, #0]
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f000 facc 	bl	8007fa6 <__malloc_unlock>
 8007a0e:	e7e4      	b.n	80079da <_malloc_r+0x1e>
 8007a10:	680b      	ldr	r3, [r1, #0]
 8007a12:	1b5b      	subs	r3, r3, r5
 8007a14:	d418      	bmi.n	8007a48 <_malloc_r+0x8c>
 8007a16:	2b0b      	cmp	r3, #11
 8007a18:	d90f      	bls.n	8007a3a <_malloc_r+0x7e>
 8007a1a:	600b      	str	r3, [r1, #0]
 8007a1c:	50cd      	str	r5, [r1, r3]
 8007a1e:	18cc      	adds	r4, r1, r3
 8007a20:	4630      	mov	r0, r6
 8007a22:	f000 fac0 	bl	8007fa6 <__malloc_unlock>
 8007a26:	f104 000b 	add.w	r0, r4, #11
 8007a2a:	1d23      	adds	r3, r4, #4
 8007a2c:	f020 0007 	bic.w	r0, r0, #7
 8007a30:	1ac3      	subs	r3, r0, r3
 8007a32:	d0d3      	beq.n	80079dc <_malloc_r+0x20>
 8007a34:	425a      	negs	r2, r3
 8007a36:	50e2      	str	r2, [r4, r3]
 8007a38:	e7d0      	b.n	80079dc <_malloc_r+0x20>
 8007a3a:	428c      	cmp	r4, r1
 8007a3c:	684b      	ldr	r3, [r1, #4]
 8007a3e:	bf16      	itet	ne
 8007a40:	6063      	strne	r3, [r4, #4]
 8007a42:	6013      	streq	r3, [r2, #0]
 8007a44:	460c      	movne	r4, r1
 8007a46:	e7eb      	b.n	8007a20 <_malloc_r+0x64>
 8007a48:	460c      	mov	r4, r1
 8007a4a:	6849      	ldr	r1, [r1, #4]
 8007a4c:	e7cc      	b.n	80079e8 <_malloc_r+0x2c>
 8007a4e:	1cc4      	adds	r4, r0, #3
 8007a50:	f024 0403 	bic.w	r4, r4, #3
 8007a54:	42a0      	cmp	r0, r4
 8007a56:	d005      	beq.n	8007a64 <_malloc_r+0xa8>
 8007a58:	1a21      	subs	r1, r4, r0
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	f000 f808 	bl	8007a70 <_sbrk_r>
 8007a60:	3001      	adds	r0, #1
 8007a62:	d0cf      	beq.n	8007a04 <_malloc_r+0x48>
 8007a64:	6025      	str	r5, [r4, #0]
 8007a66:	e7db      	b.n	8007a20 <_malloc_r+0x64>
 8007a68:	200003d0 	.word	0x200003d0
 8007a6c:	200003d4 	.word	0x200003d4

08007a70 <_sbrk_r>:
 8007a70:	b538      	push	{r3, r4, r5, lr}
 8007a72:	4c06      	ldr	r4, [pc, #24]	; (8007a8c <_sbrk_r+0x1c>)
 8007a74:	2300      	movs	r3, #0
 8007a76:	4605      	mov	r5, r0
 8007a78:	4608      	mov	r0, r1
 8007a7a:	6023      	str	r3, [r4, #0]
 8007a7c:	f7fb fc8c 	bl	8003398 <_sbrk>
 8007a80:	1c43      	adds	r3, r0, #1
 8007a82:	d102      	bne.n	8007a8a <_sbrk_r+0x1a>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	b103      	cbz	r3, 8007a8a <_sbrk_r+0x1a>
 8007a88:	602b      	str	r3, [r5, #0]
 8007a8a:	bd38      	pop	{r3, r4, r5, pc}
 8007a8c:	20000400 	.word	0x20000400

08007a90 <__tzcalc_limits>:
 8007a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a94:	4680      	mov	r8, r0
 8007a96:	f000 fa81 	bl	8007f9c <__gettzinfo>
 8007a9a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8007a9e:	4598      	cmp	r8, r3
 8007aa0:	f340 8098 	ble.w	8007bd4 <__tzcalc_limits+0x144>
 8007aa4:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8007aa8:	4443      	add	r3, r8
 8007aaa:	109b      	asrs	r3, r3, #2
 8007aac:	f240 126d 	movw	r2, #365	; 0x16d
 8007ab0:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8007ab4:	fb02 3505 	mla	r5, r2, r5, r3
 8007ab8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8007abc:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8007ac0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ac4:	441d      	add	r5, r3
 8007ac6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007aca:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8007ace:	fb98 f7f3 	sdiv	r7, r8, r3
 8007ad2:	fb03 8717 	mls	r7, r3, r7, r8
 8007ad6:	4442      	add	r2, r8
 8007ad8:	fab7 fc87 	clz	ip, r7
 8007adc:	fb92 f2f3 	sdiv	r2, r2, r3
 8007ae0:	f008 0303 	and.w	r3, r8, #3
 8007ae4:	4415      	add	r5, r2
 8007ae6:	2264      	movs	r2, #100	; 0x64
 8007ae8:	f8c0 8004 	str.w	r8, [r0, #4]
 8007aec:	fb98 f6f2 	sdiv	r6, r8, r2
 8007af0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8007af4:	fb02 8616 	mls	r6, r2, r6, r8
 8007af8:	4604      	mov	r4, r0
 8007afa:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	f04f 0e07 	mov.w	lr, #7
 8007b04:	7a22      	ldrb	r2, [r4, #8]
 8007b06:	6963      	ldr	r3, [r4, #20]
 8007b08:	2a4a      	cmp	r2, #74	; 0x4a
 8007b0a:	d128      	bne.n	8007b5e <__tzcalc_limits+0xce>
 8007b0c:	9900      	ldr	r1, [sp, #0]
 8007b0e:	18ea      	adds	r2, r5, r3
 8007b10:	b901      	cbnz	r1, 8007b14 <__tzcalc_limits+0x84>
 8007b12:	b906      	cbnz	r6, 8007b16 <__tzcalc_limits+0x86>
 8007b14:	bb0f      	cbnz	r7, 8007b5a <__tzcalc_limits+0xca>
 8007b16:	2b3b      	cmp	r3, #59	; 0x3b
 8007b18:	bfd4      	ite	le
 8007b1a:	2300      	movle	r3, #0
 8007b1c:	2301      	movgt	r3, #1
 8007b1e:	4413      	add	r3, r2
 8007b20:	1e5a      	subs	r2, r3, #1
 8007b22:	69a3      	ldr	r3, [r4, #24]
 8007b24:	492c      	ldr	r1, [pc, #176]	; (8007bd8 <__tzcalc_limits+0x148>)
 8007b26:	fb01 3202 	mla	r2, r1, r2, r3
 8007b2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b2c:	4413      	add	r3, r2
 8007b2e:	461a      	mov	r2, r3
 8007b30:	17db      	asrs	r3, r3, #31
 8007b32:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8007b36:	3428      	adds	r4, #40	; 0x28
 8007b38:	45a3      	cmp	fp, r4
 8007b3a:	d1e3      	bne.n	8007b04 <__tzcalc_limits+0x74>
 8007b3c:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8007b40:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8007b44:	4294      	cmp	r4, r2
 8007b46:	eb75 0303 	sbcs.w	r3, r5, r3
 8007b4a:	bfb4      	ite	lt
 8007b4c:	2301      	movlt	r3, #1
 8007b4e:	2300      	movge	r3, #0
 8007b50:	6003      	str	r3, [r0, #0]
 8007b52:	2001      	movs	r0, #1
 8007b54:	b003      	add	sp, #12
 8007b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e7df      	b.n	8007b1e <__tzcalc_limits+0x8e>
 8007b5e:	2a44      	cmp	r2, #68	; 0x44
 8007b60:	d101      	bne.n	8007b66 <__tzcalc_limits+0xd6>
 8007b62:	18ea      	adds	r2, r5, r3
 8007b64:	e7dd      	b.n	8007b22 <__tzcalc_limits+0x92>
 8007b66:	9a00      	ldr	r2, [sp, #0]
 8007b68:	bb72      	cbnz	r2, 8007bc8 <__tzcalc_limits+0x138>
 8007b6a:	2e00      	cmp	r6, #0
 8007b6c:	bf0c      	ite	eq
 8007b6e:	46e1      	moveq	r9, ip
 8007b70:	f04f 0901 	movne.w	r9, #1
 8007b74:	2230      	movs	r2, #48	; 0x30
 8007b76:	fb02 f909 	mul.w	r9, r2, r9
 8007b7a:	68e2      	ldr	r2, [r4, #12]
 8007b7c:	9201      	str	r2, [sp, #4]
 8007b7e:	f04f 0800 	mov.w	r8, #0
 8007b82:	462a      	mov	r2, r5
 8007b84:	f108 0801 	add.w	r8, r8, #1
 8007b88:	4914      	ldr	r1, [pc, #80]	; (8007bdc <__tzcalc_limits+0x14c>)
 8007b8a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 8007b8e:	448a      	add	sl, r1
 8007b90:	9901      	ldr	r1, [sp, #4]
 8007b92:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8007b96:	4541      	cmp	r1, r8
 8007b98:	dc18      	bgt.n	8007bcc <__tzcalc_limits+0x13c>
 8007b9a:	f102 0804 	add.w	r8, r2, #4
 8007b9e:	fb98 f9fe 	sdiv	r9, r8, lr
 8007ba2:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8007ba6:	eba8 0909 	sub.w	r9, r8, r9
 8007baa:	ebb3 0909 	subs.w	r9, r3, r9
 8007bae:	6923      	ldr	r3, [r4, #16]
 8007bb0:	f103 33ff 	add.w	r3, r3, #4294967295
 8007bb4:	bf48      	it	mi
 8007bb6:	f109 0907 	addmi.w	r9, r9, #7
 8007bba:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007bbe:	444b      	add	r3, r9
 8007bc0:	4553      	cmp	r3, sl
 8007bc2:	da05      	bge.n	8007bd0 <__tzcalc_limits+0x140>
 8007bc4:	441a      	add	r2, r3
 8007bc6:	e7ac      	b.n	8007b22 <__tzcalc_limits+0x92>
 8007bc8:	46e1      	mov	r9, ip
 8007bca:	e7d3      	b.n	8007b74 <__tzcalc_limits+0xe4>
 8007bcc:	4452      	add	r2, sl
 8007bce:	e7d9      	b.n	8007b84 <__tzcalc_limits+0xf4>
 8007bd0:	3b07      	subs	r3, #7
 8007bd2:	e7f5      	b.n	8007bc0 <__tzcalc_limits+0x130>
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	e7bd      	b.n	8007b54 <__tzcalc_limits+0xc4>
 8007bd8:	00015180 	.word	0x00015180
 8007bdc:	08008dec 	.word	0x08008dec

08007be0 <__tz_lock>:
 8007be0:	4770      	bx	lr

08007be2 <__tz_unlock>:
 8007be2:	4770      	bx	lr

08007be4 <_tzset_unlocked>:
 8007be4:	4b01      	ldr	r3, [pc, #4]	; (8007bec <_tzset_unlocked+0x8>)
 8007be6:	6818      	ldr	r0, [r3, #0]
 8007be8:	f000 b802 	b.w	8007bf0 <_tzset_unlocked_r>
 8007bec:	20000010 	.word	0x20000010

08007bf0 <_tzset_unlocked_r>:
 8007bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf4:	b08d      	sub	sp, #52	; 0x34
 8007bf6:	4607      	mov	r7, r0
 8007bf8:	f000 f9d0 	bl	8007f9c <__gettzinfo>
 8007bfc:	49af      	ldr	r1, [pc, #700]	; (8007ebc <_tzset_unlocked_r+0x2cc>)
 8007bfe:	4eb0      	ldr	r6, [pc, #704]	; (8007ec0 <_tzset_unlocked_r+0x2d0>)
 8007c00:	4605      	mov	r5, r0
 8007c02:	4638      	mov	r0, r7
 8007c04:	f000 f9c2 	bl	8007f8c <_getenv_r>
 8007c08:	4604      	mov	r4, r0
 8007c0a:	b970      	cbnz	r0, 8007c2a <_tzset_unlocked_r+0x3a>
 8007c0c:	4bad      	ldr	r3, [pc, #692]	; (8007ec4 <_tzset_unlocked_r+0x2d4>)
 8007c0e:	4aae      	ldr	r2, [pc, #696]	; (8007ec8 <_tzset_unlocked_r+0x2d8>)
 8007c10:	6018      	str	r0, [r3, #0]
 8007c12:	4bae      	ldr	r3, [pc, #696]	; (8007ecc <_tzset_unlocked_r+0x2dc>)
 8007c14:	6018      	str	r0, [r3, #0]
 8007c16:	4bae      	ldr	r3, [pc, #696]	; (8007ed0 <_tzset_unlocked_r+0x2e0>)
 8007c18:	6830      	ldr	r0, [r6, #0]
 8007c1a:	e9c3 2200 	strd	r2, r2, [r3]
 8007c1e:	f7ff fbdb 	bl	80073d8 <free>
 8007c22:	6034      	str	r4, [r6, #0]
 8007c24:	b00d      	add	sp, #52	; 0x34
 8007c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2a:	6831      	ldr	r1, [r6, #0]
 8007c2c:	2900      	cmp	r1, #0
 8007c2e:	d15f      	bne.n	8007cf0 <_tzset_unlocked_r+0x100>
 8007c30:	6830      	ldr	r0, [r6, #0]
 8007c32:	f7ff fbd1 	bl	80073d8 <free>
 8007c36:	4620      	mov	r0, r4
 8007c38:	f7f8 fadc 	bl	80001f4 <strlen>
 8007c3c:	1c41      	adds	r1, r0, #1
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7ff febc 	bl	80079bc <_malloc_r>
 8007c44:	6030      	str	r0, [r6, #0]
 8007c46:	2800      	cmp	r0, #0
 8007c48:	d157      	bne.n	8007cfa <_tzset_unlocked_r+0x10a>
 8007c4a:	7823      	ldrb	r3, [r4, #0]
 8007c4c:	4aa1      	ldr	r2, [pc, #644]	; (8007ed4 <_tzset_unlocked_r+0x2e4>)
 8007c4e:	49a2      	ldr	r1, [pc, #648]	; (8007ed8 <_tzset_unlocked_r+0x2e8>)
 8007c50:	2b3a      	cmp	r3, #58	; 0x3a
 8007c52:	bf08      	it	eq
 8007c54:	3401      	addeq	r4, #1
 8007c56:	ae0a      	add	r6, sp, #40	; 0x28
 8007c58:	4633      	mov	r3, r6
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f000 f9a4 	bl	8007fa8 <siscanf>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	dddf      	ble.n	8007c24 <_tzset_unlocked_r+0x34>
 8007c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c66:	18e7      	adds	r7, r4, r3
 8007c68:	5ce3      	ldrb	r3, [r4, r3]
 8007c6a:	2b2d      	cmp	r3, #45	; 0x2d
 8007c6c:	d149      	bne.n	8007d02 <_tzset_unlocked_r+0x112>
 8007c6e:	3701      	adds	r7, #1
 8007c70:	f04f 34ff 	mov.w	r4, #4294967295
 8007c74:	f10d 0a20 	add.w	sl, sp, #32
 8007c78:	f10d 0b1e 	add.w	fp, sp, #30
 8007c7c:	f04f 0800 	mov.w	r8, #0
 8007c80:	9603      	str	r6, [sp, #12]
 8007c82:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8007c86:	f8cd b000 	str.w	fp, [sp]
 8007c8a:	4633      	mov	r3, r6
 8007c8c:	aa07      	add	r2, sp, #28
 8007c8e:	4993      	ldr	r1, [pc, #588]	; (8007edc <_tzset_unlocked_r+0x2ec>)
 8007c90:	f8ad 801e 	strh.w	r8, [sp, #30]
 8007c94:	4638      	mov	r0, r7
 8007c96:	f8ad 8020 	strh.w	r8, [sp, #32]
 8007c9a:	f000 f985 	bl	8007fa8 <siscanf>
 8007c9e:	4540      	cmp	r0, r8
 8007ca0:	ddc0      	ble.n	8007c24 <_tzset_unlocked_r+0x34>
 8007ca2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007ca6:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8007caa:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8007ee8 <_tzset_unlocked_r+0x2f8>
 8007cae:	213c      	movs	r1, #60	; 0x3c
 8007cb0:	fb01 2203 	mla	r2, r1, r3, r2
 8007cb4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007cb8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007cbc:	fb01 2303 	mla	r3, r1, r3, r2
 8007cc0:	435c      	muls	r4, r3
 8007cc2:	62ac      	str	r4, [r5, #40]	; 0x28
 8007cc4:	4c82      	ldr	r4, [pc, #520]	; (8007ed0 <_tzset_unlocked_r+0x2e0>)
 8007cc6:	4b83      	ldr	r3, [pc, #524]	; (8007ed4 <_tzset_unlocked_r+0x2e4>)
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ccc:	4982      	ldr	r1, [pc, #520]	; (8007ed8 <_tzset_unlocked_r+0x2e8>)
 8007cce:	441f      	add	r7, r3
 8007cd0:	464a      	mov	r2, r9
 8007cd2:	4633      	mov	r3, r6
 8007cd4:	4638      	mov	r0, r7
 8007cd6:	f000 f967 	bl	8007fa8 <siscanf>
 8007cda:	4540      	cmp	r0, r8
 8007cdc:	dc16      	bgt.n	8007d0c <_tzset_unlocked_r+0x11c>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	6063      	str	r3, [r4, #4]
 8007ce2:	4b78      	ldr	r3, [pc, #480]	; (8007ec4 <_tzset_unlocked_r+0x2d4>)
 8007ce4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007ce6:	601a      	str	r2, [r3, #0]
 8007ce8:	4b78      	ldr	r3, [pc, #480]	; (8007ecc <_tzset_unlocked_r+0x2dc>)
 8007cea:	f8c3 8000 	str.w	r8, [r3]
 8007cee:	e799      	b.n	8007c24 <_tzset_unlocked_r+0x34>
 8007cf0:	f7f8 fa76 	bl	80001e0 <strcmp>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d095      	beq.n	8007c24 <_tzset_unlocked_r+0x34>
 8007cf8:	e79a      	b.n	8007c30 <_tzset_unlocked_r+0x40>
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	f000 f980 	bl	8008000 <strcpy>
 8007d00:	e7a3      	b.n	8007c4a <_tzset_unlocked_r+0x5a>
 8007d02:	2b2b      	cmp	r3, #43	; 0x2b
 8007d04:	bf08      	it	eq
 8007d06:	3701      	addeq	r7, #1
 8007d08:	2401      	movs	r4, #1
 8007d0a:	e7b3      	b.n	8007c74 <_tzset_unlocked_r+0x84>
 8007d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0e:	f8c4 9004 	str.w	r9, [r4, #4]
 8007d12:	18fc      	adds	r4, r7, r3
 8007d14:	5cfb      	ldrb	r3, [r7, r3]
 8007d16:	2b2d      	cmp	r3, #45	; 0x2d
 8007d18:	f040 808b 	bne.w	8007e32 <_tzset_unlocked_r+0x242>
 8007d1c:	3401      	adds	r4, #1
 8007d1e:	f04f 37ff 	mov.w	r7, #4294967295
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8ad 301c 	strh.w	r3, [sp, #28]
 8007d28:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007d2c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007d30:	930a      	str	r3, [sp, #40]	; 0x28
 8007d32:	e9cd a602 	strd	sl, r6, [sp, #8]
 8007d36:	e9cd b600 	strd	fp, r6, [sp]
 8007d3a:	4633      	mov	r3, r6
 8007d3c:	aa07      	add	r2, sp, #28
 8007d3e:	4967      	ldr	r1, [pc, #412]	; (8007edc <_tzset_unlocked_r+0x2ec>)
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 f931 	bl	8007fa8 <siscanf>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	dc78      	bgt.n	8007e3c <_tzset_unlocked_r+0x24c>
 8007d4a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007d4c:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8007d50:	652b      	str	r3, [r5, #80]	; 0x50
 8007d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d54:	462f      	mov	r7, r5
 8007d56:	441c      	add	r4, r3
 8007d58:	f04f 0900 	mov.w	r9, #0
 8007d5c:	7823      	ldrb	r3, [r4, #0]
 8007d5e:	2b2c      	cmp	r3, #44	; 0x2c
 8007d60:	bf08      	it	eq
 8007d62:	3401      	addeq	r4, #1
 8007d64:	f894 8000 	ldrb.w	r8, [r4]
 8007d68:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8007d6c:	d179      	bne.n	8007e62 <_tzset_unlocked_r+0x272>
 8007d6e:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8007d72:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8007d76:	ab09      	add	r3, sp, #36	; 0x24
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	9603      	str	r6, [sp, #12]
 8007d7c:	4633      	mov	r3, r6
 8007d7e:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8007d82:	4957      	ldr	r1, [pc, #348]	; (8007ee0 <_tzset_unlocked_r+0x2f0>)
 8007d84:	4620      	mov	r0, r4
 8007d86:	f000 f90f 	bl	8007fa8 <siscanf>
 8007d8a:	2803      	cmp	r0, #3
 8007d8c:	f47f af4a 	bne.w	8007c24 <_tzset_unlocked_r+0x34>
 8007d90:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8007d94:	1e4b      	subs	r3, r1, #1
 8007d96:	2b0b      	cmp	r3, #11
 8007d98:	f63f af44 	bhi.w	8007c24 <_tzset_unlocked_r+0x34>
 8007d9c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8007da0:	1e53      	subs	r3, r2, #1
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	f63f af3e 	bhi.w	8007c24 <_tzset_unlocked_r+0x34>
 8007da8:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8007dac:	2b06      	cmp	r3, #6
 8007dae:	f63f af39 	bhi.w	8007c24 <_tzset_unlocked_r+0x34>
 8007db2:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8007db6:	f887 8008 	strb.w	r8, [r7, #8]
 8007dba:	617b      	str	r3, [r7, #20]
 8007dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dbe:	eb04 0803 	add.w	r8, r4, r3
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	f8ad 301c 	strh.w	r3, [sp, #28]
 8007dc8:	2300      	movs	r3, #0
 8007dca:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007dce:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007dd2:	930a      	str	r3, [sp, #40]	; 0x28
 8007dd4:	f898 3000 	ldrb.w	r3, [r8]
 8007dd8:	2b2f      	cmp	r3, #47	; 0x2f
 8007dda:	d109      	bne.n	8007df0 <_tzset_unlocked_r+0x200>
 8007ddc:	e9cd a602 	strd	sl, r6, [sp, #8]
 8007de0:	e9cd b600 	strd	fp, r6, [sp]
 8007de4:	4633      	mov	r3, r6
 8007de6:	aa07      	add	r2, sp, #28
 8007de8:	493e      	ldr	r1, [pc, #248]	; (8007ee4 <_tzset_unlocked_r+0x2f4>)
 8007dea:	4640      	mov	r0, r8
 8007dec:	f000 f8dc 	bl	8007fa8 <siscanf>
 8007df0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007df4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8007df8:	213c      	movs	r1, #60	; 0x3c
 8007dfa:	fb01 2203 	mla	r2, r1, r3, r2
 8007dfe:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007e02:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007e06:	fb01 2303 	mla	r3, r1, r3, r2
 8007e0a:	61bb      	str	r3, [r7, #24]
 8007e0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e0e:	3728      	adds	r7, #40	; 0x28
 8007e10:	4444      	add	r4, r8
 8007e12:	f1b9 0f00 	cmp.w	r9, #0
 8007e16:	d021      	beq.n	8007e5c <_tzset_unlocked_r+0x26c>
 8007e18:	6868      	ldr	r0, [r5, #4]
 8007e1a:	f7ff fe39 	bl	8007a90 <__tzcalc_limits>
 8007e1e:	4b29      	ldr	r3, [pc, #164]	; (8007ec4 <_tzset_unlocked_r+0x2d4>)
 8007e20:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007e22:	601a      	str	r2, [r3, #0]
 8007e24:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8007e26:	1a9b      	subs	r3, r3, r2
 8007e28:	4a28      	ldr	r2, [pc, #160]	; (8007ecc <_tzset_unlocked_r+0x2dc>)
 8007e2a:	bf18      	it	ne
 8007e2c:	2301      	movne	r3, #1
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	e6f8      	b.n	8007c24 <_tzset_unlocked_r+0x34>
 8007e32:	2b2b      	cmp	r3, #43	; 0x2b
 8007e34:	bf08      	it	eq
 8007e36:	3401      	addeq	r4, #1
 8007e38:	2701      	movs	r7, #1
 8007e3a:	e772      	b.n	8007d22 <_tzset_unlocked_r+0x132>
 8007e3c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007e40:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8007e44:	213c      	movs	r1, #60	; 0x3c
 8007e46:	fb01 2203 	mla	r2, r1, r3, r2
 8007e4a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007e4e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007e52:	fb01 2303 	mla	r3, r1, r3, r2
 8007e56:	435f      	muls	r7, r3
 8007e58:	652f      	str	r7, [r5, #80]	; 0x50
 8007e5a:	e77a      	b.n	8007d52 <_tzset_unlocked_r+0x162>
 8007e5c:	f04f 0901 	mov.w	r9, #1
 8007e60:	e77c      	b.n	8007d5c <_tzset_unlocked_r+0x16c>
 8007e62:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8007e66:	bf06      	itte	eq
 8007e68:	3401      	addeq	r4, #1
 8007e6a:	4643      	moveq	r3, r8
 8007e6c:	2344      	movne	r3, #68	; 0x44
 8007e6e:	220a      	movs	r2, #10
 8007e70:	a90b      	add	r1, sp, #44	; 0x2c
 8007e72:	4620      	mov	r0, r4
 8007e74:	9305      	str	r3, [sp, #20]
 8007e76:	f000 f969 	bl	800814c <strtoul>
 8007e7a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8007e7e:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8007e82:	45a0      	cmp	r8, r4
 8007e84:	9b05      	ldr	r3, [sp, #20]
 8007e86:	d114      	bne.n	8007eb2 <_tzset_unlocked_r+0x2c2>
 8007e88:	234d      	movs	r3, #77	; 0x4d
 8007e8a:	f1b9 0f00 	cmp.w	r9, #0
 8007e8e:	d107      	bne.n	8007ea0 <_tzset_unlocked_r+0x2b0>
 8007e90:	722b      	strb	r3, [r5, #8]
 8007e92:	2103      	movs	r1, #3
 8007e94:	2302      	movs	r3, #2
 8007e96:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8007e9a:	f8c5 9014 	str.w	r9, [r5, #20]
 8007e9e:	e790      	b.n	8007dc2 <_tzset_unlocked_r+0x1d2>
 8007ea0:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8007ea4:	220b      	movs	r2, #11
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8007eac:	2300      	movs	r3, #0
 8007eae:	63eb      	str	r3, [r5, #60]	; 0x3c
 8007eb0:	e787      	b.n	8007dc2 <_tzset_unlocked_r+0x1d2>
 8007eb2:	b280      	uxth	r0, r0
 8007eb4:	723b      	strb	r3, [r7, #8]
 8007eb6:	6178      	str	r0, [r7, #20]
 8007eb8:	e783      	b.n	8007dc2 <_tzset_unlocked_r+0x1d2>
 8007eba:	bf00      	nop
 8007ebc:	08008db0 	.word	0x08008db0
 8007ec0:	200003f0 	.word	0x200003f0
 8007ec4:	200003f8 	.word	0x200003f8
 8007ec8:	08008db3 	.word	0x08008db3
 8007ecc:	200003f4 	.word	0x200003f4
 8007ed0:	20000074 	.word	0x20000074
 8007ed4:	200003e3 	.word	0x200003e3
 8007ed8:	08008db7 	.word	0x08008db7
 8007edc:	08008dda 	.word	0x08008dda
 8007ee0:	08008dc6 	.word	0x08008dc6
 8007ee4:	08008dd9 	.word	0x08008dd9
 8007ee8:	200003d8 	.word	0x200003d8

08007eec <div>:
 8007eec:	2900      	cmp	r1, #0
 8007eee:	b510      	push	{r4, lr}
 8007ef0:	fb91 f4f2 	sdiv	r4, r1, r2
 8007ef4:	fb02 1314 	mls	r3, r2, r4, r1
 8007ef8:	db06      	blt.n	8007f08 <div+0x1c>
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	da01      	bge.n	8007f02 <div+0x16>
 8007efe:	3401      	adds	r4, #1
 8007f00:	1a9b      	subs	r3, r3, r2
 8007f02:	e9c0 4300 	strd	r4, r3, [r0]
 8007f06:	bd10      	pop	{r4, pc}
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	bfc4      	itt	gt
 8007f0c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8007f10:	189b      	addgt	r3, r3, r2
 8007f12:	e7f6      	b.n	8007f02 <div+0x16>

08007f14 <_findenv_r>:
 8007f14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f18:	4607      	mov	r7, r0
 8007f1a:	468b      	mov	fp, r1
 8007f1c:	4690      	mov	r8, r2
 8007f1e:	f000 f92b 	bl	8008178 <__env_lock>
 8007f22:	4b19      	ldr	r3, [pc, #100]	; (8007f88 <_findenv_r+0x74>)
 8007f24:	681d      	ldr	r5, [r3, #0]
 8007f26:	469a      	mov	sl, r3
 8007f28:	b13d      	cbz	r5, 8007f3a <_findenv_r+0x26>
 8007f2a:	465c      	mov	r4, fp
 8007f2c:	4623      	mov	r3, r4
 8007f2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f32:	b32a      	cbz	r2, 8007f80 <_findenv_r+0x6c>
 8007f34:	2a3d      	cmp	r2, #61	; 0x3d
 8007f36:	461c      	mov	r4, r3
 8007f38:	d1f8      	bne.n	8007f2c <_findenv_r+0x18>
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	f000 f91d 	bl	800817a <__env_unlock>
 8007f40:	2000      	movs	r0, #0
 8007f42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f46:	464d      	mov	r5, r9
 8007f48:	46a9      	mov	r9, r5
 8007f4a:	f859 0b04 	ldr.w	r0, [r9], #4
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d0f3      	beq.n	8007f3a <_findenv_r+0x26>
 8007f52:	4622      	mov	r2, r4
 8007f54:	4659      	mov	r1, fp
 8007f56:	f000 f85b 	bl	8008010 <strncmp>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	d1f3      	bne.n	8007f46 <_findenv_r+0x32>
 8007f5e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8007f62:	191e      	adds	r6, r3, r4
 8007f64:	5d1b      	ldrb	r3, [r3, r4]
 8007f66:	2b3d      	cmp	r3, #61	; 0x3d
 8007f68:	d1ed      	bne.n	8007f46 <_findenv_r+0x32>
 8007f6a:	f8da 3000 	ldr.w	r3, [sl]
 8007f6e:	1aed      	subs	r5, r5, r3
 8007f70:	10ad      	asrs	r5, r5, #2
 8007f72:	4638      	mov	r0, r7
 8007f74:	f8c8 5000 	str.w	r5, [r8]
 8007f78:	f000 f8ff 	bl	800817a <__env_unlock>
 8007f7c:	1c70      	adds	r0, r6, #1
 8007f7e:	e7e0      	b.n	8007f42 <_findenv_r+0x2e>
 8007f80:	eba4 040b 	sub.w	r4, r4, fp
 8007f84:	e7e0      	b.n	8007f48 <_findenv_r+0x34>
 8007f86:	bf00      	nop
 8007f88:	20000000 	.word	0x20000000

08007f8c <_getenv_r>:
 8007f8c:	b507      	push	{r0, r1, r2, lr}
 8007f8e:	aa01      	add	r2, sp, #4
 8007f90:	f7ff ffc0 	bl	8007f14 <_findenv_r>
 8007f94:	b003      	add	sp, #12
 8007f96:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007f9c <__gettzinfo>:
 8007f9c:	4800      	ldr	r0, [pc, #0]	; (8007fa0 <__gettzinfo+0x4>)
 8007f9e:	4770      	bx	lr
 8007fa0:	20000080 	.word	0x20000080

08007fa4 <__malloc_lock>:
 8007fa4:	4770      	bx	lr

08007fa6 <__malloc_unlock>:
 8007fa6:	4770      	bx	lr

08007fa8 <siscanf>:
 8007fa8:	b40e      	push	{r1, r2, r3}
 8007faa:	b530      	push	{r4, r5, lr}
 8007fac:	b09c      	sub	sp, #112	; 0x70
 8007fae:	ac1f      	add	r4, sp, #124	; 0x7c
 8007fb0:	f44f 7201 	mov.w	r2, #516	; 0x204
 8007fb4:	f854 5b04 	ldr.w	r5, [r4], #4
 8007fb8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007fbc:	9002      	str	r0, [sp, #8]
 8007fbe:	9006      	str	r0, [sp, #24]
 8007fc0:	f7f8 f918 	bl	80001f4 <strlen>
 8007fc4:	4b0b      	ldr	r3, [pc, #44]	; (8007ff4 <siscanf+0x4c>)
 8007fc6:	9003      	str	r0, [sp, #12]
 8007fc8:	9007      	str	r0, [sp, #28]
 8007fca:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fcc:	480a      	ldr	r0, [pc, #40]	; (8007ff8 <siscanf+0x50>)
 8007fce:	9401      	str	r4, [sp, #4]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fd4:	9314      	str	r3, [sp, #80]	; 0x50
 8007fd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007fda:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fde:	462a      	mov	r2, r5
 8007fe0:	4623      	mov	r3, r4
 8007fe2:	a902      	add	r1, sp, #8
 8007fe4:	6800      	ldr	r0, [r0, #0]
 8007fe6:	f000 f947 	bl	8008278 <__ssvfiscanf_r>
 8007fea:	b01c      	add	sp, #112	; 0x70
 8007fec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ff0:	b003      	add	sp, #12
 8007ff2:	4770      	bx	lr
 8007ff4:	08007ffd 	.word	0x08007ffd
 8007ff8:	20000010 	.word	0x20000010

08007ffc <__seofread>:
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	4770      	bx	lr

08008000 <strcpy>:
 8008000:	4603      	mov	r3, r0
 8008002:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008006:	f803 2b01 	strb.w	r2, [r3], #1
 800800a:	2a00      	cmp	r2, #0
 800800c:	d1f9      	bne.n	8008002 <strcpy+0x2>
 800800e:	4770      	bx	lr

08008010 <strncmp>:
 8008010:	b510      	push	{r4, lr}
 8008012:	b16a      	cbz	r2, 8008030 <strncmp+0x20>
 8008014:	3901      	subs	r1, #1
 8008016:	1884      	adds	r4, r0, r2
 8008018:	f810 3b01 	ldrb.w	r3, [r0], #1
 800801c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008020:	4293      	cmp	r3, r2
 8008022:	d103      	bne.n	800802c <strncmp+0x1c>
 8008024:	42a0      	cmp	r0, r4
 8008026:	d001      	beq.n	800802c <strncmp+0x1c>
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1f5      	bne.n	8008018 <strncmp+0x8>
 800802c:	1a98      	subs	r0, r3, r2
 800802e:	bd10      	pop	{r4, pc}
 8008030:	4610      	mov	r0, r2
 8008032:	e7fc      	b.n	800802e <strncmp+0x1e>

08008034 <_strtoul_l.isra.0>:
 8008034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008038:	4680      	mov	r8, r0
 800803a:	4689      	mov	r9, r1
 800803c:	4692      	mov	sl, r2
 800803e:	461e      	mov	r6, r3
 8008040:	460f      	mov	r7, r1
 8008042:	463d      	mov	r5, r7
 8008044:	9808      	ldr	r0, [sp, #32]
 8008046:	f815 4b01 	ldrb.w	r4, [r5], #1
 800804a:	f000 f897 	bl	800817c <__locale_ctype_ptr_l>
 800804e:	4420      	add	r0, r4
 8008050:	7843      	ldrb	r3, [r0, #1]
 8008052:	f013 0308 	ands.w	r3, r3, #8
 8008056:	d130      	bne.n	80080ba <_strtoul_l.isra.0+0x86>
 8008058:	2c2d      	cmp	r4, #45	; 0x2d
 800805a:	d130      	bne.n	80080be <_strtoul_l.isra.0+0x8a>
 800805c:	787c      	ldrb	r4, [r7, #1]
 800805e:	1cbd      	adds	r5, r7, #2
 8008060:	2101      	movs	r1, #1
 8008062:	2e00      	cmp	r6, #0
 8008064:	d05c      	beq.n	8008120 <_strtoul_l.isra.0+0xec>
 8008066:	2e10      	cmp	r6, #16
 8008068:	d109      	bne.n	800807e <_strtoul_l.isra.0+0x4a>
 800806a:	2c30      	cmp	r4, #48	; 0x30
 800806c:	d107      	bne.n	800807e <_strtoul_l.isra.0+0x4a>
 800806e:	782b      	ldrb	r3, [r5, #0]
 8008070:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008074:	2b58      	cmp	r3, #88	; 0x58
 8008076:	d14e      	bne.n	8008116 <_strtoul_l.isra.0+0xe2>
 8008078:	786c      	ldrb	r4, [r5, #1]
 800807a:	2610      	movs	r6, #16
 800807c:	3502      	adds	r5, #2
 800807e:	f04f 32ff 	mov.w	r2, #4294967295
 8008082:	2300      	movs	r3, #0
 8008084:	fbb2 f2f6 	udiv	r2, r2, r6
 8008088:	fb06 fc02 	mul.w	ip, r6, r2
 800808c:	ea6f 0c0c 	mvn.w	ip, ip
 8008090:	4618      	mov	r0, r3
 8008092:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008096:	2f09      	cmp	r7, #9
 8008098:	d817      	bhi.n	80080ca <_strtoul_l.isra.0+0x96>
 800809a:	463c      	mov	r4, r7
 800809c:	42a6      	cmp	r6, r4
 800809e:	dd23      	ble.n	80080e8 <_strtoul_l.isra.0+0xb4>
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	db1e      	blt.n	80080e2 <_strtoul_l.isra.0+0xae>
 80080a4:	4282      	cmp	r2, r0
 80080a6:	d31c      	bcc.n	80080e2 <_strtoul_l.isra.0+0xae>
 80080a8:	d101      	bne.n	80080ae <_strtoul_l.isra.0+0x7a>
 80080aa:	45a4      	cmp	ip, r4
 80080ac:	db19      	blt.n	80080e2 <_strtoul_l.isra.0+0xae>
 80080ae:	fb00 4006 	mla	r0, r0, r6, r4
 80080b2:	2301      	movs	r3, #1
 80080b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080b8:	e7eb      	b.n	8008092 <_strtoul_l.isra.0+0x5e>
 80080ba:	462f      	mov	r7, r5
 80080bc:	e7c1      	b.n	8008042 <_strtoul_l.isra.0+0xe>
 80080be:	2c2b      	cmp	r4, #43	; 0x2b
 80080c0:	bf04      	itt	eq
 80080c2:	1cbd      	addeq	r5, r7, #2
 80080c4:	787c      	ldrbeq	r4, [r7, #1]
 80080c6:	4619      	mov	r1, r3
 80080c8:	e7cb      	b.n	8008062 <_strtoul_l.isra.0+0x2e>
 80080ca:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80080ce:	2f19      	cmp	r7, #25
 80080d0:	d801      	bhi.n	80080d6 <_strtoul_l.isra.0+0xa2>
 80080d2:	3c37      	subs	r4, #55	; 0x37
 80080d4:	e7e2      	b.n	800809c <_strtoul_l.isra.0+0x68>
 80080d6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80080da:	2f19      	cmp	r7, #25
 80080dc:	d804      	bhi.n	80080e8 <_strtoul_l.isra.0+0xb4>
 80080de:	3c57      	subs	r4, #87	; 0x57
 80080e0:	e7dc      	b.n	800809c <_strtoul_l.isra.0+0x68>
 80080e2:	f04f 33ff 	mov.w	r3, #4294967295
 80080e6:	e7e5      	b.n	80080b4 <_strtoul_l.isra.0+0x80>
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	da09      	bge.n	8008100 <_strtoul_l.isra.0+0xcc>
 80080ec:	2322      	movs	r3, #34	; 0x22
 80080ee:	f8c8 3000 	str.w	r3, [r8]
 80080f2:	f04f 30ff 	mov.w	r0, #4294967295
 80080f6:	f1ba 0f00 	cmp.w	sl, #0
 80080fa:	d107      	bne.n	800810c <_strtoul_l.isra.0+0xd8>
 80080fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008100:	b101      	cbz	r1, 8008104 <_strtoul_l.isra.0+0xd0>
 8008102:	4240      	negs	r0, r0
 8008104:	f1ba 0f00 	cmp.w	sl, #0
 8008108:	d0f8      	beq.n	80080fc <_strtoul_l.isra.0+0xc8>
 800810a:	b10b      	cbz	r3, 8008110 <_strtoul_l.isra.0+0xdc>
 800810c:	f105 39ff 	add.w	r9, r5, #4294967295
 8008110:	f8ca 9000 	str.w	r9, [sl]
 8008114:	e7f2      	b.n	80080fc <_strtoul_l.isra.0+0xc8>
 8008116:	2430      	movs	r4, #48	; 0x30
 8008118:	2e00      	cmp	r6, #0
 800811a:	d1b0      	bne.n	800807e <_strtoul_l.isra.0+0x4a>
 800811c:	2608      	movs	r6, #8
 800811e:	e7ae      	b.n	800807e <_strtoul_l.isra.0+0x4a>
 8008120:	2c30      	cmp	r4, #48	; 0x30
 8008122:	d0a4      	beq.n	800806e <_strtoul_l.isra.0+0x3a>
 8008124:	260a      	movs	r6, #10
 8008126:	e7aa      	b.n	800807e <_strtoul_l.isra.0+0x4a>

08008128 <_strtoul_r>:
 8008128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800812a:	4c06      	ldr	r4, [pc, #24]	; (8008144 <_strtoul_r+0x1c>)
 800812c:	4d06      	ldr	r5, [pc, #24]	; (8008148 <_strtoul_r+0x20>)
 800812e:	6824      	ldr	r4, [r4, #0]
 8008130:	6a24      	ldr	r4, [r4, #32]
 8008132:	2c00      	cmp	r4, #0
 8008134:	bf08      	it	eq
 8008136:	462c      	moveq	r4, r5
 8008138:	9400      	str	r4, [sp, #0]
 800813a:	f7ff ff7b 	bl	8008034 <_strtoul_l.isra.0>
 800813e:	b003      	add	sp, #12
 8008140:	bd30      	pop	{r4, r5, pc}
 8008142:	bf00      	nop
 8008144:	20000010 	.word	0x20000010
 8008148:	200000d8 	.word	0x200000d8

0800814c <strtoul>:
 800814c:	4b08      	ldr	r3, [pc, #32]	; (8008170 <strtoul+0x24>)
 800814e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008150:	681c      	ldr	r4, [r3, #0]
 8008152:	4d08      	ldr	r5, [pc, #32]	; (8008174 <strtoul+0x28>)
 8008154:	6a23      	ldr	r3, [r4, #32]
 8008156:	2b00      	cmp	r3, #0
 8008158:	bf08      	it	eq
 800815a:	462b      	moveq	r3, r5
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	4613      	mov	r3, r2
 8008160:	460a      	mov	r2, r1
 8008162:	4601      	mov	r1, r0
 8008164:	4620      	mov	r0, r4
 8008166:	f7ff ff65 	bl	8008034 <_strtoul_l.isra.0>
 800816a:	b003      	add	sp, #12
 800816c:	bd30      	pop	{r4, r5, pc}
 800816e:	bf00      	nop
 8008170:	20000010 	.word	0x20000010
 8008174:	200000d8 	.word	0x200000d8

08008178 <__env_lock>:
 8008178:	4770      	bx	lr

0800817a <__env_unlock>:
 800817a:	4770      	bx	lr

0800817c <__locale_ctype_ptr_l>:
 800817c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008180:	4770      	bx	lr
	...

08008184 <__locale_ctype_ptr>:
 8008184:	4b04      	ldr	r3, [pc, #16]	; (8008198 <__locale_ctype_ptr+0x14>)
 8008186:	4a05      	ldr	r2, [pc, #20]	; (800819c <__locale_ctype_ptr+0x18>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6a1b      	ldr	r3, [r3, #32]
 800818c:	2b00      	cmp	r3, #0
 800818e:	bf08      	it	eq
 8008190:	4613      	moveq	r3, r2
 8008192:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008196:	4770      	bx	lr
 8008198:	20000010 	.word	0x20000010
 800819c:	200000d8 	.word	0x200000d8

080081a0 <__ascii_mbtowc>:
 80081a0:	b082      	sub	sp, #8
 80081a2:	b901      	cbnz	r1, 80081a6 <__ascii_mbtowc+0x6>
 80081a4:	a901      	add	r1, sp, #4
 80081a6:	b142      	cbz	r2, 80081ba <__ascii_mbtowc+0x1a>
 80081a8:	b14b      	cbz	r3, 80081be <__ascii_mbtowc+0x1e>
 80081aa:	7813      	ldrb	r3, [r2, #0]
 80081ac:	600b      	str	r3, [r1, #0]
 80081ae:	7812      	ldrb	r2, [r2, #0]
 80081b0:	1c10      	adds	r0, r2, #0
 80081b2:	bf18      	it	ne
 80081b4:	2001      	movne	r0, #1
 80081b6:	b002      	add	sp, #8
 80081b8:	4770      	bx	lr
 80081ba:	4610      	mov	r0, r2
 80081bc:	e7fb      	b.n	80081b6 <__ascii_mbtowc+0x16>
 80081be:	f06f 0001 	mvn.w	r0, #1
 80081c2:	e7f8      	b.n	80081b6 <__ascii_mbtowc+0x16>

080081c4 <_sungetc_r>:
 80081c4:	b538      	push	{r3, r4, r5, lr}
 80081c6:	1c4b      	adds	r3, r1, #1
 80081c8:	4614      	mov	r4, r2
 80081ca:	d103      	bne.n	80081d4 <_sungetc_r+0x10>
 80081cc:	f04f 35ff 	mov.w	r5, #4294967295
 80081d0:	4628      	mov	r0, r5
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	8993      	ldrh	r3, [r2, #12]
 80081d6:	f023 0320 	bic.w	r3, r3, #32
 80081da:	8193      	strh	r3, [r2, #12]
 80081dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081de:	6852      	ldr	r2, [r2, #4]
 80081e0:	b2cd      	uxtb	r5, r1
 80081e2:	b18b      	cbz	r3, 8008208 <_sungetc_r+0x44>
 80081e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081e6:	4293      	cmp	r3, r2
 80081e8:	dd08      	ble.n	80081fc <_sungetc_r+0x38>
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	1e5a      	subs	r2, r3, #1
 80081ee:	6022      	str	r2, [r4, #0]
 80081f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80081f4:	6863      	ldr	r3, [r4, #4]
 80081f6:	3301      	adds	r3, #1
 80081f8:	6063      	str	r3, [r4, #4]
 80081fa:	e7e9      	b.n	80081d0 <_sungetc_r+0xc>
 80081fc:	4621      	mov	r1, r4
 80081fe:	f000 fba3 	bl	8008948 <__submore>
 8008202:	2800      	cmp	r0, #0
 8008204:	d0f1      	beq.n	80081ea <_sungetc_r+0x26>
 8008206:	e7e1      	b.n	80081cc <_sungetc_r+0x8>
 8008208:	6921      	ldr	r1, [r4, #16]
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	b151      	cbz	r1, 8008224 <_sungetc_r+0x60>
 800820e:	4299      	cmp	r1, r3
 8008210:	d208      	bcs.n	8008224 <_sungetc_r+0x60>
 8008212:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008216:	42a9      	cmp	r1, r5
 8008218:	d104      	bne.n	8008224 <_sungetc_r+0x60>
 800821a:	3b01      	subs	r3, #1
 800821c:	3201      	adds	r2, #1
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	6062      	str	r2, [r4, #4]
 8008222:	e7d5      	b.n	80081d0 <_sungetc_r+0xc>
 8008224:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800822c:	6363      	str	r3, [r4, #52]	; 0x34
 800822e:	2303      	movs	r3, #3
 8008230:	63a3      	str	r3, [r4, #56]	; 0x38
 8008232:	4623      	mov	r3, r4
 8008234:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	2301      	movs	r3, #1
 800823c:	e7dc      	b.n	80081f8 <_sungetc_r+0x34>

0800823e <__ssrefill_r>:
 800823e:	b510      	push	{r4, lr}
 8008240:	460c      	mov	r4, r1
 8008242:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008244:	b169      	cbz	r1, 8008262 <__ssrefill_r+0x24>
 8008246:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800824a:	4299      	cmp	r1, r3
 800824c:	d001      	beq.n	8008252 <__ssrefill_r+0x14>
 800824e:	f7ff fb67 	bl	8007920 <_free_r>
 8008252:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008254:	6063      	str	r3, [r4, #4]
 8008256:	2000      	movs	r0, #0
 8008258:	6360      	str	r0, [r4, #52]	; 0x34
 800825a:	b113      	cbz	r3, 8008262 <__ssrefill_r+0x24>
 800825c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800825e:	6023      	str	r3, [r4, #0]
 8008260:	bd10      	pop	{r4, pc}
 8008262:	6923      	ldr	r3, [r4, #16]
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	2300      	movs	r3, #0
 8008268:	6063      	str	r3, [r4, #4]
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	f043 0320 	orr.w	r3, r3, #32
 8008270:	81a3      	strh	r3, [r4, #12]
 8008272:	f04f 30ff 	mov.w	r0, #4294967295
 8008276:	e7f3      	b.n	8008260 <__ssrefill_r+0x22>

08008278 <__ssvfiscanf_r>:
 8008278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008280:	460c      	mov	r4, r1
 8008282:	2100      	movs	r1, #0
 8008284:	9144      	str	r1, [sp, #272]	; 0x110
 8008286:	9145      	str	r1, [sp, #276]	; 0x114
 8008288:	499f      	ldr	r1, [pc, #636]	; (8008508 <__ssvfiscanf_r+0x290>)
 800828a:	91a0      	str	r1, [sp, #640]	; 0x280
 800828c:	f10d 0804 	add.w	r8, sp, #4
 8008290:	499e      	ldr	r1, [pc, #632]	; (800850c <__ssvfiscanf_r+0x294>)
 8008292:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8008510 <__ssvfiscanf_r+0x298>
 8008296:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800829a:	4606      	mov	r6, r0
 800829c:	4692      	mov	sl, r2
 800829e:	91a1      	str	r1, [sp, #644]	; 0x284
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	270a      	movs	r7, #10
 80082a4:	f89a 3000 	ldrb.w	r3, [sl]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 812a 	beq.w	8008502 <__ssvfiscanf_r+0x28a>
 80082ae:	4655      	mov	r5, sl
 80082b0:	f7ff ff68 	bl	8008184 <__locale_ctype_ptr>
 80082b4:	f815 bb01 	ldrb.w	fp, [r5], #1
 80082b8:	4458      	add	r0, fp
 80082ba:	7843      	ldrb	r3, [r0, #1]
 80082bc:	f013 0308 	ands.w	r3, r3, #8
 80082c0:	d01c      	beq.n	80082fc <__ssvfiscanf_r+0x84>
 80082c2:	6863      	ldr	r3, [r4, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	dd12      	ble.n	80082ee <__ssvfiscanf_r+0x76>
 80082c8:	f7ff ff5c 	bl	8008184 <__locale_ctype_ptr>
 80082cc:	6823      	ldr	r3, [r4, #0]
 80082ce:	781a      	ldrb	r2, [r3, #0]
 80082d0:	4410      	add	r0, r2
 80082d2:	7842      	ldrb	r2, [r0, #1]
 80082d4:	0712      	lsls	r2, r2, #28
 80082d6:	d401      	bmi.n	80082dc <__ssvfiscanf_r+0x64>
 80082d8:	46aa      	mov	sl, r5
 80082da:	e7e3      	b.n	80082a4 <__ssvfiscanf_r+0x2c>
 80082dc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80082de:	3201      	adds	r2, #1
 80082e0:	9245      	str	r2, [sp, #276]	; 0x114
 80082e2:	6862      	ldr	r2, [r4, #4]
 80082e4:	3301      	adds	r3, #1
 80082e6:	3a01      	subs	r2, #1
 80082e8:	6062      	str	r2, [r4, #4]
 80082ea:	6023      	str	r3, [r4, #0]
 80082ec:	e7e9      	b.n	80082c2 <__ssvfiscanf_r+0x4a>
 80082ee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80082f0:	4621      	mov	r1, r4
 80082f2:	4630      	mov	r0, r6
 80082f4:	4798      	blx	r3
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d0e6      	beq.n	80082c8 <__ssvfiscanf_r+0x50>
 80082fa:	e7ed      	b.n	80082d8 <__ssvfiscanf_r+0x60>
 80082fc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8008300:	f040 8082 	bne.w	8008408 <__ssvfiscanf_r+0x190>
 8008304:	9343      	str	r3, [sp, #268]	; 0x10c
 8008306:	9341      	str	r3, [sp, #260]	; 0x104
 8008308:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800830c:	2b2a      	cmp	r3, #42	; 0x2a
 800830e:	d103      	bne.n	8008318 <__ssvfiscanf_r+0xa0>
 8008310:	2310      	movs	r3, #16
 8008312:	9341      	str	r3, [sp, #260]	; 0x104
 8008314:	f10a 0502 	add.w	r5, sl, #2
 8008318:	46aa      	mov	sl, r5
 800831a:	f815 1b01 	ldrb.w	r1, [r5], #1
 800831e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008322:	2a09      	cmp	r2, #9
 8008324:	d922      	bls.n	800836c <__ssvfiscanf_r+0xf4>
 8008326:	2203      	movs	r2, #3
 8008328:	4879      	ldr	r0, [pc, #484]	; (8008510 <__ssvfiscanf_r+0x298>)
 800832a:	f7f7 ff71 	bl	8000210 <memchr>
 800832e:	b138      	cbz	r0, 8008340 <__ssvfiscanf_r+0xc8>
 8008330:	eba0 0309 	sub.w	r3, r0, r9
 8008334:	2001      	movs	r0, #1
 8008336:	4098      	lsls	r0, r3
 8008338:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800833a:	4318      	orrs	r0, r3
 800833c:	9041      	str	r0, [sp, #260]	; 0x104
 800833e:	46aa      	mov	sl, r5
 8008340:	f89a 3000 	ldrb.w	r3, [sl]
 8008344:	2b67      	cmp	r3, #103	; 0x67
 8008346:	f10a 0501 	add.w	r5, sl, #1
 800834a:	d82b      	bhi.n	80083a4 <__ssvfiscanf_r+0x12c>
 800834c:	2b65      	cmp	r3, #101	; 0x65
 800834e:	f080 809f 	bcs.w	8008490 <__ssvfiscanf_r+0x218>
 8008352:	2b47      	cmp	r3, #71	; 0x47
 8008354:	d810      	bhi.n	8008378 <__ssvfiscanf_r+0x100>
 8008356:	2b45      	cmp	r3, #69	; 0x45
 8008358:	f080 809a 	bcs.w	8008490 <__ssvfiscanf_r+0x218>
 800835c:	2b00      	cmp	r3, #0
 800835e:	d06c      	beq.n	800843a <__ssvfiscanf_r+0x1c2>
 8008360:	2b25      	cmp	r3, #37	; 0x25
 8008362:	d051      	beq.n	8008408 <__ssvfiscanf_r+0x190>
 8008364:	2303      	movs	r3, #3
 8008366:	9347      	str	r3, [sp, #284]	; 0x11c
 8008368:	9742      	str	r7, [sp, #264]	; 0x108
 800836a:	e027      	b.n	80083bc <__ssvfiscanf_r+0x144>
 800836c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800836e:	fb07 1303 	mla	r3, r7, r3, r1
 8008372:	3b30      	subs	r3, #48	; 0x30
 8008374:	9343      	str	r3, [sp, #268]	; 0x10c
 8008376:	e7cf      	b.n	8008318 <__ssvfiscanf_r+0xa0>
 8008378:	2b5b      	cmp	r3, #91	; 0x5b
 800837a:	d06a      	beq.n	8008452 <__ssvfiscanf_r+0x1da>
 800837c:	d80c      	bhi.n	8008398 <__ssvfiscanf_r+0x120>
 800837e:	2b58      	cmp	r3, #88	; 0x58
 8008380:	d1f0      	bne.n	8008364 <__ssvfiscanf_r+0xec>
 8008382:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008388:	9241      	str	r2, [sp, #260]	; 0x104
 800838a:	2210      	movs	r2, #16
 800838c:	9242      	str	r2, [sp, #264]	; 0x108
 800838e:	2b6e      	cmp	r3, #110	; 0x6e
 8008390:	bf8c      	ite	hi
 8008392:	2304      	movhi	r3, #4
 8008394:	2303      	movls	r3, #3
 8008396:	e010      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008398:	2b63      	cmp	r3, #99	; 0x63
 800839a:	d065      	beq.n	8008468 <__ssvfiscanf_r+0x1f0>
 800839c:	2b64      	cmp	r3, #100	; 0x64
 800839e:	d1e1      	bne.n	8008364 <__ssvfiscanf_r+0xec>
 80083a0:	9742      	str	r7, [sp, #264]	; 0x108
 80083a2:	e7f4      	b.n	800838e <__ssvfiscanf_r+0x116>
 80083a4:	2b70      	cmp	r3, #112	; 0x70
 80083a6:	d04b      	beq.n	8008440 <__ssvfiscanf_r+0x1c8>
 80083a8:	d826      	bhi.n	80083f8 <__ssvfiscanf_r+0x180>
 80083aa:	2b6e      	cmp	r3, #110	; 0x6e
 80083ac:	d062      	beq.n	8008474 <__ssvfiscanf_r+0x1fc>
 80083ae:	d84c      	bhi.n	800844a <__ssvfiscanf_r+0x1d2>
 80083b0:	2b69      	cmp	r3, #105	; 0x69
 80083b2:	d1d7      	bne.n	8008364 <__ssvfiscanf_r+0xec>
 80083b4:	2300      	movs	r3, #0
 80083b6:	9342      	str	r3, [sp, #264]	; 0x108
 80083b8:	2303      	movs	r3, #3
 80083ba:	9347      	str	r3, [sp, #284]	; 0x11c
 80083bc:	6863      	ldr	r3, [r4, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dd68      	ble.n	8008494 <__ssvfiscanf_r+0x21c>
 80083c2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80083c4:	0659      	lsls	r1, r3, #25
 80083c6:	d407      	bmi.n	80083d8 <__ssvfiscanf_r+0x160>
 80083c8:	f7ff fedc 	bl	8008184 <__locale_ctype_ptr>
 80083cc:	6823      	ldr	r3, [r4, #0]
 80083ce:	781a      	ldrb	r2, [r3, #0]
 80083d0:	4410      	add	r0, r2
 80083d2:	7842      	ldrb	r2, [r0, #1]
 80083d4:	0712      	lsls	r2, r2, #28
 80083d6:	d464      	bmi.n	80084a2 <__ssvfiscanf_r+0x22a>
 80083d8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80083da:	2b02      	cmp	r3, #2
 80083dc:	dc73      	bgt.n	80084c6 <__ssvfiscanf_r+0x24e>
 80083de:	466b      	mov	r3, sp
 80083e0:	4622      	mov	r2, r4
 80083e2:	a941      	add	r1, sp, #260	; 0x104
 80083e4:	4630      	mov	r0, r6
 80083e6:	f000 f897 	bl	8008518 <_scanf_chars>
 80083ea:	2801      	cmp	r0, #1
 80083ec:	f000 8089 	beq.w	8008502 <__ssvfiscanf_r+0x28a>
 80083f0:	2802      	cmp	r0, #2
 80083f2:	f47f af71 	bne.w	80082d8 <__ssvfiscanf_r+0x60>
 80083f6:	e01d      	b.n	8008434 <__ssvfiscanf_r+0x1bc>
 80083f8:	2b75      	cmp	r3, #117	; 0x75
 80083fa:	d0d1      	beq.n	80083a0 <__ssvfiscanf_r+0x128>
 80083fc:	2b78      	cmp	r3, #120	; 0x78
 80083fe:	d0c0      	beq.n	8008382 <__ssvfiscanf_r+0x10a>
 8008400:	2b73      	cmp	r3, #115	; 0x73
 8008402:	d1af      	bne.n	8008364 <__ssvfiscanf_r+0xec>
 8008404:	2302      	movs	r3, #2
 8008406:	e7d8      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008408:	6863      	ldr	r3, [r4, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	dd0c      	ble.n	8008428 <__ssvfiscanf_r+0x1b0>
 800840e:	6823      	ldr	r3, [r4, #0]
 8008410:	781a      	ldrb	r2, [r3, #0]
 8008412:	455a      	cmp	r2, fp
 8008414:	d175      	bne.n	8008502 <__ssvfiscanf_r+0x28a>
 8008416:	3301      	adds	r3, #1
 8008418:	6862      	ldr	r2, [r4, #4]
 800841a:	6023      	str	r3, [r4, #0]
 800841c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800841e:	3a01      	subs	r2, #1
 8008420:	3301      	adds	r3, #1
 8008422:	6062      	str	r2, [r4, #4]
 8008424:	9345      	str	r3, [sp, #276]	; 0x114
 8008426:	e757      	b.n	80082d8 <__ssvfiscanf_r+0x60>
 8008428:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800842a:	4621      	mov	r1, r4
 800842c:	4630      	mov	r0, r6
 800842e:	4798      	blx	r3
 8008430:	2800      	cmp	r0, #0
 8008432:	d0ec      	beq.n	800840e <__ssvfiscanf_r+0x196>
 8008434:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008436:	2800      	cmp	r0, #0
 8008438:	d159      	bne.n	80084ee <__ssvfiscanf_r+0x276>
 800843a:	f04f 30ff 	mov.w	r0, #4294967295
 800843e:	e05c      	b.n	80084fa <__ssvfiscanf_r+0x282>
 8008440:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008442:	f042 0220 	orr.w	r2, r2, #32
 8008446:	9241      	str	r2, [sp, #260]	; 0x104
 8008448:	e79b      	b.n	8008382 <__ssvfiscanf_r+0x10a>
 800844a:	2308      	movs	r3, #8
 800844c:	9342      	str	r3, [sp, #264]	; 0x108
 800844e:	2304      	movs	r3, #4
 8008450:	e7b3      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008452:	4629      	mov	r1, r5
 8008454:	4640      	mov	r0, r8
 8008456:	f000 f9b7 	bl	80087c8 <__sccl>
 800845a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800845c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008460:	9341      	str	r3, [sp, #260]	; 0x104
 8008462:	4605      	mov	r5, r0
 8008464:	2301      	movs	r3, #1
 8008466:	e7a8      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008468:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800846a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800846e:	9341      	str	r3, [sp, #260]	; 0x104
 8008470:	2300      	movs	r3, #0
 8008472:	e7a2      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008474:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008476:	06c3      	lsls	r3, r0, #27
 8008478:	f53f af2e 	bmi.w	80082d8 <__ssvfiscanf_r+0x60>
 800847c:	9b00      	ldr	r3, [sp, #0]
 800847e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008480:	1d19      	adds	r1, r3, #4
 8008482:	9100      	str	r1, [sp, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	07c0      	lsls	r0, r0, #31
 8008488:	bf4c      	ite	mi
 800848a:	801a      	strhmi	r2, [r3, #0]
 800848c:	601a      	strpl	r2, [r3, #0]
 800848e:	e723      	b.n	80082d8 <__ssvfiscanf_r+0x60>
 8008490:	2305      	movs	r3, #5
 8008492:	e792      	b.n	80083ba <__ssvfiscanf_r+0x142>
 8008494:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008496:	4621      	mov	r1, r4
 8008498:	4630      	mov	r0, r6
 800849a:	4798      	blx	r3
 800849c:	2800      	cmp	r0, #0
 800849e:	d090      	beq.n	80083c2 <__ssvfiscanf_r+0x14a>
 80084a0:	e7c8      	b.n	8008434 <__ssvfiscanf_r+0x1bc>
 80084a2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80084a4:	3201      	adds	r2, #1
 80084a6:	9245      	str	r2, [sp, #276]	; 0x114
 80084a8:	6862      	ldr	r2, [r4, #4]
 80084aa:	3a01      	subs	r2, #1
 80084ac:	2a00      	cmp	r2, #0
 80084ae:	6062      	str	r2, [r4, #4]
 80084b0:	dd02      	ble.n	80084b8 <__ssvfiscanf_r+0x240>
 80084b2:	3301      	adds	r3, #1
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	e787      	b.n	80083c8 <__ssvfiscanf_r+0x150>
 80084b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80084ba:	4621      	mov	r1, r4
 80084bc:	4630      	mov	r0, r6
 80084be:	4798      	blx	r3
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d081      	beq.n	80083c8 <__ssvfiscanf_r+0x150>
 80084c4:	e7b6      	b.n	8008434 <__ssvfiscanf_r+0x1bc>
 80084c6:	2b04      	cmp	r3, #4
 80084c8:	dc06      	bgt.n	80084d8 <__ssvfiscanf_r+0x260>
 80084ca:	466b      	mov	r3, sp
 80084cc:	4622      	mov	r2, r4
 80084ce:	a941      	add	r1, sp, #260	; 0x104
 80084d0:	4630      	mov	r0, r6
 80084d2:	f000 f885 	bl	80085e0 <_scanf_i>
 80084d6:	e788      	b.n	80083ea <__ssvfiscanf_r+0x172>
 80084d8:	4b0e      	ldr	r3, [pc, #56]	; (8008514 <__ssvfiscanf_r+0x29c>)
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f43f aefc 	beq.w	80082d8 <__ssvfiscanf_r+0x60>
 80084e0:	466b      	mov	r3, sp
 80084e2:	4622      	mov	r2, r4
 80084e4:	a941      	add	r1, sp, #260	; 0x104
 80084e6:	4630      	mov	r0, r6
 80084e8:	f3af 8000 	nop.w
 80084ec:	e77d      	b.n	80083ea <__ssvfiscanf_r+0x172>
 80084ee:	89a3      	ldrh	r3, [r4, #12]
 80084f0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80084f4:	bf18      	it	ne
 80084f6:	f04f 30ff 	movne.w	r0, #4294967295
 80084fa:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80084fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008502:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008504:	e7f9      	b.n	80084fa <__ssvfiscanf_r+0x282>
 8008506:	bf00      	nop
 8008508:	080081c5 	.word	0x080081c5
 800850c:	0800823f 	.word	0x0800823f
 8008510:	08008e56 	.word	0x08008e56
 8008514:	00000000 	.word	0x00000000

08008518 <_scanf_chars>:
 8008518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800851c:	4615      	mov	r5, r2
 800851e:	688a      	ldr	r2, [r1, #8]
 8008520:	4680      	mov	r8, r0
 8008522:	460c      	mov	r4, r1
 8008524:	b932      	cbnz	r2, 8008534 <_scanf_chars+0x1c>
 8008526:	698a      	ldr	r2, [r1, #24]
 8008528:	2a00      	cmp	r2, #0
 800852a:	bf14      	ite	ne
 800852c:	f04f 32ff 	movne.w	r2, #4294967295
 8008530:	2201      	moveq	r2, #1
 8008532:	608a      	str	r2, [r1, #8]
 8008534:	6822      	ldr	r2, [r4, #0]
 8008536:	06d1      	lsls	r1, r2, #27
 8008538:	bf5f      	itttt	pl
 800853a:	681a      	ldrpl	r2, [r3, #0]
 800853c:	1d11      	addpl	r1, r2, #4
 800853e:	6019      	strpl	r1, [r3, #0]
 8008540:	6817      	ldrpl	r7, [r2, #0]
 8008542:	2600      	movs	r6, #0
 8008544:	69a3      	ldr	r3, [r4, #24]
 8008546:	b1db      	cbz	r3, 8008580 <_scanf_chars+0x68>
 8008548:	2b01      	cmp	r3, #1
 800854a:	d107      	bne.n	800855c <_scanf_chars+0x44>
 800854c:	682b      	ldr	r3, [r5, #0]
 800854e:	6962      	ldr	r2, [r4, #20]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	5cd3      	ldrb	r3, [r2, r3]
 8008554:	b9a3      	cbnz	r3, 8008580 <_scanf_chars+0x68>
 8008556:	2e00      	cmp	r6, #0
 8008558:	d132      	bne.n	80085c0 <_scanf_chars+0xa8>
 800855a:	e006      	b.n	800856a <_scanf_chars+0x52>
 800855c:	2b02      	cmp	r3, #2
 800855e:	d007      	beq.n	8008570 <_scanf_chars+0x58>
 8008560:	2e00      	cmp	r6, #0
 8008562:	d12d      	bne.n	80085c0 <_scanf_chars+0xa8>
 8008564:	69a3      	ldr	r3, [r4, #24]
 8008566:	2b01      	cmp	r3, #1
 8008568:	d12a      	bne.n	80085c0 <_scanf_chars+0xa8>
 800856a:	2001      	movs	r0, #1
 800856c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008570:	f7ff fe08 	bl	8008184 <__locale_ctype_ptr>
 8008574:	682b      	ldr	r3, [r5, #0]
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	4418      	add	r0, r3
 800857a:	7843      	ldrb	r3, [r0, #1]
 800857c:	071b      	lsls	r3, r3, #28
 800857e:	d4ef      	bmi.n	8008560 <_scanf_chars+0x48>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	06da      	lsls	r2, r3, #27
 8008584:	bf5e      	ittt	pl
 8008586:	682b      	ldrpl	r3, [r5, #0]
 8008588:	781b      	ldrbpl	r3, [r3, #0]
 800858a:	703b      	strbpl	r3, [r7, #0]
 800858c:	682a      	ldr	r2, [r5, #0]
 800858e:	686b      	ldr	r3, [r5, #4]
 8008590:	f102 0201 	add.w	r2, r2, #1
 8008594:	602a      	str	r2, [r5, #0]
 8008596:	68a2      	ldr	r2, [r4, #8]
 8008598:	f103 33ff 	add.w	r3, r3, #4294967295
 800859c:	f102 32ff 	add.w	r2, r2, #4294967295
 80085a0:	606b      	str	r3, [r5, #4]
 80085a2:	f106 0601 	add.w	r6, r6, #1
 80085a6:	bf58      	it	pl
 80085a8:	3701      	addpl	r7, #1
 80085aa:	60a2      	str	r2, [r4, #8]
 80085ac:	b142      	cbz	r2, 80085c0 <_scanf_chars+0xa8>
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	dcc8      	bgt.n	8008544 <_scanf_chars+0x2c>
 80085b2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085b6:	4629      	mov	r1, r5
 80085b8:	4640      	mov	r0, r8
 80085ba:	4798      	blx	r3
 80085bc:	2800      	cmp	r0, #0
 80085be:	d0c1      	beq.n	8008544 <_scanf_chars+0x2c>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	f013 0310 	ands.w	r3, r3, #16
 80085c6:	d105      	bne.n	80085d4 <_scanf_chars+0xbc>
 80085c8:	68e2      	ldr	r2, [r4, #12]
 80085ca:	3201      	adds	r2, #1
 80085cc:	60e2      	str	r2, [r4, #12]
 80085ce:	69a2      	ldr	r2, [r4, #24]
 80085d0:	b102      	cbz	r2, 80085d4 <_scanf_chars+0xbc>
 80085d2:	703b      	strb	r3, [r7, #0]
 80085d4:	6923      	ldr	r3, [r4, #16]
 80085d6:	441e      	add	r6, r3
 80085d8:	6126      	str	r6, [r4, #16]
 80085da:	2000      	movs	r0, #0
 80085dc:	e7c6      	b.n	800856c <_scanf_chars+0x54>
	...

080085e0 <_scanf_i>:
 80085e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e4:	469a      	mov	sl, r3
 80085e6:	4b74      	ldr	r3, [pc, #464]	; (80087b8 <_scanf_i+0x1d8>)
 80085e8:	460c      	mov	r4, r1
 80085ea:	4683      	mov	fp, r0
 80085ec:	4616      	mov	r6, r2
 80085ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80085f2:	b087      	sub	sp, #28
 80085f4:	ab03      	add	r3, sp, #12
 80085f6:	68a7      	ldr	r7, [r4, #8]
 80085f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80085fc:	4b6f      	ldr	r3, [pc, #444]	; (80087bc <_scanf_i+0x1dc>)
 80085fe:	69a1      	ldr	r1, [r4, #24]
 8008600:	4a6f      	ldr	r2, [pc, #444]	; (80087c0 <_scanf_i+0x1e0>)
 8008602:	2903      	cmp	r1, #3
 8008604:	bf08      	it	eq
 8008606:	461a      	moveq	r2, r3
 8008608:	1e7b      	subs	r3, r7, #1
 800860a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800860e:	bf84      	itt	hi
 8008610:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008614:	60a3      	strhi	r3, [r4, #8]
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	9200      	str	r2, [sp, #0]
 800861a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800861e:	bf88      	it	hi
 8008620:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008624:	f104 091c 	add.w	r9, r4, #28
 8008628:	6023      	str	r3, [r4, #0]
 800862a:	bf8c      	ite	hi
 800862c:	197f      	addhi	r7, r7, r5
 800862e:	2700      	movls	r7, #0
 8008630:	464b      	mov	r3, r9
 8008632:	f04f 0800 	mov.w	r8, #0
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	6831      	ldr	r1, [r6, #0]
 800863a:	ab03      	add	r3, sp, #12
 800863c:	2202      	movs	r2, #2
 800863e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008642:	7809      	ldrb	r1, [r1, #0]
 8008644:	f7f7 fde4 	bl	8000210 <memchr>
 8008648:	9b01      	ldr	r3, [sp, #4]
 800864a:	b330      	cbz	r0, 800869a <_scanf_i+0xba>
 800864c:	f1b8 0f01 	cmp.w	r8, #1
 8008650:	d15a      	bne.n	8008708 <_scanf_i+0x128>
 8008652:	6862      	ldr	r2, [r4, #4]
 8008654:	b92a      	cbnz	r2, 8008662 <_scanf_i+0x82>
 8008656:	6822      	ldr	r2, [r4, #0]
 8008658:	2108      	movs	r1, #8
 800865a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800865e:	6061      	str	r1, [r4, #4]
 8008660:	6022      	str	r2, [r4, #0]
 8008662:	6822      	ldr	r2, [r4, #0]
 8008664:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008668:	6022      	str	r2, [r4, #0]
 800866a:	68a2      	ldr	r2, [r4, #8]
 800866c:	1e51      	subs	r1, r2, #1
 800866e:	60a1      	str	r1, [r4, #8]
 8008670:	b19a      	cbz	r2, 800869a <_scanf_i+0xba>
 8008672:	6832      	ldr	r2, [r6, #0]
 8008674:	1c51      	adds	r1, r2, #1
 8008676:	6031      	str	r1, [r6, #0]
 8008678:	7812      	ldrb	r2, [r2, #0]
 800867a:	701a      	strb	r2, [r3, #0]
 800867c:	1c5d      	adds	r5, r3, #1
 800867e:	6873      	ldr	r3, [r6, #4]
 8008680:	3b01      	subs	r3, #1
 8008682:	2b00      	cmp	r3, #0
 8008684:	6073      	str	r3, [r6, #4]
 8008686:	dc07      	bgt.n	8008698 <_scanf_i+0xb8>
 8008688:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800868c:	4631      	mov	r1, r6
 800868e:	4658      	mov	r0, fp
 8008690:	4798      	blx	r3
 8008692:	2800      	cmp	r0, #0
 8008694:	f040 8086 	bne.w	80087a4 <_scanf_i+0x1c4>
 8008698:	462b      	mov	r3, r5
 800869a:	f108 0801 	add.w	r8, r8, #1
 800869e:	f1b8 0f03 	cmp.w	r8, #3
 80086a2:	d1c8      	bne.n	8008636 <_scanf_i+0x56>
 80086a4:	6862      	ldr	r2, [r4, #4]
 80086a6:	b90a      	cbnz	r2, 80086ac <_scanf_i+0xcc>
 80086a8:	220a      	movs	r2, #10
 80086aa:	6062      	str	r2, [r4, #4]
 80086ac:	6862      	ldr	r2, [r4, #4]
 80086ae:	4945      	ldr	r1, [pc, #276]	; (80087c4 <_scanf_i+0x1e4>)
 80086b0:	6960      	ldr	r0, [r4, #20]
 80086b2:	9301      	str	r3, [sp, #4]
 80086b4:	1a89      	subs	r1, r1, r2
 80086b6:	f000 f887 	bl	80087c8 <__sccl>
 80086ba:	9b01      	ldr	r3, [sp, #4]
 80086bc:	f04f 0800 	mov.w	r8, #0
 80086c0:	461d      	mov	r5, r3
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	6822      	ldr	r2, [r4, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d03a      	beq.n	8008740 <_scanf_i+0x160>
 80086ca:	6831      	ldr	r1, [r6, #0]
 80086cc:	6960      	ldr	r0, [r4, #20]
 80086ce:	f891 c000 	ldrb.w	ip, [r1]
 80086d2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d032      	beq.n	8008740 <_scanf_i+0x160>
 80086da:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80086de:	d121      	bne.n	8008724 <_scanf_i+0x144>
 80086e0:	0510      	lsls	r0, r2, #20
 80086e2:	d51f      	bpl.n	8008724 <_scanf_i+0x144>
 80086e4:	f108 0801 	add.w	r8, r8, #1
 80086e8:	b117      	cbz	r7, 80086f0 <_scanf_i+0x110>
 80086ea:	3301      	adds	r3, #1
 80086ec:	3f01      	subs	r7, #1
 80086ee:	60a3      	str	r3, [r4, #8]
 80086f0:	6873      	ldr	r3, [r6, #4]
 80086f2:	3b01      	subs	r3, #1
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	6073      	str	r3, [r6, #4]
 80086f8:	dd1b      	ble.n	8008732 <_scanf_i+0x152>
 80086fa:	6833      	ldr	r3, [r6, #0]
 80086fc:	3301      	adds	r3, #1
 80086fe:	6033      	str	r3, [r6, #0]
 8008700:	68a3      	ldr	r3, [r4, #8]
 8008702:	3b01      	subs	r3, #1
 8008704:	60a3      	str	r3, [r4, #8]
 8008706:	e7dc      	b.n	80086c2 <_scanf_i+0xe2>
 8008708:	f1b8 0f02 	cmp.w	r8, #2
 800870c:	d1ad      	bne.n	800866a <_scanf_i+0x8a>
 800870e:	6822      	ldr	r2, [r4, #0]
 8008710:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008714:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008718:	d1bf      	bne.n	800869a <_scanf_i+0xba>
 800871a:	2110      	movs	r1, #16
 800871c:	6061      	str	r1, [r4, #4]
 800871e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008722:	e7a1      	b.n	8008668 <_scanf_i+0x88>
 8008724:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008728:	6022      	str	r2, [r4, #0]
 800872a:	780b      	ldrb	r3, [r1, #0]
 800872c:	702b      	strb	r3, [r5, #0]
 800872e:	3501      	adds	r5, #1
 8008730:	e7de      	b.n	80086f0 <_scanf_i+0x110>
 8008732:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008736:	4631      	mov	r1, r6
 8008738:	4658      	mov	r0, fp
 800873a:	4798      	blx	r3
 800873c:	2800      	cmp	r0, #0
 800873e:	d0df      	beq.n	8008700 <_scanf_i+0x120>
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	05d9      	lsls	r1, r3, #23
 8008744:	d50c      	bpl.n	8008760 <_scanf_i+0x180>
 8008746:	454d      	cmp	r5, r9
 8008748:	d908      	bls.n	800875c <_scanf_i+0x17c>
 800874a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800874e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008752:	4632      	mov	r2, r6
 8008754:	4658      	mov	r0, fp
 8008756:	4798      	blx	r3
 8008758:	1e6f      	subs	r7, r5, #1
 800875a:	463d      	mov	r5, r7
 800875c:	454d      	cmp	r5, r9
 800875e:	d029      	beq.n	80087b4 <_scanf_i+0x1d4>
 8008760:	6822      	ldr	r2, [r4, #0]
 8008762:	f012 0210 	ands.w	r2, r2, #16
 8008766:	d113      	bne.n	8008790 <_scanf_i+0x1b0>
 8008768:	702a      	strb	r2, [r5, #0]
 800876a:	6863      	ldr	r3, [r4, #4]
 800876c:	9e00      	ldr	r6, [sp, #0]
 800876e:	4649      	mov	r1, r9
 8008770:	4658      	mov	r0, fp
 8008772:	47b0      	blx	r6
 8008774:	f8da 3000 	ldr.w	r3, [sl]
 8008778:	6821      	ldr	r1, [r4, #0]
 800877a:	1d1a      	adds	r2, r3, #4
 800877c:	f8ca 2000 	str.w	r2, [sl]
 8008780:	f011 0f20 	tst.w	r1, #32
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	d010      	beq.n	80087aa <_scanf_i+0x1ca>
 8008788:	6018      	str	r0, [r3, #0]
 800878a:	68e3      	ldr	r3, [r4, #12]
 800878c:	3301      	adds	r3, #1
 800878e:	60e3      	str	r3, [r4, #12]
 8008790:	eba5 0509 	sub.w	r5, r5, r9
 8008794:	44a8      	add	r8, r5
 8008796:	6925      	ldr	r5, [r4, #16]
 8008798:	4445      	add	r5, r8
 800879a:	6125      	str	r5, [r4, #16]
 800879c:	2000      	movs	r0, #0
 800879e:	b007      	add	sp, #28
 80087a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a4:	f04f 0800 	mov.w	r8, #0
 80087a8:	e7ca      	b.n	8008740 <_scanf_i+0x160>
 80087aa:	07ca      	lsls	r2, r1, #31
 80087ac:	bf4c      	ite	mi
 80087ae:	8018      	strhmi	r0, [r3, #0]
 80087b0:	6018      	strpl	r0, [r3, #0]
 80087b2:	e7ea      	b.n	800878a <_scanf_i+0x1aa>
 80087b4:	2001      	movs	r0, #1
 80087b6:	e7f2      	b.n	800879e <_scanf_i+0x1be>
 80087b8:	08008a60 	.word	0x08008a60
 80087bc:	08008925 	.word	0x08008925
 80087c0:	08008129 	.word	0x08008129
 80087c4:	08008e6a 	.word	0x08008e6a

080087c8 <__sccl>:
 80087c8:	b570      	push	{r4, r5, r6, lr}
 80087ca:	780b      	ldrb	r3, [r1, #0]
 80087cc:	2b5e      	cmp	r3, #94	; 0x5e
 80087ce:	bf13      	iteet	ne
 80087d0:	1c4a      	addne	r2, r1, #1
 80087d2:	1c8a      	addeq	r2, r1, #2
 80087d4:	784b      	ldrbeq	r3, [r1, #1]
 80087d6:	2100      	movne	r1, #0
 80087d8:	bf08      	it	eq
 80087da:	2101      	moveq	r1, #1
 80087dc:	1e44      	subs	r4, r0, #1
 80087de:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80087e2:	f804 1f01 	strb.w	r1, [r4, #1]!
 80087e6:	42ac      	cmp	r4, r5
 80087e8:	d1fb      	bne.n	80087e2 <__sccl+0x1a>
 80087ea:	b913      	cbnz	r3, 80087f2 <__sccl+0x2a>
 80087ec:	3a01      	subs	r2, #1
 80087ee:	4610      	mov	r0, r2
 80087f0:	bd70      	pop	{r4, r5, r6, pc}
 80087f2:	f081 0401 	eor.w	r4, r1, #1
 80087f6:	54c4      	strb	r4, [r0, r3]
 80087f8:	1c51      	adds	r1, r2, #1
 80087fa:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80087fe:	2d2d      	cmp	r5, #45	; 0x2d
 8008800:	f101 36ff 	add.w	r6, r1, #4294967295
 8008804:	460a      	mov	r2, r1
 8008806:	d006      	beq.n	8008816 <__sccl+0x4e>
 8008808:	2d5d      	cmp	r5, #93	; 0x5d
 800880a:	d0f0      	beq.n	80087ee <__sccl+0x26>
 800880c:	b90d      	cbnz	r5, 8008812 <__sccl+0x4a>
 800880e:	4632      	mov	r2, r6
 8008810:	e7ed      	b.n	80087ee <__sccl+0x26>
 8008812:	462b      	mov	r3, r5
 8008814:	e7ef      	b.n	80087f6 <__sccl+0x2e>
 8008816:	780e      	ldrb	r6, [r1, #0]
 8008818:	2e5d      	cmp	r6, #93	; 0x5d
 800881a:	d0fa      	beq.n	8008812 <__sccl+0x4a>
 800881c:	42b3      	cmp	r3, r6
 800881e:	dcf8      	bgt.n	8008812 <__sccl+0x4a>
 8008820:	3301      	adds	r3, #1
 8008822:	429e      	cmp	r6, r3
 8008824:	54c4      	strb	r4, [r0, r3]
 8008826:	dcfb      	bgt.n	8008820 <__sccl+0x58>
 8008828:	3102      	adds	r1, #2
 800882a:	e7e6      	b.n	80087fa <__sccl+0x32>

0800882c <_strtol_l.isra.0>:
 800882c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008830:	4680      	mov	r8, r0
 8008832:	4689      	mov	r9, r1
 8008834:	4692      	mov	sl, r2
 8008836:	461e      	mov	r6, r3
 8008838:	460f      	mov	r7, r1
 800883a:	463d      	mov	r5, r7
 800883c:	9808      	ldr	r0, [sp, #32]
 800883e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008842:	f7ff fc9b 	bl	800817c <__locale_ctype_ptr_l>
 8008846:	4420      	add	r0, r4
 8008848:	7843      	ldrb	r3, [r0, #1]
 800884a:	f013 0308 	ands.w	r3, r3, #8
 800884e:	d132      	bne.n	80088b6 <_strtol_l.isra.0+0x8a>
 8008850:	2c2d      	cmp	r4, #45	; 0x2d
 8008852:	d132      	bne.n	80088ba <_strtol_l.isra.0+0x8e>
 8008854:	787c      	ldrb	r4, [r7, #1]
 8008856:	1cbd      	adds	r5, r7, #2
 8008858:	2201      	movs	r2, #1
 800885a:	2e00      	cmp	r6, #0
 800885c:	d05d      	beq.n	800891a <_strtol_l.isra.0+0xee>
 800885e:	2e10      	cmp	r6, #16
 8008860:	d109      	bne.n	8008876 <_strtol_l.isra.0+0x4a>
 8008862:	2c30      	cmp	r4, #48	; 0x30
 8008864:	d107      	bne.n	8008876 <_strtol_l.isra.0+0x4a>
 8008866:	782b      	ldrb	r3, [r5, #0]
 8008868:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800886c:	2b58      	cmp	r3, #88	; 0x58
 800886e:	d14f      	bne.n	8008910 <_strtol_l.isra.0+0xe4>
 8008870:	786c      	ldrb	r4, [r5, #1]
 8008872:	2610      	movs	r6, #16
 8008874:	3502      	adds	r5, #2
 8008876:	2a00      	cmp	r2, #0
 8008878:	bf14      	ite	ne
 800887a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800887e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008882:	2700      	movs	r7, #0
 8008884:	fbb1 fcf6 	udiv	ip, r1, r6
 8008888:	4638      	mov	r0, r7
 800888a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800888e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008892:	2b09      	cmp	r3, #9
 8008894:	d817      	bhi.n	80088c6 <_strtol_l.isra.0+0x9a>
 8008896:	461c      	mov	r4, r3
 8008898:	42a6      	cmp	r6, r4
 800889a:	dd23      	ble.n	80088e4 <_strtol_l.isra.0+0xb8>
 800889c:	1c7b      	adds	r3, r7, #1
 800889e:	d007      	beq.n	80088b0 <_strtol_l.isra.0+0x84>
 80088a0:	4584      	cmp	ip, r0
 80088a2:	d31c      	bcc.n	80088de <_strtol_l.isra.0+0xb2>
 80088a4:	d101      	bne.n	80088aa <_strtol_l.isra.0+0x7e>
 80088a6:	45a6      	cmp	lr, r4
 80088a8:	db19      	blt.n	80088de <_strtol_l.isra.0+0xb2>
 80088aa:	fb00 4006 	mla	r0, r0, r6, r4
 80088ae:	2701      	movs	r7, #1
 80088b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088b4:	e7eb      	b.n	800888e <_strtol_l.isra.0+0x62>
 80088b6:	462f      	mov	r7, r5
 80088b8:	e7bf      	b.n	800883a <_strtol_l.isra.0+0xe>
 80088ba:	2c2b      	cmp	r4, #43	; 0x2b
 80088bc:	bf04      	itt	eq
 80088be:	1cbd      	addeq	r5, r7, #2
 80088c0:	787c      	ldrbeq	r4, [r7, #1]
 80088c2:	461a      	mov	r2, r3
 80088c4:	e7c9      	b.n	800885a <_strtol_l.isra.0+0x2e>
 80088c6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80088ca:	2b19      	cmp	r3, #25
 80088cc:	d801      	bhi.n	80088d2 <_strtol_l.isra.0+0xa6>
 80088ce:	3c37      	subs	r4, #55	; 0x37
 80088d0:	e7e2      	b.n	8008898 <_strtol_l.isra.0+0x6c>
 80088d2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80088d6:	2b19      	cmp	r3, #25
 80088d8:	d804      	bhi.n	80088e4 <_strtol_l.isra.0+0xb8>
 80088da:	3c57      	subs	r4, #87	; 0x57
 80088dc:	e7dc      	b.n	8008898 <_strtol_l.isra.0+0x6c>
 80088de:	f04f 37ff 	mov.w	r7, #4294967295
 80088e2:	e7e5      	b.n	80088b0 <_strtol_l.isra.0+0x84>
 80088e4:	1c7b      	adds	r3, r7, #1
 80088e6:	d108      	bne.n	80088fa <_strtol_l.isra.0+0xce>
 80088e8:	2322      	movs	r3, #34	; 0x22
 80088ea:	f8c8 3000 	str.w	r3, [r8]
 80088ee:	4608      	mov	r0, r1
 80088f0:	f1ba 0f00 	cmp.w	sl, #0
 80088f4:	d107      	bne.n	8008906 <_strtol_l.isra.0+0xda>
 80088f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fa:	b102      	cbz	r2, 80088fe <_strtol_l.isra.0+0xd2>
 80088fc:	4240      	negs	r0, r0
 80088fe:	f1ba 0f00 	cmp.w	sl, #0
 8008902:	d0f8      	beq.n	80088f6 <_strtol_l.isra.0+0xca>
 8008904:	b10f      	cbz	r7, 800890a <_strtol_l.isra.0+0xde>
 8008906:	f105 39ff 	add.w	r9, r5, #4294967295
 800890a:	f8ca 9000 	str.w	r9, [sl]
 800890e:	e7f2      	b.n	80088f6 <_strtol_l.isra.0+0xca>
 8008910:	2430      	movs	r4, #48	; 0x30
 8008912:	2e00      	cmp	r6, #0
 8008914:	d1af      	bne.n	8008876 <_strtol_l.isra.0+0x4a>
 8008916:	2608      	movs	r6, #8
 8008918:	e7ad      	b.n	8008876 <_strtol_l.isra.0+0x4a>
 800891a:	2c30      	cmp	r4, #48	; 0x30
 800891c:	d0a3      	beq.n	8008866 <_strtol_l.isra.0+0x3a>
 800891e:	260a      	movs	r6, #10
 8008920:	e7a9      	b.n	8008876 <_strtol_l.isra.0+0x4a>
	...

08008924 <_strtol_r>:
 8008924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008926:	4c06      	ldr	r4, [pc, #24]	; (8008940 <_strtol_r+0x1c>)
 8008928:	4d06      	ldr	r5, [pc, #24]	; (8008944 <_strtol_r+0x20>)
 800892a:	6824      	ldr	r4, [r4, #0]
 800892c:	6a24      	ldr	r4, [r4, #32]
 800892e:	2c00      	cmp	r4, #0
 8008930:	bf08      	it	eq
 8008932:	462c      	moveq	r4, r5
 8008934:	9400      	str	r4, [sp, #0]
 8008936:	f7ff ff79 	bl	800882c <_strtol_l.isra.0>
 800893a:	b003      	add	sp, #12
 800893c:	bd30      	pop	{r4, r5, pc}
 800893e:	bf00      	nop
 8008940:	20000010 	.word	0x20000010
 8008944:	200000d8 	.word	0x200000d8

08008948 <__submore>:
 8008948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800894c:	460c      	mov	r4, r1
 800894e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008954:	4299      	cmp	r1, r3
 8008956:	d11d      	bne.n	8008994 <__submore+0x4c>
 8008958:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800895c:	f7ff f82e 	bl	80079bc <_malloc_r>
 8008960:	b918      	cbnz	r0, 800896a <__submore+0x22>
 8008962:	f04f 30ff 	mov.w	r0, #4294967295
 8008966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800896a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800896e:	63a3      	str	r3, [r4, #56]	; 0x38
 8008970:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008974:	6360      	str	r0, [r4, #52]	; 0x34
 8008976:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800897a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800897e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008982:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008986:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800898a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800898e:	6020      	str	r0, [r4, #0]
 8008990:	2000      	movs	r0, #0
 8008992:	e7e8      	b.n	8008966 <__submore+0x1e>
 8008994:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008996:	0077      	lsls	r7, r6, #1
 8008998:	463a      	mov	r2, r7
 800899a:	f000 f827 	bl	80089ec <_realloc_r>
 800899e:	4605      	mov	r5, r0
 80089a0:	2800      	cmp	r0, #0
 80089a2:	d0de      	beq.n	8008962 <__submore+0x1a>
 80089a4:	eb00 0806 	add.w	r8, r0, r6
 80089a8:	4601      	mov	r1, r0
 80089aa:	4632      	mov	r2, r6
 80089ac:	4640      	mov	r0, r8
 80089ae:	f000 f812 	bl	80089d6 <memcpy>
 80089b2:	f8c4 8000 	str.w	r8, [r4]
 80089b6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80089ba:	e7e9      	b.n	8008990 <__submore+0x48>

080089bc <__ascii_wctomb>:
 80089bc:	b149      	cbz	r1, 80089d2 <__ascii_wctomb+0x16>
 80089be:	2aff      	cmp	r2, #255	; 0xff
 80089c0:	bf85      	ittet	hi
 80089c2:	238a      	movhi	r3, #138	; 0x8a
 80089c4:	6003      	strhi	r3, [r0, #0]
 80089c6:	700a      	strbls	r2, [r1, #0]
 80089c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80089cc:	bf98      	it	ls
 80089ce:	2001      	movls	r0, #1
 80089d0:	4770      	bx	lr
 80089d2:	4608      	mov	r0, r1
 80089d4:	4770      	bx	lr

080089d6 <memcpy>:
 80089d6:	b510      	push	{r4, lr}
 80089d8:	1e43      	subs	r3, r0, #1
 80089da:	440a      	add	r2, r1
 80089dc:	4291      	cmp	r1, r2
 80089de:	d100      	bne.n	80089e2 <memcpy+0xc>
 80089e0:	bd10      	pop	{r4, pc}
 80089e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089ea:	e7f7      	b.n	80089dc <memcpy+0x6>

080089ec <_realloc_r>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	4607      	mov	r7, r0
 80089f0:	4614      	mov	r4, r2
 80089f2:	460e      	mov	r6, r1
 80089f4:	b921      	cbnz	r1, 8008a00 <_realloc_r+0x14>
 80089f6:	4611      	mov	r1, r2
 80089f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089fc:	f7fe bfde 	b.w	80079bc <_malloc_r>
 8008a00:	b922      	cbnz	r2, 8008a0c <_realloc_r+0x20>
 8008a02:	f7fe ff8d 	bl	8007920 <_free_r>
 8008a06:	4625      	mov	r5, r4
 8008a08:	4628      	mov	r0, r5
 8008a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a0c:	f000 f814 	bl	8008a38 <_malloc_usable_size_r>
 8008a10:	42a0      	cmp	r0, r4
 8008a12:	d20f      	bcs.n	8008a34 <_realloc_r+0x48>
 8008a14:	4621      	mov	r1, r4
 8008a16:	4638      	mov	r0, r7
 8008a18:	f7fe ffd0 	bl	80079bc <_malloc_r>
 8008a1c:	4605      	mov	r5, r0
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d0f2      	beq.n	8008a08 <_realloc_r+0x1c>
 8008a22:	4631      	mov	r1, r6
 8008a24:	4622      	mov	r2, r4
 8008a26:	f7ff ffd6 	bl	80089d6 <memcpy>
 8008a2a:	4631      	mov	r1, r6
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	f7fe ff77 	bl	8007920 <_free_r>
 8008a32:	e7e9      	b.n	8008a08 <_realloc_r+0x1c>
 8008a34:	4635      	mov	r5, r6
 8008a36:	e7e7      	b.n	8008a08 <_realloc_r+0x1c>

08008a38 <_malloc_usable_size_r>:
 8008a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a3c:	1f18      	subs	r0, r3, #4
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	bfbc      	itt	lt
 8008a42:	580b      	ldrlt	r3, [r1, r0]
 8008a44:	18c0      	addlt	r0, r0, r3
 8008a46:	4770      	bx	lr

08008a48 <_init>:
 8008a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4a:	bf00      	nop
 8008a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a4e:	bc08      	pop	{r3}
 8008a50:	469e      	mov	lr, r3
 8008a52:	4770      	bx	lr

08008a54 <_fini>:
 8008a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a56:	bf00      	nop
 8008a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a5a:	bc08      	pop	{r3}
 8008a5c:	469e      	mov	lr, r3
 8008a5e:	4770      	bx	lr
