+------------------------------------------------------------------------+
; QoR Summary                                                            ;
+-------------------------------------+----------------------------------+
; Logic Utilization (in ALMs)         ; 54,572.4 / 222,400 (24.5 %)      ;
; Total Combinational ALUTs           ; 70955                            ;
; Total Registers                     ; 140482                           ;
; Total DSP Blocks                    ; 106 / 846 (12.5 %)               ;
; Total Block Memory Bits             ; 13,309,700 / 32,993,280 (40.3 %) ;
; Total RAM Blocks                    ; 722 / 1,611 (44.8 %)             ;
; Total MLABs                         ; 409.0                            ;
; AI Suite IP Fmax                    ; 319.28 MHz                       ;
; Actual AI Suite IPs Clock Frequency ; 319.05 MHz                       ;
+-------------------------------------+----------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+
; top                                                                                                               ; 70425               ; 140263        ; 106        ; 13309732          ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                            ; 25416 (36%)         ; 26676 (19%)   ; 0 (0%)     ; 8976 (0%)         ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                ; 45009 (64%)         ; 113587 (81%)  ; 106 (100%) ; 13300756 (100%)   ; Total AI Suite IPs                                                                       ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 45009 (100%)        ; 113587 (100%) ; 106 (100%) ; 13300756 (100%)   ; dla_top_wrapper_16x32_i12x1_fp12agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 45009 (100%)        ; 113587 (100%) ; 106 (100%) ; 13300756 (100%)   ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 6960 (15%)          ; 5983 (5%)     ; 32 (30%)   ; 393216 (3%)       ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 67 (0%)             ; 327 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 6892 (15%)          ; 5647 (5%)     ; 32 (30%)   ; 393216 (3%)       ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 921 (2%)            ; 1519 (1%)     ; 0 (0%)     ; 161280 (1%)       ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4959 (11%)          ; 10003 (9%)    ; 0 (0%)     ; 624128 (5%)       ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 889 (2%)            ; 1696 (1%)     ; 0 (0%)     ; 95744 (1%)        ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 799 (2%)            ; 2168 (2%)     ; 0 (0%)     ; 146944 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 936 (2%)            ; 2549 (2%)     ; 0 (0%)     ; 147968 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 949 (2%)            ; 1251 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1296 (3%)           ; 2227 (2%)     ; 0 (0%)     ; 200192 (2%)       ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 86 (0%)             ; 105 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5326 (12%)          ; 5875 (5%)     ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 15329 (34%)         ; 67844 (60%)   ; 64 (60%)   ; 11164180 (84%)    ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 532 (0%)          ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 71 (0%)             ; 82 (0%)       ; 0 (0%)     ; 262144 (2%)       ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5204 (12%)          ; 6969 (6%)     ; 0 (0%)     ; 8443904 (63%)     ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 9787 (22%)          ; 55087 (48%)   ; 64 (60%)   ; 0 (0%)            ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 64 (0%)             ; 5519 (5%)     ; 0 (0%)     ; 2457600 (18%)     ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 198 (0%)            ; 183 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6751 (15%)          ; 11835 (10%)   ; 0 (0%)     ; 819200 (6%)       ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6744 (15%)          ; 11613 (10%)   ; 0 (0%)     ; 819200 (6%)       ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 809 (2%)            ; 2430 (2%)     ; 10 (9%)    ; 73216 (1%)        ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 805 (2%)            ; 2370 (2%)     ; 10 (9%)    ; 73216 (1%)        ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 460 (1%)            ; 780 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 77 (0%)             ; 397 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 513 (1%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2730 (6%)           ; 5311 (5%)     ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------------------+
; top                                                                                                               ; 54572.4        ; 70955               ; 140482        ; 106        ; 13309700          ; 409.0        ; 722        ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                            ; 13425.8 (25%)  ; 25604 (36%)         ; 26979 (19%)   ; 0 (0%)     ; 8944 (0%)         ; 1.0 (0%)     ; 10 (1%)    ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                ; 41146.6 (75%)  ; 45351 (64%)         ; 113503 (81%)  ; 106 (100%) ; 13300756 (100%)   ; 408.0 (100%) ; 712 (99%)  ; Total AI Suite IPs                                                                       ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 41146.6 (100%) ; 45351 (100%)        ; 113503 (100%) ; 106 (100%) ; 13300756 (100%)   ; 408.0 (100%) ; 712 (100%) ; dla_top_wrapper_16x32_i12x1_fp12agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 41146.6 (100%) ; 45351 (100%)        ; 113503 (100%) ; 106 (100%) ; 13300756 (100%)   ; 408.0 (100%) ; 712 (100%) ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 4782.5 (12%)   ; 6979 (15%)          ; 9306 (8%)     ; 32 (30%)   ; 393216 (3%)       ; 34.0 (8%)    ; 20 (3%)    ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 115.2 (0%)     ; 74 (0%)             ; 357 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4664.5 (11%)   ; 6903 (15%)          ; 8939 (8%)     ; 32 (30%)   ; 393216 (3%)       ; 34.0 (8%)    ; 20 (3%)    ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.7 (0%)       ; 2 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.6 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.6 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.3 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.7 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 686.5 (2%)     ; 964 (2%)            ; 1807 (2%)     ; 0 (0%)     ; 161280 (1%)       ; 0.0 (0%)     ; 12 (2%)    ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 40.0 (0%)      ; 65 (0%)             ; 83 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.6 (0%)      ; 65 (0%)             ; 92 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 39.2 (0%)      ; 65 (0%)             ; 87 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 39.8 (0%)      ; 73 (0%)             ; 93 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 35.5 (0%)      ; 64 (0%)             ; 88 (0%)       ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 41.2 (0%)      ; 73 (0%)             ; 93 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 40.0 (0%)      ; 74 (0%)             ; 104 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 40.1 (0%)      ; 72 (0%)             ; 93 (0%)       ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.7 (0%)      ; 72 (0%)             ; 102 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 78.6 (0%)      ; 104 (0%)            ; 173 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 82.9 (0%)      ; 106 (0%)            ; 170 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 81.4 (0%)      ; 110 (0%)            ; 181 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 181.4 (0%)     ; 63 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (3%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.0 (0%)      ; 41 (0%)             ; 96 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.1 (0%)      ; 39 (0%)             ; 59 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 24.2 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.3 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0.9 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4613.0 (11%)   ; 4955 (11%)          ; 9190 (8%)     ; 0 (0%)     ; 624128 (5%)       ; 90.0 (22%)   ; 38 (5%)    ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 764.9 (2%)     ; 890 (2%)            ; 1869 (2%)     ; 0 (0%)     ; 95744 (1%)        ; 7.0 (2%)     ; 6 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 944.9 (2%)     ; 799 (2%)            ; 1769 (2%)     ; 0 (0%)     ; 146944 (1%)       ; 28.0 (7%)    ; 8 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1028.5 (2%)    ; 943 (2%)            ; 2137 (2%)     ; 0 (0%)     ; 147968 (1%)       ; 30.0 (7%)    ; 9 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 704.4 (2%)     ; 946 (2%)            ; 1302 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)     ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1096.7 (3%)    ; 1288 (3%)           ; 2025 (2%)     ; 0 (0%)     ; 200192 (2%)       ; 19.0 (5%)    ; 13 (2%)    ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 70.9 (0%)      ; 86 (0%)             ; 80 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)     ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (3%)    ; 0 (0%)     ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 8.4 (0%)       ; 2 (0%)              ; 30 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.2 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.1 (0%)       ; 7 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.0 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3663.1 (9%)    ; 5362 (12%)          ; 7419 (7%)     ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 18661.7 (45%)  ; 15590 (34%)         ; 57682 (51%)   ; 64 (60%)   ; 11164180 (84%)    ; 263.0 (64%)  ; 581 (82%)  ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.1 (0%)       ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 532 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.7 (0%)      ; 78 (0%)             ; 143 (0%)      ; 0 (0%)     ; 262144 (2%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3904.3 (9%)    ; 5268 (12%)          ; 11718 (10%)   ; 0 (0%)     ; 8443904 (63%)     ; 25.0 (6%)    ; 434 (61%)  ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 13455.4 (33%)  ; 9910 (22%)          ; 40688 (36%)   ; 64 (60%)   ; 0 (0%)            ; 238.0 (58%)  ; 0 (0%)     ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 1090.7 (3%)    ; 63 (0%)             ; 4749 (4%)     ; 0 (0%)     ; 2457600 (18%)     ; 0.0 (0%)     ; 130 (18%)  ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 167.3 (0%)     ; 266 (1%)            ; 380 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 5519.6 (13%)   ; 6803 (15%)          ; 16147 (14%)   ; 0 (0%)     ; 819200 (6%)       ; 0.0 (0%)     ; 50 (7%)    ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.2 (0%)      ; 7 (0%)              ; 184 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 5477.2 (13%)   ; 6796 (15%)          ; 15957 (14%)   ; 0 (0%)     ; 819200 (6%)       ; 0.0 (0%)     ; 50 (7%)    ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 656.3 (2%)     ; 731 (2%)            ; 2437 (2%)     ; 10 (9%)    ; 73216 (1%)        ; 8.0 (2%)     ; 7 (1%)     ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.8 (0%)       ; 3 (0%)              ; 50 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 644.1 (2%)     ; 727 (2%)            ; 2370 (2%)     ; 10 (9%)    ; 73216 (1%)        ; 8.0 (2%)     ; 7 (1%)     ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 243.6 (1%)     ; 461 (1%)            ; 792 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 101.3 (0%)     ; 77 (0%)             ; 605 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 257.3 (1%)     ; 514 (1%)            ; 802 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 81.5 (0%)      ; 28 (0%)             ; 384 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.9 (0%)     ; 260 (1%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.7 (0%)      ; 68 (0%)             ; 148 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 127.0 (0%)     ; 260 (1%)            ; 522 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.0 (0%)      ; 20 (0%)             ; 41 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 128.6 (0%)     ; 260 (1%)            ; 600 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 130.2 (0%)     ; 259 (1%)            ; 622 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.2 (0%)     ; 259 (1%)            ; 596 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 125.7 (0%)     ; 259 (1%)            ; 596 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260.5 (1%)     ; 260 (1%)            ; 644 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 147.2 (0%)     ; 260 (1%)            ; 650 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 213.0 (1%)     ; 261 (1%)            ; 863 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 153.2 (0%)     ; 260 (1%)            ; 646 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 128.1 (0%)     ; 260 (1%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 127.8 (0%)     ; 260 (1%)            ; 611 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1639.6 (4%)    ; 2742 (6%)           ; 6657 (6%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.1 (0%)      ; 8 (0%)              ; 84 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Clocks                                                                               ;
+------------+-------------------------------------------+----------------------+------+
; Fmax       ; Clock Name                                ; Corner Delay Model   ; Note ;
+------------+-------------------------------------------+----------------------+------+
; 19.85 MHz  ; altera_reserved_tck                       ; Slow fix6 100C Model ;      ;
; 195.81 MHz ; pd|jtag_pll_0|altera_iopll_inst_outclk0   ; Slow fix6 0C Model   ;      ;
; 212.68 MHz ; pd|emif_0|emif_io96b_ddr4comp_0_0_usr_clk ; Slow fix6a 0C Model  ;      ;
; 319.28 MHz ; pd|dla_pll_0|altera_iopll_inst_outclk0    ; Slow fix6 0C Model   ;      ;
+------------+-------------------------------------------+----------------------+------+
