design_motor_control_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_processing_system7_0_0/sim/design_motor_control_processing_system7_0_0.v,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_axi_gpio_0_0/sim/design_motor_control_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_axi_gpio_1_0/sim/design_motor_control_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_rst_ps7_0_100M_0/sim/design_motor_control_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_xbar_0/sim/design_motor_control_xbar_0.v,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control.v,verilog,xil_defaultlib,../../../bd/design_motor_control/sim/design_motor_control.v,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
design_motor_control_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_motor_control/ip/design_motor_control_auto_pc_0/sim/design_motor_control_auto_pc_0.v,incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog"incdir="../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
