I 000048 55 1476          1666702256007 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702256008 2022.10.25 08:50:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a7f7a0f1a5f0a0b0a1a3befcf6a1f4a1aea1a4a1a6)
	(_ent
		(_time 1666702255999)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000048 55 1476          1666702510541 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702510542 2022.10.25 08:55:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code faa8fbabaeadfdedfcfee3a1abfca9fcf3fcf9fcfb)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000048 55 1476          1666702525213 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702525214 2022.10.25 08:55:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a4d16491e1d4d5d4c4e53111b4c194c434c494c4b)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000048 55 1476          1666702555416 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702555417 2022.10.25 08:55:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 454b44464512425243415c1e144316434c43464344)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000048 55 1476          1666702627898 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702627899 2022.10.25 08:57:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a0d07580e0d5d4d5c5e43010b5c095c535c595c5b)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000044 55 836           1666702627912 alu
(_unit VHDL(aluio 0 110(alu 0 119))
	(_version vef)
	(_time 1666702627913 2022.10.25 08:57:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 693e6169333f387f613d2f33396f3a6e6c6f606f3f)
	(_ent
		(_time 1666702627910)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702667171 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702667172 2022.10.25 08:57:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cbc99d9f9c9cccdccdcfd2909acd98cdc2cdc8cdca)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000044 55 836           1666702667182 alu
(_unit VHDL(aluio 0 110(alu 0 119))
	(_version vef)
	(_time 1666702667183 2022.10.25 08:57:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cbc9c89eca9d9addc39f8d919bcd98cccecdc2cd9d)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702675174 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702675175 2022.10.25 08:57:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b0b5d0c5c5c0c1c0d0f12505a0d580d020d080d0a)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000044 55 836           1666702675185 alu
(_unit VHDL(aluio 0 110(alu 0 119))
	(_version vef)
	(_time 1666702675186 2022.10.25 08:57:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1a1a191d184c4b0c124e5c404a1c491d1f1c131c4c)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702731153 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702731154 2022.10.25 08:58:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbbebceeececbcacbdbfa2e0eabde8bdb2bdb8bdba)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666702731159 addAlu
(_unit VHDL(addition 0 42(addalu 0 51))
	(_version vef)
	(_time 1666702731160 2022.10.25 08:58:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbbee9efedecebadb0bcafe1e3bdedbdeebdbabdbf)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int add 1 0 52(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000044 55 836           1666702731167 alu
(_unit VHDL(aluio 0 110(alu 0 119))
	(_version vef)
	(_time 1666702731168 2022.10.25 08:58:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbbee9efbaedeaadb3effde1ebbde8bcbebdb2bded)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702761951 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702761952 2022.10.25 08:59:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 085c590f055f0f1f0e0c1153590e5b0e010e0b0e09)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666702761957 addAlu
(_unit VHDL(addition 0 42(addalu 0 51))
	(_version vef)
	(_time 1666702761958 2022.10.25 08:59:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 085c0c0e045f581e030f1c52500e5e0e5d0e090e0c)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int add 1 0 52(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000044 55 836           1666702761965 alu
(_unit VHDL(aluio 0 110(alu 0 120))
	(_version vef)
	(_time 1666702761966 2022.10.25 08:59:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 184c1c1f434e490e104c5e42481e4b1f1d1e111e4e)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__123(_arch 0 0 123(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702772917 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702772918 2022.10.25 08:59:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b3e3b3e5b6e6f6e7e5f8bab0e7b2e7e8e7e2e7e0)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666702772923 addAlu
(_unit VHDL(addition 0 42(addalu 0 51))
	(_version vef)
	(_time 1666702772924 2022.10.25 08:59:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b3b6b2e4b6b1f7eae6f5bbb9e7b7e7b4e7e0e7e5)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int add 1 0 52(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000047 55 1472          1666702772929 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 86))
	(_version vef)
	(_time 1666702772930 2022.10.25 08:59:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b2b4b3e5b6b7f6e7e6f3bbb1e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1666702772927)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 87(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 836           1666702772935 alu
(_unit VHDL(aluio 0 110(alu 0 120))
	(_version vef)
	(_time 1666702772936 2022.10.25 08:59:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b3b6b2b3b7b0f7e9b5a7bbb1e7b2e6e4e7e8e7b7)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__123(_arch 0 0 123(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666702842856 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666702842857 2022.10.25 09:00:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 124247141545150514160b49431441141b14111413)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int mult 1 0 17(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666702842862 addAlu
(_unit VHDL(addition 0 42(addalu 0 52))
	(_version vef)
	(_time 1666702842863 2022.10.25 09:00:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1242121514454204191506484a1444144714131416)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int add 1 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000047 55 1474          1666702842868 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 88))
	(_version vef)
	(_time 1666702842869 2022.10.25 09:00:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1243101415454405141500484214111516141b1444)
	(_ent
		(_time 1666702772926)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 89(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 836           1666702842874 alu
(_unit VHDL(aluio 0 110(alu 0 122))
	(_version vef)
	(_time 1666702842875 2022.10.25 09:00:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 22722226737473342a7664787224712527242b2474)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__125(_arch 0 0 125(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666708381864 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 16))
	(_version vef)
	(_time 1666708381865 2022.10.25 10:33:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cacb9b9e9e9dcdddccced3919bcc99ccc3ccc9cccb)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int mult 1 0 18(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666708381868 addAlu
(_unit VHDL(addition 0 42(addalu 0 52))
	(_version vef)
	(_time 1666708381869 2022.10.25 10:33:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cacbce9f9f9d9adcc1cdde9092cc9ccc9fcccbccce)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int add 1 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000047 55 1474          1666708381874 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 88))
	(_version vef)
	(_time 1666708381875 2022.10.25 10:33:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cacacc9e9e9d9cddcccdd8909accc9cdceccc3cc9c)
	(_ent
		(_time 1666702772926)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 89(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 836           1666708381878 alu
(_unit VHDL(aluio 0 110(alu 0 122))
	(_version vef)
	(_time 1666708381879 2022.10.25 10:33:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dadbde88d88c8bccd28e9c808adc89dddfdcd3dc8c)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__125(_arch 0 0 125(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666709871773 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 22))
	(_version vef)
	(_time 1666709871774 2022.10.25 10:57:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdb8e8e8eceabaaabbb9a4e6ecbbeebbb4bbbebbbc)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int mult 1 0 24(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666709871778 addAlu
(_unit VHDL(addition 0 42(addalu 0 58))
	(_version vef)
	(_time 1666709871779 2022.10.25 10:57:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ccc9cc999b9b9cdac7cad89694ca9aca99cacdcac8)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int add 1 0 60(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000047 55 1474          1666709871784 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 94))
	(_version vef)
	(_time 1666709871785 2022.10.25 10:57:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ccc8ce989a9b9adbcacade969ccacfcbc8cac5ca9a)
	(_ent
		(_time 1666702772926)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__107(_arch 0 0 107(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 96(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 836           1666709871788 alu
(_unit VHDL(aluio 0 110(alu 0 129))
	(_version vef)
	(_time 1666709871789 2022.10.25 10:57:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ccc9cc99cc9a9ddac4988a969cca9fcbc9cac5ca9a)
	(_ent
		(_time 1666702627909)
	)
	(_object
		(_port(_int clk -1 0 112(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 113(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 113(_ent(_in))))
		(_port(_int inReg2 0 0 113(_ent(_in))))
		(_port(_int inReg3 0 0 113(_ent(_in))))
		(_port(_int outReg 0 0 115(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000048 55 1476          1666709879334 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 22))
	(_version vef)
	(_time 1666709879335 2022.10.25 10:57:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 474545444510405041435e1c164114414e41444146)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int mult 1 0 24(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
I 000047 55 1469          1666709879338 addAlu
(_unit VHDL(addition 0 42(addalu 0 58))
	(_version vef)
	(_time 1666709879339 2022.10.25 10:57:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 47451045441017514c41531d1f4111411241464143)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int add 1 0 60(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
I 000047 55 1474          1666709879344 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 94))
	(_version vef)
	(_time 1666709879345 2022.10.25 10:57:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 57540255550001405151450d0751545053515e5101)
	(_ent
		(_time 1666702772926)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__107(_arch 0 0 107(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 96(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 1009          1666709879350 alu
(_unit VHDL(aluio 0 120(alu 0 129))
	(_version vef)
	(_time 1666709879351 2022.10.25 10:57:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 57550054030106415f03110d0751045052515e5101)
	(_ent
		(_time 1666709879348)
	)
	(_object
		(_port(_int clk -1 0 122(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 123(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 123(_ent(_in))))
		(_port(_int inReg2 0 0 123(_ent(_in))))
		(_port(_int inReg3 0 0 123(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 124(_array -1((_dto i 24 i 0)))))
		(_port(_int insReg3 1 0 124(_ent(_in))))
		(_port(_int insReg4 1 0 124(_ent(_in))))
		(_port(_int outReg 0 0 125(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
V 000048 55 1476          1666709902792 multAlu
(_unit VHDL(multiplication 0 7(multalu 0 22))
	(_version vef)
	(_time 1666709902793 2022.10.25 10:58:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a3f1a5f5a3f3e3f2f0edafa5f2a7f2fdf2f7f2f5)
	(_ent
		(_time 1666702255998)
	)
	(_object
		(_gen(_int m -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int xsign -2 0 10(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 11(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 12(_ent(_out)(_param_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int mult 1 0 24(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . multAlu 5 -1)
)
V 000047 55 1469          1666709902798 addAlu
(_unit VHDL(addition 0 42(addalu 0 58))
	(_version vef)
	(_time 1666709902799 2022.10.25 10:58:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a3a4a4f4a3a4e2fff2e0aeacf2a2f2a1f2f5f2f0)
	(_ent
		(_time 1666702627901)
	)
	(_object
		(_gen(_int a -1 0 43 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 45(_ent(_in)(_event))))
		(_port(_int xsign -2 0 45(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 46(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 46(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~124 0 47(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 47(_ent(_out)(_param_out))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_int add 1 0 60(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . addAlu 5 -1)
)
V 000047 55 1474          1666709902804 subAlu
(_unit VHDL(subtraction 0 77(subalu 0 94))
	(_version vef)
	(_time 1666709902805 2022.10.25 10:58:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a2a6a5f5a3a2e3f2f2e6aea4f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1666702772926)
	)
	(_object
		(_gen(_int s -1 0 78 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 80(_ent(_in)(_event))))
		(_port(_int xsign -2 0 80(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~12 0 81(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~122 0 81(_array -2((_dto c 3 i 0)))))
		(_port(_int input2 0 0 81(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{s-1~downto~0}~124 0 82(_array -2((_dto c 4 i 0)))))
		(_port(_int output 2 0 82(_ent(_out)(_param_out))))
		(_prcs
			(line__107(_arch 0 0 107(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_int sub 1 0 96(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . subAlu 5 -1)
)
I 000044 55 1009          1666709902810 alu
(_unit VHDL(aluio 0 120(alu 0 129))
	(_version vef)
	(_time 1666709902811 2022.10.25 10:58:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a3a4a4a3a2a5e2fca0b2aea4f2a7f3f1f2fdf2a2)
	(_ent
		(_time 1666709879347)
	)
	(_object
		(_port(_int clk -1 0 122(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 123(_array -1((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 123(_ent(_in))))
		(_port(_int inReg2 0 0 123(_ent(_in))))
		(_port(_int inReg3 0 0 123(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 124(_array -1((_dto i 24 i 0)))))
		(_port(_int insReg3 1 0 124(_ent(_in))))
		(_port(_int insReg4 1 0 124(_ent(_in))))
		(_port(_int outReg 0 0 125(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . alu 1 -1)
)
I 000044 55 1400          1666957336612 alu
(_unit VHDL(aluio 0 12(alu 0 21))
	(_version vef)
	(_time 1666957336613 2022.10.28 07:42:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 484d4c4a131e195e454e0e12184e1b4f4d4e414e1e)
	(_ent
		(_time 1666957207183)
	)
	(_object
		(_gen(_int m -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int s -1 0 13 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 15(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 15(_ent(_in))))
		(_port(_int inReg2 0 0 15(_ent(_in))))
		(_port(_int inReg3 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 16(_ent(_in))))
		(_port(_int outReg 0 0 17(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs(_simple))))
		)
		(_subprogram
			(_int mult 1 0 24(_arch(_proc)))
			(_int add 2 0 39(_arch(_proc)))
			(_int sub 3 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . alu 4 -1)
)
I 000050 55 1386          1666957488844 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666957488845 2022.10.28 07:44:48)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f3fdf5a3a3a5a2e6a6a0e7a9a0f5f2f5a0f4f6f6a5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1386          1666957672746 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666957672747 2022.10.28 07:47:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 55565256030304400006410f065354530652505003)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 1400          1666957700360 alu
(_unit VHDL(aluio 0 12(alu 0 21))
	(_version vef)
	(_time 1666957700361 2022.10.28 07:48:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2e7b2d2a28787f38232868747e287d292b28272878)
	(_ent
		(_time 1666957207183)
	)
	(_object
		(_gen(_int m -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int s -1 0 13 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 15(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 15(_ent(_in))))
		(_port(_int inReg2 0 0 15(_ent(_in))))
		(_port(_int inReg3 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 16(_ent(_in))))
		(_port(_int outReg 0 0 17(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs(_simple))))
		)
		(_subprogram
			(_int mult 1 0 24(_arch(_proc)))
			(_int add 2 0 39(_arch(_proc)))
			(_int sub 3 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . alu 4 -1)
)
I 000050 55 1386          1666957700391 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666957700392 2022.10.28 07:48:20)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4e1b4d4c48181f5b1b1d5a141d484f481d494b4b18)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 1340          1666957726630 alu
(_unit VHDL(aluio 0 12(alu 0 21))
	(_version vef)
	(_time 1666957726631 2022.10.28 07:48:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c8ccc19d939e99dec5ce8e9298ce9bcfcdcec1ce9e)
	(_ent
		(_time 1666957207183)
	)
	(_object
		(_gen(_int m -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int s -1 0 13 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 15(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 15(_ent(_in))))
		(_port(_int inReg2 0 0 15(_ent(_in))))
		(_port(_int inReg3 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 16(_ent(_in))))
		(_port(_int outReg 0 0 17(_ent(_out))))
		(_subprogram
			(_int mult 0 0 24(_arch(_proc)))
			(_int add 1 0 39(_arch(_proc)))
			(_int sub 2 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . alu 3 -1)
)
I 000050 55 1386          1666957726656 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666957726657 2022.10.28 07:48:46)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e7e3eeb4b3b1b6f2b2b4f3bdb4e1e6e1b4e0e2e2b1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 1340          1666957975924 alu
(_unit VHDL(aluio 0 12(alu 0 21))
	(_version vef)
	(_time 1666957975925 2022.10.28 07:52:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 99c99e96c3cfc88f949fdfc3c99fca9e9c9f909fcf)
	(_ent
		(_time 1666957207183)
	)
	(_object
		(_gen(_int m -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 13 \16\ (_ent gms((i 16)))))
		(_gen(_int s -1 0 13 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 15(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 15(_ent(_in))))
		(_port(_int inReg2 0 0 15(_ent(_in))))
		(_port(_int inReg3 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 16(_ent(_in))))
		(_port(_int outReg 0 0 17(_ent(_out))))
		(_subprogram
			(_int mult 0 0 24(_arch(_proc)))
			(_int add 1 0 39(_arch(_proc)))
			(_int sub 2 0 53(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . alu 3 -1)
)
I 000050 55 1444          1666958041507 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958041508 2022.10.28 07:54:01)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c393c496939592d69691d79990c5c2c590c4c6c695)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 19(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(0))(_mon))))
			(line__27(_arch 1 0 27(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 2 -1)
)
I 000050 55 1386          1666958158401 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958158402 2022.10.28 07:55:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 6d393a6d6a3b3c78386d79373e6b6c6b3e6a68683b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1386          1666958275324 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958275325 2022.10.28 07:57:55)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 27292e23737176327227337d742126217420222271)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1386          1666958303341 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958303342 2022.10.28 07:58:23)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 97c79398c3c1c682c29783cdc4919691c4909292c1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1386          1666958347374 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958347375 2022.10.28 07:59:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 96c19699c3c0c783c39682ccc5909790c5919393c0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1386          1666958482584 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958482585 2022.10.28 08:01:22)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b9edb9ede3efe8acecb9ade3eabfb8bfeabebcbcef)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1341          1666958519996 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958519997 2022.10.28 08:01:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e7e5e5b4b3b1b6f2b2e7f3bdb4e1e6e1b4e0e2e2b1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1341          1666958729388 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1666958729389 2022.10.28 08:05:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d6d7d284838087c383d9c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000050 55 1341          1667006043712 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667006043713 2022.10.28 21:14:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1f1c1f181a494e0a4a100b454c191e194c181a1a49)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 4400          1667067829216 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667067829217 2022.10.29 14:23:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 13154014434542054f1155494315401416151a1545)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1338 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1340 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 126(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 6 0 126(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 127(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 7 0 127(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 128(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int notSignOp -2 0 129(_arch(_uni((i 2))))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple)(_trgt(5)(6)(4(_range 8))(4(_range 9))(4(d_127_64))(4(_range 10))(4(_range 11))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_96))(4(d_95_64))(4(_range 18))(4(_range 19)))(_sens(3))(_read(5)(6)(7)(0(_range 20))(0(_range 21))(0(d_127_64))(0(_range 22))(0(_range 23))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(d_127_96))(0(d_95_64))(0(_range 30))(0(_range 31))(1(_range 32))(1(_range 33))(1(d_127_96))(1(_range 34))(1(d_95_64))(1(_range 35))(1(_range 36))(1(_range 37))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 38))(1(d_111_96))(1(d_79_64))(1(_range 39))(1(_range 40))(2(_range 41))(2(_range 42))(2(d_127_96))(2(_range 43))(2(d_95_64))(2(_range 44))(2(_range 45))(2(_range 46))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 47))(2(d_111_96))(2(d_79_64))(2(_range 48))(2(_range 49))))))
		)
		(_subprogram
			(_int mult 1 0 27(_arch(_proc)))
			(_int add 2 0 41(_arch(_proc)))
			(_int sub 3 0 55(_arch(_proc)))
			(_int mult_long 4 0 67(_arch(_proc)))
			(_int add_long 5 0 80(_arch(_proc)))
			(_int sub_long 6 0 93(_arch(_proc)))
			(_int load 7 0 105(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(2(d_63_48))(1(d_63_48))(0(_range 62))(4(_range 63))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(0(_range 68))(4(_range 69))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_95_64))(1(d_95_64))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(2(_range 88))(1(_range 89))(0(_range 90))(4(_range 91))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . alu 92 -1)
)
I 000044 55 4400          1667067838468 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667067838469 2022.10.29 14:23:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 35316230636364236937736f6533663230333c3363)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1338 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1340 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 126(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 6 0 126(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 127(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 7 0 127(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 128(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int notSignOp -2 0 129(_arch(_uni((i 2))))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple)(_trgt(5)(6)(4(_range 8))(4(_range 9))(4(d_127_64))(4(_range 10))(4(_range 11))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_96))(4(d_95_64))(4(_range 18))(4(_range 19)))(_sens(3))(_read(5)(6)(7)(0(_range 20))(0(_range 21))(0(d_127_64))(0(_range 22))(0(_range 23))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(d_127_96))(0(d_95_64))(0(_range 30))(0(_range 31))(1(_range 32))(1(_range 33))(1(d_127_96))(1(_range 34))(1(d_95_64))(1(_range 35))(1(_range 36))(1(_range 37))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 38))(1(d_111_96))(1(d_79_64))(1(_range 39))(1(_range 40))(2(_range 41))(2(_range 42))(2(d_127_96))(2(_range 43))(2(d_95_64))(2(_range 44))(2(_range 45))(2(_range 46))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 47))(2(d_111_96))(2(d_79_64))(2(_range 48))(2(_range 49))))))
		)
		(_subprogram
			(_int mult 1 0 27(_arch(_proc)))
			(_int add 2 0 41(_arch(_proc)))
			(_int sub 3 0 55(_arch(_proc)))
			(_int mult_long 4 0 67(_arch(_proc)))
			(_int add_long 5 0 80(_arch(_proc)))
			(_int sub_long 6 0 93(_arch(_proc)))
			(_int load 7 0 105(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(2(d_63_48))(1(d_63_48))(0(_range 62))(4(_range 63))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(0(_range 68))(4(_range 69))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_95_64))(1(d_95_64))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(2(_range 88))(1(_range 89))(0(_range 90))(4(_range 91))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . alu 92 -1)
)
I 000050 55 1341          1667083319146 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667083319147 2022.10.29 18:41:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9595929ac3c3c480c09a81cfc6939493c6929090c3)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 4438          1667083415660 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667083415661 2022.10.29 18:43:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 98cacf97c3cec98ec496dec2c89ecb9f9d9e919ece)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1338 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1340 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 126(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 6 0 126(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 127(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 7 0 127(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 128(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int notSignOp -2 0 129(_arch(_uni((i 2))))))
		(_prcs
			(line__132(_arch 0 0 132(_prcs(_simple)(_trgt(5)(6)(4)(4(_range 8))(4(_range 9))(4(d_127_64))(4(_range 10))(4(_range 11))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_96))(4(d_95_64))(4(_range 18))(4(_range 19)))(_sens(3))(_mon)(_read(5)(6)(7)(0(_range 20))(0(_range 21))(0(d_127_64))(0(_range 22))(0(_range 23))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(d_127_96))(0(d_95_64))(0(_range 30))(0(_range 31))(1(_range 32))(1(_range 33))(1(d_127_96))(1(_range 34))(1(d_95_64))(1(_range 35))(1(_range 36))(1(_range 37))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 38))(1(d_111_96))(1(d_79_64))(1(_range 39))(1(_range 40))(2(_range 41))(2(_range 42))(2(d_127_96))(2(_range 43))(2(d_95_64))(2(_range 44))(2(_range 45))(2(_range 46))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 47))(2(d_111_96))(2(d_79_64))(2(_range 48))(2(_range 49))))))
		)
		(_subprogram
			(_int mult 1 0 27(_arch(_proc)))
			(_int add 2 0 41(_arch(_proc)))
			(_int sub 3 0 55(_arch(_proc)))
			(_int mult_long 4 0 67(_arch(_proc)))
			(_int add_long 5 0 80(_arch(_proc)))
			(_int sub_long 6 0 93(_arch(_proc)))
			(_int load 7 0 105(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(2(d_63_48))(1(d_63_48))(0(_range 62))(4(_range 63))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(0(_range 68))(4(_range 69))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_95_64))(1(d_95_64))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(2(_range 88))(1(_range 89))(0(_range 90))(4(_range 91))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . alu 92 -1)
)
I 000044 55 4876          1667084371923 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667084371924 2022.10.29 18:59:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 02030404535453145d0244585204510507040b0454)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1338 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1340 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 113(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 114(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 113(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 114(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 138(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 10 0 138(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 139(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 11 0 139(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 140(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int notSignOp -2 0 141(_arch(_uni((i 2))))))
		(_var(_int counter -1 0 145(_prcs 0((i 0)))))
		(_prcs
			(line__144(_arch 0 0 144(_prcs(_simple)(_trgt(5)(6)(4)(4(_range 9))(4(_range 10))(4(d_127_64))(4(_range 11))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(d_127_96))(4(d_95_64))(4(_range 19))(4(_range 20)))(_sens(3))(_mon)(_read(5)(6)(7)(0(_range 21))(0(_range 22))(0(d_127_64))(0(_range 23))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(_range 30))(0(d_127_96))(0(d_95_64))(0(_range 31))(0(_range 32))(1(_range 33))(1(_range 34))(1(d_127_96))(1(_range 35))(1(d_95_64))(1(_range 36))(1(_range 37))(1(_range 38))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 39))(1(d_111_96))(1(d_79_64))(1(_range 40))(1(_range 41))(2(_range 42))(2(_range 43))(2(d_127_96))(2(_range 44))(2(d_95_64))(2(_range 45))(2(_range 46))(2(_range 47))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 48))(2(d_111_96))(2(d_79_64))(2(_range 49))(2(_range 50))))))
		)
		(_subprogram
			(_int mult 1 0 27(_arch(_proc)))
			(_int add 2 0 41(_arch(_proc)))
			(_int sub 3 0 55(_arch(_proc)))
			(_int mult_long 4 0 67(_arch(_proc)))
			(_int add_long 5 0 80(_arch(_proc)))
			(_int sub_long 6 0 93(_arch(_proc)))
			(_int load 7 0 105(_arch(_proc)))
			(_int clzw 8 0 113(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_63_48))(1(d_63_48))(0(_range 63))(4(_range 64))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_95_64))(1(d_95_64))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(2(_range 89))(1(_range 90))(0(_range 91))(4(_range 92))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . alu 93 -1)
)
I 000044 55 5005          1667084592974 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667084592975 2022.10.29 19:03:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 792b7e78232f286f262d3f23297f2a7e7c7f707f2f)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1338 0 105(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1340 0 106(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 114(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 115(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 114(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 115(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 139(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 10 0 139(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 140(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 11 0 140(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 141(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int notSignOp -2 0 142(_arch(_uni((i 2))))))
		(_var(_int counter -1 0 146(_prcs 0((i 0)))))
		(_prcs
			(line__145(_arch 0 0 145(_prcs(_simple)(_trgt(5)(6)(4(d_63_32))(4(d_31_0))(4)(4(_range 9))(4(_range 10))(4(d_127_64))(4(_range 11))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(d_127_96))(4(d_95_64))(4(_range 19))(4(_range 20)))(_sens(3))(_mon)(_read(5)(6)(7)(0(d_63_32))(0(d_31_0))(0(_range 21))(0(_range 22))(0(d_127_64))(0(_range 23))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(_range 30))(0(d_127_96))(0(d_95_64))(0(_range 31))(0(_range 32))(1(_range 33))(1(_range 34))(1(d_127_96))(1(_range 35))(1(d_95_64))(1(_range 36))(1(_range 37))(1(_range 38))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 39))(1(d_111_96))(1(d_79_64))(1(_range 40))(1(_range 41))(2(_range 42))(2(_range 43))(2(d_127_96))(2(_range 44))(2(d_95_64))(2(_range 45))(2(_range 46))(2(_range 47))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 48))(2(d_111_96))(2(d_79_64))(2(_range 49))(2(_range 50))))))
		)
		(_subprogram
			(_int mult 1 0 27(_arch(_proc)))
			(_int add 2 0 41(_arch(_proc)))
			(_int sub 3 0 55(_arch(_proc)))
			(_int mult_long 4 0 67(_arch(_proc)))
			(_int add_long 5 0 80(_arch(_proc)))
			(_int sub_long 6 0 93(_arch(_proc)))
			(_int load 7 0 105(_arch(_proc)))
			(_int clzw 8 0 114(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_63_48))(1(d_63_48))(0(_range 63))(4(_range 64))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_95_64))(1(d_95_64))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(2(_range 89))(1(_range 90))(0(_range 91))(4(_range 92))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
	)
	(_model . alu 93 -1)
)
I 000044 55 5616          1667087079746 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667087079747 2022.10.29 19:44:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 76237f77232027607f712023672c747173707f70207077)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 143(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 14 0 143(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 144(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 15 0 144(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 145(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 146(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 150(_prcs 0((i 0)))))
		(_prcs
			(line__149(_arch 0 0 149(_prcs(_simple)(_trgt(5)(6)(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 10))(4(_range 11))(4(d_127_64))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(d_127_96))(4(d_95_64))(4(_range 20))(4(_range 21)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0(d_15_0))(0(d_63_32))(0(d_31_0))(0(_range 22))(0(_range 23))(0(d_127_64))(0(_range 24))(0(_range 25))(0(_range 26))(0(_range 27))(0(_range 28))(0(_range 29))(0(_range 30))(0(_range 31))(0(d_127_96))(0(d_95_64))(0(_range 32))(0(_range 33))(1(d_15_0))(1(d_63_32))(1(d_31_0))(1(_range 34))(1(_range 35))(1(d_127_96))(1(_range 36))(1(d_95_64))(1(_range 37))(1(_range 38))(1(_range 39))(1(d_127_112))(1(d_95_80))(1(d_63_48))(1(_range 40))(1(d_111_96))(1(d_79_64))(1(_range 41))(1(_range 42))(2(_range 43))(2(_range 44))(2(d_127_96))(2(_range 45))(2(d_95_64))(2(_range 46))(2(_range 47))(2(_range 48))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 49))(2(d_111_96))(2(d_79_64))(2(_range 50))(2(_range 51))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 60))(1(_range 61))(0(_range 62))(4(_range 63))(2(d_63_48))(1(d_63_48))(0(_range 64))(4(_range 65))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(0(_range 70))(4(_range 71))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(0(_range 76))(4(_range 77))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_95_64))(1(d_95_64))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(2(_range 90))(1(_range 91))(0(_range 92))(4(_range 93))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 94 -1)
)
I 000044 55 5419          1667087454386 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667087454387 2022.10.29 19:50:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7e6b0b4b3b1b6f1eee0b0e5f6bde5e0e2e1eee1b1e1e6)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 143(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 14 0 143(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 144(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 15 0 144(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 145(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 146(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 150(_prcs 0((i 0)))))
		(_prcs
			(line__149(_arch 0 0 149(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 10))(4(_range 11))(4(d_127_64))(4(_range 12))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(d_127_96))(4(d_95_64))(4(_range 20))(4(_range 21)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 22))(2(_range 23))(2(d_127_96))(2(_range 24))(2(d_95_64))(2(_range 25))(2(_range 26))(2(_range 27))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(_range 29))(2(_range 30))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 31))(1(_range 32))(0(_range 33))(4(_range 34))(2(_range 35))(1(_range 36))(0(_range 37))(4(_range 38))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 39))(1(_range 40))(0(_range 41))(4(_range 42))(2(d_63_48))(1(d_63_48))(0(_range 43))(4(_range 44))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(0(_range 55))(4(_range 56))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(2(d_95_64))(1(d_95_64))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 73 -1)
)
I 000044 55 5807          1667089512518 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667089512519 2022.10.29 20:25:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 74277275232225627d732176652e767371727d72227275)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 171(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 18 0 171(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 172(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 19 0 172(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 173(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 174(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 178(_prcs 0((i 0)))))
		(_prcs
			(line__177(_arch 0 0 177(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 11))(4(_range 12))(4(d_127_64))(4(_range 13))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(d_127_96))(4(d_95_64))(4(_range 21))(4(_range 22)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 23))(2(_range 24))(2(d_127_96))(2(_range 25))(2(d_95_64))(2(_range 26))(2(_range 27))(2(_range 28))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 29))(2(d_111_96))(2(d_79_64))(2(_range 30))(2(_range 31))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 32))(1(_range 33))(0(_range 34))(4(_range 35))(2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_63_48))(1(d_63_48))(0(_range 44))(4(_range 45))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(0(_range 56))(4(_range 57))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(2(d_95_64))(1(d_95_64))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 74 -1)
)
I 000044 55 6195          1667089975822 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667089975823 2022.10.29 20:32:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 44144c46131215524d431745551e464341424d42124245)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 166(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 167(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 166(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 167(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 206(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 206(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 207(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 207(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 208(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 209(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 213(_prcs 0((i 0)))))
		(_prcs
			(line__212(_arch 0 0 212(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 166(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667090568852 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667090568853 2022.10.29 20:42:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cccac899cc9a9ddac5cb999edd96cecbc9cac5ca9acacd)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 164(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 164(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 165(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 165(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 166(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 167(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 171(_prcs 0((i 0)))))
		(_prcs
			(line__170(_arch 0 0 170(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667090687122 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667090687123 2022.10.29 20:44:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c597c790939394d3ccc297c0d49fc7c2c0c3ccc393c3c4)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 164(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 164(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 165(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 165(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 166(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 167(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 171(_prcs 0((i 0)))))
		(_prcs
			(line__170(_arch 0 0 170(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667090795472 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667090795473 2022.10.29 20:46:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdfcadadfaabacebf4faaff8eca7fffaf8fbf4fbabfbfc)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 164(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 164(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 165(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 165(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 166(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 167(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 171(_prcs 0((i 0)))))
		(_prcs
			(line__170(_arch 0 0 170(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4)(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23)))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667091048757 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667091048758 2022.10.29 20:50:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5e5d575d58080f4857590b5d4f045c595b58575808585f)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 153(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 153(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 154(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 154(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 155(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 156(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 160(_prcs 0((i 0)))))
		(_prcs
			(line__159(_arch 0 0 159(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23))(4))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667091052434 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667091052435 2022.10.29 20:50:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c6c6c193939097d0cfc193c5d79cc4c1c3c0cfc090c0c7)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 153(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 153(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 154(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 154(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 155(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 156(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 160(_prcs 0((i 0)))))
		(_prcs
			(line__159(_arch 0 0 159(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23))(4))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000044 55 6195          1667091055448 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667091055449 2022.10.29 20:50:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8d8c8e838adbdc9b848ad88e9cd78f8a888b848bdb8b8c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 153(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 153(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 154(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 154(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 155(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 156(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 160(_prcs 0((i 0)))))
		(_prcs
			(line__159(_arch 0 0 159(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23))(4))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000050 55 1341          1667091055488 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667091055489 2022.10.29 20:50:55)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code adacaefaaafbfcb8f8a2b9f7feabacabfeaaa8a8fb)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 6195          1667091059383 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667091059384 2022.10.29 20:50:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code efe1efbceab9bef9e6e8baecfeb5ede8eae9e6e9b9e9ee)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1344 0 109(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1346 0 110(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1348 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1350 0 118(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 119(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 131(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 142(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 143(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 153(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 22 0 153(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 154(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 23 0 154(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 155(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 156(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 160(_prcs 0((i 0)))))
		(_prcs
			(line__159(_arch 0 0 159(_prcs(_simple)(_trgt(5)(6)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 12))(4(_range 13))(4(d_127_64))(4(_range 14))(4(_range 15))(4(_range 16))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_96))(4(d_95_64))(4(_range 22))(4(_range 23))(4))(_sens(3))(_mon)(_read(5)(6)(7)(8)(0)(1)(2(_range 24))(2(_range 25))(2(d_127_96))(2(_range 26))(2(d_95_64))(2(_range 27))(2(_range 28))(2(_range 29))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 30))(2(d_111_96))(2(d_79_64))(2(_range 31))(2(_range 32))))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int load 8 0 109(_arch(_proc)))
			(_int clzw 9 0 118(_arch(_proc)))
			(_int maxws 10 0 131(_arch(_proc)))
			(_int minws 11 0 142(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(d_63_48))(1(d_63_48))(0(_range 45))(4(_range 46))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(_range 51))(4(_range 52))(2(_range 53))(1(_range 54))(0(_range 55))(4(_range 56))(0(_range 57))(4(_range 58))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(2(d_95_64))(1(d_95_64))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(2(_range 71))(1(_range 72))(0(_range 73))(4(_range 74))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
	)
	(_model . alu 75 -1)
)
I 000050 55 1341          1667091059424 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667091059425 2022.10.29 20:50:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 0e000d0808585f1b5b011a545d080f085d090b0b58)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 7915          1667093858407 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667093858408 2022.10.29 21:37:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 96939099c3c0c7809f91c59687cc949193909f90c09097)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 186(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 34 0 186(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 187(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 188(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 189(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 193(_prcs 0((i 0)))))
		(_prcs
			(line__192(_arch 0 0 192(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(d_127_64))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(5)(6))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_unsignHalf 8 0 109(_arch(_proc)))
			(_int sat_signInt 9 0 120(_arch(_proc)))
			(_int sat_signlong 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000044 55 7915          1667093930702 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667093930703 2022.10.29 21:38:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fffcffaffaa9aee9f6f8acffeea5fdf8faf9f6f9a9f9fe)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 186(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 34 0 186(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 187(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 188(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 189(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 193(_prcs 0((i 0)))))
		(_prcs
			(line__192(_arch 0 0 192(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(d_127_64))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(5)(6))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_unsignHalf 8 0 109(_arch(_proc)))
			(_int sat_signInt 9 0 120(_arch(_proc)))
			(_int sat_signlong 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000044 55 7915          1667093932203 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667093932204 2022.10.29 21:38:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dbd8dd89da8d8acdd2dc88dbca81d9dcdeddd2dd8dddda)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 186(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 34 0 186(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 187(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 188(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 189(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 193(_prcs 0((i 0)))))
		(_prcs
			(line__192(_arch 0 0 192(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(d_127_64))(4(_range 17))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(5)(6))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_unsignHalf 8 0 109(_arch(_proc)))
			(_int sat_signInt 9 0 120(_arch(_proc)))
			(_int sat_signlong 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(0(d_127_64))(4(d_127_64))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000050 55 1341          1667093932242 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667093932243 2022.10.29 21:38:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code fbf8fdabfaadaaeeaef4efa1a8fdfafda8fcfefead)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 8037          1667096165175 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096165176 2022.10.29 22:16:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 64643464333235726d633431753e666361626d62326265)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 186(_array -2((_dto i 16 i 0)))))
		(_sig(_int tempOut_half 34 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 187(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 188(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 188(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 189(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 190(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 194(_prcs 0((i 0)))))
		(_prcs
			(line__193(_arch 0 0 193(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000044 55 8037          1667096292033 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096292034 2022.10.29 22:18:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code efece7bceab9bef9e6e8bfbffeb5ede8eae9e6e9b9e9ee)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 186(_array -2((_dto i 16 i 0)))))
		(_sig(_int tempOut_half 34 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 187(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 188(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 188(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 189(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 190(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 194(_prcs 0((i 0)))))
		(_prcs
			(line__193(_arch 0 0 193(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000044 55 8037          1667096301772 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096301773 2022.10.29 22:18:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6f7a1a6a3a0a7e0fff1a6a6e7acf4f1f3f0fff0a0f0f7)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 186(_array -2((_dto i 16 i 0)))))
		(_sig(_int tempOut_half 34 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 187(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 188(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 188(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 189(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 190(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 194(_prcs 0((i 0)))))
		(_prcs
			(line__193(_arch 0 0 193(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000044 55 8037          1667096303027 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096303028 2022.10.29 22:18:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7e9e2b4b3b1b6f1eee0b7b7f6bde5e0e2e1eee1b1e1e6)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 175(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 186(_array -2((_dto i 16 i 0)))))
		(_sig(_int tempOut_half 34 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 187(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 187(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 188(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 188(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 189(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 190(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 194(_prcs 0((i 0)))))
		(_prcs
			(line__193(_arch 0 0 193(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 175(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
I 000050 55 1341          1667096303066 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667096303067 2022.10.29 22:18:23)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 07090301535156125208135d540106015400020251)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 8068          1667096860110 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096860111 2022.10.29 22:27:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fef8fbaef8a8afe8f7f9afaaefa4fcf9fbf8f7f8a8f8ff)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 178(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 178(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1392 0 190(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 34 0 190(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 191(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 191(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1396 0 192(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 192(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 193(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 194(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 198(_prcs 0((i 0)))))
		(_prcs
			(line__197(_arch 0 0 197(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 177(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
V 000044 55 8068          1667096862460 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667096862461 2022.10.29 22:27:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25237121737374332c227471347f272220232c23732324)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 109(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 110(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 120(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 121(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1358 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1360 0 131(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1362 0 132(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1364 0 142(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1366 0 143(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1372 0 151(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 152(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 165(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 178(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 178(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1392 0 190(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 34 0 190(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 191(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 35 0 191(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1396 0 192(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 36 0 192(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 193(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 194(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 198(_prcs 0((i 0)))))
		(_prcs
			(line__197(_arch 0 0 197(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 15))(4(_range 16))(4(_range 17))(4(d_127_64))(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_96))(4(d_95_64))(4(_range 25))(4(_range 26))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(_range 31))(2(_range 32))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(_range 34))(2(_range 35))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 73(_arch(_proc)))
			(_int sub 6 0 85(_arch(_proc)))
			(_int sub_long 7 0 97(_arch(_proc)))
			(_int sat_half 8 0 109(_arch(_proc)))
			(_int sat_int 9 0 120(_arch(_proc)))
			(_int sat_long 10 0 131(_arch(_proc)))
			(_int load 11 0 142(_arch(_proc)))
			(_int clzw 12 0 151(_arch(_proc)))
			(_int maxws 13 0 164(_arch(_proc)))
			(_int minws 14 0 177(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 78 -1)
)
V 000050 55 1341          1667096862500 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667096862501 2022.10.29 22:27:42)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 5452005703020541015b400e075255520753515102)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 9349          1667135500264 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667135500265 2022.10.30 09:11:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1a154d1d184c4b0c131d1f490b40181d1f1c131c4c1c1b)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 163(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1380 0 163(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 164(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 176(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 177(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 189(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 190(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 189(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 190(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 206(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13106 0 206(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 220(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 221(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 220(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 221(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13118 0 233(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 44 0 233(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 234(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 45 0 234(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13122 0 235(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 46 0 235(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 236(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 237(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 241(_prcs 0((i 0)))))
		(_prcs
			(line__240(_arch 0 0 240(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 163(_arch(_proc)))
			(_int maxws 14 0 176(_arch(_proc)))
			(_int minws 15 0 189(_arch(_proc)))
			(_int MLHCU 16 0 204(_arch(_proc)))
			(_int PCNTW 17 0 220(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(1(d_4_0))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9353          1667135913583 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667135913584 2022.10.30 09:18:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9ac9cf9598cccb8c939d98c98bc0989d9f9c939ccc9c9b)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 44 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 45 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 46 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(1(d_4_0))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1341          1667135920128 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667135920129 2022.10.30 09:18:40)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2d2b2b292a7b7c38782239777e2b2c2b7e2a28287b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_22_15))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 1 -1)
)
I 000044 55 9355          1667136702633 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667136702634 2022.10.30 09:31:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b1e7b2b3b7b0f7e8e6e3b2f0bbe3e6e4e7e8e7b7e7e0)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 44 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 45 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 46 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9355          1667136875840 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667136875841 2022.10.30 09:34:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 747b2675232225627d737627652e767371727d72227275)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 44 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 45 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 46 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9527          1667136925018 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667136925019 2022.10.30 09:35:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 888bda86d3ded99e818f8adb99d28a8f8d8e818ede8e89)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9527          1667136943316 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667136943317 2022.10.30 09:35:43)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 015604075357501708060352105b030604070807570700)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1228          1667136943360 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667136943361 2022.10.30 09:35:43)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 3067353563666125653f246a633631366337353566)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000044 55 9527          1667137057795 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667137057796 2022.10.30 09:37:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 35353730636364233c323766246f373230333c33633334)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1402          1667137057837 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667137057838 2022.10.30 09:37:37)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 64646664333235713130703e376265623763616132)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__29(_arch 3 0 29(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 4 -1)
)
I 000044 55 9527          1667137159487 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667137159488 2022.10.30 09:39:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3d6c6d6a3b3c7b646a6f3e7c376f6a686b646b3b6b6c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9527          1667137165540 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667137165541 2022.10.30 09:39:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1b1d121c1a4d4a0d121c19480a41191c1e1d121d4d1d1a)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1460          1667137165587 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667137165588 2022.10.30 09:39:25)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4a4c4348481c1b5f1f195e10194c4b4c194d4f4f1c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9527          1667137839131 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667137839132 2022.10.30 09:50:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 45471247131314534c424716541f474240434c43134344)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1460          1667137839190 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667137839191 2022.10.30 09:50:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8486d38ad3d2d591d1d790ded7828582d7838181d2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9527          1667137845373 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667137845374 2022.10.30 09:50:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code afafa9f8aaf9feb9a6a8adfcbef5ada8aaa9a6a9f9a9ae)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1460          1667137845431 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667137845432 2022.10.30 09:50:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code eeeee8bde8b8bffbbbbdfab4bde8efe8bde9ebebb8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000050 55 1460          1667137948241 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667137948242 2022.10.30 09:52:28)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 7b2b737a7a2d2a6e2e286f21287d7a7d287c7e7e2d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9527          1667138670105 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667138670106 2022.10.30 10:04:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4e1e1b4c48181f5847494c1d5f144c494b48474818484f)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000044 55 9527          1667138679493 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667138679494 2022.10.30 10:04:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fcf8fcacfcaaadeaf5fbfeafeda6fefbf9faf5faaafafd)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni)(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 18))(4(_range 19))(4(_range 20))(4(_range 21))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_64))(4(_range 25))(4(_range 26))(4(_range 27))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(d_127_96))(4(d_95_64))(4(_range 32))(4(_range 33))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 34))(2(_range 35))(2(d_127_96))(2(_range 36))(2(d_95_64))(2(_range 37))(2(_range 38))(2(_range 39))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_63_48))(1(d_63_48))(0(_range 55))(4(_range 56))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(0(_range 61))(4(_range 62))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_127_96))(1(d_127_96))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(3(d_14_10))(4(_range 92))(0(_range 93))(4(_range 94))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 95 -1)
)
I 000050 55 1520          1667138679548 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667138679549 2022.10.30 10:04:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2b2f282f2a7d7a3e7e783f71782d2a2d782c2e2e7d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1684107084 1767990816 6579564)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1460          1667140958849 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667140958850 2022.10.30 10:42:38)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e9baecbab3bfb8fcbcbafdb3baefe8efbaeeececbf)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9557          1667141038590 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667141038591 2022.10.30 10:43:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 606732603336317669676233713a626765666966366661)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_sig(_int signOp -2 0 252(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 253(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 257(_prcs 0((i 0)))))
		(_prcs
			(line__256(_arch 0 0 256(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 37))(2(_range 38))(2(d_127_96))(2(_range 39))(2(d_95_64))(2(_range 40))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_111_96))(2(d_79_64))(2(_range 44))(2(_range 45))(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_63_48))(1(d_63_48))(0(_range 58))(4(_range 59))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 60))(1(_range 61))(0(_range 62))(4(_range 63))(0(_range 64))(4(_range 65))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(0(_range 70))(4(_range 71))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_127_96))(1(d_127_96))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(1(_range 92))(4(_range 93))(0(_range 94))(3(d_14_10))(4(_range 95))(0(_range 96))(4(_range 97))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 98 -1)
)
I 000050 55 1460          1667141038618 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667141038619 2022.10.30 10:43:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 7f782d7e7a292e6a2a2c6b252c797e792c787a7a29)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9706          1667141501763 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667141501764 2022.10.30 10:51:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a3a7f6f4f3f5f2b5aaa4a1f3b2f9a1a4a6a5aaa5f5a5a2)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int test 49 0 252(_arch(_uni)(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 37))(2(_range 38))(2(d_127_96))(2(_range 39))(2(d_95_64))(2(_range 40))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_111_96))(2(d_79_64))(2(_range 44))(2(_range 45))(5)(6)(7)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_63_48))(1(d_63_48))(0(_range 58))(4(_range 59))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 60))(1(_range 61))(0(_range 62))(4(_range 63))(0(_range 64))(4(_range 65))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(0(_range 70))(4(_range 71))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_127_96))(1(d_127_96))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 88))(1(_range 89))(4(_range 90))(0(_range 91))(1(_range 92))(4(_range 93))(0(_range 94))(3(d_14_10))(4(_range 95))(0(_range 96))(4(_range 97))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 98 -1)
)
I 000050 55 1460          1667141501790 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667141501791 2022.10.30 10:51:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c3c79696939592d69690d79990c5c2c590c4c6c695)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9716          1667141579518 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667141579519 2022.10.30 10:52:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 696a3c69333f387f606e6b3978336b6e6c6f606f3f6f68)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int test 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667141579545 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667141579546 2022.10.30 10:52:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 797a2c78232f286c2c2a6d232a7f787f2a7e7c7c2f)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9719          1667141676036 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667141676037 2022.10.30 10:54:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3f6a6d6a3b3c7b646a6e6b7c376f6a686b646b3b6b6c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int test 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667141676070 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667141676071 2022.10.30 10:54:36)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8cde8b828cdadd99d9df98d6df8a8d8adf8b8989da)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9719          1667142074967 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142074968 2022.10.30 11:01:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b7e4e5e3e3e1e6a1beb0b4b1a6edb5b0b2b1beb1e1b1b6)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int test 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667142074995 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667142074996 2022.10.30 11:01:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d6858484838087c38385c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9814          1667142292831 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142292832 2022.10.30 11:04:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cacf9d9fc89c9bdcc3cdc9ccdb90c8cdcfccc3cc9ccccb)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(_range 36))(4(d_127_96))(4(d_95_64))(4(_range 37))(4(_range 38))(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(9)(10)))))
			(line__486(_arch 1 0 486(_assignment(_alias((outReg)(tempFull)))(_trgt(4))(_sens(8)))))
		)
		(_subprogram
			(_int mult 2 0 26(_arch(_proc)))
			(_int mult_long 3 0 38(_arch(_proc)))
			(_int add 4 0 50(_arch(_proc)))
			(_int add_half 5 0 62(_arch(_proc)))
			(_int add_long 6 0 75(_arch(_proc)))
			(_int sub_half 7 0 86(_arch(_proc)))
			(_int sub 8 0 97(_arch(_proc)))
			(_int sub_long 9 0 109(_arch(_proc)))
			(_int sat_half 10 0 121(_arch(_proc)))
			(_int sat_int 11 0 132(_arch(_proc)))
			(_int sat_long 12 0 143(_arch(_proc)))
			(_int load 13 0 154(_arch(_proc)))
			(_int clzw 14 0 179(_arch(_proc)))
			(_int maxws 15 0 192(_arch(_proc)))
			(_int minws 16 0 205(_arch(_proc)))
			(_int MLHCU 17 0 220(_arch(_proc)))
			(_int PCNTW 18 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 1460          1667142292858 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667142292859 2022.10.30 11:04:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d9dc8e8b838f88cc8c8acd838adfd8df8adedcdc8f)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9814          1667142404733 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142404734 2022.10.30 11:06:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dc8cd98edc8a8dcad5dbdfdacd86dedbd9dad5da8adadd)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(_range 36))(4(d_127_96))(4(d_95_64))(4(_range 37))(4(_range 38))(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(9)(10)))))
			(line__486(_arch 1 0 486(_assignment(_alias((outReg)(tempFull)))(_trgt(4))(_sens(8)))))
		)
		(_subprogram
			(_int mult 2 0 26(_arch(_proc)))
			(_int mult_long 3 0 38(_arch(_proc)))
			(_int add 4 0 50(_arch(_proc)))
			(_int add_half 5 0 62(_arch(_proc)))
			(_int add_long 6 0 75(_arch(_proc)))
			(_int sub_half 7 0 86(_arch(_proc)))
			(_int sub 8 0 97(_arch(_proc)))
			(_int sub_long 9 0 109(_arch(_proc)))
			(_int sat_half 10 0 121(_arch(_proc)))
			(_int sat_int 11 0 132(_arch(_proc)))
			(_int sat_long 12 0 143(_arch(_proc)))
			(_int load 13 0 154(_arch(_proc)))
			(_int clzw 14 0 179(_arch(_proc)))
			(_int maxws 15 0 192(_arch(_proc)))
			(_int minws 16 0 205(_arch(_proc)))
			(_int MLHCU 17 0 220(_arch(_proc)))
			(_int PCNTW 18 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 1460          1667142404760 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667142404761 2022.10.30 11:06:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code fbabfeabfaadaaeeaea8efa1a8fdfafda8fcfefead)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667142543004 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142543005 2022.10.30 11:09:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 05020503535354130c020603145f070200030c03530304)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4)(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667142543031 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667142543032 2022.10.30 11:09:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 15121512434344004046014f461314134612101043)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667142609380 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142609381 2022.10.30 11:10:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4c4b494e4c1a1d5a454b4f4a5d164e4b494a454a1a4a4d)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000044 55 9723          1667142962711 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667142962712 2022.10.30 11:16:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d7c747c7a2b2c6b747a7e7b6c277f7a787b747b2b7b7c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667142962738 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667142962739 2022.10.30 11:16:02)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8c8d85828cdadd99d9df98d6df8a8d8adf8b8989da)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667143088019 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667143088020 2022.10.30 11:18:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdfdfdadfaabacebf4fafefbeca7fffaf8fbf4fbabfbfc)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667143088046 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667143088047 2022.10.30 11:18:08)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 0d0d0e0b0a5b5c18585e19575e0b0c0b5e0a08085b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667143362499 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667143362500 2022.10.30 11:22:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 222d2126737473342b2521243378202527242b24742423)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667143362527 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667143362528 2022.10.30 11:22:42)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 414e4243131710541412551b124740471246444417)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667145889569 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667145889570 2022.10.30 12:04:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 888c8886d3ded99e818f8b8e99d28a8f8d8e818ede8e89)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 192(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 193(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 205(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 206(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 222(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 236(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 237(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 249(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 249(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 250(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 250(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 251(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 251(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 252(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 252(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 253(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 254(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 258(_prcs 0((i 0)))))
		(_prcs
			(line__257(_arch 0 0 257(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 192(_arch(_proc)))
			(_int minws 15 0 205(_arch(_proc)))
			(_int MLHCU 16 0 220(_arch(_proc)))
			(_int PCNTW 17 0 236(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1500          1667145889617 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667145889618 2022.10.30 12:04:49)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b7b3b7e3e3e1e6a2e2e4a3ede4b1b6b1e4b0b2b2e1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1500          1667146015688 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667146015689 2022.10.30 12:06:55)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 25237121737374307076317f762324237622202073)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1500          1667146050503 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667146050504 2022.10.30 12:07:30)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 313e3634636760246462256b623730376236343467)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1500          1667146072963 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667146072964 2022.10.30 12:07:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e7b4b2b4b3b1b6f2b2b4f3bdb4e1e6e1b4e0e2e2b1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1500          1667146102296 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667146102297 2022.10.30 12:08:22)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 77777676232126622224632d247176712470727221)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9723          1667149960634 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667149960635 2022.10.30 13:12:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1e1c1f1918484f0817191d1b0f441c191b18171848181f)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000044 55 9723          1667149964788 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667149964789 2022.10.30 13:12:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b585a585a0d0a4d525c585e4a01595c5e5d525d0d5d5a)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1500          1667149964832 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667149964833 2022.10.30 13:12:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8a898b8488dcdb9fdfd99ed0d98c8b8cd98d8f8fdc)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9730          1667150125701 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667150125702 2022.10.30 13:15:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e5b0e0b6b3b3b4f3ece2e5e7f4bfe7e2e0e3ece3b3e3e4)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_var(_int position -1 0 262(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4)(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667150150437 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667150150438 2022.10.30 13:15:50)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8387878dd3d5d296d6d097d9d0858285d0848686d5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9831          1667150252621 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667150252622 2022.10.30 13:17:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code affbaaf8aaf9feb9a6a8afacbef5ada8aaa9a6a9f9a9ae)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_var(_int position -1 0 262(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8(d_127_112))(8(d_111_96))(8(d_95_80))(8(d_79_64))(8(d_63_48))(8(d_47_32))(8(d_31_16))(8(d_15_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000044 55 9831          1667150255620 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667150255621 2022.10.30 13:17:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67326667333136716e606764763d656062616e61316166)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_var(_int position -1 0 262(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8(d_127_112))(8(d_111_96))(8(d_95_80))(8(d_79_64))(8(d_63_48))(8(d_47_32))(8(d_31_16))(8(d_15_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667150255667 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667150255668 2022.10.30 13:17:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 96c39799c3c0c783c3c582ccc5909790c5919393c0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000044 55 9844          1667150655196 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667150655197 2022.10.30 13:24:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 411349431317105748464140501b434644474847174740)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_var(_int position -1 0 262(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8(d_127_112))(8(d_111_96))(8(d_95_80))(8(d_79_64))(8(d_63_48))(8(d_47_32))(8(d_31_16))(8(d_127_32))(8(d_15_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000044 55 9723          1667156186142 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156186143 2022.10.30 14:56:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8a8fde8488dcdb9c838d8a849bd0888d8f8c838cdc8c8b)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1460          1667156186184 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156186185 2022.10.30 14:56:26)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a9acfdfef3fff8bcfcfabdf3faafa8affaaeacacff)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000050 55 1552          1667156304219 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156304220 2022.10.30 14:58:24)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b9bfeaede3efe8aceceaade3eabfb8bfeabebcbcef)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667156416004 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156416005 2022.10.30 15:00:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d386c6d6a3b3c7b646a6d627c376f6a686b646b3b6b6c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1552          1667156416039 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156416040 2022.10.30 15:00:16)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8dd88c838adbdc98d8de99d7de8b8c8bde8a8888db)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667156649553 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156649554 2022.10.30 15:04:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b8bbb9ece3eee9aeb1bfb8b7a9e2babfbdbeb1beeebeb9)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1552          1667156649584 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156649585 2022.10.30 15:04:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d8dbd98a838e89cd8d8bcc828bded9de8bdfdddd8e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667156805305 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156805306 2022.10.30 15:06:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1e4a1e1918484f0817191e110f441c191b18171848181f)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1552          1667156805340 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156805341 2022.10.30 15:06:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 3e6a3e3b38686f2b6b6d2a646d383f386d393b3b68)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667156852029 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156852030 2022.10.30 15:07:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9d9d9b929acbcc8b949a9d928cc79f9a989b949bcb9b9c)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1552          1667156852070 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156852071 2022.10.30 15:07:32)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code ccccca99cc9a9dd9999fd8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667156890982 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667156890983 2022.10.30 15:08:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c6969193939097d0cfc1c691d79cc4c1c3c0cfc090c0c7)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1552          1667156891017 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667156891018 2022.10.30 15:08:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e5b5b2b6b3b3b4f0b0b6f1bfb6e3e4e3b6e2e0e0b3)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157045183 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157045184 2022.10.30 15:10:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 212271257377703728262222307b232624272827772720)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157045222 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157045223 2022.10.30 15:10:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 41421143131710541412551b124740471246444417)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1512          1667157154031 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157154032 2022.10.30 15:12:34)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4d4b4f4f4a1b1c58181e59171e4b4c4b1e4a48481b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157163429 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157163430 2022.10.30 15:12:43)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b0f020d0a5d5a1d020c08081a51090c0e0d020d5d0d0a)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157163462 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157163463 2022.10.30 15:12:43)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2b2f222f2a7d7a3e7e783f71782d2a2d782c2e2e7d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157233735 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157233736 2022.10.30 15:13:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a4a1f4f3f3f2f5b2ada3a7a7b5fea6a3a1a2ada2f2a2a5)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157233770 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157233771 2022.10.30 15:13:53)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d3d68381838582c68680c78980d5d2d580d4d6d685)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157250225 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157250226 2022.10.30 15:14:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 18194b1f434e490e111f1b1b09421a1f1d1e111e4e1e19)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157250266 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157250267 2022.10.30 15:14:10)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 37366432636166226264236d643136316430323261)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157418888 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157418889 2022.10.30 15:16:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e8eebdbbb3beb9fee1efebebf9b2eaefedeee1eebeeee9)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157418922 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157418923 2022.10.30 15:16:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 080e5c0e535e591d5d5b1c525b0e090e5b0f0d0d5e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157459518 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157459519 2022.10.30 15:17:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a9fefbfef3fff8bfa0aeaaaab8f3abaeacafa0afffafa8)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157459551 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157459552 2022.10.30 15:17:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c89f9a9d939e99dd9d9bdc929bcec9ce9bcfcdcd9e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157482153 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157482154 2022.10.30 15:18:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0a0c0e0c085c5b1c030d09091b50080d0f0c030c5c0c0b)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157482186 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157482187 2022.10.30 15:18:02)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 292f2d2d737f783c7c7a3d737a2f282f7a2e2c2c7f)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157500432 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157500433 2022.10.30 15:18:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 73712172232522657a7470706229717476757a75257572)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1512          1667157500471 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157500472 2022.10.30 15:18:20)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9391c19cc3c5c286c6c087c9c0959295c0949696c5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(4))(_mon))))
			(line__30(_arch 4 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 5 -1)
)
I 000044 55 9773          1667157509563 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157509564 2022.10.30 15:18:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1819191f434e490e111f1b1b09421a1f1d1e111e4e1e19)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 1454          1667157509610 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157509611 2022.10.30 15:18:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 47464645131116521214531d144146411440424211)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(1))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(2))(_mon))))
			(line__30(_arch 3 0 30(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 4 -1)
)
I 000044 55 9773          1667157868981 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157868982 2022.10.30 15:24:28)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 16454411434047001f111515074c141113101f10401017)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2088          1667157869022 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157869023 2022.10.30 15:24:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4516174713131450174a511f164344431642404013)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_64_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_64_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_64_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667157885013 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667157885014 2022.10.30 15:24:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b5b1e5e1e3e3e4a3bcb2b6b6a4efb7b2b0b3bcb3e3b3b4)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 225(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 239(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 252(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 252(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 253(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 254(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 255(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 255(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 256(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 257(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 223(_arch(_proc)))
			(_int PCNTW 17 0 239(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2088          1667157885055 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667157885056 2022.10.30 15:24:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e4e0b4b7b3b2b5f1b6ebf0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667158239366 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667158239367 2022.10.30 15:30:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ede2eebeeabbbcfbe4eaeeedfcb7efeae8ebe4ebbbebec)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2088          1667158239404 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667158239405 2022.10.30 15:30:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 0c030e0a0c5a5d195e0318565f0a0d0a5f0b09095a)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667158265197 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667158265198 2022.10.30 15:31:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d181d783838780c7d8d6d2d1c08bd3d6d4d7d8d787d7d0)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2076          1667158265236 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667158265237 2022.10.30 15:31:05)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f0a0f6a0a3a6a1e5a2ffe4aaa3f6f1f6a3f7f5f5a6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667158397967 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667158397968 2022.10.30 15:33:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6f3f3b6f6a393e7966686c6e7e356d686a69666939696e)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2076          1667158398010 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667158398011 2022.10.30 15:33:18)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9dcdc9929acbcc88cf9289c7ce9b9c9bce9a9898cb)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667158462402 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667158462403 2022.10.30 15:34:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 24747420737275322d232725357e262321222d22722225)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2149          1667158462446 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667158462447 2022.10.30 15:34:22)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 5303035003050246015c4709005552550054565605)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_22_15))(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9773          1667158924693 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667158924694 2022.10.30 15:42:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdfbfbadfaabacebf4fafefceca7fffaf8fbf4fbabfbfc)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2036          1667158924726 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667158924727 2022.10.30 15:42:04)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1c1a151b1c4a4d094e1308464f1a1d1a4f1b19194a)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9770          1667159106226 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159106227 2022.10.30 15:45:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 184d4d1f434e490e111f1b1909421a1f1d1e111e4e1e19)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2036          1667159106265 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159106266 2022.10.30 15:45:06)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 37626232636166226538236d643136316430323261)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9770          1667159125275 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159125276 2022.10.30 15:45:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7f78797e7a292e6976787c7e6e257d787a79767929797e)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2095          1667159125317 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159125318 2022.10.30 15:45:25)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code aea9a8f9a8f8ffbbfca1baf4fda8afa8fda9ababf8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__39(_arch 12 0 39(_assignment(_trgt(4))(_mon))))
			(line__41(_arch 13 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 14 -1)
)
I 000044 55 9832          1667159174211 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159174212 2022.10.30 15:46:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a9fbaefef3fff8bfa0aeaaa7b8f3abaeacafa0afffafa8)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 263(_prcs 1((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_assignment(_trgt(4))(_mon))))
			(line__262(_arch 1 0 262(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 2 0 26(_arch(_proc)))
			(_int mult_long 3 0 38(_arch(_proc)))
			(_int add 4 0 50(_arch(_proc)))
			(_int add_half 5 0 62(_arch(_proc)))
			(_int add_long 6 0 75(_arch(_proc)))
			(_int sub_half 7 0 86(_arch(_proc)))
			(_int sub 8 0 97(_arch(_proc)))
			(_int sub_long 9 0 109(_arch(_proc)))
			(_int sat_half 10 0 121(_arch(_proc)))
			(_int sat_int 11 0 132(_arch(_proc)))
			(_int sat_long 12 0 143(_arch(_proc)))
			(_int load 13 0 154(_arch(_proc)))
			(_int clzw 14 0 179(_arch(_proc)))
			(_int maxws 15 0 195(_arch(_proc)))
			(_int minws 16 0 208(_arch(_proc)))
			(_int MLHCU 17 0 224(_arch(_proc)))
			(_int PCNTW 18 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2036          1667159174246 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159174247 2022.10.30 15:46:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c89acf9d939e99dd9ac7dc929bcec9ce9bcfcdcd9e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000050 55 2036          1667159201693 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159201694 2022.10.30 15:46:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 0507060353535410570a115f560304035602000053)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000050 55 2036          1667159218916 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159218917 2022.10.30 15:46:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 48464c4a131e195d1a475c121b4e494e1b4f4d4d1e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9770          1667159261139 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159261140 2022.10.30 15:47:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 32366237636463243b3531332368303537343b34643433)
	(_ent
		(_time 1666994571107)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 36))(8(_range 37)))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(8(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(8(_range 54))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_63_48))(1(d_63_48))(0(_range 59))(4(_range 60))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(0(_range 65))(4(_range 66))(2(_range 67))(1(_range 68))(0(_range 69))(4(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(2(d_127_96))(1(d_127_96))(2(_range 81))(1(_range 82))(0(_range 83))(4(_range 84))(2(_range 85))(1(_range 86))(0(_range 87))(4(_range 88))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 89))(1(_range 90))(4(_range 91))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(3(d_14_10))(4(_range 96))(0(_range 97))(4(_range 98))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 99 -1)
)
I 000050 55 2036          1667159261182 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159261183 2022.10.30 15:47:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 6165316133373074336e753b326760673266646437)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9781          1667159265839 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159265840 2022.10.30 15:47:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9297c09dc3c4c3849b95919383c8909597949b94c49493)
	(_ent
		(_time 1667159265828)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2036          1667159265882 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159265883 2022.10.30 15:47:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c0c59295939691d592cfd49a93c6c1c693c7c5c596)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9787          1667159314506 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159314507 2022.10.30 15:48:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b1e1e1e5e3e7e0a7b8b6b2bea0ebb3b6b4b7b8b7e7b7b0)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 262(_prcs 0((i 0)))))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 37))(8(_range 38))(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)(8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2036          1667159314541 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159314542 2022.10.30 15:48:34)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d1818183838780c483dec58b82d7d0d782d6d4d487)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__41(_arch 12 0 41(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9781          1667159406315 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159406316 2022.10.30 15:50:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 56565655030007405f515555470c545153505f50005057)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2036          1667159406358 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159406359 2022.10.30 15:50:06)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 75757574232324602775612f267374732672707023)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 9781          1667159422746 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159422747 2022.10.30 15:50:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7c2b7c7d7c2a2d6a757b7f7f6d267e7b797a757a2a7a7d)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_127_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2088          1667159422789 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159422790 2022.10.30 15:50:22)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code abfcabfcaafdfabef9abbff1f8adaaadf8acaeaefd)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9719          1667159504724 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159504725 2022.10.30 15:51:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bcefbce8bceaedaab5bbbfbfade6bebbb9bab5baeababd)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(_range 36))(4(d_127_96))(4(d_95_64))(4(_range 37))(4(_range 38))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_127_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2088          1667159504758 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159504759 2022.10.30 15:51:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code db88db89da8d8ace89dbcf8188dddadd88dcdede8d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9719          1667159771854 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159771855 2022.10.30 15:56:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 31613534636760273836323e206b333634373837673730)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(_range 35))(4(_range 36))(4(d_111_96))(4(d_95_64))(4(_range 37))(4(_range 38))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(4(d_111_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2088          1667159771905 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159771906 2022.10.30 15:56:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 60306460333631753260743a336661663367656536)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9781          1667159947162 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667159947163 2022.10.30 15:59:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 02550104535453140b05010d1358000507040b04540403)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_111_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_111_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2088          1667159947198 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667159947199 2022.10.30 15:59:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 21762225737770347321357b722720277226242477)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9781          1667160253901 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667160253902 2022.10.30 16:04:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 30333135636661263937333f216a323735363936663631)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8(d_111_96))(8(d_95_64))(8(_range 37))(8(_range 38)))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(8(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(8(_range 55))(2(d_79_64))(1(d_79_64))(0(d_95_64))(8(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(8(d_111_96))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_63_48))(1(d_63_48))(0(_range 60))(4(_range 61))(2(d_95_80))(1(d_95_80))(4(d_95_64))(2(d_127_112))(1(d_127_112))(4(d_127_96))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(0(_range 66))(4(_range 67))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(2(d_127_96))(1(d_127_96))(2(_range 82))(1(_range 83))(0(_range 84))(4(_range 85))(2(_range 86))(1(_range 87))(0(_range 88))(4(_range 89))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 90))(1(_range 91))(4(_range 92))(0(_range 93))(1(_range 94))(4(_range 95))(0(_range 96))(3(d_14_10))(4(_range 97))(0(_range 98))(4(_range 99))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 100 -1)
)
I 000050 55 2088          1667160253943 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667160253944 2022.10.30 16:04:13)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 5f5c5e5c5a090e4a0d5f4b050c595e590c585a5a09)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9749          1667161420843 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667161420844 2022.10.30 16:23:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8a8dde8488dcdb9c838d89859bd0888d8f8c838cdc8c8b)
	(_ent
		(_time 1667159265827)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(_range 36))(4(d_127_96))(4(d_95_64))(4(_range 37))(4(_range 38))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 39))(2(_range 40))(2(d_127_96))(2(_range 41))(2(d_95_64))(2(_range 42))(2(_range 43))(2(_range 44))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 45))(2(d_111_96))(2(d_79_64))(2(_range 46))(2(_range 47))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 48))(1(_range 49))(0(_range 50))(4(_range 51))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(d_79_64))(1(d_79_64))(0(_range 56))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(_range 57))(4(d_127_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(2(d_63_48))(1(d_63_48))(0(_range 62))(4(_range 63))(2(d_95_80))(1(d_95_80))(0(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(0(_range 68))(4(_range 69))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 80))(1(_range 81))(0(_range 82))(4(_range 83))(2(d_127_96))(1(d_127_96))(2(_range 84))(1(_range 85))(0(_range 86))(4(_range 87))(2(_range 88))(1(_range 89))(0(_range 90))(4(_range 91))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 92))(1(_range 93))(4(_range 94))(0(_range 95))(1(_range 96))(4(_range 97))(0(_range 98))(3(d_14_10))(4(_range 99))(0(_range 100))(4(_range 101))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 102 -1)
)
I 000050 55 2088          1667161420885 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667161420886 2022.10.30 16:23:40)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b8bfecece3eee9adeab8ace2ebbeb9beebbfbdbdee)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9738          1667161831814 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667161831815 2022.10.30 16:30:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e2e2e0b1b3b4b3f4ebe5e1edf3b8e0e5e7e4ebe4b4e4e3)
	(_ent
		(_time 1667161831806)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(_range 36))(4(_range 37))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 38))(2(_range 39))(2(d_127_96))(2(_range 40))(2(d_95_64))(2(_range 41))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_111_96))(2(d_79_64))(2(_range 45))(2(_range 46))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(d_79_64))(1(d_79_64))(0(_range 55))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(_range 56))(4(d_127_96))(2(_range 57))(1(_range 58))(0(_range 59))(4(_range 60))(2(d_63_48))(1(d_63_48))(0(_range 61))(4(_range 62))(2(d_95_80))(1(d_95_80))(0(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(2(_range 63))(1(_range 64))(0(_range 65))(4(_range 66))(0(_range 67))(4(_range 68))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(0(_range 73))(4(_range 74))(2(_range 75))(1(_range 76))(0(_range 77))(4(_range 78))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 79))(1(_range 80))(0(_range 81))(4(_range 82))(2(d_127_96))(1(d_127_96))(2(_range 83))(1(_range 84))(0(_range 85))(4(_range 86))(2(_range 87))(1(_range 88))(0(_range 89))(4(_range 90))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 91))(1(_range 92))(4(_range 93))(0(_range 94))(1(_range 95))(4(_range 96))(0(_range 97))(3(d_14_10))(4(_range 98))(0(_range 99))(4(_range 100))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 101 -1)
)
I 000050 55 2088          1667161831848 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667161831849 2022.10.30 16:30:31)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 11111416434740044311054b421710174216141447)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9628          1667163040996 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667163040997 2022.10.30 16:50:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 46144044131017504f414549571c444143404f40104047)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(d_31_0))(4(d_31_0))(2(d_47_32))(1(d_47_32))(0(_range 43))(4(d_63_32))(2(d_79_64))(1(d_79_64))(0(_range 44))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(_range 45))(4(d_127_96))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(d_63_48))(1(d_63_48))(0(_range 50))(4(_range 51))(2(d_95_80))(1(d_95_80))(0(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(0(_range 56))(4(_range 57))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667163041035 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667163041036 2022.10.30 16:50:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 75277374232324602775612f267374732672707023)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9628          1667163432321 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667163432322 2022.10.30 16:57:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e6b3b1b5b3b0b7f0efe1e5e9f7bce4e1e3e0efe0b0e0e7)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(_range 35))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(d_31_0))(4(d_31_0))(2(d_47_32))(1(d_47_32))(0(_range 43))(4(d_63_32))(2(d_79_64))(1(d_79_64))(0(_range 44))(4(d_95_64))(2(d_111_96))(1(d_111_96))(0(_range 45))(4(d_127_96))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(d_63_48))(1(d_63_48))(0(_range 50))(4(_range 51))(2(d_95_80))(1(d_95_80))(0(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(0(_range 56))(4(_range 57))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667163432353 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667163432354 2022.10.30 16:57:12)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 05570403535354105705115f560304035602000053)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9512          1667163676509 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667163676510 2022.10.30 17:01:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c1cfc994939790d7c8c6c2ced09bc3c6c4c7c8c797c7c0)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4(d_31_0))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(d_31_0))(4(d_31_0))(2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(d_63_48))(1(d_63_48))(0(_range 47))(4(_range 48))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 49))(1(_range 50))(0(_range 51))(4(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(0(_range 59))(4(_range 60))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_127_96))(1(d_127_96))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 77))(1(_range 78))(4(_range 79))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(3(d_14_10))(4(_range 84))(0(_range 85))(4(_range 86))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 87 -1)
)
I 000050 55 2088          1667163676543 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667163676544 2022.10.30 17:01:16)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e1efe9b2b3b7b0f4b3e1f5bbb2e7e0e7b2e6e4e4b7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9512          1667163758689 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667163758690 2022.10.30 17:02:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cd989d98ca9b9cdbc4cacec2dc97cfcac8cbc4cb9bcbcc)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(d_63_48))(1(d_63_48))(0(_range 47))(4(_range 48))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 49))(1(_range 50))(0(_range 51))(4(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(0(_range 59))(4(_range 60))(2(_range 61))(1(_range 62))(0(_range 63))(4(_range 64))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_127_96))(1(d_127_96))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 77))(1(_range 78))(4(_range 79))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(3(d_14_10))(4(_range 84))(0(_range 85))(4(_range 86))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 87 -1)
)
I 000044 55 9566          1667163975752 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667163975753 2022.10.30 17:06:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3b4e3e7e3e5e2a5bab4b0bca2e9b1b4b6b5bab5e5b5b2)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(_range 36)))(_sens(3))(_mon)(_read(0)(1)(2(_range 37))(2(_range 38))(2(d_127_96))(2(_range 39))(2(d_95_64))(2(_range 40))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 44))(8(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(d_63_48))(1(d_63_48))(0(_range 50))(4(_range 51))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(0(_range 56))(4(_range 57))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667163975787 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667163975788 2022.10.30 17:06:15)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d3d48381838582c681d3c78980d5d2d580d4d6d685)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9526          1667164034470 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667164034471 2022.10.30 17:07:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 03050205535552150a04000c1259010406050a05550502)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 78))(1(_range 79))(4(_range 80))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(3(d_14_10))(4(_range 85))(0(_range 86))(4(_range 87))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 88 -1)
)
I 000050 55 2088          1667164034509 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667164034510 2022.10.30 17:07:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 31373034636760246331256b623730376236343467)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9526          1667164081144 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667164081145 2022.10.30 17:08:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 62366562333433746b65616d7338606567646b64346463)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 78))(1(_range 79))(4(_range 80))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(3(d_14_10))(4(_range 85))(0(_range 86))(4(_range 87))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 88 -1)
)
I 000050 55 2088          1667164081183 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667164081184 2022.10.30 17:08:01)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 81d5868fd3d7d094d38195dbd2878087d2868484d7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667164218312 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667164218313 2022.10.30 17:10:18)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 26737222737077337426327c752027207521232370)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9526          1667164356148 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667164356149 2022.10.30 17:12:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9ac9939598cccb8c939d99958bc0989d9f9c939ccc9c9b)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(0(_range 60))(4(_range 61))(2(_range 62))(1(_range 63))(0(_range 64))(4(_range 65))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_127_96))(1(d_127_96))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 78))(1(_range 79))(4(_range 80))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(3(d_14_10))(4(_range 85))(0(_range 86))(4(_range 87))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 88 -1)
)
I 000050 55 2088          1667164356183 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667164356184 2022.10.30 17:12:36)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b9eab0ede3efe8acebb9ade3eabfb8bfeabebcbcef)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9618          1667164804877 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667164804878 2022.10.30 17:20:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 693c6969333f387f606e6a6678336b6e6c6f606f3f6f68)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_var(_int counter -1 0 261(_prcs 0((i 0)))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667164804912 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667164804913 2022.10.30 17:20:04)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 98cd9897c3cec98dca988cc2cb9e999ecb9f9d9dce)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9555          1667165009159 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165009160 2022.10.30 17:23:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 72202573232423647b75717c6328707577747b74247473)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667165009202 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165009203 2022.10.30 17:23:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 91c3c69ec3c7c084c39185cbc2979097c2969494c7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9569          1667165078303 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165078304 2022.10.30 17:24:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 86d5d388d3d0d7908f81858897dc848183808f80d08087)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_31_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_31_0))(0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165078337 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165078338 2022.10.30 17:24:38)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a6f5f3f1f3f0f7b3f4a6b2fcf5a0a7a0f5a1a3a3f0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9580          1667165156104 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165156105 2022.10.30 17:25:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6b6c3e6b6a3d3a7d626c68657a31696c6e6d626d3d6d6a)
	(_ent
		(_time 1667161831805)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(6(d_31_0))(0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165156136 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165156137 2022.10.30 17:25:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8a8ddf8488dcdb9fd88a9ed0d98c8b8cd98d8f8fdc)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667165281102 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165281103 2022.10.30 17:28:01)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b3b5b7e7e3e5e2a6e1b3a7e9e0b5b2b5e0b4b6b6e5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667165298811 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165298812 2022.10.30 17:28:18)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code dad88a88d88c8bcf88dace8089dcdbdc89dddfdf8c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9569          1667165392878 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165392879 2022.10.30 17:29:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 580c085b030e094e515f5b5649025a5f5d5e515e0e5e59)
	(_ent
		(_time 1667165392870)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165392913 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165392914 2022.10.30 17:29:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 782c2879232e296d2a786c222b7e797e2b7f7d7d2e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9547          1667165441869 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165441870 2022.10.30 17:30:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b1b0b9e5e3e7e0a7b8b6b2bfa0ebb3b6b4b7b8b7e7b7b0)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165441910 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165441911 2022.10.30 17:30:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e0e1e8b3b3b6b1f5b2e0f4bab3e6e1e6b3e7e5e5b6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9547          1667165474881 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165474882 2022.10.30 17:31:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a8f8f8fff3fef9bea1afaba6b9f2aaafadaea1aefeaea9)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(1(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165474919 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165474920 2022.10.30 17:31:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c898989d939e99dd9ac8dc929bcec9ce9bcfcdcd9e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9569          1667165498718 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165498719 2022.10.30 17:31:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdbebbe9baebecabb4babeb3ace7bfbab8bbb4bbebbbbc)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165498751 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165498752 2022.10.30 17:31:38)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code dcdfda8edc8a8dc98edcc8868fdaddda8fdbd9d98a)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9603          1667165570204 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667165570205 2022.10.30 17:32:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f9f9ada9a3afa8eff0fefaf7e8a3fbfefcfff0ffaffff8)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 21))(_param_out))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 22))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(d_127_96))(4(d_95_64))(4(_range 34))(4(_range 35))(4)(5)(6)(7)(8(d_31_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 36))(2(_range 37))(2(d_127_96))(2(_range 38))(2(d_95_64))(2(_range 39))(2(_range 40))(2(d_111_96))(2(d_79_64))(2(_range 41))(2(_range 42))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 43))(2(d_15_0))(5)(6)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 44))(8(d_31_0))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(d_63_48))(1(d_63_48))(0(_range 49))(4(_range 50))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 51))(1(_range 52))(0(_range 53))(4(_range 54))(2(_range 55))(1(_range 56))(0(_range 57))(4(_range 58))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 59))(1(_range 60))(0(_range 61))(4(_range 62))(0(_range 63))(4(_range 64))(2(_range 65))(1(_range 66))(0(_range 67))(4(_range 68))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 69))(1(_range 70))(0(_range 71))(4(_range 72))(2(d_127_96))(1(d_127_96))(2(_range 73))(1(_range 74))(0(_range 75))(4(_range 76))(2(_range 77))(1(_range 78))(0(_range 79))(4(_range 80))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 81))(1(_range 82))(4(_range 83))(0(_range 84))(1(_range 85))(4(_range 86))(0(_range 87))(3(d_14_10))(4(_range 88))(0(_range 89))(4(_range 90))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 91 -1)
)
I 000050 55 2088          1667165570238 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667165570239 2022.10.30 17:32:50)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 28287f2c737e793d7a283c727b2e292e7b2f2d2d7e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667166815703 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667166815704 2022.10.30 17:53:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 35343430636364206735216f663334336632303063)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9637          1667166839842 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667166839843 2022.10.30 17:53:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 82d7d68cd3d4d3948b85818c93d8808587848b84d48483)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni(_code 20))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 37))(2(_range 38))(2(d_127_96))(2(_range 39))(2(d_95_64))(2(_range 40))(2(_range 41))(2(d_111_96))(2(d_79_64))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(d_63_48))(1(d_63_48))(0(_range 50))(4(_range 51))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 60))(1(_range 61))(0(_range 62))(4(_range 63))(0(_range 64))(4(_range 65))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(d_127_96))(1(d_127_96))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 82))(1(_range 83))(4(_range 84))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(3(d_14_10))(4(_range 89))(0(_range 90))(4(_range 91))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 92 -1)
)
I 000050 55 2088          1667166839874 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667166839875 2022.10.30 17:53:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a1f4f5f6f3f7f0b4f3a1b5fbf2a7a0a7f2a6a4a4f7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9637          1667166997558 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667166997559 2022.10.30 17:56:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 989d9f97c3cec98e919f9b9789c29a9f9d9e919ece9e99)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni(_code 20))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 27))(4(_range 28))(4(_range 29))(4(d_127_64))(4(_range 30))(4(_range 31))(4(_range 32))(4(_range 33))(4(_range 34))(4(d_127_96))(4(d_95_64))(4(_range 35))(4(_range 36))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 37))(2(_range 38))(2(d_127_96))(2(_range 39))(2(d_95_64))(2(_range 40))(2(_range 41))(2(d_111_96))(2(d_79_64))(2(_range 42))(2(_range 43))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 44))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(d_63_48))(1(d_63_48))(0(_range 50))(4(_range 51))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 52))(1(_range 53))(0(_range 54))(4(_range 55))(2(_range 56))(1(_range 57))(0(_range 58))(4(_range 59))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 60))(1(_range 61))(0(_range 62))(4(_range 63))(0(_range 64))(4(_range 65))(2(_range 66))(1(_range 67))(0(_range 68))(4(_range 69))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 70))(1(_range 71))(0(_range 72))(4(_range 73))(2(d_127_96))(1(d_127_96))(2(_range 74))(1(_range 75))(0(_range 76))(4(_range 77))(2(_range 78))(1(_range 79))(0(_range 80))(4(_range 81))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 82))(1(_range 83))(4(_range 84))(0(_range 85))(1(_range 86))(4(_range 87))(0(_range 88))(3(d_14_10))(4(_range 89))(0(_range 90))(4(_range 91))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 92 -1)
)
I 000050 55 2088          1667166997601 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667166997602 2022.10.30 17:56:37)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c7c2c092939196d295c7d39d94c1c6c194c0c2c291)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667169168637 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169168638 2022.10.30 18:32:48)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b0b6b6e4e3e6e1a5e2b0a4eae3b6b1b6e3b7b5b5e6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9617          1667169174606 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169174607 2022.10.30 18:32:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 00075706535651160907030f115a020705060906560601)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(d_127_96))(4(d_95_64))(4(_range 33))(4(_range 34))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 35))(2(_range 36))(2(d_127_96))(2(_range 37))(2(d_95_64))(2(_range 38))(2(_range 39))(2(d_111_96))(2(d_79_64))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667169174636 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169174637 2022.10.30 18:32:54)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 10174717434641054210044a431611164317151546)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9617          1667169215442 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169215443 2022.10.30 18:33:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d29297c7a2b2c6b747a7e726c277f7a787b747b2b7b7c)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(d_127_96))(4(d_95_64))(4(_range 33))(4(_range 34))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 35))(2(_range 36))(2(d_127_96))(2(_range 37))(2(d_95_64))(2(_range 38))(2(_range 39))(2(d_111_96))(2(d_79_64))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667169215474 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169215475 2022.10.30 18:33:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9cc8c8939ccacd89ce9c88c6cf9a9d9acf9b9999ca)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9617          1667169261404 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169261405 2022.10.30 18:34:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0d0c0e0b0a5b5c1b040a0e021c570f0a080b040b5b0b0c)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(d_127_96))(4(d_95_64))(4(_range 33))(4(_range 34))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 35))(2(_range 36))(2(d_127_96))(2(_range 37))(2(d_95_64))(2(_range 38))(2(_range 39))(2(d_111_96))(2(d_79_64))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667169261431 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169261432 2022.10.30 18:34:21)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1d1c1e1a1a4b4c084f1d09474e1b1c1b4e1a18184b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9605          1667169298726 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169298727 2022.10.30 18:34:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cec8cc9bc8989fd8c7c9cdc1df94ccc9cbc8c7c898c8cf)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(d_127_96))(4(d_95_64))(4(_range 33))(4(_range 34))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 35))(2(_range 36))(2(d_127_96))(2(_range 37))(2(d_95_64))(2(_range 38))(2(_range 39))(2(d_111_96))(2(d_79_64))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667169298754 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169298755 2022.10.30 18:34:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code edebefbeeabbbcf8bfedf9b7beebecebbeeae8e8bb)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9729          1667169464934 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169464935 2022.10.30 18:37:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 19174c1e434f480f101e1a4e08431b1e1c1f101f4f1f18)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(_range 29))(4(_range 30))(4(_range 31))(4(_range 32))(4(d_127_96))(4(d_95_64))(4(_range 33))(4(_range 34))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 35))(2(_range 36))(2(d_127_96))(2(_range 37))(2(d_95_64))(2(_range 38))(2(_range 39))(2(d_111_96))(2(d_79_64))(2(_range 40))(2(_range 41))(2(d_127_112))(2(d_95_80))(2(d_63_48))(2(_range 42))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(2(d_63_48))(1(d_63_48))(0(_range 48))(4(_range 49))(2(d_95_80))(1(d_95_80))(0(d_95_64))(4(d_95_64))(2(d_127_112))(1(d_127_112))(0(d_127_96))(4(d_127_96))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(2(d_79_64))(1(d_79_64))(2(d_111_96))(1(d_111_96))(2(_range 58))(1(_range 59))(0(_range 60))(4(_range 61))(0(_range 62))(4(_range 63))(2(_range 64))(1(_range 65))(0(_range 66))(4(_range 67))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 68))(1(_range 69))(0(_range 70))(4(_range 71))(2(d_127_96))(1(d_127_96))(2(_range 72))(1(_range 73))(0(_range 74))(4(_range 75))(2(_range 76))(1(_range 77))(0(_range 78))(4(_range 79))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(4(d_127_112))(0(_range 80))(1(_range 81))(4(_range 82))(0(_range 83))(1(_range 84))(4(_range 85))(0(_range 86))(3(d_14_10))(4(_range 87))(0(_range 88))(4(_range 89))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 90 -1)
)
I 000050 55 2088          1667169464963 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169464964 2022.10.30 18:37:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 28267d2c737e793d7a283c727b2e292e7b2f2d2d7e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667169519643 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169519644 2022.10.30 18:38:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c8c8cb9d939e99dd9ac8dc929bcec9ce9bcfcdcd9e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9085          1667169551731 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169551732 2022.10.30 18:39:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25762421737374332c222672347f272220232c23732324)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_64))(4(_range 26))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(d_15_0))(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 31))(2(_range 32))(1(_range 33))(0(_range 34))(4(_range 35))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(d_127_96))(1(d_127_96))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(1(d_31_0))(1(d_63_32))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(0(_range 48))(3(d_14_10))(4(_range 49))(0(_range 50))(4(_range 51))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 52 -1)
)
I 000050 55 2088          1667169551757 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169551758 2022.10.30 18:39:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 35663430636364206735216f663334336632303063)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667169656375 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169656376 2022.10.30 18:40:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e6e7efb5b3b0b7f3b4e6f2bcb5e0e7e0b5e1e3e3b0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9085          1667169667274 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169667275 2022.10.30 18:41:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 712673702327206778767225602b737674777877277770)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_64))(4(_range 26))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(d_15_0))(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 31))(2(_range 32))(1(_range 33))(0(_range 34))(4(_range 35))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(d_127_96))(1(d_127_96))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 48))(3(d_14_10))(4(_range 49))(0(_range 50))(4(_range 51))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 52 -1)
)
I 000050 55 2088          1667169667304 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169667305 2022.10.30 18:41:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 90c7929fc3c6c185c29084cac3969196c3979595c6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9057          1667169750370 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169750371 2022.10.30 18:42:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 16451f11434047001f111542074c141113101f10401017)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_64))(4(_range 26))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(2(_range 31))(1(_range 32))(0(_range 33))(4(_range 34))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 35))(1(_range 36))(0(_range 37))(4(_range 38))(2(d_127_96))(1(d_127_96))(2(_range 39))(1(_range 40))(0(_range 41))(4(_range 42))(2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 47))(3(d_14_10))(4(_range 48))(0(_range 49))(4(_range 50))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 51 -1)
)
I 000044 55 9085          1667169791022 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169791023 2022.10.30 18:43:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d7d9d085838186c1ded0d483c68dd5d0d2d1ded181d1d6)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_64))(4(_range 26))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(d_15_0))(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 31))(2(_range 32))(1(_range 33))(0(_range 34))(4(_range 35))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(d_127_96))(1(d_127_96))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 48))(3(d_14_10))(4(_range 49))(0(_range 50))(4(_range 51))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 52 -1)
)
I 000050 55 2088          1667169791048 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169791049 2022.10.30 18:43:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f6f8f1a6a3a0a7e3a4f6e2aca5f0f7f0a5f1f3f3a0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9085          1667169825422 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169825423 2022.10.30 18:43:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d3b68383a6b6c2b343a3e692c673f3a383b343b6b3b3c)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni)(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 21))(4(_range 22))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 23))(4(_range 24))(4(_range 25))(4(d_127_64))(4(_range 26))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 27))(2(_range 28))(2(d_127_96))(2(_range 29))(2(d_95_64))(2(_range 30))(2(d_15_0))(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 31))(2(_range 32))(1(_range 33))(0(_range 34))(4(_range 35))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 36))(1(_range 37))(0(_range 38))(4(_range 39))(2(d_127_96))(1(d_127_96))(2(_range 40))(1(_range 41))(0(_range 42))(4(_range 43))(2(_range 44))(1(_range 45))(0(_range 46))(4(_range 47))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 48))(3(d_14_10))(4(_range 49))(0(_range 50))(4(_range 51))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 52 -1)
)
I 000050 55 2088          1667169825448 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169825449 2022.10.30 18:43:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4d4b184f4a1b1c581f4d59171e4b4c4b1e4a48481b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9105          1667169942428 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667169942429 2022.10.30 18:45:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 45174247131314534c424611541f474240434c43134344)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 63(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 87(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 121(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1360 0 132(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1364 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1366 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 143(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1372 0 154(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1374 0 155(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 179(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 195(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 208(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13114 0 226(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 240(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13126 0 253(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 253(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 254(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 254(_arch(_uni(_code 20))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13130 0 255(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 255(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13132 0 256(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 256(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 257(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 258(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 261(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 261(_prcs 0)))
		(_prcs
			(line__260(_arch 0 0 260(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 29))(2(_range 30))(2(d_127_96))(2(_range 31))(2(d_95_64))(2(_range 32))(2(d_15_0))(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 62(_arch(_proc)))
			(_int add_long 5 0 75(_arch(_proc)))
			(_int sub_half 6 0 86(_arch(_proc)))
			(_int sub 7 0 97(_arch(_proc)))
			(_int sub_long 8 0 109(_arch(_proc)))
			(_int sat_half 9 0 121(_arch(_proc)))
			(_int sat_int 10 0 132(_arch(_proc)))
			(_int sat_long 11 0 143(_arch(_proc)))
			(_int load 12 0 154(_arch(_proc)))
			(_int clzw 13 0 179(_arch(_proc)))
			(_int maxws 14 0 195(_arch(_proc)))
			(_int minws 15 0 208(_arch(_proc)))
			(_int MLHCU 16 0 224(_arch(_proc)))
			(_int PCNTW 17 0 240(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(4(_range 37))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_127_96))(1(d_127_96))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 50))(3(d_14_10))(4(_range 51))(0(_range 52))(4(_range 53))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667169942456 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667169942457 2022.10.30 18:45:42)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 64366364333235713664703e376265623763616132)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667170109477 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170109478 2022.10.30 18:48:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code cccccf99cc9a9dd99eccd8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9130          1667170147772 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170147773 2022.10.30 18:49:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 65356c65333334736c626630743f676260636c63336364)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 29))(2(_range 30))(2(d_127_96))(2(_range 31))(2(d_95_64))(2(_range 32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(4(_range 37))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_127_96))(1(d_127_96))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 50))(3(d_14_10))(4(_range 51))(0(_range 52))(4(_range 53))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667170147799 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170147800 2022.10.30 18:49:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 84d48d8ad3d2d591d68490ded7828582d7838181d2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9130          1667170209092 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170209093 2022.10.30 18:50:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f5a6f3a5a3a3a4e3fcf2f6a0e4aff7f2f0f3fcf3a3f3f4)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 29))(2(_range 30))(2(d_127_96))(2(_range 31))(2(d_95_64))(2(_range 32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(4(_range 37))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_127_96))(1(d_127_96))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 50))(3(d_14_10))(4(_range 51))(0(_range 52))(4(_range 53))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667170209121 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170209122 2022.10.30 18:50:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 04570d02535255115604105e570205025703010152)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9130          1667170245474 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170245475 2022.10.30 18:50:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0c0d0b0a0c5a5d1a050b0f581d560e0b090a050a5a0a0d)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 22)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 29))(2(_range 30))(2(d_127_96))(2(_range 31))(2(d_95_64))(2(_range 32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(4(d_31_0))(2(_range 34))(1(_range 35))(0(_range 36))(4(_range 37))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_127_96))(1(d_127_96))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 50))(3(d_14_10))(4(_range 51))(0(_range 52))(4(_range 53))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667170245499 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170245500 2022.10.30 18:50:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2b2a2c2f2a7d7a3e792b3f71782d2a2d782c2e2e7d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9164          1667170276541 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170276542 2022.10.30 18:51:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 62313562333433746b6561367338606567646b64346463)
	(_ent
		(_time 1667165392869)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 18))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 21))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 22))(_param_out))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 23))(4(_range 24))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 25))(4(_range 26))(4(_range 27))(4(d_127_64))(4(_range 28))(4)(5)(6)(7)(8)(9(d_31_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 29))(2(_range 30))(2(d_127_96))(2(_range 31))(2(d_95_64))(2(_range 32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(9(d_31_0))(2(_range 34))(1(_range 35))(0(_range 36))(4(_range 37))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_127_96))(1(d_127_96))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 50))(3(d_14_10))(4(_range 51))(0(_range 52))(4(_range 53))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667170276572 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170276573 2022.10.30 18:51:16)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 82d1d58cd3d4d397d08296d8d1848384d1858787d4)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9174          1667170355756 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170355757 2022.10.30 18:52:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d5d1d087838384c3dcd2d681c48fd7d2d0d3dcd383d3d4)
	(_ent
		(_time 1667170355750)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20))(_param_in)(_param_out))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23))(_param_out))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(_range 24))(4(_range 25))(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4(_range 26))(4(_range 27))(4(_range 28))(4(d_127_64))(4(_range 29))(4)(5)(6)(7)(8)(9(d_31_0)))(_sens(3))(_mon)(_read(0)(1)(2(_range 30))(2(_range 31))(2(d_127_96))(2(_range 32))(2(d_95_64))(2(_range 33))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 34))(9(d_31_0))(2(_range 35))(1(_range 36))(0(_range 37))(4(_range 38))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 39))(1(_range 40))(0(_range 41))(4(_range 42))(2(d_127_96))(1(d_127_96))(2(_range 43))(1(_range 44))(0(_range 45))(4(_range 46))(2(_range 47))(1(_range 48))(0(_range 49))(4(_range 50))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))(0(_range 51))(3(d_14_10))(4(_range 52))(0(_range 53))(4(_range 54))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 55 -1)
)
I 000050 55 2088          1667170355787 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170355788 2022.10.30 18:52:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f4f0f1a4a3a2a5e1a6f4e0aea7f2f5f2a7f3f1f1a2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667170454178 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170454179 2022.10.30 18:54:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4b1c4f494a1d1a5e194b5f11184d4a4d184c4e4e1d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667170511095 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170511096 2022.10.30 18:55:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a5aba7f2f3f3f4b0f7a5b1fff6a3a4a3f6a2a0a0f3)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9164          1667170532174 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170532175 2022.10.30 18:55:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fba9ffabfaadaaedf2fcf8a9eaa1f9fcfefdf2fdadfdfa)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 263(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 263(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(d_127_96))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_127_96))(1(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 49 -1)
)
I 000050 55 2088          1667170532200 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170532201 2022.10.30 18:55:32)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1a481d1d184c4b0f481a0e40491c1b1c491d1f1f4c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9150          1667170615212 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170615213 2022.10.30 18:56:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 52550251030403445b5551014308505557545b54045453)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20)))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 263(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 263(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(d_127_96))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_15_0))(5)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_127_96))(1(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 49 -1)
)
I 000050 55 2088          1667170615240 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170615241 2022.10.30 18:56:55)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 71762170232720642371652b227770772276747427)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9164          1667170699534 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170699535 2022.10.30 18:58:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code babab8eeb8ecebacb3bdb9e8abe0b8bdbfbcb3bcecbcbb)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 263(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 263(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(d_127_96))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_127_96))(1(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(0(d_31_0))(4(d_31_0))(0(d_63_32))(4(d_63_32))(0(d_95_64))(4(d_95_64))(0(d_127_96))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(1(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(1(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(1(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 49 -1)
)
I 000050 55 2088          1667170699561 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170699562 2022.10.30 18:58:19)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code dadad888d88c8bcf88dace8089dcdbdc89dddfdf8c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9238          1667170950531 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667170950532 2022.10.30 19:02:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 32373b37636463243b3664362368303537343b34643433)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 263(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 263(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(d_127_96))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 32))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 33))(1(_range 34))(0(_range 35))(4(_range 36))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_127_96))(1(d_127_96))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(1(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(1(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 49 -1)
)
I 000050 55 2088          1667170950561 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667170950562 2022.10.30 19:02:30)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 52575b510304034700524608015453540155575704)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667171268974 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171268975 2022.10.30 19:07:48)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 181f1d1f434e490d4a180c424b1e191e4b1f1d1d4e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9342          1667171283137 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667171283138 2022.10.30 19:08:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 74762775232225627d702221652e767371727d72227275)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 122(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1362 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1364 0 133(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1368 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1370 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 144(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1376 0 155(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 156(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1388 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1390 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 180(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 196(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 209(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13118 0 227(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 241(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13130 0 254(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 254(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 255(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 255(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 255(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13134 0 256(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 256(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13136 0 257(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 257(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 258(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 259(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 262(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 262(_prcs 0)))
		(_var(_int oT 50 0 262(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 263(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 263(_prcs 0)))
		(_prcs
			(line__261(_arch 0 0 261(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 32))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 110(_arch(_proc)))
			(_int sat_half 9 0 122(_arch(_proc)))
			(_int sat_int 10 0 133(_arch(_proc)))
			(_int sat_long 11 0 144(_arch(_proc)))
			(_int load 12 0 155(_arch(_proc)))
			(_int clzw 13 0 180(_arch(_proc)))
			(_int maxws 14 0 196(_arch(_proc)))
			(_int minws 15 0 209(_arch(_proc)))
			(_int MLHCU 16 0 225(_arch(_proc)))
			(_int PCNTW 17 0 241(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(2(_range 37))(1(_range 38))(0(_range 39))(4(_range 40))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 41))(1(_range 42))(0(_range 43))(4(_range 44))(2(_range 45))(1(_range 46))(0(_range 47))(4(_range 48))(2(_range 49))(1(_range 50))(0(_range 51))(4(_range 52))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 53 -1)
)
I 000050 55 2088          1667171283167 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171283168 2022.10.30 19:08:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8381d08dd3d5d296d18397d9d0858285d0848686d5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667171516569 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171516570 2022.10.30 19:11:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 421011401314135710425618114443441145474714)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667171523445 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171523446 2022.10.30 19:12:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1d4d1a1a1a4b4c084f1d09474e1b1c1b4e1a18184b)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667171531524 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171531525 2022.10.30 19:12:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code abacaffcaafdfabef9abbff1f8adaaadf8acaeaefd)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9358          1667171546016 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667171546017 2022.10.30 19:12:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4f4d1b4d4a191e59464b18415e154d484a49464919494e)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1376 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1378 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1380 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1382 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13122 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13134 0 255(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 256(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 256(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 256(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13138 0 257(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 257(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 258(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 258(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 259(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 260(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 263(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 263(_prcs 0)))
		(_var(_int oT 50 0 263(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13144 0 264(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 264(_prcs 0)))
		(_prcs
			(line__262(_arch 0 0 262(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 32))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 111(_arch(_proc)))
			(_int sat_half 9 0 123(_arch(_proc)))
			(_int sat_int 10 0 134(_arch(_proc)))
			(_int sat_long 11 0 145(_arch(_proc)))
			(_int load 12 0 156(_arch(_proc)))
			(_int clzw 13 0 181(_arch(_proc)))
			(_int maxws 14 0 197(_arch(_proc)))
			(_int minws 15 0 210(_arch(_proc)))
			(_int MLHCU 16 0 226(_arch(_proc)))
			(_int PCNTW 17 0 242(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 37))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667171546047 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171546048 2022.10.30 19:12:26)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 6e6c3a6e68383f7b3c6e7a343d686f683d696b6b38)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9358          1667171811153 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667171811154 2022.10.30 19:16:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 03005305535552150a07540d1259010406050a05550502)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1376 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1378 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1380 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1382 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13122 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13134 0 255(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 256(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 256(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 256(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13138 0 257(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 257(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 258(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 258(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 259(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 260(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 263(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 263(_prcs 0)))
		(_var(_int oT 50 0 263(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13144 0 264(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 264(_prcs 0)))
		(_prcs
			(line__262(_arch 0 0 262(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(_range 30))(2(d_95_64))(2(_range 31))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 32))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 111(_arch(_proc)))
			(_int sat_half 9 0 123(_arch(_proc)))
			(_int sat_int 10 0 134(_arch(_proc)))
			(_int sat_long 11 0 145(_arch(_proc)))
			(_int load 12 0 156(_arch(_proc)))
			(_int clzw 13 0 181(_arch(_proc)))
			(_int maxws 14 0 197(_arch(_proc)))
			(_int minws 15 0 210(_arch(_proc)))
			(_int MLHCU 16 0 226(_arch(_proc)))
			(_int PCNTW 17 0 242(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 33))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 37))(2(_range 38))(1(_range 39))(0(_range 40))(4(_range 41))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 54 -1)
)
I 000050 55 2088          1667171811181 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171811182 2022.10.30 19:16:51)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 131043144345420641130749401512154014161645)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9414          1667171936970 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667171936971 2022.10.30 19:18:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 787a7c79232e296e717c2f7a69227a7f7d7e717e2e7e79)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 88(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1360 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 123(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 124(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1366 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1368 0 134(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1370 0 135(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1372 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1374 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1376 0 145(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1378 0 146(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1380 0 156(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1382 0 157(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1392 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1394 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1396 0 181(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1398 0 182(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 197(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 198(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 210(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 211(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13122 0 228(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 242(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13132 0 243(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13134 0 255(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 255(_arch(_uni(_code 19))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 256(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 256(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 256(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13138 0 257(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 257(_arch(_uni(_code 22))(_param_in)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13140 0 258(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 258(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 259(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 260(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 263(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 263(_prcs 0)))
		(_var(_int oT 50 0 263(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13144 0 264(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 51 0 264(_prcs 0)))
		(_prcs
			(line__262(_arch 0 0 262(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(_range 24))(4(_range 25))(4(_range 26))(4(d_127_64))(4(_range 27))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8))(_sens(3))(_mon)(_read(0)(1)(2(_range 28))(2(_range 29))(2(_range 30))(2(d_95_64))(2(_range 31))(2(_range 32))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 33))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(9)(10)(11)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 87(_arch(_proc)))
			(_int sub 7 0 98(_arch(_proc)))
			(_int sub_long 8 0 111(_arch(_proc)))
			(_int sat_half 9 0 123(_arch(_proc)))
			(_int sat_int 10 0 134(_arch(_proc)))
			(_int sat_long 11 0 145(_arch(_proc)))
			(_int load 12 0 156(_arch(_proc)))
			(_int clzw 13 0 181(_arch(_proc)))
			(_int maxws 14 0 197(_arch(_proc)))
			(_int minws 15 0 210(_arch(_proc)))
			(_int MLHCU 16 0 226(_arch(_proc)))
			(_int PCNTW 17 0 242(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 34))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 35))(1(_range 36))(0(_range 37))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 38))(2(_range 39))(1(_range 40))(0(_range 41))(2(_range 42))(1(_range 43))(0(_range 44))(4(_range 45))(2(d_95_64))(1(d_95_64))(0(d_127_64))(4(d_127_64))(2(_range 46))(1(_range 47))(0(_range 48))(4(_range 49))(2(_range 50))(1(_range 51))(0(_range 52))(4(_range 53))(2(_range 54))(1(_range 55))(0(_range 56))(4(_range 57))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_31_0))(1(d_63_32))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 58 -1)
)
I 000050 55 2088          1667171937000 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667171937001 2022.10.30 19:18:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 97959398c3c1c682c59783cdc4919691c4909292c1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172639223 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172639224 2022.10.30 19:30:39)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a2f2f0f5f3f4f3b7f0a2b6f8f1a4a3a4f1a5a7a7f4)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172712661 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172712662 2022.10.30 19:31:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 7f782c7e7a292e6a2d7f6b252c797e792c787a7a29)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172743992 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172743993 2022.10.30 19:32:23)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code dfd0db8dda898eca8ddfcb858cd9ded98cd8dada89)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172751817 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172751818 2022.10.30 19:32:31)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 74207175232225612674602e277275722773717122)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172805136 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172805137 2022.10.30 19:33:25)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c4cac191939295d196c4d09e97c2c5c297c3c1c192)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172813264 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172813265 2022.10.30 19:33:33)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 81d6848fd3d7d094d38195dbd2878087d2868484d7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172960270 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172960271 2022.10.30 19:36:00)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b9eabaede3efe8acebb9ade3eabfb8bfeabebcbcef)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172967218 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172967219 2022.10.30 19:36:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e2b2b7b1b3b4b3f7b0e2f6b8b1e4e3e4b1e5e7e7b4)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172980728 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172980729 2022.10.30 19:36:20)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9e9b9d9198c8cf8bcc9e8ac4cd989f98cd999b9bc8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667172992078 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667172992079 2022.10.30 19:36:32)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code fdfea9adfaabace8affde9a7aefbfcfbaefaf8f8ab)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9359          1667173001102 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667173001103 2022.10.30 19:36:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 353b3630636364233c316031246f373230333c33633334)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 19)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_63_32))(1(d_95_64))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 41 -1)
)
I 000050 55 2088          1667173001140 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667173001141 2022.10.30 19:36:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 646a6764333235713664703e376265623763616132)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9395          1667173384273 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667173384274 2022.10.30 19:43:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f9faa9a9a3afa8eff0fdadace8a3fbfefcfff0ffaffff8)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 19)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_63_32))(1(d_95_64))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 41 -1)
)
I 000050 55 2088          1667173384315 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667173384316 2022.10.30 19:43:04)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 282b7b2c737e793d7a283c727b2e292e7b2f2d2d7e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9395          1667173449474 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667173449475 2022.10.30 19:44:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acafa4fbacfafdbaa5a8f8f9bdf6aeaba9aaa5aafaaaad)
	(_ent
		(_time 1667170355749)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out(_code 18))(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 19)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_63_32))(1(d_95_64))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 41 -1)
)
I 000050 55 2076          1667173449514 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667173449515 2022.10.30 19:44:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code dbd8d389da8d8ace89dbcf8188dddadd88dcdede8d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9385          1667173866841 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667173866842 2022.10.30 19:51:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b5f020d0a5d5a1d020f5f5e1a51090c0e0d020d5d0d0a)
	(_ent
		(_time 1667173866830)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_63_32))(1(d_95_64))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2076          1667173866884 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667173866885 2022.10.30 19:51:06)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2a7e232e287c7b3f782a3e70792c2b2c792d2f2f7c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9385          1667174111803 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667174111804 2022.10.30 19:55:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e4e5e1b7b3b2b5f2ede0b1e3f5bee6e3e1e2ede2b2e2e5)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))(1(d_63_32))(1(d_95_64))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2076          1667174111848 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667174111849 2022.10.30 19:55:11)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 131217144345420641130749401512154014161645)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9385          1667174515170 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667174515171 2022.10.30 20:01:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 939cc19cc3c5c2859a97c6c382c9919496959a95c59592)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2076          1667174515217 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667174515218 2022.10.30 20:01:55)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c2cd9097939493d790c2d69891c4c3c491c5c7c794)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9385          1667174943948 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667174943949 2022.10.30 20:09:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8084868ed3d6d1968984d5d091da828785868986d68681)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 89(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1370 0 125(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1372 0 126(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1376 0 136(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1378 0 137(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1380 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1382 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1384 0 147(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1386 0 148(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1388 0 158(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1390 0 159(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13100 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13102 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13104 0 183(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13106 0 184(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 199(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 200(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 212(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 213(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13130 0 230(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13134 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13136 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13138 0 244(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13140 0 245(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13142 0 257(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 46 0 257(_arch(_uni(_code 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 258(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 47 0 258(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 47 0 258(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13146 0 259(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 48 0 259(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 48 0 259(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13148 0 260(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 49 0 260(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 261(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 262(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 265(_array -2((_dto i 31 i 0)))))
		(_var(_int t 50 0 265(_prcs 0)))
		(_var(_int oT 50 0 265(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13152 0 266(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 51 0 266(_prcs 0)))
		(_var(_int oT_long 51 0 266(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13154 0 268(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 52 0 268(_prcs 0)))
		(_prcs
			(line__264(_arch 0 0 264(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 76(_arch(_proc)))
			(_int sub_half 6 0 88(_arch(_proc)))
			(_int sub 7 0 99(_arch(_proc)))
			(_int sub_long 8 0 112(_arch(_proc)))
			(_int sat_half 9 0 125(_arch(_proc)))
			(_int sat_int 10 0 136(_arch(_proc)))
			(_int sat_long 11 0 147(_arch(_proc)))
			(_int load 12 0 158(_arch(_proc)))
			(_int clzw 13 0 183(_arch(_proc)))
			(_int maxws 14 0 199(_arch(_proc)))
			(_int minws 15 0 212(_arch(_proc)))
			(_int MLHCU 16 0 228(_arch(_proc)))
			(_int PCNTW 17 0 244(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(0(d_15_0))(4(d_15_0))(0(d_31_16))(1(d_31_16))(4(d_31_16))(0(d_47_32))(4(d_47_32))(0(d_63_48))(4(d_63_48))(0(d_79_64))(4(d_79_64))(0(d_95_80))(4(d_95_80))(0(d_111_96))(4(d_111_96))(0(d_127_112))(1(d_127_112))(4(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2076          1667174943992 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667174943993 2022.10.30 20:09:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 9f9b99909ac9ce8acd9f8bc5cc999e99cc989a9ac9)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667177075133 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667177075134 2022.10.30 20:44:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 64333664333235713664703e376265623763616132)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667177123134 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667177123135 2022.10.30 20:45:23)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e4e4e2b7b3b2b5f1b6e4f0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9722          1667177352371 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667177352372 2022.10.30 20:49:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 66356066333037706f626262773c646163606f60306067)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 271(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 271(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2076          1667177352419 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667177352420 2022.10.30 20:49:12)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 95c6939ac3c3c480c79581cfc6939493c6929090c3)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667177889637 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667177889638 2022.10.30 20:58:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 181f481f434e490d4a180c424b1e191e4b1f1d1d4e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9787          1667178005010 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667178005011 2022.10.30 21:00:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b7e5e5e3e3e1e6a1beb3b5b3a6edb5b0b2b1beb1e1b1b6)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 271(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 271(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(_range 40))(3(d_14_10))(0(_range 41))(0(d_79_64))(0(d_111_96))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667178005054 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667178005055 2022.10.30 21:00:05)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e6b4b4b5b3b0b7f3b4e6f2bcb5e0e7e0b5e1e3e3b0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9787          1667178027272 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667178027273 2022.10.30 21:00:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b1b4b3e5e3e7e0a7b8b5b4e2a0ebb3b6b4b7b8b7e7b7b0)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 271(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 271(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(_range 40))(3(d_14_10))(0(_range 41))(0(d_79_64))(0(d_111_96))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667178027318 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667178027319 2022.10.30 21:00:27)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e0e5e2b3b3b6b1f5b2e0f4bab3e6e1e6b3e7e5e5b6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9865          1667179094573 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179094574 2022.10.30 21:18:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1e0b3b2b3b7b0f7e8e5e2b4f0bbe3e6e4e7e8e7b7e7e0)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(_range 40))(3(d_14_10))(0(_range 41))(0(d_79_64))(0(d_111_96))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179094619 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179094620 2022.10.30 21:18:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 00015506535651155200145a530601065307050556)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9865          1667179105750 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179105751 2022.10.30 21:18:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 85d28c8bd3d3d4938c8186d094df878280838c83d38384)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(_range 40))(3(d_14_10))(0(_range 41))(0(d_79_64))(0(d_111_96))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179105799 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179105800 2022.10.30 21:18:25)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b4e3bde0e3e2e5a1e6b4a0eee7b2b5b2e7b3b1b1e2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9865          1667179114940 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179114941 2022.10.30 21:18:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 693c3b69333f387f606d6a3d78336b6e6c6f606f3f6f68)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(_range 40))(3(d_14_10))(0(_range 41))(0(d_79_64))(0(d_111_96))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179114986 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179114987 2022.10.30 21:18:34)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 97c2c598c3c1c682c59783cdc4919691c4909292c1)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9888          1667179490006 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179490007 2022.10.30 21:24:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7f717b7e7a292e69767b7c2b6e257d787a79767929797e)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179490061 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179490062 2022.10.30 21:24:50)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code beb0baeab8e8efabecbeaae4edb8bfb8edb9bbbbe8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9888          1667179519641 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179519642 2022.10.30 21:25:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4818404a131e195e414c4b1c59124a4f4d4e414e1e4e49)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179519691 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179519692 2022.10.30 21:25:19)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 77277f76232126622577632d247176712470727221)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9888          1667179554270 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179554271 2022.10.30 21:25:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 89878887d3dfd89f808d8add98d38b8e8c8f808fdf8f88)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 259(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 259(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 260(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 260(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 260(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 261(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 261(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 261(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 262(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 262(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 263(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 264(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 267(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 267(_prcs 0)))
		(_var(_int oT_half 54 0 267(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 268(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 268(_prcs 0)))
		(_var(_int oT 55 0 268(_prcs 0)))
		(_var(_int rT 55 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 269(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 269(_prcs 0)))
		(_var(_int oT_long 56 0 269(_prcs 0)))
		(_var(_int rotate -1 0 270(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 272(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 272(_prcs 0)))
		(_prcs
			(line__266(_arch 0 0 266(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179554319 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179554320 2022.10.30 21:25:54)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b8b6b9ece3eee9adeab8ace2ebbeb9beebbfbdbdee)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667179970779 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179970780 2022.10.30 21:32:50)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 8cdedf828cdadd99de8c98d6df8a8d8adf8b8989da)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667179976514 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667179976515 2022.10.30 21:32:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f3a3f3a3a3a5a2e5faf7f0a6e2a9f1f4f6f5faf5a5f5f2)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667179976562 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667179976563 2022.10.30 21:32:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 227221267374733770223678712423247125272774)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667180077567 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667180077568 2022.10.30 21:34:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aaabf8fda8fcfbbca3aea9ffbbf0a8adafaca3acfcacab)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667180077612 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667180077613 2022.10.30 21:34:37)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d8d98a8a838e89cd8ad8cc828bded9de8bdfdddd8e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667181038056 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667181038057 2022.10.30 21:50:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8e8a8b8088d8df98878a8ddb9fd48c898b888788d8888f)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667181038101 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667181038102 2022.10.30 21:50:38)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code bdb9b8e9baebeca8efbda9e7eebbbcbbeebab8b8eb)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667181151960 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667181151961 2022.10.30 21:52:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 80d3808ed3d6d196898483d591da828785868986d68681)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667181152008 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667181152009 2022.10.30 21:52:32)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code affcaff8aaf9febafdafbbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667181702961 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667181702962 2022.10.30 22:01:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d8dad08a838e89ced1dcdb8dc982dadfddded1de8eded9)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667181703013 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667181703014 2022.10.30 22:01:43)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 17154710434146024517034d441116114410121241)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182032343 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182032344 2022.10.30 22:07:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 87848689d3d1d6918e8384d296dd858082818e81d18186)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182032392 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182032393 2022.10.30 22:07:12)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b6b5b7e2e3e0e7a3e4b6a2ece5b0b7b0e5b1b3b3e0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182327058 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182327059 2022.10.30 22:12:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c6939193939097d0cfc2c593d79cc4c1c3c0cfc090c0c7)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182327107 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182327108 2022.10.30 22:12:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f4a1a3a4a3a2a5e1a6f4e0aea7f2f5f2a7f3f1f1a2)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182524529 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182524530 2022.10.30 22:15:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 22702026737473342b2621273378202527242b24742423)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182524576 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182524577 2022.10.30 22:15:24)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 51035352030700440351450b025750570256545407)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182568138 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182568139 2022.10.30 22:16:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7c7d297d7c2a2d6a75787f796d267e7b797a757a2a7a7d)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182568188 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182568189 2022.10.30 22:16:08)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code abaafefcaafdfabef9abbff1f8adaaadf8acaeaefd)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182633568 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182633569 2022.10.30 22:17:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0a0b5f0c085c5b1c030e095f1b50080d0f0c030c5c0c0b)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182633616 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182633617 2022.10.30 22:17:13)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 38396d3d636e692d6a382c626b3e393e6b3f3d3d6e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182803781 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182803782 2022.10.30 22:20:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4f3f0a4a3a2a5e2fdf0f7f6e5aef6f3f1f2fdf2a2f2f5)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182803833 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182803834 2022.10.30 22:20:03)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 232424277375723671233779702522257024262675)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182919994 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182919995 2022.10.30 22:21:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code df8d8c8dda898ec9d6dbdd8ace85ddd8dad9d6d989d9de)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182920044 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182920045 2022.10.30 22:22:00)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1e4c4c1918484f0b4c1e0a444d181f184d191b1b48)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 9902          1667182961851 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667182961852 2022.10.30 22:22:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 63623463333532756a6761367239616466656a65356562)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13150 0 260(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 50 0 260(_arch(_uni(_code 18))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 51 0 261(_arch(_uni(_code 19))(_param_in))))
		(_sig(_int t32 51 0 261(_arch(_uni(_code 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13154 0 262(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 52 0 262(_arch(_uni(_code 21))(_param_in))))
		(_sig(_int t64 52 0 262(_arch(_uni(_code 22)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13156 0 263(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 53 0 263(_arch(_uni(_code 23)))))
		(_sig(_int signOp -2 0 264(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 265(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13158 0 268(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 54 0 268(_prcs 0)))
		(_var(_int oT_half 54 0 268(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13160 0 269(_array -2((_dto i 31 i 0)))))
		(_var(_int t 55 0 269(_prcs 0)))
		(_var(_int oT 55 0 269(_prcs 0)))
		(_var(_int rT 55 0 269(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13162 0 270(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 56 0 270(_prcs 0)))
		(_var(_int oT_long 56 0 270(_prcs 0)))
		(_var(_int rotate -1 0 271(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13164 0 273(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 57 0 273(_prcs 0)))
		(_prcs
			(line__267(_arch 0 0 267(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 24))(2(d_63_31))(2(_range 25))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 36))(1(_range 37))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 38))(1(_range 39))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 40))(3(d_14_10))(0(_range 41))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 42 -1)
)
I 000050 55 2076          1667182961906 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667182961907 2022.10.30 22:22:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a1a0f6f6f3f7f0b4f3a1b5fbf2a7a0a7f2a6a4a4f7)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667183538446 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667183538447 2022.10.30 22:32:18)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code b5b7e6e1e3e3e4a0e7b5a1efe6b3b4b3e6b2b0b0e3)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2076          1667183561164 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667183561165 2022.10.30 22:32:41)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 732476722325226621736729207572752074767625)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10303         1667183632653 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667183632654 2022.10.30 22:33:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bfebecebbae9eea9b6bbbcebaee5bdb8bab9b6b9e9b9be)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2076          1667183632700 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667183632701 2022.10.30 22:33:52)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code eebabdbde8b8bffbbceefab4bde8efe8bde9ebebb8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10303         1667183747017 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667183747018 2022.10.30 22:35:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77762776232126617e737423662d757072717e71217176)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2076          1667183747068 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667183747069 2022.10.30 22:35:47)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a6a7f6f1f3f0f7b3f4a6b2fcf5a0a7a0f5a1a3a3f0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10303         1667183804776 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667183804777 2022.10.30 22:36:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1c1f4e1b1c4a4d0a15181f480d461e1b191a151a4a1a1d)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2149          1667183804827 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667183804828 2022.10.30 22:36:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4b4819494a1d1a5e194b5f11184d4a4d184c4e4e1d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_22_15))(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10303         1667184014593 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667184014594 2022.10.30 22:40:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b1bfe6e5e3e7e0a7b8b5b2e5a0ebb3b6b4b7b8b7e7b7b0)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667184014644 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667184014645 2022.10.30 22:40:14)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e0eeb7b3b3b6b1f5b2e0f4bab3e6e1e6b3e7e5e5b6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10303         1667184310836 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667184310837 2022.10.30 22:45:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dbdcde89da8d8acdd2dfd88fca81d9dcdeddd2dd8dddda)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(10)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2076          1667184310883 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667184310884 2022.10.30 22:45:10)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 0a0d0e0c085c5b1f580a1e50590c0b0c590d0f0f5c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667184405763 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667184405764 2022.10.30 22:46:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b5bbb3e1e3e3e4a3bcb1b6e2a4efb7b2b0b3bcb3e3b3b4)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2076          1667184405793 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667184405794 2022.10.30 22:46:45)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c4cac291939295d196c4d09e97c2c5c297c3c1c192)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_9_5))(3(d_14_10))(3(d_22_15))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667184946268 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667184946269 2022.10.30 22:55:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 095c0f0f535f581f000d0a5e18530b0e0c0f000f5f0f08)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2036          1667184946299 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667184946300 2022.10.30 22:55:46)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 287d2e2c737e793d7a283c727b2e292e7b2f2d2d7e)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667186975445 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667186975446 2022.10.30 23:29:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d29287c7a2b2c6b74797e2a6c277f7a787b747b2b7b7c)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667186975482 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667186975483 2022.10.30 23:29:35)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code abfffefcaafdfabef9abbff1f8adaaadf8acaeaefd)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187069987 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187069988 2022.10.30 23:31:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cfcb9b9aca999ed9c6cbcc98de95cdc8cac9c6c999c9ce)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667187092704 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187092705 2022.10.30 23:31:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8e80888088d8df98878a8dd99fd48c898b888788d8888f)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667187102869 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187102870 2022.10.30 23:31:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3a6d6d3f386c6b2c333e396d2b60383d3f3c333c6c3c3b)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667187139459 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187139460 2022.10.30 23:32:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2c2978282c7a7d3a25282f7b3d762e2b292a252a7a2a2d)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187139493 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187139494 2022.10.30 23:32:19)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 4b4e1f494a1d1a5e194b5f11184d4a4d184c4e4e1d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187248805 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187248806 2022.10.30 23:34:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4c1f444e4c1a1d5a45484f1b5d164e4b494a454a1a4a4d)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187248835 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187248836 2022.10.30 23:34:08)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 6b38636b6a3d3a7e396b7f31386d6a6d386c6e6e3d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187305946 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187305947 2022.10.30 23:35:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 81d4888fd3d7d097888582d690db838684878887d78780)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187305977 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187305978 2022.10.30 23:35:05)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code a0f5a9f7f3f6f1b5f2a0b4faf3a6a1a6f3a7a5a5f6)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667187598319 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187598320 2022.10.30 23:39:58)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 989dcc97c3cec98dca988cc2cb9e999ecb9f9d9dce)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187607128 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187607129 2022.10.30 23:40:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 04040402535255120d000753155e060301020d02520205)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667187608043 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187608044 2022.10.30 23:40:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9e9e9b9198c8cf88979a9dc98fc49c999b989798c8989f)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187608073 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187608074 2022.10.30 23:40:08)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code aeaeabf9a8f8ffbbfcaebaf4fda8afa8fda9ababf8)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667187887131 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187887132 2022.10.30 23:44:47)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c493c391939295d196c4d09e97c2c5c297c3c1c192)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187909460 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187909461 2022.10.30 23:45:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fcaca9acfcaaadeaf5f8ffabeda6fefbf9faf5faaafafd)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187909491 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187909492 2022.10.30 23:45:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 1b4b4f1c1a4d4a0e491b0f41481d1a1d481c1e1e4d)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667187959111 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667187959112 2022.10.30 23:45:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a0a3a4a3a2a5e2fdf0f7a3e5aef6f3f1f2fdf2a2f2f5)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667187959141 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667187959142 2022.10.30 23:45:59)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 14411513434245014614004e471215124713111142)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667188100172 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188100173 2022.10.30 23:48:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fba8fcabfaadaaedf2fff8aceaa1f9fcfefdf2fdadfdfa)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667188100215 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667188100216 2022.10.30 23:48:20)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 2a792c2e287c7b3f782a3e70792c2b2c792d2f2f7c)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667188272941 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188272942 2022.10.30 23:51:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d9d7d18b838f88cfd0ddda8ec883dbdedcdfd0df8fdfd8)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2088          1667188272971 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667188272972 2022.10.30 23:51:12)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f8f6f0a8a3aea9edaaf8eca2abfef9feabfffdfdae)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667188421550 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188421551 2022.10.30 23:53:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a0f0e59580c0b4c535e590d4b00585d5f5c535c0c5c5b)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667188427577 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188427578 2022.10.30 23:53:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e9baedbab3bfb8ffe0edeabef8b3ebeeecefe0efbfefe8)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000044 55 10299         1667188447004 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188447005 2022.10.30 23:54:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c7c2c792939196d1cec3c490d69dc5c0c2c1cec191c1c6)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2149          1667188447036 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667188447037 2022.10.30 23:54:07)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code e6e3e6b5b3b0b7f3b4e6f2bcb5e0e7e0b5e1e3e3b0)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_22_15))(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10299         1667188449588 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667188449589 2022.10.30 23:54:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e9ecbabab3bfb8ffe0edeabef8b3ebeeecefe0efbfefe8)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(_range 26))(2(d_31_0))(2(_range 27))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 28))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 29))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 30))(1(_range 31))(0(_range 32))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 33))(2(_range 34))(1(_range 35))(0(_range 36))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(_range 37))(1(_range 38))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 39))(1(_range 40))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_95_64))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 41))(3(d_14_10))(0(_range 42))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 43 -1)
)
I 000050 55 2149          1667188449621 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667188449622 2022.10.30 23:54:09)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code f8fdaba8a3aea9edaaf8eca2abfef9feabfffdfdae)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_22_15))(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10281         1667189849777 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667189849778 2022.10.31 00:17:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 646b6c64333235726d606733753e666361626d62326265)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(d_95_64))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(d_95_64))(1(d_95_64))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 36))(1(_range 37))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 38))(3(d_14_10))(0(_range 39))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2149          1667189849827 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667189849828 2022.10.31 00:17:29)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 939c9b9cc3c5c286c19387c9c0959295c0949696c5)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_22_15))(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23))(3(d_4_0))(3(d_20_5))(3(d_23_21))(3(24)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(771)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10281         1667189867943 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667189867944 2022.10.31 00:17:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 510250520307004758555206400b535654575857075750)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(d_95_64))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(d_95_64))(1(d_95_64))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 36))(1(_range 37))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 38))(3(d_14_10))(0(_range 39))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000044 55 10281         1667189876344 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667189876345 2022.10.31 00:17:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 27212723737176312e232470367d252022212e21712126)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni(_code 20))(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni(_code 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni(_code 22))(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni(_code 23)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 24)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 25))(2(d_63_31))(2(d_95_64))(2(d_31_0))(2(_range 26))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 27))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 28))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 32))(2(_range 33))(1(_range 34))(0(_range 35))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(d_95_64))(1(d_95_64))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 36))(1(_range 37))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 38))(3(d_14_10))(0(_range 39))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 40 -1)
)
I 000050 55 2088          1667189876396 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667189876397 2022.10.31 00:17:56)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 56505655030007430456420c055057500551535300)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000050 55 2088          1667190036679 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667190036680 2022.10.31 00:20:36)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code 6f6e6d6f6a393e7a3d6f7b353c696e693c686a6a39)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
I 000044 55 10241         1667190044410 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667190044411 2022.10.31 00:20:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a5aaa5f2f3f3f4b3aca1a6f2b4ffa7a2a0a3aca3f3a3a4)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni)(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni)(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 21))(2(d_63_31))(2(d_95_64))(2(d_31_0))(2(_range 22))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 23))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 24))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 25))(1(_range 26))(0(_range 27))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 28))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(d_95_64))(1(d_95_64))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 32))(1(_range 33))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 34))(3(d_14_10))(0(_range 35))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 36 -1)
)
I 000050 55 2088          1667190044462 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667190044463 2022.10.31 00:20:44)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code d4dbd486838285c186d4c08e87d2d5d287d3d1d182)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
V 000044 55 10241         1667191951838 alu
(_unit VHDL(aluio 0 12(alu 0 24))
	(_version vef)
	(_time 1667191951839 2022.10.31 00:52:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 93c4c19cc3c5c2859a9790c482c9919496959a95c59592)
	(_ent
		(_time 1667173866829)
	)
	(_object
		(_gen(_int m -1 0 14 \16\ (_ent gms((i 16)))))
		(_gen(_int a -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int m_long -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int s -1 0 15 \32\ (_ent gms((i 32)))))
		(_gen(_int a_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_gen(_int s_long -1 0 16 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 18(_array -2((_dto i 127 i 0)))))
		(_port(_int inReg1 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg2 0 0 18(_ent(_in)(_param_in))))
		(_port(_int inReg3 0 0 18(_ent(_in)(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 19(_array -2((_dto i 24 i 0)))))
		(_port(_int insReg 1 0 19(_ent(_in)(_param_in))))
		(_port(_int outReg 0 0 20(_ent(_out)(_param_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 40(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 64(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 65(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 66(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 90(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 91(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 92(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1374 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1376 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1378 0 127(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 128(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1382 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1384 0 138(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1386 0 139(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1388 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1390 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1392 0 149(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1394 0 150(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1396 0 160(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1398 0 161(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13108 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13110 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13112 0 185(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13114 0 186(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13116 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13118 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13120 0 201(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13122 0 202(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13124 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13126 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13128 0 214(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13130 0 215(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13138 0 232(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13142 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13144 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13146 0 246(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13148 0 247(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13150 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13152 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13154 0 260(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13156 0 261(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13158 0 263(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13162 0 273(_array -2((_dto i 15 i 0)))))
		(_sig(_int tempOut_half 55 0 273(_arch(_uni(_code 19))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13164 0 274(_array -2((_dto i 31 i 0)))))
		(_sig(_int Tempout 56 0 274(_arch(_uni)(_param_in))))
		(_sig(_int t32 56 0 274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13166 0 275(_array -2((_dto i 63 i 0)))))
		(_sig(_int Tempout_L 57 0 275(_arch(_uni)(_param_in))))
		(_sig(_int t64 57 0 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13168 0 276(_array -2((_dto i 127 i 0)))))
		(_sig(_int tempFull 58 0 276(_arch(_uni(_code 20)))))
		(_sig(_int signOp -2 0 277(_arch(_uni((i 3)))(_param_in))))
		(_sig(_int noSignOp -2 0 278(_arch(_uni((i 2)))(_param_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13170 0 281(_array -2((_dto i 15 i 0)))))
		(_var(_int t_half 59 0 281(_prcs 0)))
		(_var(_int oT_half 59 0 281(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13172 0 282(_array -2((_dto i 31 i 0)))))
		(_var(_int t 60 0 282(_prcs 0)))
		(_var(_int oT 60 0 282(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13174 0 283(_array -2((_dto i 63 i 0)))))
		(_var(_int t_long 61 0 283(_prcs 0)))
		(_var(_int oT_long 61 0 283(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13176 0 286(_array -2((_dto i 127 i 0)))))
		(_var(_int oT_full 62 0 286(_prcs 0)))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_simple)(_trgt(4(d_127_112))(4(d_111_96))(4(d_95_80))(4(d_79_64))(4(d_63_48))(4(d_47_32))(4(d_31_16))(4(d_15_0))(4(d_127_64))(4(d_63_0))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(4)(5)(6)(7)(8)(9))(_sens(3))(_mon)(_read(0)(1)(2(_range 21))(2(d_63_31))(2(d_95_64))(2(d_31_0))(2(_range 22))(2(d_127_96))(2(d_95_80))(2(d_63_48))(2(_range 23))(2(d_111_96))(2(d_79_64))(2(d_47_32))(2(d_15_0))(5)(6)(8)(11)(12)))))
		)
		(_subprogram
			(_int mult 1 0 26(_arch(_proc)))
			(_int mult_long 2 0 38(_arch(_proc)))
			(_int add 3 0 50(_arch(_proc)))
			(_int add_half 4 0 63(_arch(_proc)))
			(_int add_long 5 0 77(_arch(_proc)))
			(_int sub_half 6 0 89(_arch(_proc)))
			(_int sub 7 0 101(_arch(_proc)))
			(_int sub_long 8 0 114(_arch(_proc)))
			(_int sat_half 9 0 127(_arch(_proc)))
			(_int sat_int 10 0 138(_arch(_proc)))
			(_int sat_long 11 0 149(_arch(_proc)))
			(_int load 12 0 160(_arch(_proc)))
			(_int clzw 13 0 185(_arch(_proc)))
			(_int maxws 14 0 201(_arch(_proc)))
			(_int minws 15 0 214(_arch(_proc)))
			(_int MLHCU 16 0 230(_arch(_proc)))
			(_int PCNTW 17 0 246(_arch(_proc)))
			(_int ROTW 18 0 260(_arch(_proc)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_part (2(d_15_0))(1(d_15_0))(0(_range 24))(2(d_47_32))(1(d_47_32))(0(d_63_32))(2(d_79_64))(1(d_79_64))(0(d_95_64))(2(d_111_96))(1(d_111_96))(0(d_127_96))(2(_range 25))(1(_range 26))(0(_range 27))(2(d_63_48))(1(d_63_48))(2(d_95_80))(1(d_95_80))(2(d_127_96))(1(d_127_96))(0(_range 28))(2(_range 29))(1(_range 30))(0(_range 31))(2(d_31_0))(1(d_31_0))(0(d_63_0))(2(d_95_64))(1(d_95_64))(0(d_127_64))(2(d_63_31))(1(d_63_31))(2(_range 32))(1(_range 33))(0(d_31_0))(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(1(d_63_32))(1(d_31_16))(1(d_127_112))(0(d_15_0))(0(d_47_32))(0(d_79_64))(0(d_111_96))(0(_range 34))(3(d_14_10))(0(_range 35))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(771)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . alu 36 -1)
)
V 000050 55 2088          1667191951887 testbench
(_unit VHDL(alu_tb 0 8(testbench 0 11))
	(_version vef)
	(_time 1667191951888 2022.10.31 00:52:31)
	(_source(\../src/ALU-tb.vhd\))
	(_parameters tan)
	(_code c2959097939493d790c2d69891c4c3c491c5c7c794)
	(_ent
		(_time 1666708330144)
	)
	(_inst uut 0 18(_ent . aluIO)
		(_port
			((inReg1)(ir1))
			((inReg2)(ir2))
			((inReg3)(ir3))
			((insReg)(insR))
			((outReg)(oReg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_sig(_int ir1 0 0 13(_arch(_uni))))
		(_sig(_int ir2 0 0 13(_arch(_uni))))
		(_sig(_int ir3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int insR 1 0 14(_arch(_uni))))
		(_sig(_int oReg 0 0 16(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(0(d_127_96)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(0(d_95_64)))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(0(d_63_32)))(_mon))))
			(line__28(_arch 3 0 28(_assignment(_trgt(0(d_31_0)))(_mon))))
			(line__30(_arch 4 0 30(_assignment(_trgt(1(d_127_96)))(_mon))))
			(line__31(_arch 5 0 31(_assignment(_trgt(1(d_95_64)))(_mon))))
			(line__32(_arch 6 0 32(_assignment(_trgt(1(d_63_32)))(_mon))))
			(line__33(_arch 7 0 33(_assignment(_trgt(1(d_31_0)))(_mon))))
			(line__35(_arch 8 0 35(_assignment(_trgt(2(d_127_96)))(_mon))))
			(line__36(_arch 9 0 36(_assignment(_trgt(2(d_95_64)))(_mon))))
			(line__37(_arch 10 0 37(_assignment(_trgt(2(d_63_32)))(_mon))))
			(line__38(_arch 11 0 38(_assignment(_trgt(2(d_31_0)))(_mon))))
			(line__40(_arch 12 0 40(_prcs(_wait_for)(_trgt(3(d_5_0))(3(d_9_5))(3(d_14_10))(3(d_19_15))(3(d_22_20))(3(d_24_23)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . testbench 13 -1)
)
