Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: top_cordic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_cordic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_cordic"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : top_cordic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/MODSCALE_16.v" into library work
Parsing module <MODSCALE_16>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/ITERCOUNTER_16.v" into library work
Parsing module <ITERCOUNTER_16>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/ATAN_ROM_16.v" into library work
Parsing module <ATAN_ROM_16>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic_control.v" into library work
Parsing module <cordic_control>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v" into library work
Parsing module <cordic_calc>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic.v" into library work
Parsing module <cordic>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v" into library work
Parsing module <top_cordic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_cordic>.

Elaborating module <cordic>.

Elaborating module <cordic_calc>.

Elaborating module <ATAN_ROM_16>.
Reading initialization file \"../../simdata/atanLUTd16.hex\".

Elaborating module <ITERCOUNTER_16>.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/ITERCOUNTER_16.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <MODSCALE_16>.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/MODSCALE_16.v" Line 38: Result of 19-bit expression is truncated to fit in 16-bit target.

Elaborating module <cordic_control>.
WARNING:HDLCompiler:1127 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v" Line 76: Assignment to mod ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_cordic>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v".
        IDLE = 4'b0000
        RUN_CORDIC = 4'b0001
INFO:Xst:3210 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/top_cordic.v" line 68: Output port <mod> of the instance <cordic_1> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <sel_in>.
    Found 16-bit register for signal <phase1>.
    Found 16-bit register for signal <phase2>.
    Found 16-bit register for signal <phase3>.
    Found 16-bit register for signal <phase4>.
    Found 1-bit register for signal <state>.
    Found 3-bit adder for signal <sel_in[2]_GND_1_o_add_18_OUT> created at line 119.
    Found 16-bit 4-to-1 multiplexer for signal <_n0106> created at line 54.
    Found 16-bit 4-to-1 multiplexer for signal <_n0108> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <top_cordic> synthesized.

Synthesizing Unit <cordic>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic.v".
    Summary:
	no macro.
Unit <cordic> synthesized.

Synthesizing Unit <cordic_calc>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic_calc.v".
    Found 18-bit register for signal <yr>.
    Found 19-bit register for signal <zr>.
    Found 16-bit register for signal <xini>.
    Found 16-bit register for signal <yini>.
    Found 18-bit register for signal <xr>.
    Found 18-bit subtractor for signal <x[15]_unary_minus_2_OUT> created at line 82.
    Found 18-bit subtractor for signal <xr[17]_yr[17]_sub_7_OUT> created at line 90.
    Found 18-bit subtractor for signal <yr[17]_xr[17]_sub_10_OUT> created at line 91.
    Found 19-bit subtractor for signal <zr[18]_GND_3_o_sub_15_OUT> created at line 92.
    Found 19-bit subtractor for signal <PWR_3_o_zr[18]_sub_37_OUT> created at line 114.
    Found 19-bit subtractor for signal <GND_3_o_zr[18]_sub_38_OUT> created at line 114.
    Found 18-bit adder for signal <xr[17]_yr[17]_add_4_OUT> created at line 90.
    Found 18-bit adder for signal <yr[17]_xr[17]_add_11_OUT> created at line 91.
    Found 19-bit adder for signal <zr[18]_GND_3_o_add_13_OUT> created at line 92.
    Found 18-bit shifter arithmetic right for signal <n0088> created at line 90
    Found 18-bit shifter arithmetic right for signal <n0091> created at line 91
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <cordic_calc> synthesized.

Synthesizing Unit <ATAN_ROM_16>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/ATAN_ROM_16.v".
        ROMSIZE = 16
        ATANLUT_FILENAME = "../../simdata/atanLUTd16.hex"
WARNING:Xst:2999 - Signal 'atanLUT', unconnected in block 'ATAN_ROM_16', is tied to its initial value.
    Found 16x16-bit single-port Read Only RAM <Mram_atanLUT> for signal <atanLUT>.
    Summary:
	inferred   1 RAM(s).
Unit <ATAN_ROM_16> synthesized.

Synthesizing Unit <ITERCOUNTER_16>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/ITERCOUNTER_16.v".
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_5_o_add_1_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <ITERCOUNTER_16> synthesized.

Synthesizing Unit <MODSCALE_16>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/MODSCALE_16.v".
        CORDIC_SCALE_FACTOR = 32'b00000000000000000000001001101110
    Found 18x11-bit multiplier for signal <n0002> created at line 38.
    Summary:
	inferred   1 Multiplier(s).
Unit <MODSCALE_16> synthesized.

Synthesizing Unit <cordic_control>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/cordic_control.v".
        ST_IDLE = 1'b0
        ST_RUN = 1'b1
    Found 1-bit register for signal <state>.
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter[4]_GND_9_o_add_2_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <cordic_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x16-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 18x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 18-bit addsub                                         : 2
 19-bit addsub                                         : 1
 19-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 2
 16-bit register                                       : 6
 18-bit register                                       : 2
 19-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 4-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 5
 19-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 18-bit shifter arithmetic right                       : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <MODSCALE_1> is unconnected in block <cordic_calc_1>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <xini_0> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_1> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_2> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_3> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_4> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_5> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_6> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_7> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_8> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_9> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_10> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_11> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_12> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_13> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <xini_14> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_0> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_1> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_2> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_3> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_4> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_5> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_6> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_7> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_8> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_9> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_10> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_11> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_12> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_13> of sequential type is unconnected in block <cordic_calc_1>.
WARNING:Xst:2677 - Node <yini_14> of sequential type is unconnected in block <cordic_calc_1>.

Synthesizing (advanced) Unit <ATAN_ROM_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_atanLUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ATAN_ROM_16> synthesized (advanced).

Synthesizing (advanced) Unit <ITERCOUNTER_16>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ITERCOUNTER_16> synthesized (advanced).

Synthesizing (advanced) Unit <cordic_calc>.
The following registers are absorbed into accumulator <yr>: 1 register on signal <yr>.
The following registers are absorbed into accumulator <zr>: 1 register on signal <zr>.
	Adder/Subtractor <Mmux_xr[17]_x[15]_mux_16_OUT_rs> in block <cordic_calc> and  <MODSCALE_1/Mmult_n0002> in block <cordic_calc> are combined into a MULT with pre-adder <MODSCALE_1/Mmult_n00021>.
	The following registers are also absorbed by the MULT with pre-adder: <xr> in block <cordic_calc>.
Unit <cordic_calc> synthesized (advanced).

Synthesizing (advanced) Unit <cordic_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <cordic_control> synthesized (advanced).

Synthesizing (advanced) Unit <top_cordic>.
The following registers are absorbed into counter <sel_in>: 1 register on signal <sel_in>.
Unit <top_cordic> synthesized (advanced).
WARNING:Xst:2677 - Node <xini_0> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_1> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_2> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_3> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_4> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_5> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_6> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_7> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_8> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_9> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_10> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_11> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_12> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_13> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <xini_14> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_0> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_1> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_2> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_3> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_4> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_5> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_6> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_7> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_8> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_9> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_10> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_11> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_12> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_13> of sequential type is unconnected in block <cordic_calc>.
WARNING:Xst:2677 - Node <yini_14> of sequential type is unconnected in block <cordic_calc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x16-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 1
 11x18-to-29-bit Mult with pre-adder                   : 1
# Adders/Subtractors                                   : 2
 18-bit addsub                                         : 1
 19-bit subtractor                                     : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 18-bit updown loadable accumulator                    : 1
 19-bit updown accumulator                             : 1
# Registers                                            : 86
 Flip-Flops                                            : 86
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 19
 16-bit 4-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 18-bit shifter arithmetic right                       : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_cordic> ...

Optimizing unit <cordic_calc> ...

Optimizing unit <cordic_control> ...
WARNING:Xst:2677 - Node <cordic_1/cordic_calc_1/MODSCALE_1/Mmult_n00021> of sequential type is unconnected in block <top_cordic>.
WARNING:Xst:1710 - FF/Latch <cordic_1/cordic_control_1/counter_4> (without init value) has a constant value of 0 in block <top_cordic>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_cordic, actual ratio is 1.
FlipFlop cordic_1/cordic_calc_1/ITERCOUNTER_1/count_0 has been replicated 3 time(s)
FlipFlop cordic_1/cordic_calc_1/ITERCOUNTER_1/count_1 has been replicated 4 time(s)
FlipFlop cordic_1/cordic_calc_1/ITERCOUNTER_1/count_2 has been replicated 2 time(s)
FlipFlop cordic_1/cordic_calc_1/ITERCOUNTER_1/count_3 has been replicated 2 time(s)
FlipFlop cordic_1/cordic_calc_1/yr_17 has been replicated 2 time(s)
FlipFlop sel_in_0 has been replicated 5 time(s)
FlipFlop sel_in_1 has been replicated 4 time(s)
FlipFlop sel_in_2 has been replicated 3 time(s)
FlipFlop state has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_cordic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 486
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 1
#      LUT2                        : 18
#      LUT3                        : 62
#      LUT4                        : 27
#      LUT5                        : 37
#      LUT6                        : 167
#      MUXCY                       : 70
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 160
#      FD                          : 4
#      FDR                         : 9
#      FDRE                        : 147
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 194
#      IBUF                        : 130
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  54576     0%  
 Number of Slice LUTs:                  326  out of  27288     1%  
    Number used as Logic:               326  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    376
   Number with an unused Flip Flop:     216  out of    376    57%  
   Number with an unused LUT:            50  out of    376    13%  
   Number of fully used LUT-FF pairs:   110  out of    376    29%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                         195
 Number of bonded IOBs:                 195  out of    296    65%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 160   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.888ns (Maximum Frequency: 204.587MHz)
   Minimum input arrival time before clock: 6.019ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.888ns (frequency: 204.587MHz)
  Total number of paths / destination ports: 21637 / 350
-------------------------------------------------------------------------
Delay:               4.888ns (Levels of Logic = 15)
  Source:            cordic_1/cordic_calc_1/yr_11 (FF)
  Destination:       cordic_1/cordic_calc_1/xr_17 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: cordic_1/cordic_calc_1/yr_11 to cordic_1/cordic_calc_1/xr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.221  cordic_1/cordic_calc_1/yr_11 (cordic_1/cordic_calc_1/yr_11)
     LUT6:I0->O            2   0.203   0.617  cordic_1/cordic_calc_1/Sh471 (cordic_1/cordic_calc_1/Sh47)
     LUT3:I2->O            1   0.205   0.580  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_B16_SW0 (N38)
     LUT6:I5->O            1   0.205   0.580  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_B16 (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_B<7>)
     LUT6:I5->O            1   0.205   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_lut<7> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_lut<7>)
     MUXCY:S->O            1   0.172   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<7> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<8> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<9> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<10> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<11> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<12> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<13> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<14> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<15> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<16> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<16>)
     XORCY:CI->O           1   0.180   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_xor<17> (cordic_1/cordic_calc_1/xr[17]_x[15]_mux_16_OUT<17>)
     FDRE:D                    0.102          cordic_1/cordic_calc_1/xr_17
    ----------------------------------------
    Total                      4.888ns (1.890ns logic, 2.998ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 5634 / 352
-------------------------------------------------------------------------
Offset:              6.019ns (Levels of Logic = 21)
  Source:            enable (PAD)
  Destination:       cordic_1/cordic_calc_1/xr_17 (FF)
  Destination Clock: clock rising

  Data Path: enable to cordic_1/cordic_calc_1/xr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.750  enable_IBUF (enable_IBUF)
     LUT5:I0->O            7   0.203   1.118  start_cordic1_1 (start_cordic1)
     LUT6:I1->O            1   0.203   0.580  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_B10 (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_B<1>)
     LUT6:I5->O            1   0.205   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_lut<1> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<1> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<2> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<3> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<4> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<5> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<6> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<7> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<8> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<9> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<10> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<11> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<12> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<13> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<14> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<15> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<16> (cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_cy<16>)
     XORCY:CI->O           1   0.180   0.000  cordic_1/cordic_calc_1/Mmux_xr[17]_x[15]_mux_16_OUT_rs_xor<17> (cordic_1/cordic_calc_1/xr[17]_x[15]_mux_16_OUT<17>)
     FDRE:D                    0.102          cordic_1/cordic_calc_1/xr_17
    ----------------------------------------
    Total                      6.019ns (2.572ns logic, 3.447ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            phase1_15 (FF)
  Destination:       phase1<15> (PAD)
  Source Clock:      clock rising

  Data Path: phase1_15 to phase1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  phase1_15 (phase1_15)
     OBUF:I->O                 2.571          phase1_15_OBUF (phase1<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.888|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.20 secs
 
--> 


Total memory usage is 385968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    3 (   0 filtered)

