Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr 17 12:13:19 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  301        0.176        0.000                      0                  301        3.020        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.960        0.000                      0                  301        0.176        0.000                      0                  301        3.020        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.056ns (26.351%)  route 2.951ns (73.649%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.862     5.936    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/Q
                         net (fo=11, routed)          0.986     7.377    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.150     7.527 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2/O
                         net (fo=4, routed)           1.142     8.669    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.326     8.995 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_2/O
                         net (fo=3, routed)           0.824     9.819    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_2_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124     9.943 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[2]_i_1/O
                         net (fo=1, routed)           0.000     9.943    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[2]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.682    13.446    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[2]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.029    13.903    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[2]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.084ns (26.862%)  route 2.951ns (73.138%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.862     5.936    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/Q
                         net (fo=11, routed)          0.986     7.377    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.150     7.527 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2/O
                         net (fo=4, routed)           1.142     8.669    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.326     8.995 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_2/O
                         net (fo=3, routed)           0.824     9.819    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_2_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.152     9.971 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[3]_i_1/O
                         net (fo=1, routed)           0.000     9.971    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[3]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.682    13.446    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075    13.949    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.308ns (33.783%)  route 2.564ns (66.217%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.862     5.936    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/Q
                         net (fo=11, routed)          0.986     7.377    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.150     7.527 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2/O
                         net (fo=4, routed)           0.894     8.422    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[0]_i_2_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I2_O)        0.354     8.776 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[2]_i_3/O
                         net (fo=1, routed)           0.684     9.459    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[2]_i_3_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I1_O)        0.348     9.807 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[2]_i_1/O
                         net (fo=1, routed)           0.000     9.807    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[2]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.681    13.445    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[2]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    13.910    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.202ns (31.295%)  route 2.639ns (68.705%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419     6.353 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/Q
                         net (fo=11, routed)          0.859     7.211    design_1_i/uart_top_0/inst/UART_RX_INST/wBufferNext
    SLICE_X110Y88        LUT5 (Prop_lut5_I0_O)        0.327     7.538 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3/O
                         net (fo=3, routed)           1.033     8.571    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I0_O)        0.332     8.903 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2/O
                         net (fo=5, routed)           0.748     9.651    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2_n_0
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     9.775 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[1]_i_1/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[1]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[1]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.077    13.912    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[1]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.202ns (31.319%)  route 2.636ns (68.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419     6.353 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/Q
                         net (fo=11, routed)          0.859     7.211    design_1_i/uart_top_0/inst/UART_RX_INST/wBufferNext
    SLICE_X110Y88        LUT5 (Prop_lut5_I0_O)        0.327     7.538 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3/O
                         net (fo=3, routed)           1.033     8.571    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I0_O)        0.332     8.903 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2/O
                         net (fo=5, routed)           0.745     9.648    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2_n_0
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     9.772 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[7]_i_1/O
                         net (fo=1, routed)           0.000     9.772    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[7]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[7]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.081    13.916    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[7]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.228ns (31.757%)  route 2.639ns (68.243%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419     6.353 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/Q
                         net (fo=11, routed)          0.859     7.211    design_1_i/uart_top_0/inst/UART_RX_INST/wBufferNext
    SLICE_X110Y88        LUT5 (Prop_lut5_I0_O)        0.327     7.538 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3/O
                         net (fo=3, routed)           1.033     8.571    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I0_O)        0.332     8.903 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2/O
                         net (fo=5, routed)           0.748     9.651    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2_n_0
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.150     9.801 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[6]_i_1/O
                         net (fo=1, routed)           0.000     9.801    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[6]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[6]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.118    13.953    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[6]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.228ns (31.781%)  route 2.636ns (68.219%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419     6.353 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/Q
                         net (fo=11, routed)          0.859     7.211    design_1_i/uart_top_0/inst/UART_RX_INST/wBufferNext
    SLICE_X110Y88        LUT5 (Prop_lut5_I0_O)        0.327     7.538 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3/O
                         net (fo=3, routed)           1.033     8.571    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I0_O)        0.332     8.903 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2/O
                         net (fo=5, routed)           0.745     9.648    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]_i_2_n_0
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.150     9.798 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[8]_i_1/O
                         net (fo=1, routed)           0.000     9.798    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[8]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[8]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.118    13.953    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[8]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.842ns (26.307%)  route 2.359ns (73.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419     6.353 f  design_1_i/uart_top_0/inst/rCnt_reg[2]/Q
                         net (fo=17, routed)          1.011     7.364    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[2]
    SLICE_X110Y84        LUT3 (Prop_lut3_I2_O)        0.299     7.663 f  design_1_i/uart_top_0/inst/rCnt[4]_i_3/O
                         net (fo=4, routed)           0.969     8.632    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     8.756 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.378     9.134    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.677    13.441    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X108Y84        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.312    design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.842ns (26.307%)  route 2.359ns (73.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419     6.353 f  design_1_i/uart_top_0/inst/rCnt_reg[2]/Q
                         net (fo=17, routed)          1.011     7.364    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[2]
    SLICE_X110Y84        LUT3 (Prop_lut3_I2_O)        0.299     7.663 f  design_1_i/uart_top_0/inst/rCnt[4]_i_3/O
                         net (fo=4, routed)           0.969     8.632    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     8.756 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.378     9.134    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.677    13.441    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X108Y84        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.312    design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.842ns (26.307%)  route 2.359ns (73.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.860     5.934    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419     6.353 f  design_1_i/uart_top_0/inst/rCnt_reg[2]/Q
                         net (fo=17, routed)          1.011     7.364    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[2]
    SLICE_X110Y84        LUT3 (Prop_lut3_I2_O)        0.299     7.663 f  design_1_i/uart_top_0/inst/rCnt[4]_i_3/O
                         net (fo=4, routed)           0.969     8.632    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     8.756 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.378     9.134    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.677    13.441    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y84        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X108Y84        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.312    design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  4.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.632     1.718    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[7]/Q
                         net (fo=2, routed)           0.119     1.978    design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent[7]
    SLICE_X109Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.900     2.242    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X109Y86        FDRE (Hold_fdre_C_D)         0.070     1.802    design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.631     1.717    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y85        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[1]/Q
                         net (fo=2, routed)           0.126     2.007    design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent[1]
    SLICE_X111Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.245    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X111Y86        FDRE (Hold_fdre_C_D)         0.070     1.825    design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.632     1.718    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/Q
                         net (fo=1, routed)           0.103     1.962    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[2]
    SLICE_X111Y83        LUT5 (Prop_lut5_I4_O)        0.045     2.007 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X111Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.901     2.243    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.512     1.731    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.092     1.823    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.778%)  route 0.144ns (43.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.631     1.717    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=15, routed)          0.144     2.002    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X112Y83        LUT3 (Prop_lut3_I2_O)        0.048     2.050 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[0]_i_1_n_0
    SLICE_X112Y83        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.901     2.243    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X112Y83        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                         clock pessimism             -0.512     1.731    
    SLICE_X112Y83        FDSE (Hold_fdse_C_D)         0.133     1.864    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.041%)  route 0.140ns (42.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.631     1.717    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/Q
                         net (fo=1, routed)           0.140     1.998    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[2]
    SLICE_X111Y84        LUT6 (Prop_lut6_I0_O)        0.045     2.043 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    design_1_i/uart_top_0/inst/p_0_in[2]
    SLICE_X111Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.902     2.244    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                         clock pessimism             -0.490     1.754    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.092     1.846    design_1_i/uart_top_0/inst/rTxByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.661%)  route 0.163ns (46.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.628     1.714    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/Q
                         net (fo=6, routed)           0.163     2.018    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[1]
    SLICE_X112Y80        LUT5 (Prop_lut5_I2_O)        0.048     2.066 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.066    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[3]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.898     2.240    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X112Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X112Y80        FDRE (Hold_fdre_C_D)         0.131     1.859    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.632     1.718    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X112Y84        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/Q
                         net (fo=1, routed)           0.105     1.987    design_1_i/uart_top_0/inst/UART_TX_INST/in7[5]
    SLICE_X113Y83        LUT5 (Prop_lut5_I1_O)        0.045     2.032 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1_n_0
    SLICE_X113Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.901     2.243    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X113Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
                         clock pessimism             -0.512     1.731    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.091     1.822    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.349%)  route 0.177ns (55.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.632     1.718    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_7/Q
                         net (fo=1, routed)           0.177     2.036    design_1_i/uart_top_0/inst/rBuffer_reg_r_7_n_0
    SLICE_X106Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.899     2.241    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/C
                         clock pessimism             -0.490     1.751    
    SLICE_X106Y84        FDRE (Hold_fdre_C_D)         0.071     1.822    design_1_i/uart_top_0/inst/rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.263%)  route 0.163ns (46.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.628     1.714    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/Q
                         net (fo=6, routed)           0.163     2.018    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[1]
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.045     2.063 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.063    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[2]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.898     2.240    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X112Y80        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[2]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X112Y80        FDRE (Hold_fdre_C_D)         0.120     1.848    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.026%)  route 0.135ns (41.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.631     1.717    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/Q
                         net (fo=4, routed)           0.135     1.993    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.038 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.038    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.900     2.242    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X110Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092     1.822    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y81   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y83   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y83   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X107Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y85   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y86   design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK



