
FAC Firmware V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b64  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003c24  08003c24  00004c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c5c  08003c5c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003c5c  08003c5c  00004c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c64  08003c64  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c64  08003c64  00004c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c68  08003c68  00004c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003c6c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001624  20000010  08003c78  00005010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001634  08003c78  00005634  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028a18  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c94  00000000  00000000  0002da4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001a659  00000000  00000000  000336e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001608  00000000  00000000  0004dd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000029c3  00000000  00000000  0004f348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d797  00000000  00000000  00051d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000334c7  00000000  00000000  0006f4a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f856  00000000  00000000  000a2969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001421bf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c34  00000000  00000000  00142204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  00145e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c0c 	.word	0x08003c0c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003c0c 	.word	0x08003c0c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8d8 	bl	8000490 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8d3 	bl	8000490 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzsi2>:
 8000454:	211c      	movs	r1, #28
 8000456:	2301      	movs	r3, #1
 8000458:	041b      	lsls	r3, r3, #16
 800045a:	4298      	cmp	r0, r3
 800045c:	d301      	bcc.n	8000462 <__clzsi2+0xe>
 800045e:	0c00      	lsrs	r0, r0, #16
 8000460:	3910      	subs	r1, #16
 8000462:	0a1b      	lsrs	r3, r3, #8
 8000464:	4298      	cmp	r0, r3
 8000466:	d301      	bcc.n	800046c <__clzsi2+0x18>
 8000468:	0a00      	lsrs	r0, r0, #8
 800046a:	3908      	subs	r1, #8
 800046c:	091b      	lsrs	r3, r3, #4
 800046e:	4298      	cmp	r0, r3
 8000470:	d301      	bcc.n	8000476 <__clzsi2+0x22>
 8000472:	0900      	lsrs	r0, r0, #4
 8000474:	3904      	subs	r1, #4
 8000476:	a202      	add	r2, pc, #8	@ (adr r2, 8000480 <__clzsi2+0x2c>)
 8000478:	5c10      	ldrb	r0, [r2, r0]
 800047a:	1840      	adds	r0, r0, r1
 800047c:	4770      	bx	lr
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	02020304 	.word	0x02020304
 8000484:	01010101 	.word	0x01010101
	...

08000490 <__clzdi2>:
 8000490:	b510      	push	{r4, lr}
 8000492:	2900      	cmp	r1, #0
 8000494:	d103      	bne.n	800049e <__clzdi2+0xe>
 8000496:	f7ff ffdd 	bl	8000454 <__clzsi2>
 800049a:	3020      	adds	r0, #32
 800049c:	e002      	b.n	80004a4 <__clzdi2+0x14>
 800049e:	0008      	movs	r0, r1
 80004a0:	f7ff ffd8 	bl	8000454 <__clzsi2>
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <FAC_adc_Init>:

/**
 * @brief 	Initialize the ADC module
 * @retval 	Status of the initialization in HAL_StatusTypeDef form
 */
HAL_StatusTypeDef FAC_adc_Init() {
 80004a8:	b510      	push	{r4, lr}
	HAL_StatusTypeDef EndState = HAL_OK;
	/* write the code here - START */
	HAL_Delay(100);	// wait some time to allow the power supply to stabilize its output
 80004aa:	2064      	movs	r0, #100	@ 0x64
 80004ac:	f001 f8b2 	bl	8001614 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc);
 80004b0:	4c14      	ldr	r4, [pc, #80]	@ (8000504 <FAC_adc_Init+0x5c>)
 80004b2:	0020      	movs	r0, r4
 80004b4:	f001 faec 	bl	8001a90 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 80004b8:	2032      	movs	r0, #50	@ 0x32
 80004ba:	f001 f8ab 	bl	8001614 <HAL_Delay>
	EndState = HAL_ADC_Start_DMA(&hadc, ADC_values, 2);
 80004be:	2202      	movs	r2, #2
 80004c0:	0020      	movs	r0, r4
 80004c2:	4911      	ldr	r1, [pc, #68]	@ (8000508 <FAC_adc_Init+0x60>)
 80004c4:	f001 f9b6 	bl	8001834 <HAL_ADC_Start_DMA>

	adc.uVref = ADC_VREF;	// vref of 3.3V = 3300000uV
 80004c8:	4a10      	ldr	r2, [pc, #64]	@ (800050c <FAC_adc_Init+0x64>)
 80004ca:	4b11      	ldr	r3, [pc, #68]	@ (8000510 <FAC_adc_Init+0x68>)
 80004cc:	6053      	str	r3, [r2, #4]
	adc.resolution = 2;
 80004ce:	2302      	movs	r3, #2
 80004d0:	8013      	strh	r3, [r2, #0]
	switch (hadc.Init.Resolution) {
 80004d2:	68a3      	ldr	r3, [r4, #8]
 80004d4:	2b10      	cmp	r3, #16
 80004d6:	d011      	beq.n	80004fc <FAC_adc_Init+0x54>
 80004d8:	d807      	bhi.n	80004ea <FAC_adc_Init+0x42>
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d00a      	beq.n	80004f4 <FAC_adc_Init+0x4c>
 80004de:	2b08      	cmp	r3, #8
 80004e0:	d107      	bne.n	80004f2 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_12B:
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
			break;
		case ADC_RESOLUTION_10B:
			adc.resolution <<= 10-1;
 80004e2:	2380      	movs	r3, #128	@ 0x80
 80004e4:	00db      	lsls	r3, r3, #3
 80004e6:	8013      	strh	r3, [r2, #0]
			break;
 80004e8:	e003      	b.n	80004f2 <FAC_adc_Init+0x4a>
	switch (hadc.Init.Resolution) {
 80004ea:	2b18      	cmp	r3, #24
 80004ec:	d101      	bne.n	80004f2 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_8B:
			adc.resolution <<= 8-1;
			break;
		case ADC_RESOLUTION_6B:
			adc.resolution <<= 6-1;
 80004ee:	2340      	movs	r3, #64	@ 0x40
 80004f0:	8013      	strh	r3, [r2, #0]
			break;
	}

	/* write the code here - END */
	return EndState;
}
 80004f2:	bd10      	pop	{r4, pc}
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
 80004f4:	2380      	movs	r3, #128	@ 0x80
 80004f6:	015b      	lsls	r3, r3, #5
 80004f8:	8013      	strh	r3, [r2, #0]
			break;
 80004fa:	e7fa      	b.n	80004f2 <FAC_adc_Init+0x4a>
			adc.resolution <<= 8-1;
 80004fc:	2380      	movs	r3, #128	@ 0x80
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	8013      	strh	r3, [r2, #0]
			break;
 8000502:	e7f6      	b.n	80004f2 <FAC_adc_Init+0x4a>
 8000504:	200010a8 	.word	0x200010a8
 8000508:	2000002c 	.word	0x2000002c
 800050c:	20000030 	.word	0x20000030
 8000510:	00325aa0 	.word	0x00325aa0

08000514 <FAC_app_init>:
		case FAC_STATE_LIMIT:
			break;
	}
}

void FAC_app_init() {
 8000514:	b510      	push	{r4, lr}
	/* ALL INIT CODE HERE */
	FAC_adc_Init();
 8000516:	f7ff ffc7 	bl	80004a8 <FAC_adc_Init>
	FAC_motor_Init();
 800051a:	f000 f88f 	bl	800063c <FAC_motor_Init>
	FAC_battery_init();
 800051e:	f000 f819 	bl	8000554 <FAC_battery_init>
	FAC_std_reciever_init(RECEIVER_TYPE_PWM);
 8000522:	2000      	movs	r0, #0
 8000524:	f000 faba 	bl	8000a9c <FAC_std_reciever_init>

	fac_application.battery_voltage = 0;
	fac_application.current_state = 0;
}
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <map_uint32>:
/**
 * @brief 	change the range of a variable from one to another
 * @visibility everywhere
 * @retval 	return the value in the new range
 */
uint32_t map_uint32(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 800052c:	b570      	push	{r4, r5, r6, lr}
 800052e:	000e      	movs	r6, r1
 8000530:	0014      	movs	r4, r2
 8000532:	001d      	movs	r5, r3
	if(x > in_max) x = in_max;
 8000534:	4290      	cmp	r0, r2
 8000536:	d900      	bls.n	800053a <map_uint32+0xe>
 8000538:	0010      	movs	r0, r2
    // Cast to uint64_t to avoid overflow during the calculation
    return (uint32_t)(((uint64_t)(x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 800053a:	9b04      	ldr	r3, [sp, #16]
 800053c:	1b80      	subs	r0, r0, r6
 800053e:	1b5a      	subs	r2, r3, r5
 8000540:	2100      	movs	r1, #0
 8000542:	2300      	movs	r3, #0
 8000544:	f7ff fe8c 	bl	8000260 <__aeabi_lmul>
 8000548:	1ba2      	subs	r2, r4, r6
 800054a:	2300      	movs	r3, #0
 800054c:	f7ff fe68 	bl	8000220 <__aeabi_uldivmod>
 8000550:	1828      	adds	r0, r5, r0
}
 8000552:	bd70      	pop	{r4, r5, r6, pc}

08000554 <FAC_battery_init>:
/**
 * @brief	Initialize the values of the battery struct
 */
void FAC_battery_init() {
	battery.type = BATTERY_TYPE_USB;
	battery.voltage = 0;
 8000554:	2200      	movs	r2, #0
 8000556:	4b03      	ldr	r3, [pc, #12]	@ (8000564 <FAC_battery_init+0x10>)
 8000558:	601a      	str	r2, [r3, #0]
	battery.type = BATTERY_TYPE_USB;
 800055a:	809a      	strh	r2, [r3, #4]
	battery.single_cell_voltage = 0;
	battery.low_battery_state = FALSE;
	battery.cut_off_state = FALSE;
 800055c:	719a      	strb	r2, [r3, #6]
	battery.voltage_divider_ratio = 7692;
 800055e:	4a02      	ldr	r2, [pc, #8]	@ (8000568 <FAC_battery_init+0x14>)
 8000560:	811a      	strh	r2, [r3, #8]
}
 8000562:	4770      	bx	lr
 8000564:	20000038 	.word	0x20000038
 8000568:	00001e0c 	.word	0x00001e0c

0800056c <FAC_motor_set_speed_direction>:
/**
 * @brief 			Set the values of speed and direction of a specified motor
 * @visibility 		Visible everywhere
 * @note 			The values will directly be applied with this function
 */
void FAC_motor_set_speed_direction(uint8_t motorNumber, uint8_t dir, uint16_t speed) {
 800056c:	b570      	push	{r4, r5, r6, lr}
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 800056e:	3801      	subs	r0, #1
 8000570:	4d30      	ldr	r5, [pc, #192]	@ (8000634 <FAC_motor_set_speed_direction+0xc8>)
 8000572:	0083      	lsls	r3, r0, #2
 8000574:	58eb      	ldr	r3, [r5, r3]
 8000576:	795c      	ldrb	r4, [r3, #5]
 8000578:	2c00      	cmp	r4, #0
 800057a:	d002      	beq.n	8000582 <FAC_motor_set_speed_direction+0x16>
		motors[motorNumber - 1]->dir = !dir;
 800057c:	424c      	negs	r4, r1
 800057e:	4161      	adcs	r1, r4
 8000580:	b2c9      	uxtb	r1, r1
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 8000582:	26fa      	movs	r6, #250	@ 0xfa
 8000584:	7019      	strb	r1, [r3, #0]
 8000586:	1c14      	adds	r4, r2, #0
 8000588:	00b6      	lsls	r6, r6, #2
 800058a:	42b2      	cmp	r2, r6
 800058c:	d301      	bcc.n	8000592 <FAC_motor_set_speed_direction+0x26>
 800058e:	4a2a      	ldr	r2, [pc, #168]	@ (8000638 <FAC_motor_set_speed_direction+0xcc>)
 8000590:	1c14      	adds	r4, r2, #0
 8000592:	805c      	strh	r4, [r3, #2]
	if (brake_en) {	// if brake disable the logic is inverted
 8000594:	791b      	ldrb	r3, [r3, #4]
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 8000596:	b2a2      	uxth	r2, r4
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 8000598:	b2c0      	uxtb	r0, r0
	if (brake_en) {	// if brake disable the logic is inverted
 800059a:	2b00      	cmp	r3, #0
 800059c:	d004      	beq.n	80005a8 <FAC_motor_set_speed_direction+0x3c>
		if (dir == FORWARD) {
 800059e:	2901      	cmp	r1, #1
 80005a0:	d015      	beq.n	80005ce <FAC_motor_set_speed_direction+0x62>
		} else if (dir == BACKWARD) {
 80005a2:	2900      	cmp	r1, #0
 80005a4:	d025      	beq.n	80005f2 <FAC_motor_set_speed_direction+0x86>
	FAC_motor_SET_direction(motorNumber, dir);	// set dir
	FAC_motor_SET_speed(motorNumber, speed);	// set speed
	FAC_motor_apply_settings(motorNumber);		// apply settings
}
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
		if (dir == FORWARD) {
 80005a8:	2901      	cmp	r1, #1
 80005aa:	d034      	beq.n	8000616 <FAC_motor_set_speed_direction+0xaa>
		} else if (dir == BACKWARD) {
 80005ac:	2900      	cmp	r1, #0
 80005ae:	d1fa      	bne.n	80005a6 <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 80005b0:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80005b2:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 80005b4:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80005b6:	05c0      	lsls	r0, r0, #23
 80005b8:	8919      	ldrh	r1, [r3, #8]
 80005ba:	f000 fad5 	bl	8000b68 <setDMApwmDuty>
 80005be:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 80005c0:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80005c2:	2200      	movs	r2, #0
 80005c4:	88d9      	ldrh	r1, [r3, #6]
 80005c6:	05c0      	lsls	r0, r0, #23
 80005c8:	f000 face 	bl	8000b68 <setDMApwmDuty>
}
 80005cc:	e7eb      	b.n	80005a6 <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 80005ce:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80005d0:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 80005d2:	4e19      	ldr	r6, [pc, #100]	@ (8000638 <FAC_motor_set_speed_direction+0xcc>)
 80005d4:	592b      	ldr	r3, [r5, r4]
 80005d6:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 80005d8:	8919      	ldrh	r1, [r3, #8]
 80005da:	b292      	uxth	r2, r2
 80005dc:	05c0      	lsls	r0, r0, #23
 80005de:	f000 fac3 	bl	8000b68 <setDMApwmDuty>
 80005e2:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
 80005e4:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80005e6:	0032      	movs	r2, r6
 80005e8:	88d9      	ldrh	r1, [r3, #6]
 80005ea:	05c0      	lsls	r0, r0, #23
 80005ec:	f000 fabc 	bl	8000b68 <setDMApwmDuty>
}
 80005f0:	e7d9      	b.n	80005a6 <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 80005f2:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80005f4:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 80005f6:	4e10      	ldr	r6, [pc, #64]	@ (8000638 <FAC_motor_set_speed_direction+0xcc>)
 80005f8:	592b      	ldr	r3, [r5, r4]
 80005fa:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 80005fc:	88d9      	ldrh	r1, [r3, #6]
 80005fe:	b292      	uxth	r2, r2
 8000600:	05c0      	lsls	r0, r0, #23
 8000602:	f000 fab1 	bl	8000b68 <setDMApwmDuty>
 8000606:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE);
 8000608:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 800060a:	0032      	movs	r2, r6
 800060c:	8919      	ldrh	r1, [r3, #8]
 800060e:	05c0      	lsls	r0, r0, #23
 8000610:	f000 faaa 	bl	8000b68 <setDMApwmDuty>
}
 8000614:	e7c7      	b.n	80005a6 <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8000616:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8000618:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 800061a:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 800061c:	05c0      	lsls	r0, r0, #23
 800061e:	88d9      	ldrh	r1, [r3, #6]
 8000620:	f000 faa2 	bl	8000b68 <setDMApwmDuty>
 8000624:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 8000626:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 8000628:	2200      	movs	r2, #0
 800062a:	8919      	ldrh	r1, [r3, #8]
 800062c:	05c0      	lsls	r0, r0, #23
 800062e:	f000 fa9b 	bl	8000b68 <setDMApwmDuty>
}
 8000632:	e7b8      	b.n	80005a6 <FAC_motor_set_speed_direction+0x3a>
 8000634:	20000044 	.word	0x20000044
 8000638:	000003e7 	.word	0x000003e7

0800063c <FAC_motor_Init>:
/**
 * @brief 			Initialize all three motor values, and populate the array of pointers. It also initialize the DMA PWM generator
 * @visibility 		Visible everywhere
 * @note			Motors PWM are generated from the DMA
 */
void FAC_motor_Init() {
 800063c:	b570      	push	{r4, r5, r6, lr}
	initDMApwm();
 800063e:	f000 fa69 	bl	8000b14 <initDMApwm>
	/* INITIALIZE THE ARRAY OF MOTOR POINTERs */
	motors[0] = &motor1;
 8000642:	4914      	ldr	r1, [pc, #80]	@ (8000694 <FAC_motor_Init+0x58>)
	motors[1] = &motor2;
 8000644:	4a14      	ldr	r2, [pc, #80]	@ (8000698 <FAC_motor_Init+0x5c>)
	motors[2] = &motor3;
 8000646:	4b15      	ldr	r3, [pc, #84]	@ (800069c <FAC_motor_Init+0x60>)
	motors[0] = &motor1;
 8000648:	4815      	ldr	r0, [pc, #84]	@ (80006a0 <FAC_motor_Init+0x64>)
	motors[motorNumber - 1]->brake_en = brake_en;
 800064a:	2401      	movs	r4, #1
	motors[0] = &motor1;
 800064c:	6001      	str	r1, [r0, #0]
	motors[1] = &motor2;
 800064e:	6042      	str	r2, [r0, #4]
	motors[2] = &motor3;
 8000650:	6083      	str	r3, [r0, #8]

	motors[0]->pinF = M1_F_Pin;
 8000652:	2004      	movs	r0, #4
 8000654:	80c8      	strh	r0, [r1, #6]
	motors[0]->pinB = M1_B_Pin;
 8000656:	3004      	adds	r0, #4
 8000658:	8108      	strh	r0, [r1, #8]

	motors[1]->pinF = M2_F_Pin;
 800065a:	3008      	adds	r0, #8
 800065c:	80d0      	strh	r0, [r2, #6]
	motors[1]->pinB = M2_B_Pin;
 800065e:	3010      	adds	r0, #16
 8000660:	8110      	strh	r0, [r2, #8]

	motors[2]->pinF = M3_F_Pin;
 8000662:	3020      	adds	r0, #32
 8000664:	80d8      	strh	r0, [r3, #6]
	motors[2]->pinB = M3_B_Pin;
 8000666:	3040      	adds	r0, #64	@ 0x40
 8000668:	8118      	strh	r0, [r3, #8]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 800066a:	7948      	ldrb	r0, [r1, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 800066c:	710c      	strb	r4, [r1, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 800066e:	4245      	negs	r5, r0
 8000670:	4168      	adcs	r0, r5
 8000672:	7008      	strb	r0, [r1, #0]
		motors[motorNumber - 1]->speed = speed;
 8000674:	2000      	movs	r0, #0
 8000676:	8048      	strh	r0, [r1, #2]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000678:	7951      	ldrb	r1, [r2, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 800067a:	7114      	strb	r4, [r2, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 800067c:	424d      	negs	r5, r1
 800067e:	4169      	adcs	r1, r5
		motors[motorNumber - 1]->speed = speed;
 8000680:	8050      	strh	r0, [r2, #2]
 8000682:	7011      	strb	r1, [r2, #0]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000684:	795a      	ldrb	r2, [r3, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 8000686:	711c      	strb	r4, [r3, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000688:	4251      	negs	r1, r2
 800068a:	414a      	adcs	r2, r1
		motors[motorNumber - 1]->speed = speed;
 800068c:	8058      	strh	r0, [r3, #2]
 800068e:	701a      	strb	r2, [r3, #0]
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
		FAC_motor_SET_speed(i, 0);	// motor not spinning

	}

}
 8000690:	bd70      	pop	{r4, r5, r6, pc}
 8000692:	46c0      	nop			@ (mov r8, r8)
 8000694:	20000068 	.word	0x20000068
 8000698:	2000005c 	.word	0x2000005c
 800069c:	20000050 	.word	0x20000050
 80006a0:	20000044 	.word	0x20000044

080006a4 <FAC_ppm_receiver_Callback>:
 * 				Remember that PPM signals have the same 1ms to 2ms duration, but it is measured between two rising edge, and not between a rising and falling edges
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 */
void FAC_ppm_receiver_Callback(uint8_t edge) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80006a4:	4b11      	ldr	r3, [pc, #68]	@ (80006ec <FAC_ppm_receiver_Callback+0x48>)
void FAC_ppm_receiver_Callback(uint8_t edge) {
 80006a6:	b510      	push	{r4, lr}
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
	if (edge == RISING) {
 80006ac:	2801      	cmp	r0, #1
 80006ae:	d000      	beq.n	80006b2 <FAC_ppm_receiver_Callback+0xe>
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
			ppmReceiver.next_channel = 0;
		}
		ppmReceiver.t1 = t;
	}
}
 80006b0:	bd10      	pop	{r4, pc}
		if (dt > PPM_SYNC_LENGTH) {
 80006b2:	20fa      	movs	r0, #250	@ 0xfa
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80006b4:	490e      	ldr	r1, [pc, #56]	@ (80006f0 <FAC_ppm_receiver_Callback+0x4c>)
		if (dt > PPM_SYNC_LENGTH) {
 80006b6:	0140      	lsls	r0, r0, #5
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80006b8:	680b      	ldr	r3, [r1, #0]
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80006ba:	7d8a      	ldrb	r2, [r1, #22]
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80006bc:	1ae3      	subs	r3, r4, r3
 80006be:	b29b      	uxth	r3, r3
		if (dt > PPM_SYNC_LENGTH) {
 80006c0:	4283      	cmp	r3, r0
 80006c2:	d80d      	bhi.n	80006e0 <FAC_ppm_receiver_Callback+0x3c>
			ppmReceiver.next_channel += 1;
 80006c4:	1c50      	adds	r0, r2, #1
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80006c6:	0052      	lsls	r2, r2, #1
			ppmReceiver.next_channel += 1;
 80006c8:	b2c0      	uxtb	r0, r0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80006ca:	188a      	adds	r2, r1, r2
 80006cc:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 80006ce:	0003      	movs	r3, r0
 80006d0:	3b09      	subs	r3, #9
 80006d2:	1e5a      	subs	r2, r3, #1
 80006d4:	4193      	sbcs	r3, r2
 80006d6:	425b      	negs	r3, r3
 80006d8:	4018      	ands	r0, r3
 80006da:	7588      	strb	r0, [r1, #22]
		ppmReceiver.t1 = t;
 80006dc:	600c      	str	r4, [r1, #0]
}
 80006de:	e7e7      	b.n	80006b0 <FAC_ppm_receiver_Callback+0xc>
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80006e0:	0052      	lsls	r2, r2, #1
 80006e2:	188a      	adds	r2, r1, r2
			ppmReceiver.next_channel = 0;
 80006e4:	2000      	movs	r0, #0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80006e6:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 80006e8:	e7f7      	b.n	80006da <FAC_ppm_receiver_Callback+0x36>
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	2000123c 	.word	0x2000123c
 80006f0:	20000074 	.word	0x20000074

080006f4 <FAC_ppm_receiver_calculate_channels_values>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_ppm_receiver_calculate_channels_values() {
 80006f4:	b510      	push	{r4, lr}
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
		uint16_t value = ppmReceiver.raw_channel[i];
 80006f6:	4c83      	ldr	r4, [pc, #524]	@ (8000904 <FAC_ppm_receiver_calculate_channels_values+0x210>)
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80006f8:	4a83      	ldr	r2, [pc, #524]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
		uint16_t value = ppmReceiver.raw_channel[i];
 80006fa:	88a3      	ldrh	r3, [r4, #4]
void FAC_ppm_receiver_calculate_channels_values() {
 80006fc:	b082      	sub	sp, #8
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80006fe:	4293      	cmp	r3, r2
 8000700:	d922      	bls.n	8000748 <FAC_ppm_receiver_calculate_channels_values+0x54>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000702:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000704:	4a80      	ldr	r2, [pc, #512]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d938      	bls.n	800077c <FAC_ppm_receiver_calculate_channels_values+0x88>
		uint16_t value = ppmReceiver.raw_channel[i];
 800070a:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800070c:	4a7e      	ldr	r2, [pc, #504]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d94e      	bls.n	80007b0 <FAC_ppm_receiver_calculate_channels_values+0xbc>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000712:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000714:	4a7c      	ldr	r2, [pc, #496]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d800      	bhi.n	800071c <FAC_ppm_receiver_calculate_channels_values+0x28>
 800071a:	e064      	b.n	80007e6 <FAC_ppm_receiver_calculate_channels_values+0xf2>
		uint16_t value = ppmReceiver.raw_channel[i];
 800071c:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800071e:	4a7a      	ldr	r2, [pc, #488]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d800      	bhi.n	8000726 <FAC_ppm_receiver_calculate_channels_values+0x32>
 8000724:	e07a      	b.n	800081c <FAC_ppm_receiver_calculate_channels_values+0x128>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000726:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000728:	4a77      	ldr	r2, [pc, #476]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d800      	bhi.n	8000730 <FAC_ppm_receiver_calculate_channels_values+0x3c>
 800072e:	e08f      	b.n	8000850 <FAC_ppm_receiver_calculate_channels_values+0x15c>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000730:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000732:	4a75      	ldr	r2, [pc, #468]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d800      	bhi.n	800073a <FAC_ppm_receiver_calculate_channels_values+0x46>
 8000738:	e0a4      	b.n	8000884 <FAC_ppm_receiver_calculate_channels_values+0x190>
		uint16_t value = ppmReceiver.raw_channel[i];
 800073a:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800073c:	4a72      	ldr	r2, [pc, #456]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d800      	bhi.n	8000744 <FAC_ppm_receiver_calculate_channels_values+0x50>
 8000742:	e0b9      	b.n	80008b8 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
			// if(value > RECEIVER_CHANNEL_RESOLUTION-1) value = RECEIVER_CHANNEL_RESOLUTION-1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(i + 1, value);
		}
	}
}
 8000744:	b002      	add	sp, #8
 8000746:	bd10      	pop	{r4, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000748:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800074a:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800074c:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800074e:	4293      	cmp	r3, r2
 8000750:	d200      	bcs.n	8000754 <FAC_ppm_receiver_calculate_channels_values+0x60>
 8000752:	e0d5      	b.n	8000900 <FAC_ppm_receiver_calculate_channels_values+0x20c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000754:	4b6d      	ldr	r3, [pc, #436]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000756:	22fa      	movs	r2, #250	@ 0xfa
 8000758:	469c      	mov	ip, r3
 800075a:	4b6d      	ldr	r3, [pc, #436]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 800075c:	b280      	uxth	r0, r0
 800075e:	00d2      	lsls	r2, r2, #3
 8000760:	2100      	movs	r1, #0
 8000762:	4460      	add	r0, ip
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2300      	movs	r3, #0
 8000768:	f7ff fee0 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 800076c:	b281      	uxth	r1, r0
 800076e:	2001      	movs	r0, #1
 8000770:	f000 f97e 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000774:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000776:	4a64      	ldr	r2, [pc, #400]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d8c6      	bhi.n	800070a <FAC_ppm_receiver_calculate_channels_values+0x16>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800077c:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800077e:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000780:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000782:	4293      	cmp	r3, r2
 8000784:	d200      	bcs.n	8000788 <FAC_ppm_receiver_calculate_channels_values+0x94>
 8000786:	e0ad      	b.n	80008e4 <FAC_ppm_receiver_calculate_channels_values+0x1f0>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000788:	4b60      	ldr	r3, [pc, #384]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 800078a:	22fa      	movs	r2, #250	@ 0xfa
 800078c:	469c      	mov	ip, r3
 800078e:	4b60      	ldr	r3, [pc, #384]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000790:	b280      	uxth	r0, r0
 8000792:	00d2      	lsls	r2, r2, #3
 8000794:	2100      	movs	r1, #0
 8000796:	4460      	add	r0, ip
 8000798:	9300      	str	r3, [sp, #0]
 800079a:	2300      	movs	r3, #0
 800079c:	f7ff fec6 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80007a0:	b281      	uxth	r1, r0
 80007a2:	2002      	movs	r0, #2
 80007a4:	f000 f964 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 80007a8:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80007aa:	4a57      	ldr	r2, [pc, #348]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d8b0      	bhi.n	8000712 <FAC_ppm_receiver_calculate_channels_values+0x1e>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007b0:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80007b2:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007b4:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d200      	bcs.n	80007bc <FAC_ppm_receiver_calculate_channels_values+0xc8>
 80007ba:	e095      	b.n	80008e8 <FAC_ppm_receiver_calculate_channels_values+0x1f4>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007bc:	4b53      	ldr	r3, [pc, #332]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 80007be:	22fa      	movs	r2, #250	@ 0xfa
 80007c0:	469c      	mov	ip, r3
 80007c2:	4b53      	ldr	r3, [pc, #332]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 80007c4:	b280      	uxth	r0, r0
 80007c6:	00d2      	lsls	r2, r2, #3
 80007c8:	2100      	movs	r1, #0
 80007ca:	4460      	add	r0, ip
 80007cc:	9300      	str	r3, [sp, #0]
 80007ce:	2300      	movs	r3, #0
 80007d0:	f7ff feac 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80007d4:	b281      	uxth	r1, r0
 80007d6:	2003      	movs	r0, #3
 80007d8:	f000 f94a 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 80007dc:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80007de:	4a4a      	ldr	r2, [pc, #296]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d900      	bls.n	80007e6 <FAC_ppm_receiver_calculate_channels_values+0xf2>
 80007e4:	e79a      	b.n	800071c <FAC_ppm_receiver_calculate_channels_values+0x28>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007e6:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80007e8:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007ea:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d200      	bcs.n	80007f2 <FAC_ppm_receiver_calculate_channels_values+0xfe>
 80007f0:	e07c      	b.n	80008ec <FAC_ppm_receiver_calculate_channels_values+0x1f8>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80007f2:	4b46      	ldr	r3, [pc, #280]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 80007f4:	22fa      	movs	r2, #250	@ 0xfa
 80007f6:	469c      	mov	ip, r3
 80007f8:	4b45      	ldr	r3, [pc, #276]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 80007fa:	b280      	uxth	r0, r0
 80007fc:	00d2      	lsls	r2, r2, #3
 80007fe:	2100      	movs	r1, #0
 8000800:	4460      	add	r0, ip
 8000802:	9300      	str	r3, [sp, #0]
 8000804:	2300      	movs	r3, #0
 8000806:	f7ff fe91 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 800080a:	b281      	uxth	r1, r0
 800080c:	2004      	movs	r0, #4
 800080e:	f000 f92f 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000812:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000814:	4a3c      	ldr	r2, [pc, #240]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d900      	bls.n	800081c <FAC_ppm_receiver_calculate_channels_values+0x128>
 800081a:	e784      	b.n	8000726 <FAC_ppm_receiver_calculate_channels_values+0x32>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800081c:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800081e:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000820:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000822:	4293      	cmp	r3, r2
 8000824:	d364      	bcc.n	80008f0 <FAC_ppm_receiver_calculate_channels_values+0x1fc>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000826:	4b39      	ldr	r3, [pc, #228]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000828:	22fa      	movs	r2, #250	@ 0xfa
 800082a:	469c      	mov	ip, r3
 800082c:	4b38      	ldr	r3, [pc, #224]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 800082e:	b280      	uxth	r0, r0
 8000830:	00d2      	lsls	r2, r2, #3
 8000832:	2100      	movs	r1, #0
 8000834:	4460      	add	r0, ip
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	2300      	movs	r3, #0
 800083a:	f7ff fe77 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 800083e:	b281      	uxth	r1, r0
 8000840:	2005      	movs	r0, #5
 8000842:	f000 f915 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000846:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000848:	4a2f      	ldr	r2, [pc, #188]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d900      	bls.n	8000850 <FAC_ppm_receiver_calculate_channels_values+0x15c>
 800084e:	e76f      	b.n	8000730 <FAC_ppm_receiver_calculate_channels_values+0x3c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000850:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000852:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000854:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000856:	4293      	cmp	r3, r2
 8000858:	d34c      	bcc.n	80008f4 <FAC_ppm_receiver_calculate_channels_values+0x200>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800085a:	4b2c      	ldr	r3, [pc, #176]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 800085c:	22fa      	movs	r2, #250	@ 0xfa
 800085e:	469c      	mov	ip, r3
 8000860:	4b2b      	ldr	r3, [pc, #172]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000862:	b280      	uxth	r0, r0
 8000864:	00d2      	lsls	r2, r2, #3
 8000866:	2100      	movs	r1, #0
 8000868:	4460      	add	r0, ip
 800086a:	9300      	str	r3, [sp, #0]
 800086c:	2300      	movs	r3, #0
 800086e:	f7ff fe5d 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000872:	b281      	uxth	r1, r0
 8000874:	2006      	movs	r0, #6
 8000876:	f000 f8fb 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 800087a:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800087c:	4a22      	ldr	r2, [pc, #136]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d900      	bls.n	8000884 <FAC_ppm_receiver_calculate_channels_values+0x190>
 8000882:	e75a      	b.n	800073a <FAC_ppm_receiver_calculate_channels_values+0x46>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000884:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000886:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000888:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800088a:	4293      	cmp	r3, r2
 800088c:	d334      	bcc.n	80008f8 <FAC_ppm_receiver_calculate_channels_values+0x204>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800088e:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000890:	22fa      	movs	r2, #250	@ 0xfa
 8000892:	469c      	mov	ip, r3
 8000894:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000896:	b280      	uxth	r0, r0
 8000898:	00d2      	lsls	r2, r2, #3
 800089a:	2100      	movs	r1, #0
 800089c:	4460      	add	r0, ip
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2300      	movs	r3, #0
 80008a2:	f7ff fe43 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80008a6:	b281      	uxth	r1, r0
 80008a8:	2007      	movs	r0, #7
 80008aa:	f000 f8e1 	bl	8000a70 <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 80008ae:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80008b0:	4a15      	ldr	r2, [pc, #84]	@ (8000908 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d900      	bls.n	80008b8 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
 80008b6:	e745      	b.n	8000744 <FAC_ppm_receiver_calculate_channels_values+0x50>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80008b8:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80008ba:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80008bc:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d31c      	bcc.n	80008fc <FAC_ppm_receiver_calculate_channels_values+0x208>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <FAC_ppm_receiver_calculate_channels_values+0x218>)
 80008c4:	22fa      	movs	r2, #250	@ 0xfa
 80008c6:	469c      	mov	ip, r3
 80008c8:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 80008ca:	b280      	uxth	r0, r0
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	2100      	movs	r1, #0
 80008d0:	2300      	movs	r3, #0
 80008d2:	4460      	add	r0, ip
 80008d4:	00d2      	lsls	r2, r2, #3
 80008d6:	f7ff fe29 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80008da:	b281      	uxth	r1, r0
 80008dc:	2008      	movs	r0, #8
 80008de:	f000 f8c7 	bl	8000a70 <FAC_std_receiver_new_channel_value>
}
 80008e2:	e72f      	b.n	8000744 <FAC_ppm_receiver_calculate_channels_values+0x50>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80008e4:	1c10      	adds	r0, r2, #0
 80008e6:	e74f      	b.n	8000788 <FAC_ppm_receiver_calculate_channels_values+0x94>
 80008e8:	1c10      	adds	r0, r2, #0
 80008ea:	e767      	b.n	80007bc <FAC_ppm_receiver_calculate_channels_values+0xc8>
 80008ec:	1c10      	adds	r0, r2, #0
 80008ee:	e780      	b.n	80007f2 <FAC_ppm_receiver_calculate_channels_values+0xfe>
 80008f0:	1c10      	adds	r0, r2, #0
 80008f2:	e798      	b.n	8000826 <FAC_ppm_receiver_calculate_channels_values+0x132>
 80008f4:	1c10      	adds	r0, r2, #0
 80008f6:	e7b0      	b.n	800085a <FAC_ppm_receiver_calculate_channels_values+0x166>
 80008f8:	1c10      	adds	r0, r2, #0
 80008fa:	e7c8      	b.n	800088e <FAC_ppm_receiver_calculate_channels_values+0x19a>
 80008fc:	1c10      	adds	r0, r2, #0
 80008fe:	e7e0      	b.n	80008c2 <FAC_ppm_receiver_calculate_channels_values+0x1ce>
 8000900:	1c10      	adds	r0, r2, #0
 8000902:	e727      	b.n	8000754 <FAC_ppm_receiver_calculate_channels_values+0x60>
 8000904:	20000074 	.word	0x20000074
 8000908:	00001130 	.word	0x00001130
 800090c:	fffff830 	.word	0xfffff830
 8000910:	000003e7 	.word	0x000003e7

08000914 <FAC_ppm_receiver_init>:

/**
 * @brief Initialize the ppmReceiver object and starts the tim2
 *
 */
void FAC_ppm_receiver_init() {
 8000914:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8000916:	4806      	ldr	r0, [pc, #24]	@ (8000930 <FAC_ppm_receiver_init+0x1c>)
 8000918:	f002 fc08 	bl	800312c <HAL_TIM_Base_Start>

	ppmReceiver.t1 = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <FAC_ppm_receiver_init+0x20>)
	ppmReceiver.next_channel = 0;
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER + 1; i++) {
		ppmReceiver.raw_channel[i] = 0;
 8000920:	2212      	movs	r2, #18
	ppmReceiver.t1 = 0;
 8000922:	6003      	str	r3, [r0, #0]
	ppmReceiver.next_channel = 0;
 8000924:	7583      	strb	r3, [r0, #22]
		ppmReceiver.raw_channel[i] = 0;
 8000926:	2100      	movs	r1, #0
 8000928:	3004      	adds	r0, #4
 800092a:	f003 f943 	bl	8003bb4 <memset>
	}
}
 800092e:	bd10      	pop	{r4, pc}
 8000930:	2000123c 	.word	0x2000123c
 8000934:	20000074 	.word	0x20000074

08000938 <FAC_pwm_receiver_Callback>:
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 * @param2		GPIO_Pin: which pin triggered the interrupt
 */
void FAC_pwm_receiver_Callback(uint8_t edge, uint16_t GPIO_Pin) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8000938:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <FAC_pwm_receiver_Callback+0x68>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	if (edge == RISING) {
 800093e:	2801      	cmp	r0, #1
 8000940:	d009      	beq.n	8000956 <FAC_pwm_receiver_Callback+0x1e>
			case CH4_Pin:
				pwmReceiver.channels_t1[3] = t;
				break;
		}
	} else {	// if edge == FALLING
		switch (GPIO_Pin) {
 8000942:	2920      	cmp	r1, #32
 8000944:	d022      	beq.n	800098c <FAC_pwm_receiver_Callback+0x54>
 8000946:	d810      	bhi.n	800096a <FAC_pwm_receiver_Callback+0x32>
 8000948:	2908      	cmp	r1, #8
 800094a:	d015      	beq.n	8000978 <FAC_pwm_receiver_Callback+0x40>
 800094c:	2910      	cmp	r1, #16
 800094e:	d101      	bne.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
			case CH1_Pin:
				pwmReceiver.channels_t2[0] = t;
				break;
			case CH2_Pin:
				pwmReceiver.channels_t2[1] = t;
 8000950:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 8000952:	6153      	str	r3, [r2, #20]
			case CH4_Pin:
				pwmReceiver.channels_t2[3] = t;
				break;
		}
	}
}
 8000954:	4770      	bx	lr
		switch (GPIO_Pin) {
 8000956:	2920      	cmp	r1, #32
 8000958:	d01b      	beq.n	8000992 <FAC_pwm_receiver_Callback+0x5a>
 800095a:	d810      	bhi.n	800097e <FAC_pwm_receiver_Callback+0x46>
 800095c:	2908      	cmp	r1, #8
 800095e:	d01b      	beq.n	8000998 <FAC_pwm_receiver_Callback+0x60>
 8000960:	2910      	cmp	r1, #16
 8000962:	d1f7      	bne.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[1] = t;
 8000964:	4a0f      	ldr	r2, [pc, #60]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 8000966:	6053      	str	r3, [r2, #4]
				break;
 8000968:	e7f4      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 800096a:	2280      	movs	r2, #128	@ 0x80
 800096c:	0212      	lsls	r2, r2, #8
 800096e:	4291      	cmp	r1, r2
 8000970:	d1f0      	bne.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[3] = t;
 8000972:	4a0c      	ldr	r2, [pc, #48]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 8000974:	61d3      	str	r3, [r2, #28]
}
 8000976:	e7ed      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[2] = t;
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 800097a:	6193      	str	r3, [r2, #24]
				break;
 800097c:	e7ea      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 800097e:	2280      	movs	r2, #128	@ 0x80
 8000980:	0212      	lsls	r2, r2, #8
 8000982:	4291      	cmp	r1, r2
 8000984:	d1e6      	bne.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[3] = t;
 8000986:	4a07      	ldr	r2, [pc, #28]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 8000988:	60d3      	str	r3, [r2, #12]
				break;
 800098a:	e7e3      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[0] = t;
 800098c:	4a05      	ldr	r2, [pc, #20]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 800098e:	6113      	str	r3, [r2, #16]
				break;
 8000990:	e7e0      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[0] = t;
 8000992:	4a04      	ldr	r2, [pc, #16]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 8000994:	6013      	str	r3, [r2, #0]
				break;
 8000996:	e7dd      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[2] = t;
 8000998:	4a02      	ldr	r2, [pc, #8]	@ (80009a4 <FAC_pwm_receiver_Callback+0x6c>)
 800099a:	6093      	str	r3, [r2, #8]
				break;
 800099c:	e7da      	b.n	8000954 <FAC_pwm_receiver_Callback+0x1c>
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	2000123c 	.word	0x2000123c
 80009a4:	20000090 	.word	0x20000090

080009a8 <FAC_pwm_receiver_calculate_channel_value>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 80009a8:	b5f0      	push	{r4, r5, r6, r7, lr}
		uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
		uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 80009aa:	1cc3      	adds	r3, r0, #3
		uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 80009ac:	4e16      	ldr	r6, [pc, #88]	@ (8000a08 <FAC_pwm_receiver_calculate_channel_value+0x60>)
 80009ae:	1e44      	subs	r4, r0, #1
 80009b0:	00a7      	lsls	r7, r4, #2
		uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 80009b2:	009b      	lsls	r3, r3, #2
		uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 80009b4:	59f2      	ldr	r2, [r6, r7]
		uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 80009b6:	58f3      	ldr	r3, [r6, r3]
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 80009b8:	0005      	movs	r5, r0
 80009ba:	b083      	sub	sp, #12
	if (t2 > t1) {	// the received value must be valid
 80009bc:	429a      	cmp	r2, r3
 80009be:	d204      	bcs.n	80009ca <FAC_pwm_receiver_calculate_channel_value+0x22>
		uint16_t value = (uint16_t) (t2-t1);
 80009c0:	1a9b      	subs	r3, r3, r2
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80009c2:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <FAC_pwm_receiver_calculate_channel_value+0x64>)
		uint16_t value = (uint16_t) (t2-t1);
 80009c4:	b29b      	uxth	r3, r3
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d906      	bls.n	80009d8 <FAC_pwm_receiver_calculate_channel_value+0x30>
		}
	}
	/* Reset the values of t1 and t2
	 * If this is not done the value can never be zero
	 */
	pwmReceiver.channels_t2[chNumber - 1] = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	3404      	adds	r4, #4
 80009ce:	00a4      	lsls	r4, r4, #2
 80009d0:	5133      	str	r3, [r6, r4]
	pwmReceiver.channels_t1[chNumber - 1] = 0;
 80009d2:	51f3      	str	r3, [r6, r7]
}
 80009d4:	b003      	add	sp, #12
 80009d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT/2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009d8:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009da:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT/2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009dc:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d200      	bcs.n	80009e4 <FAC_pwm_receiver_calculate_channel_value+0x3c>
 80009e2:	1c10      	adds	r0, r2, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT/2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <FAC_pwm_receiver_calculate_channel_value+0x68>)
 80009e6:	22fa      	movs	r2, #250	@ 0xfa
 80009e8:	469c      	mov	ip, r3
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <FAC_pwm_receiver_calculate_channel_value+0x6c>)
 80009ec:	b280      	uxth	r0, r0
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	2100      	movs	r1, #0
 80009f2:	2300      	movs	r3, #0
 80009f4:	4460      	add	r0, ip
 80009f6:	00d2      	lsls	r2, r2, #3
 80009f8:	f7ff fd98 	bl	800052c <map_uint32>
			FAC_std_receiver_new_channel_value(chNumber, value);
 80009fc:	b281      	uxth	r1, r0
 80009fe:	0028      	movs	r0, r5
 8000a00:	f000 f836 	bl	8000a70 <FAC_std_receiver_new_channel_value>
 8000a04:	e7e1      	b.n	80009ca <FAC_pwm_receiver_calculate_channel_value+0x22>
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	20000090 	.word	0x20000090
 8000a0c:	00001130 	.word	0x00001130
 8000a10:	fffff830 	.word	0xfffff830
 8000a14:	000003e7 	.word	0x000003e7

08000a18 <FAC_pwm_receiver_init>:

/**
 * @brief Initialize the pwmReceiver object and starts the tim2
 *
 */
void FAC_pwm_receiver_init() {
 8000a18:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8000a1a:	4807      	ldr	r0, [pc, #28]	@ (8000a38 <FAC_pwm_receiver_init+0x20>)
 8000a1c:	f002 fb86 	bl	800312c <HAL_TIM_Base_Start>

	for (int i = 0; i < PWM_RECEIVER_CHANNELS_NUMBER; i++) {
		pwmReceiver.channels_t1[i] = 0;
 8000a20:	2000      	movs	r0, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	4b05      	ldr	r3, [pc, #20]	@ (8000a3c <FAC_pwm_receiver_init+0x24>)
 8000a26:	6018      	str	r0, [r3, #0]
 8000a28:	6059      	str	r1, [r3, #4]
 8000a2a:	6098      	str	r0, [r3, #8]
 8000a2c:	60d9      	str	r1, [r3, #12]
 8000a2e:	6118      	str	r0, [r3, #16]
 8000a30:	6159      	str	r1, [r3, #20]
 8000a32:	6198      	str	r0, [r3, #24]
 8000a34:	61d9      	str	r1, [r3, #28]
		pwmReceiver.channels_t2[i] = 0;
	}
}
 8000a36:	bd10      	pop	{r4, pc}
 8000a38:	2000123c 	.word	0x2000123c
 8000a3c:	20000090 	.word	0x20000090

08000a40 <FAC_std_receiver_GET_channel>:

/*
 * @brief calculate the new value of the requested channel
 * @retval return the new channel value if it was correct, otherwise return the old value
 */
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 8000a40:	b570      	push	{r4, r5, r6, lr}
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 8000a42:	4d0a      	ldr	r5, [pc, #40]	@ (8000a6c <FAC_std_receiver_GET_channel+0x2c>)
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 8000a44:	0004      	movs	r4, r0
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 8000a46:	7c2b      	ldrb	r3, [r5, #16]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00a      	beq.n	8000a62 <FAC_std_receiver_GET_channel+0x22>
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d003      	beq.n	8000a58 <FAC_std_receiver_GET_channel+0x18>
			break;
		case RECEIVER_TYPE_ELRS:

			break;
	}
	return receiver.channels[chNumber - 1];	// - 1 because the array start from 0 and ands at RECEIVER_CHANNLES_NUMBER-1
 8000a50:	3c01      	subs	r4, #1
 8000a52:	0064      	lsls	r4, r4, #1
 8000a54:	5b28      	ldrh	r0, [r5, r4]
}
 8000a56:	bd70      	pop	{r4, r5, r6, pc}
			if (chNumber <= PPM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 8000a58:	2808      	cmp	r0, #8
 8000a5a:	d8f9      	bhi.n	8000a50 <FAC_std_receiver_GET_channel+0x10>
				FAC_ppm_receiver_calculate_channels_values();
 8000a5c:	f7ff fe4a 	bl	80006f4 <FAC_ppm_receiver_calculate_channels_values>
 8000a60:	e7f6      	b.n	8000a50 <FAC_std_receiver_GET_channel+0x10>
			if (chNumber <= PWM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 8000a62:	2804      	cmp	r0, #4
 8000a64:	d8f4      	bhi.n	8000a50 <FAC_std_receiver_GET_channel+0x10>
				FAC_pwm_receiver_calculate_channel_value(chNumber);		// calculate the value of the channel requested
 8000a66:	f7ff ff9f 	bl	80009a8 <FAC_pwm_receiver_calculate_channel_value>
 8000a6a:	e7f1      	b.n	8000a50 <FAC_std_receiver_GET_channel+0x10>
 8000a6c:	200000b0 	.word	0x200000b0

08000a70 <FAC_std_receiver_new_channel_value>:
/**
 * @brief 		Allows the different types of receiver to set the new value of a specific channel
 * @visibility	Everywhere
 * @retval		Return 0 if the new value was inside the range, 1 if it was outside the range so it is resized to max value allowed
 */
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 8000a70:	b510      	push	{r4, lr}
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8000a72:	24fa      	movs	r4, #250	@ 0xfa
	receiver.channels[chNumber - 1] = v;
 8000a74:	3801      	subs	r0, #1
 8000a76:	4a07      	ldr	r2, [pc, #28]	@ (8000a94 <FAC_std_receiver_new_channel_value+0x24>)
 8000a78:	0040      	lsls	r0, r0, #1
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8000a7a:	1c0b      	adds	r3, r1, #0
 8000a7c:	00a4      	lsls	r4, r4, #2
 8000a7e:	42a1      	cmp	r1, r4
 8000a80:	d300      	bcc.n	8000a84 <FAC_std_receiver_new_channel_value+0x14>
 8000a82:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <FAC_std_receiver_new_channel_value+0x28>)
	receiver.channels[chNumber - 1] = v;
 8000a84:	5283      	strh	r3, [r0, r2]
	uint16_t valueStored = FAC_std_receiver_SET_channel(chNumber, value);
	if (value != valueStored)
 8000a86:	23fa      	movs	r3, #250	@ 0xfa
 8000a88:	2000      	movs	r0, #0
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	4299      	cmp	r1, r3
 8000a8e:	4140      	adcs	r0, r0
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
	return 0;
}
 8000a90:	b2c0      	uxtb	r0, r0
 8000a92:	bd10      	pop	{r4, pc}
 8000a94:	200000b0 	.word	0x200000b0
 8000a98:	000003e7 	.word	0x000003e7

08000a9c <FAC_std_reciever_init>:
/**
 * @brief 	Initialize the std_reciever with all channels to zero, and initialize the correct receiver type
 * @visibility	Everywhere
 * @note  	It must be used at the firmware start up only
 */
void FAC_std_reciever_init(uint8_t type) {
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	0004      	movs	r4, r0
	for (int i = 0; i < RECEIVER_CHANNELS_NUMBER; i++) {	// initialize all the channels value to zero
		receiver.channels[i] = 0;
 8000aa0:	4d08      	ldr	r5, [pc, #32]	@ (8000ac4 <FAC_std_reciever_init+0x28>)
 8000aa2:	2210      	movs	r2, #16
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	0028      	movs	r0, r5
 8000aa8:	f003 f884 	bl	8003bb4 <memset>
	}
	receiver.type = type;
 8000aac:	742c      	strb	r4, [r5, #16]
	switch (receiver.type) {
 8000aae:	2c00      	cmp	r4, #0
 8000ab0:	d005      	beq.n	8000abe <FAC_std_reciever_init+0x22>
 8000ab2:	2c01      	cmp	r4, #1
 8000ab4:	d000      	beq.n	8000ab8 <FAC_std_reciever_init+0x1c>
			break;
		case RECEIVER_TYPE_ELRS:
			// INITIALZE THIS TYPE OF RECEIVER..
			break;
	}
}
 8000ab6:	bd70      	pop	{r4, r5, r6, pc}
			FAC_ppm_receiver_init();
 8000ab8:	f7ff ff2c 	bl	8000914 <FAC_ppm_receiver_init>
}
 8000abc:	e7fb      	b.n	8000ab6 <FAC_std_reciever_init+0x1a>
			FAC_pwm_receiver_init();
 8000abe:	f7ff ffab 	bl	8000a18 <FAC_pwm_receiver_init>
			break;
 8000ac2:	e7f8      	b.n	8000ab6 <FAC_std_reciever_init+0x1a>
 8000ac4:	200000b0 	.word	0x200000b0

08000ac8 <HAL_GPIO_EXTI_Callback>:
 * @visibility	Everywhere
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	/* check the edge that triggered the interrupt */
	GPIO_PinState edge;
	switch (GPIO_Pin) {
 8000ac8:	2380      	movs	r3, #128	@ 0x80
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000aca:	b510      	push	{r4, lr}
		case CH4_Pin:	// the only pin with port A
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
			break;
		default:	// other pins has port B
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 8000acc:	0001      	movs	r1, r0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ace:	0004      	movs	r4, r0
	switch (GPIO_Pin) {
 8000ad0:	021b      	lsls	r3, r3, #8
 8000ad2:	4298      	cmp	r0, r3
 8000ad4:	d00d      	beq.n	8000af2 <HAL_GPIO_EXTI_Callback+0x2a>
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 8000ad6:	480d      	ldr	r0, [pc, #52]	@ (8000b0c <HAL_GPIO_EXTI_Callback+0x44>)
 8000ad8:	f001 fb4a 	bl	8002170 <HAL_GPIO_ReadPin>
			break;
	}

	switch (receiver.type) {
 8000adc:	4a0c      	ldr	r2, [pc, #48]	@ (8000b10 <HAL_GPIO_EXTI_Callback+0x48>)
 8000ade:	7c12      	ldrb	r2, [r2, #16]
 8000ae0:	2a00      	cmp	r2, #0
 8000ae2:	d00e      	beq.n	8000b02 <HAL_GPIO_EXTI_Callback+0x3a>
 8000ae4:	2a01      	cmp	r2, #1
 8000ae6:	d10f      	bne.n	8000b08 <HAL_GPIO_EXTI_Callback+0x40>
		case RECEIVER_TYPE_PWM:
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
			break;
		case RECEIVER_TYPE_PPM:
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
 8000ae8:	2c20      	cmp	r4, #32
 8000aea:	d10d      	bne.n	8000b08 <HAL_GPIO_EXTI_Callback+0x40>
				FAC_ppm_receiver_Callback(edge);
 8000aec:	f7ff fdda 	bl	80006a4 <FAC_ppm_receiver_Callback>
			break;
			// NOT USED FOR NRF24 AND ELRS BECAUSE THEY USE A SERIA CONNECTION TO COMUNICATE
	}
}
 8000af0:	e00a      	b.n	8000b08 <HAL_GPIO_EXTI_Callback+0x40>
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
 8000af2:	2090      	movs	r0, #144	@ 0x90
 8000af4:	05c0      	lsls	r0, r0, #23
 8000af6:	f001 fb3b 	bl	8002170 <HAL_GPIO_ReadPin>
	switch (receiver.type) {
 8000afa:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <HAL_GPIO_EXTI_Callback+0x48>)
 8000afc:	7c1b      	ldrb	r3, [r3, #16]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d102      	bne.n	8000b08 <HAL_GPIO_EXTI_Callback+0x40>
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
 8000b02:	0021      	movs	r1, r4
 8000b04:	f7ff ff18 	bl	8000938 <FAC_pwm_receiver_Callback>
}
 8000b08:	bd10      	pop	{r4, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	48000400 	.word	0x48000400
 8000b10:	200000b0 	.word	0x200000b0

08000b14 <initDMApwm>:
}

void initDMApwm() {
	// set the frequency
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 8000b14:	2217      	movs	r2, #23
void initDMApwm() {
 8000b16:	b570      	push	{r4, r5, r6, lr}
	htim1.Init.Period = TIMER_FREQ - 1;
 8000b18:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <initDMApwm+0x40>)
 8000b1a:	4c0f      	ldr	r4, [pc, #60]	@ (8000b58 <initDMApwm+0x44>)
 8000b1c:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 8000b1e:	6823      	ldr	r3, [r4, #0]
//	htim2.Init.Period = TIMER_FREQ - 1;
//	htim2.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
	// start timers
	HAL_TIM_Base_Start(&htim1);
 8000b20:	0020      	movs	r0, r4
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 8000b22:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 8000b24:	f002 fb02 	bl	800312c <HAL_TIM_Base_Start>
//	HAL_TIM_Base_Start(&htim2);

	// configure DMAs
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 8000b28:	23fa      	movs	r3, #250	@ 0xfa
 8000b2a:	4d0c      	ldr	r5, [pc, #48]	@ (8000b5c <initDMApwm+0x48>)
 8000b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b60 <initDMApwm+0x4c>)
 8000b2e:	0029      	movs	r1, r5
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	480c      	ldr	r0, [pc, #48]	@ (8000b64 <initDMApwm+0x50>)
 8000b34:	f001 f88a 	bl	8001c4c <HAL_DMA_Start>
//	HAL_DMA_Start(&hdma_tim2_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));

	// starts DMAs
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	6822      	ldr	r2, [r4, #0]
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	68d1      	ldr	r1, [r2, #12]
		softpwmbuffer[i] = 0;
 8000b40:	0028      	movs	r0, r5
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8000b42:	430b      	orrs	r3, r1
 8000b44:	60d3      	str	r3, [r2, #12]
		softpwmbuffer[i] = 0;
 8000b46:	22fa      	movs	r2, #250	@ 0xfa
 8000b48:	2100      	movs	r1, #0
 8000b4a:	0112      	lsls	r2, r2, #4
 8000b4c:	f003 f832 	bl	8003bb4 <memset>
//	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);

	// set the PWMs to 0
	zeroSoftPWM(dataA);
//	zeroSoftPWM(dataB);
}
 8000b50:	bd70      	pop	{r4, r5, r6, pc}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	02dc6bff 	.word	0x02dc6bff
 8000b58:	20001284 	.word	0x20001284
 8000b5c:	200000c4 	.word	0x200000c4
 8000b60:	48000018 	.word	0x48000018
 8000b64:	200011b0 	.word	0x200011b0

08000b68 <setDMApwmDuty>:

uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6a:	46c6      	mov	lr, r8
	uint8_t r = 0;
	if (port == GPIOA) {
 8000b6c:	2490      	movs	r4, #144	@ 0x90
	uint8_t r = 0;
 8000b6e:	2300      	movs	r3, #0
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8000b70:	b500      	push	{lr}
	if (port == GPIOA) {
 8000b72:	05e4      	lsls	r4, r4, #23
 8000b74:	42a0      	cmp	r0, r4
 8000b76:	d003      	beq.n	8000b80 <setDMApwmDuty+0x18>
//	if (port == GPIOB) {
//		setSoftPWM(pin, duty, (uint32_t*) &dataB);
//		r = 1;
//	}
	return r;	// 1 = ok, 0 = no compatible port found
}
 8000b78:	0018      	movs	r0, r3
 8000b7a:	bc80      	pop	{r7}
 8000b7c:	46b8      	mov	r8, r7
 8000b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8000b80:	040e      	lsls	r6, r1, #16
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8000b82:	43f3      	mvns	r3, r6
 8000b84:	469c      	mov	ip, r3
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8000b86:	43cb      	mvns	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000b88:	25fa      	movs	r5, #250	@ 0xfa
 8000b8a:	2000      	movs	r0, #0
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8000b8c:	4698      	mov	r8, r3
 8000b8e:	4c0b      	ldr	r4, [pc, #44]	@ (8000bbc <setDMApwmDuty+0x54>)
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000b90:	00ad      	lsls	r5, r5, #2
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8000b92:	6823      	ldr	r3, [r4, #0]
		if (i < duty) { //set pin
 8000b94:	4282      	cmp	r2, r0
 8000b96:	d908      	bls.n	8000baa <setDMApwmDuty+0x42>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8000b98:	4667      	mov	r7, ip
 8000b9a:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin;
 8000b9c:	430b      	orrs	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000b9e:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 8000ba0:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000ba2:	42a8      	cmp	r0, r5
 8000ba4:	d1f5      	bne.n	8000b92 <setDMApwmDuty+0x2a>
		r = 1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e7e6      	b.n	8000b78 <setDMApwmDuty+0x10>
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8000baa:	4647      	mov	r7, r8
 8000bac:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8000bae:	4333      	orrs	r3, r6
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000bb0:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 8000bb2:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8000bb4:	42a8      	cmp	r0, r5
 8000bb6:	d1ec      	bne.n	8000b92 <setDMApwmDuty+0x2a>
		r = 1;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e7dd      	b.n	8000b78 <setDMApwmDuty+0x10>
 8000bbc:	200000c4 	.word	0x200000c4

08000bc0 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000bc0:	b510      	push	{r4, lr}
 8000bc2:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bc4:	220c      	movs	r2, #12
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	a801      	add	r0, sp, #4
 8000bca:	f002 fff3 	bl	8003bb4 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bce:	2108      	movs	r1, #8
  hadc.Instance = ADC1;
 8000bd0:	4c1c      	ldr	r4, [pc, #112]	@ (8000c44 <MX_ADC_Init+0x84>)
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <MX_ADC_Init+0x88>)
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bd4:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bd6:	2180      	movs	r1, #128	@ 0x80
 8000bd8:	0249      	lsls	r1, r1, #9
  hadc.Instance = ADC1;
 8000bda:	6023      	str	r3, [r4, #0]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bdc:	61a1      	str	r1, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bde:	2300      	movs	r3, #0
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	21c2      	movs	r1, #194	@ 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000be2:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000be4:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000be6:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be8:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bea:	31ff      	adds	r1, #255	@ 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bec:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000bee:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000bf0:	3324      	adds	r3, #36	@ 0x24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000bf2:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bf4:	61e1      	str	r1, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000bf6:	54e2      	strb	r2, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf8:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000bfa:	f000 fd77 	bl	80016ec <HAL_ADC_Init>
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d116      	bne.n	8000c30 <MX_ADC_Init+0x70>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c06:	2380      	movs	r3, #128	@ 0x80
 8000c08:	015b      	lsls	r3, r3, #5
 8000c0a:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000c0c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c0e:	0020      	movs	r0, r4
 8000c10:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000c12:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c14:	f000 feaa 	bl	800196c <HAL_ADC_ConfigChannel>
 8000c18:	2800      	cmp	r0, #0
 8000c1a:	d10f      	bne.n	8000c3c <MX_ADC_Init+0x7c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c1c:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c1e:	0020      	movs	r0, r4
 8000c20:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_1;
 8000c22:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c24:	f000 fea2 	bl	800196c <HAL_ADC_ConfigChannel>
 8000c28:	2800      	cmp	r0, #0
 8000c2a:	d104      	bne.n	8000c36 <MX_ADC_Init+0x76>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c2c:	b004      	add	sp, #16
 8000c2e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000c30:	f000 f9f6 	bl	8001020 <Error_Handler>
 8000c34:	e7e5      	b.n	8000c02 <MX_ADC_Init+0x42>
    Error_Handler();
 8000c36:	f000 f9f3 	bl	8001020 <Error_Handler>
}
 8000c3a:	e7f7      	b.n	8000c2c <MX_ADC_Init+0x6c>
    Error_Handler();
 8000c3c:	f000 f9f0 	bl	8001020 <Error_Handler>
 8000c40:	e7ec      	b.n	8000c1c <MX_ADC_Init+0x5c>
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	200010a8 	.word	0x200010a8
 8000c48:	40012400 	.word	0x40012400

08000c4c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c4c:	b530      	push	{r4, r5, lr}
 8000c4e:	0004      	movs	r4, r0
 8000c50:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c52:	2214      	movs	r2, #20
 8000c54:	2100      	movs	r1, #0
 8000c56:	a802      	add	r0, sp, #8
 8000c58:	f002 ffac 	bl	8003bb4 <memset>
  if(adcHandle->Instance==ADC1)
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd8 <HAL_ADC_MspInit+0x8c>)
 8000c5e:	6822      	ldr	r2, [r4, #0]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d001      	beq.n	8000c68 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c64:	b009      	add	sp, #36	@ 0x24
 8000c66:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c68:	2180      	movs	r1, #128	@ 0x80
 8000c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cdc <HAL_ADC_MspInit+0x90>)
 8000c6c:	0089      	lsls	r1, r1, #2
 8000c6e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c72:	430a      	orrs	r2, r1
 8000c74:	619a      	str	r2, [r3, #24]
 8000c76:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c78:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c7a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7c:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c7e:	9200      	str	r2, [sp, #0]
 8000c80:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	695a      	ldr	r2, [r3, #20]
 8000c84:	0289      	lsls	r1, r1, #10
 8000c86:	430a      	orrs	r2, r1
 8000c88:	615a      	str	r2, [r3, #20]
 8000c8a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 8000c8c:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	400b      	ands	r3, r1
 8000c90:	9301      	str	r3, [sp, #4]
 8000c92:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 8000c94:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 8000c98:	9202      	str	r2, [sp, #8]
 8000c9a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9c:	f001 f88e 	bl	8001dbc <HAL_GPIO_Init>
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ca0:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8000ca2:	4d0f      	ldr	r5, [pc, #60]	@ (8000ce0 <HAL_ADC_MspInit+0x94>)
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ca6:	60ea      	str	r2, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ca8:	3280      	adds	r2, #128	@ 0x80
 8000caa:	612a      	str	r2, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cac:	2280      	movs	r2, #128	@ 0x80
 8000cae:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 8000cb0:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	616a      	str	r2, [r5, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cb4:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000cb6:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000cb8:	0028      	movs	r0, r5
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cba:	606b      	str	r3, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cbc:	60ab      	str	r3, [r5, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000cbe:	61aa      	str	r2, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000cc0:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000cc2:	f000 ff8f 	bl	8001be4 <HAL_DMA_Init>
 8000cc6:	2800      	cmp	r0, #0
 8000cc8:	d102      	bne.n	8000cd0 <HAL_ADC_MspInit+0x84>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8000cca:	6325      	str	r5, [r4, #48]	@ 0x30
 8000ccc:	626c      	str	r4, [r5, #36]	@ 0x24
}
 8000cce:	e7c9      	b.n	8000c64 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000cd0:	f000 f9a6 	bl	8001020 <Error_Handler>
 8000cd4:	e7f9      	b.n	8000cca <HAL_ADC_MspInit+0x7e>
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	40012400 	.word	0x40012400
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	20001064 	.word	0x20001064
 8000ce4:	40020008 	.word	0x40020008

08000ce8 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce8:	2301      	movs	r3, #1
{
 8000cea:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cec:	4a0d      	ldr	r2, [pc, #52]	@ (8000d24 <MX_DMA_Init+0x3c>)
{
 8000cee:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cf0:	6951      	ldr	r1, [r2, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cf2:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cf4:	4319      	orrs	r1, r3
 8000cf6:	6151      	str	r1, [r2, #20]
 8000cf8:	6952      	ldr	r2, [r2, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cfa:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d00:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d02:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d04:	f000 ff1e 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d08:	2009      	movs	r0, #9
 8000d0a:	f000 ff45 	bl	8001b98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	200b      	movs	r0, #11
 8000d14:	f000 ff16 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000d18:	200b      	movs	r0, #11
 8000d1a:	f000 ff3d 	bl	8001b98 <HAL_NVIC_EnableIRQ>

}
 8000d1e:	b003      	add	sp, #12
 8000d20:	bd00      	pop	{pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	40021000 	.word	0x40021000

08000d28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d2a:	46c6      	mov	lr, r8
 8000d2c:	b500      	push	{lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	2214      	movs	r2, #20
 8000d32:	2100      	movs	r1, #0
 8000d34:	a804      	add	r0, sp, #16
 8000d36:	f002 ff3d 	bl	8003bb4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d3e:	0309      	lsls	r1, r1, #12
 8000d40:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d42:	2480      	movs	r4, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d44:	430a      	orrs	r2, r1
 8000d46:	615a      	str	r2, [r3, #20]
 8000d48:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000d4a:	27fe      	movs	r7, #254	@ 0xfe
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4c:	400a      	ands	r2, r1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d4e:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d50:	9200      	str	r2, [sp, #0]
 8000d52:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d54:	695a      	ldr	r2, [r3, #20]
 8000d56:	03c9      	lsls	r1, r1, #15
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	615a      	str	r2, [r3, #20]
 8000d5c:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000d5e:	2590      	movs	r5, #144	@ 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d60:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d64:	9201      	str	r2, [sp, #4]
 8000d66:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	0289      	lsls	r1, r1, #10
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	615a      	str	r2, [r3, #20]
 8000d70:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d72:	01e4      	lsls	r4, r4, #7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d74:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d76:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d78:	9202      	str	r2, [sp, #8]
 8000d7a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	695a      	ldr	r2, [r3, #20]
 8000d7e:	02c9      	lsls	r1, r1, #11
 8000d80:	430a      	orrs	r2, r1
 8000d82:	615a      	str	r2, [r3, #20]
 8000d84:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000d86:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d88:	400b      	ands	r3, r1
 8000d8a:	9303      	str	r3, [sp, #12]
 8000d8c:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e38 <MX_GPIO_Init+0x110>)
 8000d90:	0021      	movs	r1, r4
 8000d92:	0018      	movs	r0, r3
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000d94:	007f      	lsls	r7, r7, #1
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d96:	2200      	movs	r2, #0
 8000d98:	4698      	mov	r8, r3
 8000d9a:	f001 f9ef 	bl	800217c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000d9e:	2200      	movs	r2, #0
 8000da0:	0039      	movs	r1, r7
 8000da2:	0028      	movs	r0, r5
 8000da4:	f001 f9ea 	bl	800217c <HAL_GPIO_WritePin>
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = LED_Pin;
 8000daa:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000dae:	4640      	mov	r0, r8
 8000db0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f001 f800 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGITAL_AUX1_Pin DIGITAL_AUX2_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin|DIGITAL_AUX2_Pin;
 8000dbc:	2388      	movs	r3, #136	@ 0x88
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	035b      	lsls	r3, r3, #13
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dc2:	a904      	add	r1, sp, #16
 8000dc4:	481d      	ldr	r0, [pc, #116]	@ (8000e3c <MX_GPIO_Init+0x114>)
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin|DIGITAL_AUX2_Pin;
 8000dc6:	9204      	str	r2, [sp, #16]
 8000dc8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dcc:	f000 fff6 	bl	8001dbc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd0:	0028      	movs	r0, r5
 8000dd2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8000dd4:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ddc:	f000 ffee 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 8000de0:	2280      	movs	r2, #128	@ 0x80
 8000de2:	23c4      	movs	r3, #196	@ 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000de4:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = CH4_Pin;
 8000de6:	0212      	lsls	r2, r2, #8
 8000de8:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000dea:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CH4_Pin;
 8000dec:	9204      	str	r2, [sp, #16]
 8000dee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f000 ffe3 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : CH3_Pin CH2_Pin CH1_Pin */
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8000df6:	23c4      	movs	r3, #196	@ 0xc4
 8000df8:	2238      	movs	r2, #56	@ 0x38
 8000dfa:	039b      	lsls	r3, r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	a904      	add	r1, sp, #16
 8000dfe:	4810      	ldr	r0, [pc, #64]	@ (8000e40 <MX_GPIO_Init+0x118>)
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8000e00:	9204      	str	r2, [sp, #16]
 8000e02:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e06:	f000 ffd9 	bl	8001dbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	2006      	movs	r0, #6
 8000e10:	f000 fe98 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000e14:	2006      	movs	r0, #6
 8000e16:	f000 febf 	bl	8001b98 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	2007      	movs	r0, #7
 8000e20:	f000 fe90 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000e24:	2007      	movs	r0, #7
 8000e26:	f000 feb7 	bl	8001b98 <HAL_NVIC_EnableIRQ>

}
 8000e2a:	b00a      	add	sp, #40	@ 0x28
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	46b8      	mov	r8, r7
 8000e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48000800 	.word	0x48000800
 8000e3c:	48001400 	.word	0x48001400
 8000e40:	48000400 	.word	0x48000400

08000e44 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e44:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e46:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <MX_I2C1_Init+0x68>)
 8000e48:	4c19      	ldr	r4, [pc, #100]	@ (8000eb0 <MX_I2C1_Init+0x6c>)
  hi2c1.Init.Timing = 0x00201D2B;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e4a:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8000e4c:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000e4e:	4b19      	ldr	r3, [pc, #100]	@ (8000eb4 <MX_I2C1_Init+0x70>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e50:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00201D2B;
 8000e52:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e54:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e56:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8000e58:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e5a:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e5c:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e5e:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e60:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e62:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e64:	f001 f9a4 	bl	80021b0 <HAL_I2C_Init>
 8000e68:	2800      	cmp	r0, #0
 8000e6a:	d10c      	bne.n	8000e86 <MX_I2C1_Init+0x42>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	0020      	movs	r0, r4
 8000e70:	f001 f9fe 	bl	8002270 <HAL_I2CEx_ConfigAnalogFilter>
 8000e74:	2800      	cmp	r0, #0
 8000e76:	d10e      	bne.n	8000e96 <MX_I2C1_Init+0x52>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e78:	2100      	movs	r1, #0
 8000e7a:	0020      	movs	r0, r4
 8000e7c:	f001 fa1e 	bl	80022bc <HAL_I2CEx_ConfigDigitalFilter>
 8000e80:	2800      	cmp	r0, #0
 8000e82:	d110      	bne.n	8000ea6 <MX_I2C1_Init+0x62>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e84:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e86:	f000 f8cb 	bl	8001020 <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	0020      	movs	r0, r4
 8000e8e:	f001 f9ef 	bl	8002270 <HAL_I2CEx_ConfigAnalogFilter>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d0f0      	beq.n	8000e78 <MX_I2C1_Init+0x34>
    Error_Handler();
 8000e96:	f000 f8c3 	bl	8001020 <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	0020      	movs	r0, r4
 8000e9e:	f001 fa0d 	bl	80022bc <HAL_I2CEx_ConfigDigitalFilter>
 8000ea2:	2800      	cmp	r0, #0
 8000ea4:	d0ee      	beq.n	8000e84 <MX_I2C1_Init+0x40>
    Error_Handler();
 8000ea6:	f000 f8bb 	bl	8001020 <Error_Handler>
}
 8000eaa:	e7eb      	b.n	8000e84 <MX_I2C1_Init+0x40>
 8000eac:	40005400 	.word	0x40005400
 8000eb0:	200010e8 	.word	0x200010e8
 8000eb4:	00201d2b 	.word	0x00201d2b

08000eb8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000eb8:	b510      	push	{r4, lr}
 8000eba:	0004      	movs	r4, r0
 8000ebc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebe:	2214      	movs	r2, #20
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	a802      	add	r0, sp, #8
 8000ec4:	f002 fe76 	bl	8003bb4 <memset>
  if(i2cHandle->Instance==I2C1)
 8000ec8:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <HAL_I2C_MspInit+0x60>)
 8000eca:	6822      	ldr	r2, [r4, #0]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d001      	beq.n	8000ed4 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ed0:	b008      	add	sp, #32
 8000ed2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed4:	2280      	movs	r2, #128	@ 0x80
 8000ed6:	4c11      	ldr	r4, [pc, #68]	@ (8000f1c <HAL_I2C_MspInit+0x64>)
 8000ed8:	02d2      	lsls	r2, r2, #11
 8000eda:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000edc:	4810      	ldr	r0, [pc, #64]	@ (8000f20 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	6163      	str	r3, [r4, #20]
 8000ee2:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee4:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eea:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eec:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eee:	2312      	movs	r3, #18
 8000ef0:	0092      	lsls	r2, r2, #2
 8000ef2:	9202      	str	r2, [sp, #8]
 8000ef4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000efa:	3b02      	subs	r3, #2
 8000efc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efe:	f000 ff5d 	bl	8001dbc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f02:	2280      	movs	r2, #128	@ 0x80
 8000f04:	69e3      	ldr	r3, [r4, #28]
 8000f06:	0392      	lsls	r2, r2, #14
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	61e3      	str	r3, [r4, #28]
 8000f0c:	69e3      	ldr	r3, [r4, #28]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	9b01      	ldr	r3, [sp, #4]
}
 8000f14:	e7dc      	b.n	8000ed0 <HAL_I2C_MspInit+0x18>
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	40005400 	.word	0x40005400
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	48000400 	.word	0x48000400

08000f24 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000f24:	b510      	push	{r4, lr}
 8000f26:	b098      	sub	sp, #96	@ 0x60
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000f28:	2230      	movs	r2, #48	@ 0x30
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	a80c      	add	r0, sp, #48	@ 0x30
 8000f2e:	f002 fe41 	bl	8003bb4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000f32:	2210      	movs	r2, #16
 8000f34:	2100      	movs	r1, #0
 8000f36:	4668      	mov	r0, sp
 8000f38:	f002 fe3c 	bl	8003bb4 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000f3c:	221c      	movs	r2, #28
 8000f3e:	2100      	movs	r1, #0
 8000f40:	a804      	add	r0, sp, #16
 8000f42:	f002 fe37 	bl	8003bb4 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI14 | RCC_OSCILLATORTYPE_HSI48;
 8000f46:	2332      	movs	r3, #50	@ 0x32
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000f48:	2410      	movs	r4, #16
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI14 | RCC_OSCILLATORTYPE_HSI48;
 8000f4a:	930b      	str	r3, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000f4c:	a80b      	add	r0, sp, #44	@ 0x2c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f4e:	3b31      	subs	r3, #49	@ 0x31
 8000f50:	930e      	str	r3, [sp, #56]	@ 0x38
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f52:	9313      	str	r3, [sp, #76]	@ 0x4c
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000f54:	9310      	str	r3, [sp, #64]	@ 0x40
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f56:	940f      	str	r4, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000f58:	9411      	str	r4, [sp, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000f5a:	f001 fafd 	bl	8002558 <HAL_RCC_OscConfig>
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d001      	beq.n	8000f66 <SystemClock_Config+0x42>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f62:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f64:	e7fe      	b.n	8000f64 <SystemClock_Config+0x40>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000f66:	2207      	movs	r2, #7
 8000f68:	2303      	movs	r3, #3
 8000f6a:	9200      	str	r2, [sp, #0]
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2300      	movs	r3, #0
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000f72:	2101      	movs	r1, #1
 8000f74:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000f76:	9202      	str	r2, [sp, #8]
 8000f78:	9303      	str	r3, [sp, #12]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000f7a:	f001 fda3 	bl	8002ac4 <HAL_RCC_ClockConfig>
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0x62>
 8000f82:	b672      	cpsid	i
	while (1) {
 8000f84:	e7fe      	b.n	8000f84 <SystemClock_Config+0x60>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
 8000f86:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <SystemClock_Config+0x80>)
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000f88:	9006      	str	r0, [sp, #24]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f8a:	9008      	str	r0, [sp, #32]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000f8c:	900a      	str	r0, [sp, #40]	@ 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000f8e:	a804      	add	r0, sp, #16
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
 8000f90:	9304      	str	r3, [sp, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000f92:	f001 feaf 	bl	8002cf4 <HAL_RCCEx_PeriphCLKConfig>
 8000f96:	2800      	cmp	r0, #0
 8000f98:	d001      	beq.n	8000f9e <SystemClock_Config+0x7a>
 8000f9a:	b672      	cpsid	i
	while (1) {
 8000f9c:	e7fe      	b.n	8000f9c <SystemClock_Config+0x78>
}
 8000f9e:	b018      	add	sp, #96	@ 0x60
 8000fa0:	bd10      	pop	{r4, pc}
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	00020021 	.word	0x00020021

08000fa8 <main>:
int main(void) {
 8000fa8:	b570      	push	{r4, r5, r6, lr}
	HAL_Init();
 8000faa:	f000 fb11 	bl	80015d0 <HAL_Init>
	SystemClock_Config();
 8000fae:	f7ff ffb9 	bl	8000f24 <SystemClock_Config>
	MX_GPIO_Init();
 8000fb2:	f7ff feb9 	bl	8000d28 <MX_GPIO_Init>
	MX_DMA_Init();
 8000fb6:	f7ff fe97 	bl	8000ce8 <MX_DMA_Init>
	MX_ADC_Init();
 8000fba:	f7ff fe01 	bl	8000bc0 <MX_ADC_Init>
	MX_I2C1_Init();
 8000fbe:	f7ff ff41 	bl	8000e44 <MX_I2C1_Init>
	MX_SPI2_Init();
 8000fc2:	f000 f82f 	bl	8001024 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 8000fc6:	f000 fa35 	bl	8001434 <MX_USART1_UART_Init>
	MX_USB_PCD_Init();
 8000fca:	f000 fa83 	bl	80014d4 <MX_USB_PCD_Init>
	MX_TIM1_Init();
 8000fce:	f000 f8cd 	bl	800116c <MX_TIM1_Init>
	MX_TIM3_Init();
 8000fd2:	f000 f949 	bl	8001268 <MX_TIM3_Init>
	MX_TIM2_Init();
 8000fd6:	f000 f909 	bl	80011ec <MX_TIM2_Init>
	FAC_app_init();
 8000fda:	f7ff fa9b 	bl	8000514 <FAC_app_init>
 8000fde:	4e0e      	ldr	r6, [pc, #56]	@ (8001018 <main+0x70>)
		for (int i = 0; i < 8; i++) {
 8000fe0:	0035      	movs	r5, r6
int main(void) {
 8000fe2:	2401      	movs	r4, #1
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 8000fe4:	b2e0      	uxtb	r0, r4
 8000fe6:	f7ff fd2b 	bl	8000a40 <FAC_std_receiver_GET_channel>
		for (int i = 0; i < 8; i++) {
 8000fea:	3401      	adds	r4, #1
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 8000fec:	8028      	strh	r0, [r5, #0]
		for (int i = 0; i < 8; i++) {
 8000fee:	3502      	adds	r5, #2
 8000ff0:	2c09      	cmp	r4, #9
 8000ff2:	d1f7      	bne.n	8000fe4 <main+0x3c>
		FAC_motor_set_speed_direction(1, FORWARD, FAC_std_receiver_GET_channel(3));
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f7ff fd23 	bl	8000a40 <FAC_std_receiver_GET_channel>
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	0002      	movs	r2, r0
 8000ffe:	2001      	movs	r0, #1
 8001000:	f7ff fab4 	bl	800056c <FAC_motor_set_speed_direction>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001004:	2180      	movs	r1, #128	@ 0x80
 8001006:	4805      	ldr	r0, [pc, #20]	@ (800101c <main+0x74>)
 8001008:	01c9      	lsls	r1, r1, #7
 800100a:	f001 f8bd 	bl	8002188 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 800100e:	2064      	movs	r0, #100	@ 0x64
 8001010:	f000 fb00 	bl	8001614 <HAL_Delay>
		for (int i = 0; i < 8; i++) {
 8001014:	e7e4      	b.n	8000fe0 <main+0x38>
 8001016:	46c0      	nop			@ (mov r8, r8)
 8001018:	2000113c 	.word	0x2000113c
 800101c:	48000800 	.word	0x48000800

08001020 <Error_Handler>:
 8001020:	b672      	cpsid	i
	while (1) {
 8001022:	e7fe      	b.n	8001022 <Error_Handler+0x2>

08001024 <MX_SPI2_Init>:

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001024:	22c0      	movs	r2, #192	@ 0xc0
  hspi2.Instance = SPI2;
 8001026:	4811      	ldr	r0, [pc, #68]	@ (800106c <MX_SPI2_Init+0x48>)
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <MX_SPI2_Init+0x4c>)
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800102a:	0092      	lsls	r2, r2, #2
{
 800102c:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 800102e:	6003      	str	r3, [r0, #0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001030:	60c2      	str	r2, [r0, #12]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001032:	2382      	movs	r3, #130	@ 0x82
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001034:	2280      	movs	r2, #128	@ 0x80
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001036:	005b      	lsls	r3, r3, #1
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001038:	02d2      	lsls	r2, r2, #11
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800103a:	6043      	str	r3, [r0, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800103c:	6182      	str	r2, [r0, #24]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800103e:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001040:	2228      	movs	r2, #40	@ 0x28
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001042:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001044:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001046:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001048:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104a:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800104c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800104e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001050:	3a21      	subs	r2, #33	@ 0x21
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001052:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001054:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 8001056:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001058:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800105a:	f001 ff01 	bl	8002e60 <HAL_SPI_Init>
 800105e:	2800      	cmp	r0, #0
 8001060:	d100      	bne.n	8001064 <MX_SPI2_Init+0x40>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001062:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001064:	f7ff ffdc 	bl	8001020 <Error_Handler>
}
 8001068:	e7fb      	b.n	8001062 <MX_SPI2_Init+0x3e>
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	2000114c 	.word	0x2000114c
 8001070:	40003800 	.word	0x40003800

08001074 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001074:	b510      	push	{r4, lr}
 8001076:	0004      	movs	r4, r0
 8001078:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107a:	2214      	movs	r2, #20
 800107c:	2100      	movs	r1, #0
 800107e:	a802      	add	r0, sp, #8
 8001080:	f002 fd98 	bl	8003bb4 <memset>
  if(spiHandle->Instance==SPI2)
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <HAL_SPI_MspInit+0x5c>)
 8001086:	6822      	ldr	r2, [r4, #0]
 8001088:	429a      	cmp	r2, r3
 800108a:	d001      	beq.n	8001090 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800108c:	b008      	add	sp, #32
 800108e:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001090:	2180      	movs	r1, #128	@ 0x80
 8001092:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <HAL_SPI_MspInit+0x60>)
 8001094:	01c9      	lsls	r1, r1, #7
 8001096:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800109a:	430a      	orrs	r2, r1
 800109c:	61da      	str	r2, [r3, #28]
 800109e:	69da      	ldr	r2, [r3, #28]
 80010a0:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010a4:	9200      	str	r2, [sp, #0]
 80010a6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a8:	695a      	ldr	r2, [r3, #20]
 80010aa:	02c9      	lsls	r1, r1, #11
 80010ac:	430a      	orrs	r2, r1
 80010ae:	615a      	str	r2, [r3, #20]
 80010b0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010b2:	22f0      	movs	r2, #240	@ 0xf0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b4:	400b      	ands	r3, r1
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010ba:	2302      	movs	r3, #2
 80010bc:	0212      	lsls	r2, r2, #8
 80010be:	9202      	str	r2, [sp, #8]
 80010c0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f000 fe78 	bl	8001dbc <HAL_GPIO_Init>
}
 80010cc:	e7de      	b.n	800108c <HAL_SPI_MspInit+0x18>
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	40003800 	.word	0x40003800
 80010d4:	40021000 	.word	0x40021000
 80010d8:	48000400 	.word	0x48000400

080010dc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010dc:	2201      	movs	r2, #1
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <HAL_MspInit+0x2c>)
{
 80010e0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e2:	6999      	ldr	r1, [r3, #24]
 80010e4:	4311      	orrs	r1, r2
 80010e6:	6199      	str	r1, [r3, #24]
 80010e8:	6999      	ldr	r1, [r3, #24]
 80010ea:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ec:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ee:	9200      	str	r2, [sp, #0]
 80010f0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f2:	69da      	ldr	r2, [r3, #28]
 80010f4:	0549      	lsls	r1, r1, #21
 80010f6:	430a      	orrs	r2, r1
 80010f8:	61da      	str	r2, [r3, #28]
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	400b      	ands	r3, r1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001102:	b002      	add	sp, #8
 8001104:	4770      	bx	lr
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	40021000 	.word	0x40021000

0800110c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800110c:	e7fe      	b.n	800110c <NMI_Handler>
 800110e:	46c0      	nop			@ (mov r8, r8)

08001110 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001110:	e7fe      	b.n	8001110 <HardFault_Handler>
 8001112:	46c0      	nop			@ (mov r8, r8)

08001114 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001114:	4770      	bx	lr
 8001116:	46c0      	nop			@ (mov r8, r8)

08001118 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001118:	4770      	bx	lr
 800111a:	46c0      	nop			@ (mov r8, r8)

0800111c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800111c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111e:	f000 fa67 	bl	80015f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001122:	bd10      	pop	{r4, pc}

08001124 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001124:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 8001126:	2008      	movs	r0, #8
 8001128:	f001 f836 	bl	8002198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800112c:	bd10      	pop	{r4, pc}
 800112e:	46c0      	nop			@ (mov r8, r8)

08001130 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001130:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8001132:	2010      	movs	r0, #16
 8001134:	f001 f830 	bl	8002198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 8001138:	2020      	movs	r0, #32
 800113a:	f001 f82d 	bl	8002198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 800113e:	2080      	movs	r0, #128	@ 0x80
 8001140:	0200      	lsls	r0, r0, #8
 8001142:	f001 f829 	bl	8002198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001146:	bd10      	pop	{r4, pc}

08001148 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001148:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 800114a:	4802      	ldr	r0, [pc, #8]	@ (8001154 <DMA1_Channel1_IRQHandler+0xc>)
 800114c:	f000 fde8 	bl	8001d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001150:	bd10      	pop	{r4, pc}
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	20001064 	.word	0x20001064

08001158 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001158:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 800115a:	4802      	ldr	r0, [pc, #8]	@ (8001164 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 800115c:	f000 fde0 	bl	8001d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001160:	bd10      	pop	{r4, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	200011b0 	.word	0x200011b0

08001168 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001168:	4770      	bx	lr
 800116a:	46c0      	nop			@ (mov r8, r8)

0800116c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800116c:	b510      	push	{r4, lr}
 800116e:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001170:	2210      	movs	r2, #16
 8001172:	2100      	movs	r1, #0
 8001174:	a802      	add	r0, sp, #8
 8001176:	f002 fd1d 	bl	8003bb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117a:	2208      	movs	r2, #8
 800117c:	2100      	movs	r1, #0
 800117e:	4668      	mov	r0, sp
 8001180:	f002 fd18 	bl	8003bb4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001184:	4c16      	ldr	r4, [pc, #88]	@ (80011e0 <MX_TIM1_Init+0x74>)
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <MX_TIM1_Init+0x78>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 8001188:	4a17      	ldr	r2, [pc, #92]	@ (80011e8 <MX_TIM1_Init+0x7c>)
  htim1.Instance = TIM1;
 800118a:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 800118c:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800118e:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 8001190:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001192:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 65535;
 8001194:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001196:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8001198:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800119a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800119c:	f001 ff3e 	bl	800301c <HAL_TIM_Base_Init>
 80011a0:	2800      	cmp	r0, #0
 80011a2:	d114      	bne.n	80011ce <MX_TIM1_Init+0x62>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a4:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011a6:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011aa:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ac:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011ae:	f002 f97b 	bl	80034a8 <HAL_TIM_ConfigClockSource>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d111      	bne.n	80011da <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011b6:	2220      	movs	r2, #32
 80011b8:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011ba:	4669      	mov	r1, sp
 80011bc:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011c2:	f002 fa21 	bl	8003608 <HAL_TIMEx_MasterConfigSynchronization>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d104      	bne.n	80011d4 <MX_TIM1_Init+0x68>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011ca:	b006      	add	sp, #24
 80011cc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80011ce:	f7ff ff27 	bl	8001020 <Error_Handler>
 80011d2:	e7e7      	b.n	80011a4 <MX_TIM1_Init+0x38>
    Error_Handler();
 80011d4:	f7ff ff24 	bl	8001020 <Error_Handler>
}
 80011d8:	e7f7      	b.n	80011ca <MX_TIM1_Init+0x5e>
    Error_Handler();
 80011da:	f7ff ff21 	bl	8001020 <Error_Handler>
 80011de:	e7ea      	b.n	80011b6 <MX_TIM1_Init+0x4a>
 80011e0:	20001284 	.word	0x20001284
 80011e4:	40012c00 	.word	0x40012c00
 80011e8:	0000ffff 	.word	0x0000ffff

080011ec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011ec:	b510      	push	{r4, lr}
 80011ee:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f0:	2210      	movs	r2, #16
 80011f2:	2100      	movs	r1, #0
 80011f4:	a802      	add	r0, sp, #8
 80011f6:	f002 fcdd 	bl	8003bb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fa:	2208      	movs	r2, #8
 80011fc:	2100      	movs	r1, #0
 80011fe:	4668      	mov	r0, sp
 8001200:	f002 fcd8 	bl	8003bb4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001204:	2380      	movs	r3, #128	@ 0x80
 8001206:	4c17      	ldr	r4, [pc, #92]	@ (8001264 <MX_TIM2_Init+0x78>)
 8001208:	05db      	lsls	r3, r3, #23
 800120a:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 24-1;
 800120c:	2317      	movs	r3, #23
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
 800120e:	2201      	movs	r2, #1
  htim2.Init.Prescaler = 24-1;
 8001210:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	2300      	movs	r3, #0
  htim2.Init.Period = 4294967295;
 8001214:	4252      	negs	r2, r2
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001216:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001218:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 4294967295;
 800121a:	60e2      	str	r2, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800121c:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001220:	f001 fefc 	bl	800301c <HAL_TIM_Base_Init>
 8001224:	2800      	cmp	r0, #0
 8001226:	d114      	bne.n	8001252 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001228:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800122a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800122c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800122e:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001230:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001232:	f002 f939 	bl	80034a8 <HAL_TIM_ConfigClockSource>
 8001236:	2800      	cmp	r0, #0
 8001238:	d111      	bne.n	800125e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123a:	2200      	movs	r2, #0
 800123c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800123e:	4669      	mov	r1, sp
 8001240:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001242:	9200      	str	r2, [sp, #0]
 8001244:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001246:	f002 f9df 	bl	8003608 <HAL_TIMEx_MasterConfigSynchronization>
 800124a:	2800      	cmp	r0, #0
 800124c:	d104      	bne.n	8001258 <MX_TIM2_Init+0x6c>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800124e:	b006      	add	sp, #24
 8001250:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001252:	f7ff fee5 	bl	8001020 <Error_Handler>
 8001256:	e7e7      	b.n	8001228 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8001258:	f7ff fee2 	bl	8001020 <Error_Handler>
}
 800125c:	e7f7      	b.n	800124e <MX_TIM2_Init+0x62>
    Error_Handler();
 800125e:	f7ff fedf 	bl	8001020 <Error_Handler>
 8001262:	e7ea      	b.n	800123a <MX_TIM2_Init+0x4e>
 8001264:	2000123c 	.word	0x2000123c

08001268 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001268:	b510      	push	{r4, lr}
 800126a:	b096      	sub	sp, #88	@ 0x58

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800126c:	2210      	movs	r2, #16
 800126e:	2100      	movs	r1, #0
 8001270:	a804      	add	r0, sp, #16
 8001272:	f002 fc9f 	bl	8003bb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001276:	2208      	movs	r2, #8
 8001278:	2100      	movs	r1, #0
 800127a:	a802      	add	r0, sp, #8
 800127c:	f002 fc9a 	bl	8003bb4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001280:	221c      	movs	r2, #28
 8001282:	2100      	movs	r1, #0
 8001284:	a80e      	add	r0, sp, #56	@ 0x38
 8001286:	f002 fc95 	bl	8003bb4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800128a:	4c37      	ldr	r4, [pc, #220]	@ (8001368 <MX_TIM3_Init+0x100>)
 800128c:	4b37      	ldr	r3, [pc, #220]	@ (800136c <MX_TIM3_Init+0x104>)
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 800128e:	4a38      	ldr	r2, [pc, #224]	@ (8001370 <MX_TIM3_Init+0x108>)
  htim3.Instance = TIM3;
 8001290:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 0;
 8001292:	2300      	movs	r3, #0
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001294:	0020      	movs	r0, r4
  htim3.Init.Prescaler = 0;
 8001296:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001298:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 65535;
 800129a:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012a0:	f001 febc 	bl	800301c <HAL_TIM_Base_Init>
 80012a4:	2800      	cmp	r0, #0
 80012a6:	d137      	bne.n	8001318 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a8:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012aa:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ac:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012ae:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b0:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012b2:	f002 f8f9 	bl	80034a8 <HAL_TIM_ConfigClockSource>
 80012b6:	2800      	cmp	r0, #0
 80012b8:	d13d      	bne.n	8001336 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012ba:	0020      	movs	r0, r4
 80012bc:	f001 ff66 	bl	800318c <HAL_TIM_PWM_Init>
 80012c0:	2800      	cmp	r0, #0
 80012c2:	d135      	bne.n	8001330 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c4:	2200      	movs	r2, #0
 80012c6:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012c8:	0020      	movs	r0, r4
 80012ca:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012cc:	9202      	str	r2, [sp, #8]
 80012ce:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012d0:	f002 f99a 	bl	8003608 <HAL_TIMEx_MasterConfigSynchronization>
 80012d4:	2800      	cmp	r0, #0
 80012d6:	d128      	bne.n	800132a <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d8:	2260      	movs	r2, #96	@ 0x60
 80012da:	2300      	movs	r3, #0
 80012dc:	920e      	str	r2, [sp, #56]	@ 0x38
 80012de:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e0:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012e2:	0020      	movs	r0, r4
 80012e4:	3a58      	subs	r2, #88	@ 0x58
 80012e6:	a90e      	add	r1, sp, #56	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e8:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ea:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012ec:	f001 ffd6 	bl	800329c <HAL_TIM_PWM_ConfigChannel>
 80012f0:	2800      	cmp	r0, #0
 80012f2:	d117      	bne.n	8001324 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012f4:	220c      	movs	r2, #12
 80012f6:	0020      	movs	r0, r4
 80012f8:	a90e      	add	r1, sp, #56	@ 0x38
 80012fa:	f001 ffcf 	bl	800329c <HAL_TIM_PWM_ConfigChannel>
 80012fe:	2800      	cmp	r0, #0
 8001300:	d10d      	bne.n	800131e <MX_TIM3_Init+0xb6>
  }
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	2214      	movs	r2, #20
 8001304:	2100      	movs	r1, #0
 8001306:	a808      	add	r0, sp, #32
 8001308:	f002 fc54 	bl	8003bb4 <memset>
  if(timHandle->Instance==TIM3)
 800130c:	4b17      	ldr	r3, [pc, #92]	@ (800136c <MX_TIM3_Init+0x104>)
 800130e:	6822      	ldr	r2, [r4, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d013      	beq.n	800133c <MX_TIM3_Init+0xd4>
}
 8001314:	b016      	add	sp, #88	@ 0x58
 8001316:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001318:	f7ff fe82 	bl	8001020 <Error_Handler>
 800131c:	e7c4      	b.n	80012a8 <MX_TIM3_Init+0x40>
    Error_Handler();
 800131e:	f7ff fe7f 	bl	8001020 <Error_Handler>
 8001322:	e7ee      	b.n	8001302 <MX_TIM3_Init+0x9a>
    Error_Handler();
 8001324:	f7ff fe7c 	bl	8001020 <Error_Handler>
 8001328:	e7e4      	b.n	80012f4 <MX_TIM3_Init+0x8c>
    Error_Handler();
 800132a:	f7ff fe79 	bl	8001020 <Error_Handler>
 800132e:	e7d3      	b.n	80012d8 <MX_TIM3_Init+0x70>
    Error_Handler();
 8001330:	f7ff fe76 	bl	8001020 <Error_Handler>
 8001334:	e7c6      	b.n	80012c4 <MX_TIM3_Init+0x5c>
    Error_Handler();
 8001336:	f7ff fe73 	bl	8001020 <Error_Handler>
 800133a:	e7be      	b.n	80012ba <MX_TIM3_Init+0x52>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <MX_TIM3_Init+0x10c>)
 8001340:	02c9      	lsls	r1, r1, #11
 8001342:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	480c      	ldr	r0, [pc, #48]	@ (8001378 <MX_TIM3_Init+0x110>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	430a      	orrs	r2, r1
 8001348:	615a      	str	r2, [r3, #20]
 800134a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 800134c:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	400b      	ands	r3, r1
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 8001354:	2302      	movs	r3, #2
 8001356:	9208      	str	r2, [sp, #32]
 8001358:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800135a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800135e:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001360:	f000 fd2c 	bl	8001dbc <HAL_GPIO_Init>
}
 8001364:	e7d6      	b.n	8001314 <MX_TIM3_Init+0xac>
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	200011f4 	.word	0x200011f4
 800136c:	40000400 	.word	0x40000400
 8001370:	0000ffff 	.word	0x0000ffff
 8001374:	40021000 	.word	0x40021000
 8001378:	48000400 	.word	0x48000400

0800137c <HAL_TIM_Base_MspInit>:
{
 800137c:	b530      	push	{r4, r5, lr}
  if(tim_baseHandle->Instance==TIM1)
 800137e:	6803      	ldr	r3, [r0, #0]
 8001380:	4a26      	ldr	r2, [pc, #152]	@ (800141c <HAL_TIM_Base_MspInit+0xa0>)
{
 8001382:	0004      	movs	r4, r0
 8001384:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM1)
 8001386:	4293      	cmp	r3, r2
 8001388:	d01c      	beq.n	80013c4 <HAL_TIM_Base_MspInit+0x48>
  else if(tim_baseHandle->Instance==TIM2)
 800138a:	2280      	movs	r2, #128	@ 0x80
 800138c:	05d2      	lsls	r2, r2, #23
 800138e:	4293      	cmp	r3, r2
 8001390:	d004      	beq.n	800139c <HAL_TIM_Base_MspInit+0x20>
  else if(tim_baseHandle->Instance==TIM3)
 8001392:	4a23      	ldr	r2, [pc, #140]	@ (8001420 <HAL_TIM_Base_MspInit+0xa4>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d00b      	beq.n	80013b0 <HAL_TIM_Base_MspInit+0x34>
}
 8001398:	b005      	add	sp, #20
 800139a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 800139c:	2301      	movs	r3, #1
 800139e:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <HAL_TIM_Base_MspInit+0xa8>)
 80013a0:	69d1      	ldr	r1, [r2, #28]
 80013a2:	4319      	orrs	r1, r3
 80013a4:	61d1      	str	r1, [r2, #28]
 80013a6:	69d2      	ldr	r2, [r2, #28]
 80013a8:	4013      	ands	r3, r2
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	9b02      	ldr	r3, [sp, #8]
 80013ae:	e7f3      	b.n	8001398 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013b0:	2302      	movs	r3, #2
 80013b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001424 <HAL_TIM_Base_MspInit+0xa8>)
 80013b4:	69d1      	ldr	r1, [r2, #28]
 80013b6:	4319      	orrs	r1, r3
 80013b8:	61d1      	str	r1, [r2, #28]
 80013ba:	69d2      	ldr	r2, [r2, #28]
 80013bc:	4013      	ands	r3, r2
 80013be:	9303      	str	r3, [sp, #12]
 80013c0:	9b03      	ldr	r3, [sp, #12]
}
 80013c2:	e7e9      	b.n	8001398 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013c4:	2380      	movs	r3, #128	@ 0x80
 80013c6:	4a17      	ldr	r2, [pc, #92]	@ (8001424 <HAL_TIM_Base_MspInit+0xa8>)
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	6991      	ldr	r1, [r2, #24]
    hdma_tim1_up.Instance = DMA1_Channel5;
 80013cc:	4d16      	ldr	r5, [pc, #88]	@ (8001428 <HAL_TIM_Base_MspInit+0xac>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013ce:	4319      	orrs	r1, r3
 80013d0:	6191      	str	r1, [r2, #24]
 80013d2:	6992      	ldr	r2, [r2, #24]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80013d4:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013d6:	401a      	ands	r2, r3
 80013d8:	9201      	str	r2, [sp, #4]
 80013da:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_up.Instance = DMA1_Channel5;
 80013dc:	4a13      	ldr	r2, [pc, #76]	@ (800142c <HAL_TIM_Base_MspInit+0xb0>)
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013de:	616b      	str	r3, [r5, #20]
    hdma_tim1_up.Instance = DMA1_Channel5;
 80013e0:	602a      	str	r2, [r5, #0]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013e2:	2210      	movs	r2, #16
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80013e4:	2320      	movs	r3, #32
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013e6:	606a      	str	r2, [r5, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80013e8:	2200      	movs	r2, #0
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80013ea:	60e9      	str	r1, [r5, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013ec:	3181      	adds	r1, #129	@ 0x81
 80013ee:	31ff      	adds	r1, #255	@ 0xff
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80013f0:	0028      	movs	r0, r5
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f2:	60aa      	str	r2, [r5, #8]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013f4:	6129      	str	r1, [r5, #16]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80013f6:	61ab      	str	r3, [r5, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 80013f8:	61ea      	str	r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80013fa:	f000 fbf3 	bl	8001be4 <HAL_DMA_Init>
 80013fe:	2800      	cmp	r0, #0
 8001400:	d108      	bne.n	8001414 <HAL_TIM_Base_MspInit+0x98>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_TIM1_DMA_CH6);
 8001402:	2380      	movs	r3, #128	@ 0x80
 8001404:	4a0a      	ldr	r2, [pc, #40]	@ (8001430 <HAL_TIM_Base_MspInit+0xb4>)
 8001406:	055b      	lsls	r3, r3, #21
 8001408:	6811      	ldr	r1, [r2, #0]
 800140a:	430b      	orrs	r3, r1
 800140c:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800140e:	6225      	str	r5, [r4, #32]
 8001410:	626c      	str	r4, [r5, #36]	@ 0x24
 8001412:	e7c1      	b.n	8001398 <HAL_TIM_Base_MspInit+0x1c>
      Error_Handler();
 8001414:	f7ff fe04 	bl	8001020 <Error_Handler>
 8001418:	e7f3      	b.n	8001402 <HAL_TIM_Base_MspInit+0x86>
 800141a:	46c0      	nop			@ (mov r8, r8)
 800141c:	40012c00 	.word	0x40012c00
 8001420:	40000400 	.word	0x40000400
 8001424:	40021000 	.word	0x40021000
 8001428:	200011b0 	.word	0x200011b0
 800142c:	40020058 	.word	0x40020058
 8001430:	40010000 	.word	0x40010000

08001434 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001434:	480c      	ldr	r0, [pc, #48]	@ (8001468 <MX_USART1_UART_Init+0x34>)
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <MX_USART1_UART_Init+0x38>)
{
 8001438:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 800143a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 800143c:	2396      	movs	r3, #150	@ 0x96
 800143e:	021b      	lsls	r3, r3, #8
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001440:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 38400;
 8001442:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001444:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001446:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001448:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800144a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800144c:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001450:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001452:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001454:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001456:	f002 fabf 	bl	80039d8 <HAL_UART_Init>
 800145a:	2800      	cmp	r0, #0
 800145c:	d100      	bne.n	8001460 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800145e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001460:	f7ff fdde 	bl	8001020 <Error_Handler>
}
 8001464:	e7fb      	b.n	800145e <MX_USART1_UART_Init+0x2a>
 8001466:	46c0      	nop			@ (mov r8, r8)
 8001468:	200012cc 	.word	0x200012cc
 800146c:	40013800 	.word	0x40013800

08001470 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001470:	b510      	push	{r4, lr}
 8001472:	0004      	movs	r4, r0
 8001474:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001476:	2214      	movs	r2, #20
 8001478:	2100      	movs	r1, #0
 800147a:	a802      	add	r0, sp, #8
 800147c:	f002 fb9a 	bl	8003bb4 <memset>
  if(uartHandle->Instance==USART1)
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <HAL_UART_MspInit+0x58>)
 8001482:	6822      	ldr	r2, [r4, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d001      	beq.n	800148c <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001488:	b008      	add	sp, #32
 800148a:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800148c:	2180      	movs	r1, #128	@ 0x80
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <HAL_UART_MspInit+0x5c>)
 8001490:	01c9      	lsls	r1, r1, #7
 8001492:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001494:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001496:	430a      	orrs	r2, r1
 8001498:	619a      	str	r2, [r3, #24]
 800149a:	699a      	ldr	r2, [r3, #24]
 800149c:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80014a0:	9200      	str	r2, [sp, #0]
 80014a2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a4:	695a      	ldr	r2, [r3, #20]
 80014a6:	02c9      	lsls	r1, r1, #11
 80014a8:	430a      	orrs	r2, r1
 80014aa:	615a      	str	r2, [r3, #20]
 80014ac:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014ae:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	400b      	ands	r3, r1
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014b6:	2302      	movs	r3, #2
 80014b8:	9202      	str	r2, [sp, #8]
 80014ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014bc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014be:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c2:	f000 fc7b 	bl	8001dbc <HAL_GPIO_Init>
}
 80014c6:	e7df      	b.n	8001488 <HAL_UART_MspInit+0x18>
 80014c8:	40013800 	.word	0x40013800
 80014cc:	40021000 	.word	0x40021000
 80014d0:	48000400 	.word	0x48000400

080014d4 <MX_USB_PCD_Init>:
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <MX_USB_PCD_Init+0x28>)
 80014d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <MX_USB_PCD_Init+0x2c>)
{
 80014d8:	b510      	push	{r4, lr}
  hpcd_USB_FS.Instance = USB;
 80014da:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80014dc:	2382      	movs	r3, #130	@ 0x82
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80014e2:	2302      	movs	r3, #2
 80014e4:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80014ea:	8143      	strh	r3, [r0, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80014ec:	f000 ff14 	bl	8002318 <HAL_PCD_Init>
 80014f0:	2800      	cmp	r0, #0
 80014f2:	d100      	bne.n	80014f6 <MX_USB_PCD_Init+0x22>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80014f4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80014f6:	f7ff fd93 	bl	8001020 <Error_Handler>
}
 80014fa:	e7fb      	b.n	80014f4 <MX_USB_PCD_Init+0x20>
 80014fc:	20001354 	.word	0x20001354
 8001500:	40005c00 	.word	0x40005c00

08001504 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  if(pcdHandle->Instance==USB)
 8001504:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <HAL_PCD_MspInit+0x24>)
 8001506:	6802      	ldr	r2, [r0, #0]
{
 8001508:	b082      	sub	sp, #8
  if(pcdHandle->Instance==USB)
 800150a:	429a      	cmp	r2, r3
 800150c:	d001      	beq.n	8001512 <HAL_PCD_MspInit+0xe>
    __HAL_RCC_USB_CLK_ENABLE();
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800150e:	b002      	add	sp, #8
 8001510:	4770      	bx	lr
    __HAL_RCC_USB_CLK_ENABLE();
 8001512:	2180      	movs	r1, #128	@ 0x80
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_PCD_MspInit+0x28>)
 8001516:	0409      	lsls	r1, r1, #16
 8001518:	69da      	ldr	r2, [r3, #28]
 800151a:	430a      	orrs	r2, r1
 800151c:	61da      	str	r2, [r3, #28]
 800151e:	69db      	ldr	r3, [r3, #28]
 8001520:	400b      	ands	r3, r1
 8001522:	9301      	str	r3, [sp, #4]
 8001524:	9b01      	ldr	r3, [sp, #4]
}
 8001526:	e7f2      	b.n	800150e <HAL_PCD_MspInit+0xa>
 8001528:	40005c00 	.word	0x40005c00
 800152c:	40021000 	.word	0x40021000

08001530 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001530:	480d      	ldr	r0, [pc, #52]	@ (8001568 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001532:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001534:	f7ff fe18 	bl	8001168 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001538:	480c      	ldr	r0, [pc, #48]	@ (800156c <LoopForever+0x6>)
  ldr r1, =_edata
 800153a:	490d      	ldr	r1, [pc, #52]	@ (8001570 <LoopForever+0xa>)
  ldr r2, =_sidata
 800153c:	4a0d      	ldr	r2, [pc, #52]	@ (8001574 <LoopForever+0xe>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001540:	e002      	b.n	8001548 <LoopCopyDataInit>

08001542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001546:	3304      	adds	r3, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800154c:	d3f9      	bcc.n	8001542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800154e:	4a0a      	ldr	r2, [pc, #40]	@ (8001578 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001550:	4c0a      	ldr	r4, [pc, #40]	@ (800157c <LoopForever+0x16>)
  movs r3, #0
 8001552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001554:	e001      	b.n	800155a <LoopFillZerobss>

08001556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001558:	3204      	adds	r2, #4

0800155a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800155c:	d3fb      	bcc.n	8001556 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800155e:	f002 fb31 	bl	8003bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001562:	f7ff fd21 	bl	8000fa8 <main>

08001566 <LoopForever>:

LoopForever:
    b LoopForever
 8001566:	e7fe      	b.n	8001566 <LoopForever>
  ldr   r0, =_estack
 8001568:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800156c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001570:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001574:	08003c6c 	.word	0x08003c6c
  ldr r2, =_sbss
 8001578:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800157c:	20001634 	.word	0x20001634

08001580 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001580:	e7fe      	b.n	8001580 <ADC1_COMP_IRQHandler>
	...

08001584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b570      	push	{r4, r5, r6, lr}
 8001586:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001588:	20fa      	movs	r0, #250	@ 0xfa
 800158a:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <HAL_InitTick+0x40>)
 800158c:	0080      	lsls	r0, r0, #2
 800158e:	7819      	ldrb	r1, [r3, #0]
 8001590:	f7fe fdba 	bl	8000108 <__udivsi3>
 8001594:	4d0c      	ldr	r5, [pc, #48]	@ (80015c8 <HAL_InitTick+0x44>)
 8001596:	0001      	movs	r1, r0
 8001598:	6828      	ldr	r0, [r5, #0]
 800159a:	f7fe fdb5 	bl	8000108 <__udivsi3>
 800159e:	f000 fb07 	bl	8001bb0 <HAL_SYSTICK_Config>
 80015a2:	2800      	cmp	r0, #0
 80015a4:	d10c      	bne.n	80015c0 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 80015a6:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a8:	2c03      	cmp	r4, #3
 80015aa:	d900      	bls.n	80015ae <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 80015ac:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ae:	3802      	subs	r0, #2
 80015b0:	2200      	movs	r2, #0
 80015b2:	0021      	movs	r1, r4
 80015b4:	f000 fac6 	bl	8001b44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b8:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <HAL_InitTick+0x48>)
 80015ba:	2000      	movs	r0, #0
 80015bc:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 80015be:	e7f5      	b.n	80015ac <HAL_InitTick+0x28>
    return HAL_ERROR;
 80015c0:	2001      	movs	r0, #1
 80015c2:	e7f3      	b.n	80015ac <HAL_InitTick+0x28>
 80015c4:	20000004 	.word	0x20000004
 80015c8:	20000000 	.word	0x20000000
 80015cc:	20000008 	.word	0x20000008

080015d0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015d0:	2110      	movs	r1, #16
 80015d2:	4a06      	ldr	r2, [pc, #24]	@ (80015ec <HAL_Init+0x1c>)
{
 80015d4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015d6:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015da:	430b      	orrs	r3, r1
 80015dc:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80015de:	f7ff ffd1 	bl	8001584 <HAL_InitTick>
  HAL_MspInit();
 80015e2:	f7ff fd7b 	bl	80010dc <HAL_MspInit>
}
 80015e6:	2000      	movs	r0, #0
 80015e8:	bd10      	pop	{r4, pc}
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	40022000 	.word	0x40022000

080015f0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015f0:	4a03      	ldr	r2, [pc, #12]	@ (8001600 <HAL_IncTick+0x10>)
 80015f2:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <HAL_IncTick+0x14>)
 80015f4:	6811      	ldr	r1, [r2, #0]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	185b      	adds	r3, r3, r1
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	4770      	bx	lr
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	20001630 	.word	0x20001630
 8001604:	20000004 	.word	0x20000004

08001608 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001608:	4b01      	ldr	r3, [pc, #4]	@ (8001610 <HAL_GetTick+0x8>)
 800160a:	6818      	ldr	r0, [r3, #0]
}
 800160c:	4770      	bx	lr
 800160e:	46c0      	nop			@ (mov r8, r8)
 8001610:	20001630 	.word	0x20001630

08001614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001614:	b570      	push	{r4, r5, r6, lr}
 8001616:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001618:	f7ff fff6 	bl	8001608 <HAL_GetTick>
 800161c:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161e:	1c63      	adds	r3, r4, #1
 8001620:	d002      	beq.n	8001628 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001622:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <HAL_Delay+0x20>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001628:	f7ff ffee 	bl	8001608 <HAL_GetTick>
 800162c:	1b40      	subs	r0, r0, r5
 800162e:	42a0      	cmp	r0, r4
 8001630:	d3fa      	bcc.n	8001628 <HAL_Delay+0x14>
  {
  }
}
 8001632:	bd70      	pop	{r4, r5, r6, pc}
 8001634:	20000004 	.word	0x20000004

08001638 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001638:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800163a:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800163c:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800163e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001640:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001642:	6891      	ldr	r1, [r2, #8]
 8001644:	3303      	adds	r3, #3
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8001646:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001648:	400b      	ands	r3, r1
 800164a:	2b01      	cmp	r3, #1
 800164c:	d037      	beq.n	80016be <ADC_Enable.constprop.0+0x86>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800164e:	6891      	ldr	r1, [r2, #8]
 8001650:	4b23      	ldr	r3, [pc, #140]	@ (80016e0 <ADC_Enable.constprop.0+0xa8>)
 8001652:	4219      	tst	r1, r3
 8001654:	d129      	bne.n	80016aa <ADC_Enable.constprop.0+0x72>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001656:	2101      	movs	r1, #1
 8001658:	6893      	ldr	r3, [r2, #8]
 800165a:	430b      	orrs	r3, r1
 800165c:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800165e:	4b21      	ldr	r3, [pc, #132]	@ (80016e4 <ADC_Enable.constprop.0+0xac>)
 8001660:	4921      	ldr	r1, [pc, #132]	@ (80016e8 <ADC_Enable.constprop.0+0xb0>)
 8001662:	6818      	ldr	r0, [r3, #0]
 8001664:	f7fe fd50 	bl	8000108 <__udivsi3>
 8001668:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800166a:	9b01      	ldr	r3, [sp, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <ADC_Enable.constprop.0+0x44>
    {
      wait_loop_index--;
 8001670:	9b01      	ldr	r3, [sp, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001676:	9b01      	ldr	r3, [sp, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1f9      	bne.n	8001670 <ADC_Enable.constprop.0+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800167c:	f7ff ffc4 	bl	8001608 <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001680:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001682:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001684:	681b      	ldr	r3, [r3, #0]
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001686:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001688:	07db      	lsls	r3, r3, #31
 800168a:	d40b      	bmi.n	80016a4 <ADC_Enable.constprop.0+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800168c:	f7ff ffbc 	bl	8001608 <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001690:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001692:	1b80      	subs	r0, r0, r6
 8001694:	2802      	cmp	r0, #2
 8001696:	d902      	bls.n	800169e <ADC_Enable.constprop.0+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4215      	tst	r5, r2
 800169c:	d016      	beq.n	80016cc <ADC_Enable.constprop.0+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	421d      	tst	r5, r3
 80016a2:	d0f3      	beq.n	800168c <ADC_Enable.constprop.0+0x54>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016a4:	2000      	movs	r0, #0
}
 80016a6:	b002      	add	sp, #8
 80016a8:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016aa:	2210      	movs	r2, #16
 80016ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 80016ae:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b0:	4313      	orrs	r3, r2
 80016b2:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80016b6:	3a0f      	subs	r2, #15
 80016b8:	4313      	orrs	r3, r2
 80016ba:	63e3      	str	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 80016bc:	e7f3      	b.n	80016a6 <ADC_Enable.constprop.0+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016be:	6811      	ldr	r1, [r2, #0]
 80016c0:	420b      	tst	r3, r1
 80016c2:	d1ef      	bne.n	80016a4 <ADC_Enable.constprop.0+0x6c>
 80016c4:	68d3      	ldr	r3, [r2, #12]
 80016c6:	041b      	lsls	r3, r3, #16
 80016c8:	d4ec      	bmi.n	80016a4 <ADC_Enable.constprop.0+0x6c>
 80016ca:	e7c0      	b.n	800164e <ADC_Enable.constprop.0+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016cc:	2210      	movs	r2, #16
 80016ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 80016d0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d2:	4313      	orrs	r3, r2
 80016d4:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80016d8:	432b      	orrs	r3, r5
 80016da:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 80016dc:	e7e3      	b.n	80016a6 <ADC_Enable.constprop.0+0x6e>
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	80000017 	.word	0x80000017
 80016e4:	20000000 	.word	0x20000000
 80016e8:	000f4240 	.word	0x000f4240

080016ec <HAL_ADC_Init>:
{
 80016ec:	b570      	push	{r4, r5, r6, lr}
 80016ee:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 80016f0:	d064      	beq.n	80017bc <HAL_ADC_Init+0xd0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016f2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d068      	beq.n	80017ca <HAL_ADC_Init+0xde>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016f8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80016fa:	06db      	lsls	r3, r3, #27
 80016fc:	d460      	bmi.n	80017c0 <HAL_ADC_Init+0xd4>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016fe:	6822      	ldr	r2, [r4, #0]
 8001700:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001702:	075b      	lsls	r3, r3, #29
 8001704:	d45c      	bmi.n	80017c0 <HAL_ADC_Init+0xd4>
    ADC_STATE_CLR_SET(hadc->State,
 8001706:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001708:	4947      	ldr	r1, [pc, #284]	@ (8001828 <HAL_ADC_Init+0x13c>)
 800170a:	400b      	ands	r3, r1
 800170c:	3106      	adds	r1, #6
 800170e:	31ff      	adds	r1, #255	@ 0xff
 8001710:	430b      	orrs	r3, r1
 8001712:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001714:	2303      	movs	r3, #3
 8001716:	6891      	ldr	r1, [r2, #8]
 8001718:	400b      	ands	r3, r1
 800171a:	2b01      	cmp	r3, #1
 800171c:	d05b      	beq.n	80017d6 <HAL_ADC_Init+0xea>
      MODIFY_REG(hadc->Instance->CFGR1,
 800171e:	2118      	movs	r1, #24
 8001720:	68d3      	ldr	r3, [r2, #12]
 8001722:	438b      	bics	r3, r1
 8001724:	68a1      	ldr	r1, [r4, #8]
 8001726:	430b      	orrs	r3, r1
 8001728:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800172a:	6913      	ldr	r3, [r2, #16]
 800172c:	6861      	ldr	r1, [r4, #4]
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	430b      	orrs	r3, r1
 8001734:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001736:	68d3      	ldr	r3, [r2, #12]
 8001738:	493c      	ldr	r1, [pc, #240]	@ (800182c <HAL_ADC_Init+0x140>)
 800173a:	400b      	ands	r3, r1
 800173c:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800173e:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001740:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001742:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001744:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001746:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001748:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800174a:	68e1      	ldr	r1, [r4, #12]
 800174c:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800174e:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001750:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001752:	2124      	movs	r1, #36	@ 0x24
 8001754:	5c61      	ldrb	r1, [r4, r1]
 8001756:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001758:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800175a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800175c:	3901      	subs	r1, #1
 800175e:	1e4d      	subs	r5, r1, #1
 8001760:	41a9      	sbcs	r1, r5
 8001762:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001764:	430b      	orrs	r3, r1
 8001766:	6921      	ldr	r1, [r4, #16]
 8001768:	3902      	subs	r1, #2
 800176a:	424d      	negs	r5, r1
 800176c:	4169      	adcs	r1, r5
 800176e:	0089      	lsls	r1, r1, #2
 8001770:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001772:	7ee1      	ldrb	r1, [r4, #27]
 8001774:	2901      	cmp	r1, #1
 8001776:	d03e      	beq.n	80017f6 <HAL_ADC_Init+0x10a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001778:	20c2      	movs	r0, #194	@ 0xc2
 800177a:	69e1      	ldr	r1, [r4, #28]
 800177c:	30ff      	adds	r0, #255	@ 0xff
 800177e:	4281      	cmp	r1, r0
 8001780:	d002      	beq.n	8001788 <HAL_ADC_Init+0x9c>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001782:	6a20      	ldr	r0, [r4, #32]
 8001784:	4301      	orrs	r1, r0
 8001786:	430b      	orrs	r3, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001788:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800178a:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800178c:	4319      	orrs	r1, r3
 800178e:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001790:	2180      	movs	r1, #128	@ 0x80
 8001792:	0549      	lsls	r1, r1, #21
 8001794:	428d      	cmp	r5, r1
 8001796:	d025      	beq.n	80017e4 <HAL_ADC_Init+0xf8>
 8001798:	1e69      	subs	r1, r5, #1
 800179a:	2906      	cmp	r1, #6
 800179c:	d922      	bls.n	80017e4 <HAL_ADC_Init+0xf8>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800179e:	68d2      	ldr	r2, [r2, #12]
 80017a0:	4923      	ldr	r1, [pc, #140]	@ (8001830 <HAL_ADC_Init+0x144>)
 80017a2:	400a      	ands	r2, r1
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d02c      	beq.n	8001802 <HAL_ADC_Init+0x116>
      ADC_STATE_CLR_SET(hadc->State,
 80017a8:	2212      	movs	r2, #18
 80017aa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80017ac:	4393      	bics	r3, r2
 80017ae:	3a02      	subs	r2, #2
 80017b0:	4313      	orrs	r3, r2
 80017b2:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80017b6:	3a0f      	subs	r2, #15
 80017b8:	4313      	orrs	r3, r2
 80017ba:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 80017bc:	2001      	movs	r0, #1
}
 80017be:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017c0:	2210      	movs	r2, #16
 80017c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80017c4:	4313      	orrs	r3, r2
 80017c6:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80017c8:	e7f8      	b.n	80017bc <HAL_ADC_Init+0xd0>
    hadc->Lock = HAL_UNLOCKED;
 80017ca:	2234      	movs	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 80017cc:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 80017ce:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 80017d0:	f7ff fa3c 	bl	8000c4c <HAL_ADC_MspInit>
 80017d4:	e790      	b.n	80016f8 <HAL_ADC_Init+0xc>
    if (ADC_IS_ENABLE(hadc) == RESET)
 80017d6:	6811      	ldr	r1, [r2, #0]
 80017d8:	420b      	tst	r3, r1
 80017da:	d1ac      	bne.n	8001736 <HAL_ADC_Init+0x4a>
 80017dc:	68d3      	ldr	r3, [r2, #12]
 80017de:	041b      	lsls	r3, r3, #16
 80017e0:	d4a9      	bmi.n	8001736 <HAL_ADC_Init+0x4a>
 80017e2:	e79c      	b.n	800171e <HAL_ADC_Init+0x32>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80017e4:	2107      	movs	r1, #7
 80017e6:	6950      	ldr	r0, [r2, #20]
 80017e8:	4388      	bics	r0, r1
 80017ea:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80017ec:	6950      	ldr	r0, [r2, #20]
 80017ee:	4029      	ands	r1, r5
 80017f0:	4301      	orrs	r1, r0
 80017f2:	6151      	str	r1, [r2, #20]
 80017f4:	e7d3      	b.n	800179e <HAL_ADC_Init+0xb2>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017f6:	2800      	cmp	r0, #0
 80017f8:	d10d      	bne.n	8001816 <HAL_ADC_Init+0x12a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80017fa:	2180      	movs	r1, #128	@ 0x80
 80017fc:	0249      	lsls	r1, r1, #9
 80017fe:	430b      	orrs	r3, r1
 8001800:	e7ba      	b.n	8001778 <HAL_ADC_Init+0x8c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001802:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001804:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001806:	63e3      	str	r3, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8001808:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800180a:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800180c:	4393      	bics	r3, r2
 800180e:	3a02      	subs	r2, #2
 8001810:	4313      	orrs	r3, r2
 8001812:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001814:	e7d3      	b.n	80017be <HAL_ADC_Init+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001816:	2520      	movs	r5, #32
 8001818:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800181a:	4328      	orrs	r0, r5
 800181c:	63a0      	str	r0, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800181e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8001820:	4301      	orrs	r1, r0
 8001822:	63e1      	str	r1, [r4, #60]	@ 0x3c
 8001824:	e7a8      	b.n	8001778 <HAL_ADC_Init+0x8c>
 8001826:	46c0      	nop			@ (mov r8, r8)
 8001828:	fffffefd 	.word	0xfffffefd
 800182c:	fffe0219 	.word	0xfffe0219
 8001830:	833fffe7 	.word	0x833fffe7

08001834 <HAL_ADC_Start_DMA>:
{
 8001834:	b5d0      	push	{r4, r6, r7, lr}
 8001836:	000e      	movs	r6, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001838:	6801      	ldr	r1, [r0, #0]
{
 800183a:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800183c:	688b      	ldr	r3, [r1, #8]
{
 800183e:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001840:	075b      	lsls	r3, r3, #29
 8001842:	d435      	bmi.n	80018b0 <HAL_ADC_Start_DMA+0x7c>
    __HAL_LOCK(hadc);
 8001844:	2334      	movs	r3, #52	@ 0x34
 8001846:	5cc2      	ldrb	r2, [r0, r3]
 8001848:	2a01      	cmp	r2, #1
 800184a:	d031      	beq.n	80018b0 <HAL_ADC_Start_DMA+0x7c>
 800184c:	2201      	movs	r2, #1
 800184e:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001850:	7e43      	ldrb	r3, [r0, #25]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d004      	beq.n	8001860 <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8001856:	f7ff feef 	bl	8001638 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 800185a:	2800      	cmp	r0, #0
 800185c:	d127      	bne.n	80018ae <HAL_ADC_Start_DMA+0x7a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800185e:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001860:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <HAL_ADC_Start_DMA+0x80>)
 8001864:	401a      	ands	r2, r3
 8001866:	2380      	movs	r3, #128	@ 0x80
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4313      	orrs	r3, r2
 800186c:	63a3      	str	r3, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hadc);
 800186e:	2234      	movs	r2, #52	@ 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 8001870:	2300      	movs	r3, #0
 8001872:	63e3      	str	r3, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8001874:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001876:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800187a:	3a24      	subs	r2, #36	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800187c:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800187e:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <HAL_ADC_Start_DMA+0x88>)
 8001880:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001882:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <HAL_ADC_Start_DMA+0x8c>)
 8001884:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001886:	231c      	movs	r3, #28
 8001888:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800188a:	684b      	ldr	r3, [r1, #4]
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001890:	68cb      	ldr	r3, [r1, #12]
 8001892:	3a0f      	subs	r2, #15
 8001894:	4313      	orrs	r3, r2
 8001896:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001898:	0032      	movs	r2, r6
 800189a:	003b      	movs	r3, r7
 800189c:	3140      	adds	r1, #64	@ 0x40
 800189e:	f000 fa01 	bl	8001ca4 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80018a2:	2104      	movs	r1, #4
 80018a4:	2000      	movs	r0, #0
 80018a6:	6822      	ldr	r2, [r4, #0]
 80018a8:	6893      	ldr	r3, [r2, #8]
 80018aa:	430b      	orrs	r3, r1
 80018ac:	6093      	str	r3, [r2, #8]
}
 80018ae:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_LOCK(hadc);
 80018b0:	2002      	movs	r0, #2
 80018b2:	e7fc      	b.n	80018ae <HAL_ADC_Start_DMA+0x7a>
 80018b4:	fffff0fe 	.word	0xfffff0fe
 80018b8:	080018c9 	.word	0x080018c9
 80018bc:	08001941 	.word	0x08001941
 80018c0:	08001951 	.word	0x08001951

080018c4 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 80018c4:	4770      	bx	lr
 80018c6:	46c0      	nop			@ (mov r8, r8)

080018c8 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018c8:	2150      	movs	r1, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018ca:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 80018cc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018d0:	4211      	tst	r1, r2
 80018d2:	d10e      	bne.n	80018f2 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018d4:	2280      	movs	r2, #128	@ 0x80
 80018d6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80018d8:	0092      	lsls	r2, r2, #2
 80018da:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018dc:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018de:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	0109      	lsls	r1, r1, #4
 80018e4:	68d0      	ldr	r0, [r2, #12]
 80018e6:	4208      	tst	r0, r1
 80018e8:	d007      	beq.n	80018fa <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018ea:	0018      	movs	r0, r3
 80018ec:	f7ff ffea 	bl	80018c4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80018f0:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	4798      	blx	r3
}
 80018f8:	e7fa      	b.n	80018f0 <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018fa:	7e99      	ldrb	r1, [r3, #26]
 80018fc:	2900      	cmp	r1, #0
 80018fe:	d1f4      	bne.n	80018ea <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001900:	6811      	ldr	r1, [r2, #0]
 8001902:	0709      	lsls	r1, r1, #28
 8001904:	d5f1      	bpl.n	80018ea <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001906:	6891      	ldr	r1, [r2, #8]
 8001908:	0749      	lsls	r1, r1, #29
 800190a:	d40b      	bmi.n	8001924 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800190c:	200c      	movs	r0, #12
 800190e:	6851      	ldr	r1, [r2, #4]
 8001910:	4381      	bics	r1, r0
 8001912:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001914:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001916:	4908      	ldr	r1, [pc, #32]	@ (8001938 <ADC_DMAConvCplt+0x70>)
 8001918:	400a      	ands	r2, r1
 800191a:	3104      	adds	r1, #4
 800191c:	31ff      	adds	r1, #255	@ 0xff
 800191e:	430a      	orrs	r2, r1
 8001920:	639a      	str	r2, [r3, #56]	@ 0x38
 8001922:	e7e2      	b.n	80018ea <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001924:	2120      	movs	r1, #32
 8001926:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001928:	430a      	orrs	r2, r1
 800192a:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800192e:	391f      	subs	r1, #31
 8001930:	430a      	orrs	r2, r1
 8001932:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001934:	e7d9      	b.n	80018ea <ADC_DMAConvCplt+0x22>
 8001936:	46c0      	nop			@ (mov r8, r8)
 8001938:	fffffefe 	.word	0xfffffefe

0800193c <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 800193c:	4770      	bx	lr
 800193e:	46c0      	nop			@ (mov r8, r8)

08001940 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001940:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001942:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001944:	f7ff fffa 	bl	800193c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001948:	bd10      	pop	{r4, pc}
 800194a:	46c0      	nop			@ (mov r8, r8)

0800194c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 800194c:	4770      	bx	lr
 800194e:	46c0      	nop			@ (mov r8, r8)

08001950 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001950:	2240      	movs	r2, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001952:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8001954:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001956:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001958:	4313      	orrs	r3, r2
 800195a:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800195c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800195e:	3a3c      	subs	r2, #60	@ 0x3c
 8001960:	4313      	orrs	r3, r2
 8001962:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001964:	f7ff fff2 	bl	800194c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001968:	bd10      	pop	{r4, pc}
 800196a:	46c0      	nop			@ (mov r8, r8)

0800196c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 800196c:	2300      	movs	r3, #0
{
 800196e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001970:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001972:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001974:	3334      	adds	r3, #52	@ 0x34
 8001976:	5cc2      	ldrb	r2, [r0, r3]
{
 8001978:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800197a:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 800197c:	2a01      	cmp	r2, #1
 800197e:	d059      	beq.n	8001a34 <HAL_ADC_ConfigChannel+0xc8>
 8001980:	2201      	movs	r2, #1
 8001982:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001984:	6803      	ldr	r3, [r0, #0]
 8001986:	6898      	ldr	r0, [r3, #8]
 8001988:	0740      	lsls	r0, r0, #29
 800198a:	d509      	bpl.n	80019a0 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800198c:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 800198e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001990:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001992:	4313      	orrs	r3, r2
 8001994:	63a3      	str	r3, [r4, #56]	@ 0x38
  __HAL_UNLOCK(hadc);
 8001996:	2334      	movs	r3, #52	@ 0x34
 8001998:	2200      	movs	r2, #0
 800199a:	54e2      	strb	r2, [r4, r3]
}
 800199c:	b003      	add	sp, #12
 800199e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019a0:	2610      	movs	r6, #16
 80019a2:	4276      	negs	r6, r6
 80019a4:	46b4      	mov	ip, r6
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019a6:	6808      	ldr	r0, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80019a8:	4e32      	ldr	r6, [pc, #200]	@ (8001a74 <HAL_ADC_ConfigChannel+0x108>)
 80019aa:	684f      	ldr	r7, [r1, #4]
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019ac:	4082      	lsls	r2, r0
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019ae:	4484      	add	ip, r0
    if (sConfig->Rank != ADC_RANK_NONE)
 80019b0:	42b7      	cmp	r7, r6
 80019b2:	d027      	beq.n	8001a04 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019b4:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 80019b6:	4332      	orrs	r2, r6
 80019b8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80019ba:	2d07      	cmp	r5, #7
 80019bc:	d91f      	bls.n	80019fe <HAL_ADC_ConfigChannel+0x92>
 80019be:	2280      	movs	r2, #128	@ 0x80
 80019c0:	0552      	lsls	r2, r2, #21
 80019c2:	4295      	cmp	r5, r2
 80019c4:	d00c      	beq.n	80019e0 <HAL_ADC_ConfigChannel+0x74>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80019c6:	2207      	movs	r2, #7
 80019c8:	688d      	ldr	r5, [r1, #8]
 80019ca:	6959      	ldr	r1, [r3, #20]
 80019cc:	4011      	ands	r1, r2
 80019ce:	428d      	cmp	r5, r1
 80019d0:	d006      	beq.n	80019e0 <HAL_ADC_ConfigChannel+0x74>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80019d2:	6959      	ldr	r1, [r3, #20]
 80019d4:	4391      	bics	r1, r2
 80019d6:	6159      	str	r1, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80019d8:	6959      	ldr	r1, [r3, #20]
 80019da:	402a      	ands	r2, r5
 80019dc:	430a      	orrs	r2, r1
 80019de:	615a      	str	r2, [r3, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019e0:	4663      	mov	r3, ip
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d809      	bhi.n	80019fa <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019e6:	4b24      	ldr	r3, [pc, #144]	@ (8001a78 <HAL_ADC_ConfigChannel+0x10c>)
 80019e8:	2180      	movs	r1, #128	@ 0x80
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2810      	cmp	r0, #16
 80019ee:	d025      	beq.n	8001a3c <HAL_ADC_ConfigChannel+0xd0>
 80019f0:	2811      	cmp	r0, #17
 80019f2:	d03a      	beq.n	8001a6a <HAL_ADC_ConfigChannel+0xfe>
 80019f4:	0449      	lsls	r1, r1, #17
 80019f6:	430a      	orrs	r2, r1
 80019f8:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019fa:	2000      	movs	r0, #0
 80019fc:	e7cb      	b.n	8001996 <HAL_ADC_ConfigChannel+0x2a>
 80019fe:	2d00      	cmp	r5, #0
 8001a00:	d1ee      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x74>
 8001a02:	e7e0      	b.n	80019c6 <HAL_ADC_ConfigChannel+0x5a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001a04:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001a06:	4391      	bics	r1, r2
 8001a08:	6299      	str	r1, [r3, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a0a:	4663      	mov	r3, ip
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d8f4      	bhi.n	80019fa <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a10:	4b19      	ldr	r3, [pc, #100]	@ (8001a78 <HAL_ADC_ConfigChannel+0x10c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2810      	cmp	r0, #16
 8001a16:	d00f      	beq.n	8001a38 <HAL_ADC_ConfigChannel+0xcc>
 8001a18:	3811      	subs	r0, #17
 8001a1a:	1e42      	subs	r2, r0, #1
 8001a1c:	4190      	sbcs	r0, r2
 8001a1e:	4a17      	ldr	r2, [pc, #92]	@ (8001a7c <HAL_ADC_ConfigChannel+0x110>)
 8001a20:	4240      	negs	r0, r0
 8001a22:	4010      	ands	r0, r2
 8001a24:	4a16      	ldr	r2, [pc, #88]	@ (8001a80 <HAL_ADC_ConfigChannel+0x114>)
 8001a26:	4694      	mov	ip, r2
 8001a28:	4460      	add	r0, ip
 8001a2a:	4018      	ands	r0, r3
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_ADC_ConfigChannel+0x10c>)
 8001a2e:	6018      	str	r0, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a30:	2000      	movs	r0, #0
 8001a32:	e7b0      	b.n	8001996 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8001a34:	2002      	movs	r0, #2
 8001a36:	e7b1      	b.n	800199c <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a38:	4812      	ldr	r0, [pc, #72]	@ (8001a84 <HAL_ADC_ConfigChannel+0x118>)
 8001a3a:	e7f6      	b.n	8001a2a <HAL_ADC_ConfigChannel+0xbe>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a3c:	0409      	lsls	r1, r1, #16
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_ADC_ConfigChannel+0x11c>)
 8001a44:	4911      	ldr	r1, [pc, #68]	@ (8001a8c <HAL_ADC_ConfigChannel+0x120>)
 8001a46:	6818      	ldr	r0, [r3, #0]
 8001a48:	f7fe fb5e 	bl	8000108 <__udivsi3>
 8001a4c:	0083      	lsls	r3, r0, #2
 8001a4e:	181b      	adds	r3, r3, r0
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a54:	9b01      	ldr	r3, [sp, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0cf      	beq.n	80019fa <HAL_ADC_ConfigChannel+0x8e>
            wait_loop_index--;
 8001a5a:	9b01      	ldr	r3, [sp, #4]
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a60:	9b01      	ldr	r3, [sp, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1f9      	bne.n	8001a5a <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a66:	2000      	movs	r0, #0
 8001a68:	e795      	b.n	8001996 <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a6a:	03c9      	lsls	r1, r1, #15
 8001a6c:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a6e:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a70:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a72:	e790      	b.n	8001996 <HAL_ADC_ConfigChannel+0x2a>
 8001a74:	00001001 	.word	0x00001001
 8001a78:	40012708 	.word	0x40012708
 8001a7c:	ff400000 	.word	0xff400000
 8001a80:	ffbfffff 	.word	0xffbfffff
 8001a84:	ff7fffff 	.word	0xff7fffff
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	000f4240 	.word	0x000f4240

08001a90 <HAL_ADCEx_Calibration_Start>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a90:	2334      	movs	r3, #52	@ 0x34
{
 8001a92:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001a94:	5cc2      	ldrb	r2, [r0, r3]
{
 8001a96:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001a98:	2a01      	cmp	r2, #1
 8001a9a:	d04e      	beq.n	8001b3a <HAL_ADCEx_Calibration_Start+0xaa>
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001aa0:	6803      	ldr	r3, [r0, #0]
 8001aa2:	3202      	adds	r2, #2
 8001aa4:	6899      	ldr	r1, [r3, #8]
 8001aa6:	400a      	ands	r2, r1
 8001aa8:	2a01      	cmp	r2, #1
 8001aaa:	d105      	bne.n	8001ab8 <HAL_ADCEx_Calibration_Start+0x28>
 8001aac:	6819      	ldr	r1, [r3, #0]
 8001aae:	420a      	tst	r2, r1
 8001ab0:	d12e      	bne.n	8001b10 <HAL_ADCEx_Calibration_Start+0x80>
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	0412      	lsls	r2, r2, #16
 8001ab6:	d42b      	bmi.n	8001b10 <HAL_ADCEx_Calibration_Start+0x80>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001ab8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001aba:	4921      	ldr	r1, [pc, #132]	@ (8001b40 <HAL_ADCEx_Calibration_Start+0xb0>)
 8001abc:	400a      	ands	r2, r1
 8001abe:	3106      	adds	r1, #6
 8001ac0:	31ff      	adds	r1, #255	@ 0xff
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	63a2      	str	r2, [r4, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ac6:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	3101      	adds	r1, #1
 8001acc:	438a      	bics	r2, r1
 8001ace:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001ad0:	2280      	movs	r2, #128	@ 0x80
 8001ad2:	6899      	ldr	r1, [r3, #8]
 8001ad4:	0612      	lsls	r2, r2, #24
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001ada:	f7ff fd95 	bl	8001608 <HAL_GetTick>
 8001ade:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	689a      	ldr	r2, [r3, #8]
 8001ae4:	2a00      	cmp	r2, #0
 8001ae6:	da1c      	bge.n	8001b22 <HAL_ADCEx_Calibration_Start+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ae8:	f7ff fd8e 	bl	8001608 <HAL_GetTick>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001aec:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001aee:	1b40      	subs	r0, r0, r5
 8001af0:	2802      	cmp	r0, #2
 8001af2:	d9f6      	bls.n	8001ae2 <HAL_ADCEx_Calibration_Start+0x52>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	2a00      	cmp	r2, #0
 8001af8:	daf3      	bge.n	8001ae2 <HAL_ADCEx_Calibration_Start+0x52>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001afa:	2212      	movs	r2, #18
 8001afc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);

          return HAL_ERROR;
 8001afe:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8001b00:	4393      	bics	r3, r2
 8001b02:	3a02      	subs	r2, #2
 8001b04:	4313      	orrs	r3, r2
 8001b06:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2334      	movs	r3, #52	@ 0x34
 8001b0c:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001b0e:	e007      	b.n	8001b20 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b10:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8001b12:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b14:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001b16:	4313      	orrs	r3, r2
 8001b18:	63a3      	str	r3, [r4, #56]	@ 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b1a:	2334      	movs	r3, #52	@ 0x34
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8001b20:	bd70      	pop	{r4, r5, r6, pc}
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b22:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001b24:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b26:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001b28:	430e      	orrs	r6, r1
 8001b2a:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b2e:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8001b30:	4393      	bics	r3, r2
 8001b32:	3a02      	subs	r2, #2
 8001b34:	4313      	orrs	r3, r2
 8001b36:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001b38:	e7ef      	b.n	8001b1a <HAL_ADCEx_Calibration_Start+0x8a>
  __HAL_LOCK(hadc);
 8001b3a:	2002      	movs	r0, #2
 8001b3c:	e7f0      	b.n	8001b20 <HAL_ADCEx_Calibration_Start+0x90>
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	fffffefd 	.word	0xfffffefd

08001b44 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b44:	22ff      	movs	r2, #255	@ 0xff
 8001b46:	2303      	movs	r3, #3
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b48:	b510      	push	{r4, lr}
 8001b4a:	0014      	movs	r4, r2
 8001b4c:	4003      	ands	r3, r0
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b52:	0189      	lsls	r1, r1, #6
 8001b54:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b56:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b58:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	db0b      	blt.n	8001b76 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <HAL_NVIC_SetPriority+0x4c>)
 8001b60:	21c0      	movs	r1, #192	@ 0xc0
 8001b62:	469c      	mov	ip, r3
 8001b64:	0880      	lsrs	r0, r0, #2
 8001b66:	0080      	lsls	r0, r0, #2
 8001b68:	4460      	add	r0, ip
 8001b6a:	0089      	lsls	r1, r1, #2
 8001b6c:	5843      	ldr	r3, [r0, r1]
 8001b6e:	4023      	ands	r3, r4
 8001b70:	4313      	orrs	r3, r2
 8001b72:	5043      	str	r3, [r0, r1]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001b74:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b76:	230f      	movs	r3, #15
 8001b78:	4906      	ldr	r1, [pc, #24]	@ (8001b94 <HAL_NVIC_SetPriority+0x50>)
 8001b7a:	4003      	ands	r3, r0
 8001b7c:	468c      	mov	ip, r1
 8001b7e:	3b08      	subs	r3, #8
 8001b80:	089b      	lsrs	r3, r3, #2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4463      	add	r3, ip
 8001b86:	69d9      	ldr	r1, [r3, #28]
 8001b88:	400c      	ands	r4, r1
 8001b8a:	4314      	orrs	r4, r2
 8001b8c:	61dc      	str	r4, [r3, #28]
 8001b8e:	e7f1      	b.n	8001b74 <HAL_NVIC_SetPriority+0x30>
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b98:	2800      	cmp	r0, #0
 8001b9a:	db05      	blt.n	8001ba8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9c:	221f      	movs	r2, #31
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	4002      	ands	r2, r0
 8001ba2:	4093      	lsls	r3, r2
 8001ba4:	4a01      	ldr	r2, [pc, #4]	@ (8001bac <HAL_NVIC_EnableIRQ+0x14>)
 8001ba6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ba8:	4770      	bx	lr
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb0:	2280      	movs	r2, #128	@ 0x80
 8001bb2:	1e43      	subs	r3, r0, #1
 8001bb4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d20e      	bcs.n	8001bda <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bbc:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bbe:	4a07      	ldr	r2, [pc, #28]	@ (8001bdc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc0:	4807      	ldr	r0, [pc, #28]	@ (8001be0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bc2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc4:	6a03      	ldr	r3, [r0, #32]
 8001bc6:	0609      	lsls	r1, r1, #24
 8001bc8:	021b      	lsls	r3, r3, #8
 8001bca:	0a1b      	lsrs	r3, r3, #8
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd0:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd2:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd6:	3307      	adds	r3, #7
 8001bd8:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001bda:	4770      	bx	lr
 8001bdc:	e000e010 	.word	0xe000e010
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001be4:	b570      	push	{r4, r5, r6, lr}
 8001be6:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001be8:	d027      	beq.n	8001c3a <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bea:	2521      	movs	r5, #33	@ 0x21
 8001bec:	2302      	movs	r3, #2
 8001bee:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bf0:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bf2:	4b13      	ldr	r3, [pc, #76]	@ (8001c40 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8001bf4:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bf6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bf8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8001bfa:	6863      	ldr	r3, [r4, #4]
 8001bfc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfe:	68e1      	ldr	r1, [r4, #12]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6921      	ldr	r1, [r4, #16]
 8001c04:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c06:	6961      	ldr	r1, [r4, #20]
 8001c08:	430b      	orrs	r3, r1
 8001c0a:	69a1      	ldr	r1, [r4, #24]
 8001c0c:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c0e:	69e1      	ldr	r1, [r4, #28]
 8001c10:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8001c12:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c14:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_DMA_Init+0x60>)
 8001c18:	2114      	movs	r1, #20
 8001c1a:	469c      	mov	ip, r3
 8001c1c:	4460      	add	r0, ip
 8001c1e:	f7fe fa73 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8001c24:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8001c26:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c28:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c2a:	0080      	lsls	r0, r0, #2
 8001c2c:	6420      	str	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 8001c2e:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c30:	63a3      	str	r3, [r4, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001c32:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8001c34:	321f      	adds	r2, #31
 8001c36:	54a3      	strb	r3, [r4, r2]
}
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	e7fc      	b.n	8001c38 <HAL_DMA_Init+0x54>
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	ffffc00f 	.word	0xffffc00f
 8001c44:	bffdfff8 	.word	0xbffdfff8
 8001c48:	40020000 	.word	0x40020000

08001c4c <HAL_DMA_Start>:
{
 8001c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001c4e:	2420      	movs	r4, #32
 8001c50:	5d05      	ldrb	r5, [r0, r4]
 8001c52:	2d01      	cmp	r5, #1
 8001c54:	d008      	beq.n	8001c68 <HAL_DMA_Start+0x1c>
 8001c56:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c58:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 8001c5a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c5c:	5dc5      	ldrb	r5, [r0, r7]
 8001c5e:	b2ee      	uxtb	r6, r5
 8001c60:	2d01      	cmp	r5, #1
 8001c62:	d003      	beq.n	8001c6c <HAL_DMA_Start+0x20>
    __HAL_UNLOCK(hdma);
 8001c64:	2300      	movs	r3, #0
 8001c66:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 8001c68:	2002      	movs	r0, #2
}
 8001c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	3c1e      	subs	r4, #30
 8001c6e:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c70:	2400      	movs	r4, #0
 8001c72:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c74:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c76:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c78:	6825      	ldr	r5, [r4, #0]
 8001c7a:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c7c:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c7e:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c80:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8001c82:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8001c84:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c86:	6843      	ldr	r3, [r0, #4]
 8001c88:	2b10      	cmp	r3, #16
 8001c8a:	d007      	beq.n	8001c9c <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c8c:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c8e:	60e2      	str	r2, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001c90:	2201      	movs	r2, #1
 8001c92:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c94:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001c96:	4313      	orrs	r3, r2
 8001c98:	6023      	str	r3, [r4, #0]
 8001c9a:	e7e6      	b.n	8001c6a <HAL_DMA_Start+0x1e>
    hdma->Instance->CPAR = DstAddress;
 8001c9c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001c9e:	60e1      	str	r1, [r4, #12]
 8001ca0:	e7f6      	b.n	8001c90 <HAL_DMA_Start+0x44>
 8001ca2:	46c0      	nop			@ (mov r8, r8)

08001ca4 <HAL_DMA_Start_IT>:
{
 8001ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001ca6:	2420      	movs	r4, #32
 8001ca8:	5d05      	ldrb	r5, [r0, r4]
 8001caa:	2d01      	cmp	r5, #1
 8001cac:	d008      	beq.n	8001cc0 <HAL_DMA_Start_IT+0x1c>
 8001cae:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8001cb0:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 8001cb2:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001cb4:	5dc5      	ldrb	r5, [r0, r7]
 8001cb6:	b2ee      	uxtb	r6, r5
 8001cb8:	2d01      	cmp	r5, #1
 8001cba:	d003      	beq.n	8001cc4 <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 8001cc0:	2002      	movs	r0, #2
}
 8001cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cc4:	3c1e      	subs	r4, #30
 8001cc6:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cc8:	2400      	movs	r4, #0
 8001cca:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ccc:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cce:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cd0:	6825      	ldr	r5, [r4, #0]
 8001cd2:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cd4:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cd6:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cd8:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8001cda:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8001cdc:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cde:	6843      	ldr	r3, [r0, #4]
 8001ce0:	2b10      	cmp	r3, #16
 8001ce2:	d00e      	beq.n	8001d02 <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001ce4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = SrcAddress;
 8001ce6:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ce8:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00e      	beq.n	8001d0c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cee:	220e      	movs	r2, #14
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cfa:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	6023      	str	r3, [r4, #0]
 8001d00:	e7df      	b.n	8001cc2 <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001d02:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8001d04:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001d06:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f0      	bne.n	8001cee <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001d0c:	220a      	movs	r2, #10
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d14:	6823      	ldr	r3, [r4, #0]
 8001d16:	3a06      	subs	r2, #6
 8001d18:	4393      	bics	r3, r2
 8001d1a:	6023      	str	r3, [r4, #0]
 8001d1c:	e7eb      	b.n	8001cf6 <HAL_DMA_Start_IT+0x52>
 8001d1e:	46c0      	nop			@ (mov r8, r8)

08001d20 <HAL_DMA_IRQHandler>:
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d20:	2104      	movs	r1, #4
{
 8001d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d24:	000c      	movs	r4, r1
 8001d26:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d28:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d2a:	409c      	lsls	r4, r3
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d2c:	683a      	ldr	r2, [r7, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d2e:	6806      	ldr	r6, [r0, #0]
 8001d30:	6835      	ldr	r5, [r6, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d32:	4222      	tst	r2, r4
 8001d34:	d00d      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x32>
 8001d36:	4229      	tst	r1, r5
 8001d38:	d00b      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d3a:	6833      	ldr	r3, [r6, #0]
 8001d3c:	069b      	lsls	r3, r3, #26
 8001d3e:	d402      	bmi.n	8001d46 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d40:	6833      	ldr	r3, [r6, #0]
 8001d42:	438b      	bics	r3, r1
 8001d44:	6033      	str	r3, [r6, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d46:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d48:	607c      	str	r4, [r7, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d000      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001d4e:	4798      	blx	r3
}
 8001d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d52:	2102      	movs	r1, #2
 8001d54:	000c      	movs	r4, r1
 8001d56:	409c      	lsls	r4, r3
 8001d58:	4222      	tst	r2, r4
 8001d5a:	d014      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x66>
 8001d5c:	4229      	tst	r1, r5
 8001d5e:	d012      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x66>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d60:	6833      	ldr	r3, [r6, #0]
 8001d62:	069b      	lsls	r3, r3, #26
 8001d64:	d406      	bmi.n	8001d74 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001d66:	220a      	movs	r2, #10
 8001d68:	6833      	ldr	r3, [r6, #0]
 8001d6a:	4393      	bics	r3, r2
 8001d6c:	6033      	str	r3, [r6, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001d6e:	2321      	movs	r3, #33	@ 0x21
 8001d70:	3a09      	subs	r2, #9
 8001d72:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001d74:	2320      	movs	r3, #32
 8001d76:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d78:	607c      	str	r4, [r7, #4]
    __HAL_UNLOCK(hdma);
 8001d7a:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8001d7c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0e6      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001d82:	4798      	blx	r3
 8001d84:	e7e4      	b.n	8001d50 <HAL_DMA_IRQHandler+0x30>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d86:	2108      	movs	r1, #8
 8001d88:	000c      	movs	r4, r1
 8001d8a:	409c      	lsls	r4, r3
 8001d8c:	4222      	tst	r2, r4
 8001d8e:	d0df      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
 8001d90:	4229      	tst	r1, r5
 8001d92:	d0dd      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d94:	6832      	ldr	r2, [r6, #0]
 8001d96:	3106      	adds	r1, #6
 8001d98:	438a      	bics	r2, r1
 8001d9a:	6032      	str	r2, [r6, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	0011      	movs	r1, r2
 8001da0:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	2321      	movs	r3, #33	@ 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001da4:	6079      	str	r1, [r7, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001da6:	6382      	str	r2, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001da8:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001daa:	2200      	movs	r2, #0
 8001dac:	3b01      	subs	r3, #1
 8001dae:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8001db0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0cc      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001db6:	4798      	blx	r3
 8001db8:	e7ca      	b.n	8001d50 <HAL_DMA_IRQHandler+0x30>
 8001dba:	46c0      	nop			@ (mov r8, r8)

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dbe:	46de      	mov	lr, fp
 8001dc0:	4657      	mov	r7, sl
 8001dc2:	464e      	mov	r6, r9
 8001dc4:	4645      	mov	r5, r8
 8001dc6:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc8:	680a      	ldr	r2, [r1, #0]
{
 8001dca:	468b      	mov	fp, r1
 8001dcc:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dce:	2a00      	cmp	r2, #0
 8001dd0:	d079      	beq.n	8001ec6 <HAL_GPIO_Init+0x10a>
 8001dd2:	2190      	movs	r1, #144	@ 0x90
  uint32_t position = 0x00u;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	05c9      	lsls	r1, r1, #23
 8001dd8:	4288      	cmp	r0, r1
 8001dda:	d100      	bne.n	8001dde <HAL_GPIO_Init+0x22>
 8001ddc:	e0d6      	b.n	8001f8c <HAL_GPIO_Init+0x1d0>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dde:	49d3      	ldr	r1, [pc, #844]	@ (800212c <HAL_GPIO_Init+0x370>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001de0:	4fd3      	ldr	r7, [pc, #844]	@ (8002130 <HAL_GPIO_Init+0x374>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de2:	468c      	mov	ip, r1
 8001de4:	4659      	mov	r1, fp
 8001de6:	9102      	str	r1, [sp, #8]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001de8:	2101      	movs	r1, #1
 8001dea:	4099      	lsls	r1, r3
 8001dec:	4688      	mov	r8, r1
 8001dee:	4011      	ands	r1, r2
 8001df0:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 8001df2:	4641      	mov	r1, r8
 8001df4:	420a      	tst	r2, r1
 8001df6:	d062      	beq.n	8001ebe <HAL_GPIO_Init+0x102>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001df8:	9c02      	ldr	r4, [sp, #8]
 8001dfa:	005d      	lsls	r5, r3, #1
 8001dfc:	6861      	ldr	r1, [r4, #4]
 8001dfe:	468b      	mov	fp, r1
 8001e00:	2103      	movs	r1, #3
 8001e02:	465c      	mov	r4, fp
 8001e04:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e06:	2403      	movs	r4, #3
 8001e08:	40ac      	lsls	r4, r5
 8001e0a:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e0c:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e0e:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e10:	2e01      	cmp	r6, #1
 8001e12:	d95f      	bls.n	8001ed4 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e14:	2903      	cmp	r1, #3
 8001e16:	d000      	beq.n	8001e1a <HAL_GPIO_Init+0x5e>
 8001e18:	e17b      	b.n	8002112 <HAL_GPIO_Init+0x356>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e1a:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 8001e1c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e1e:	9c01      	ldr	r4, [sp, #4]
 8001e20:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e22:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e24:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8001e26:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e28:	4659      	mov	r1, fp
 8001e2a:	02a4      	lsls	r4, r4, #10
 8001e2c:	4221      	tst	r1, r4
 8001e2e:	d046      	beq.n	8001ebe <HAL_GPIO_Init+0x102>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e30:	4661      	mov	r1, ip
 8001e32:	2401      	movs	r4, #1
 8001e34:	4665      	mov	r5, ip
 8001e36:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e38:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3a:	4321      	orrs	r1, r4
 8001e3c:	61a9      	str	r1, [r5, #24]
 8001e3e:	69a9      	ldr	r1, [r5, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e40:	2503      	movs	r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	4021      	ands	r1, r4
 8001e44:	4cbb      	ldr	r4, [pc, #748]	@ (8002134 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e46:	401d      	ands	r5, r3
 8001e48:	46a0      	mov	r8, r4
 8001e4a:	00ad      	lsls	r5, r5, #2
 8001e4c:	40ae      	lsls	r6, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	9105      	str	r1, [sp, #20]
 8001e50:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e52:	0899      	lsrs	r1, r3, #2
 8001e54:	0089      	lsls	r1, r1, #2
 8001e56:	4441      	add	r1, r8
 8001e58:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e5a:	43b4      	bics	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e5c:	4eb6      	ldr	r6, [pc, #728]	@ (8002138 <HAL_GPIO_Init+0x37c>)
 8001e5e:	42b0      	cmp	r0, r6
 8001e60:	d100      	bne.n	8001e64 <HAL_GPIO_Init+0xa8>
 8001e62:	e08f      	b.n	8001f84 <HAL_GPIO_Init+0x1c8>
 8001e64:	4eb5      	ldr	r6, [pc, #724]	@ (800213c <HAL_GPIO_Init+0x380>)
 8001e66:	42b0      	cmp	r0, r6
 8001e68:	d100      	bne.n	8001e6c <HAL_GPIO_Init+0xb0>
 8001e6a:	e079      	b.n	8001f60 <HAL_GPIO_Init+0x1a4>
 8001e6c:	4eb4      	ldr	r6, [pc, #720]	@ (8002140 <HAL_GPIO_Init+0x384>)
 8001e6e:	42b0      	cmp	r0, r6
 8001e70:	d100      	bne.n	8001e74 <HAL_GPIO_Init+0xb8>
 8001e72:	e146      	b.n	8002102 <HAL_GPIO_Init+0x346>
 8001e74:	4eb3      	ldr	r6, [pc, #716]	@ (8002144 <HAL_GPIO_Init+0x388>)
 8001e76:	42b0      	cmp	r0, r6
 8001e78:	d100      	bne.n	8001e7c <HAL_GPIO_Init+0xc0>
 8001e7a:	e146      	b.n	800210a <HAL_GPIO_Init+0x34e>
 8001e7c:	2605      	movs	r6, #5
 8001e7e:	40ae      	lsls	r6, r5
 8001e80:	4334      	orrs	r4, r6
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e82:	2680      	movs	r6, #128	@ 0x80
 8001e84:	465d      	mov	r5, fp
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e86:	608c      	str	r4, [r1, #8]
        temp &= ~(iocurrent);
 8001e88:	9c00      	ldr	r4, [sp, #0]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e8a:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8001e8c:	43e4      	mvns	r4, r4
        temp = EXTI->RTSR;
 8001e8e:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e90:	4235      	tst	r5, r6
 8001e92:	d000      	beq.n	8001e96 <HAL_GPIO_Init+0xda>
 8001e94:	e073      	b.n	8001f7e <HAL_GPIO_Init+0x1c2>
        temp &= ~(iocurrent);
 8001e96:	4021      	ands	r1, r4
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e98:	465d      	mov	r5, fp
        EXTI->RTSR = temp;
 8001e9a:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8001e9c:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e9e:	02ad      	lsls	r5, r5, #10
 8001ea0:	d46a      	bmi.n	8001f78 <HAL_GPIO_Init+0x1bc>
        temp &= ~(iocurrent);
 8001ea2:	4021      	ands	r1, r4
        EXTI->FTSR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ea4:	465d      	mov	r5, fp
        EXTI->FTSR = temp;
 8001ea6:	60f9      	str	r1, [r7, #12]
        temp = EXTI->EMR;
 8001ea8:	6879      	ldr	r1, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001eaa:	03ad      	lsls	r5, r5, #14
 8001eac:	d461      	bmi.n	8001f72 <HAL_GPIO_Init+0x1b6>
        temp &= ~(iocurrent);
 8001eae:	4021      	ands	r1, r4
        }
        EXTI->EMR = temp;

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001eb0:	465d      	mov	r5, fp
        EXTI->EMR = temp;
 8001eb2:	6079      	str	r1, [r7, #4]
        temp = EXTI->IMR;
 8001eb4:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001eb6:	03ed      	lsls	r5, r5, #15
 8001eb8:	d456      	bmi.n	8001f68 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8001eba:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001ebc:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ebe:	0011      	movs	r1, r2
      }
    }

    position++;
 8001ec0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec2:	40d9      	lsrs	r1, r3
 8001ec4:	d190      	bne.n	8001de8 <HAL_GPIO_Init+0x2c>
  } 
}
 8001ec6:	b007      	add	sp, #28
 8001ec8:	bcf0      	pop	{r4, r5, r6, r7}
 8001eca:	46bb      	mov	fp, r7
 8001ecc:	46b2      	mov	sl, r6
 8001ece:	46a9      	mov	r9, r5
 8001ed0:	46a0      	mov	r8, r4
 8001ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8001ed4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ed6:	4026      	ands	r6, r4
 8001ed8:	46b2      	mov	sl, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eda:	9e02      	ldr	r6, [sp, #8]
 8001edc:	68f6      	ldr	r6, [r6, #12]
 8001ede:	40ae      	lsls	r6, r5
 8001ee0:	46b1      	mov	r9, r6
 8001ee2:	4656      	mov	r6, sl
 8001ee4:	464c      	mov	r4, r9
 8001ee6:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 8001ee8:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001eea:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eec:	0026      	movs	r6, r4
 8001eee:	4644      	mov	r4, r8
 8001ef0:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef2:	465c      	mov	r4, fp
 8001ef4:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef6:	46b1      	mov	r9, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	0026      	movs	r6, r4
 8001efa:	2401      	movs	r4, #1
 8001efc:	4026      	ands	r6, r4
 8001efe:	409e      	lsls	r6, r3
 8001f00:	46b0      	mov	r8, r6
 8001f02:	464e      	mov	r6, r9
 8001f04:	4644      	mov	r4, r8
 8001f06:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8001f08:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8001f0a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f0c:	0026      	movs	r6, r4
 8001f0e:	9c01      	ldr	r4, [sp, #4]
 8001f10:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f12:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f14:	46b1      	mov	r9, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f16:	68a4      	ldr	r4, [r4, #8]
 8001f18:	0026      	movs	r6, r4
 8001f1a:	40ae      	lsls	r6, r5
 8001f1c:	46b0      	mov	r8, r6
 8001f1e:	464e      	mov	r6, r9
 8001f20:	4644      	mov	r4, r8
 8001f22:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 8001f24:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f26:	2902      	cmp	r1, #2
 8001f28:	d000      	beq.n	8001f2c <HAL_GPIO_Init+0x170>
 8001f2a:	e776      	b.n	8001e1a <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3u];
 8001f2c:	08dc      	lsrs	r4, r3, #3
 8001f2e:	00a4      	lsls	r4, r4, #2
 8001f30:	46a0      	mov	r8, r4
 8001f32:	4480      	add	r8, r0
 8001f34:	4644      	mov	r4, r8
 8001f36:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f38:	2407      	movs	r4, #7
 8001f3a:	401c      	ands	r4, r3
 8001f3c:	00a4      	lsls	r4, r4, #2
 8001f3e:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 8001f40:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f42:	240f      	movs	r4, #15
 8001f44:	464e      	mov	r6, r9
 8001f46:	40b4      	lsls	r4, r6
 8001f48:	9e03      	ldr	r6, [sp, #12]
 8001f4a:	43a6      	bics	r6, r4
 8001f4c:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f4e:	464e      	mov	r6, r9
 8001f50:	9c02      	ldr	r4, [sp, #8]
 8001f52:	6924      	ldr	r4, [r4, #16]
 8001f54:	40b4      	lsls	r4, r6
 8001f56:	9e03      	ldr	r6, [sp, #12]
 8001f58:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001f5a:	4644      	mov	r4, r8
 8001f5c:	6226      	str	r6, [r4, #32]
 8001f5e:	e75c      	b.n	8001e1a <HAL_GPIO_Init+0x5e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f60:	2602      	movs	r6, #2
 8001f62:	40ae      	lsls	r6, r5
 8001f64:	4334      	orrs	r4, r6
 8001f66:	e78c      	b.n	8001e82 <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8001f68:	9c00      	ldr	r4, [sp, #0]
 8001f6a:	430c      	orrs	r4, r1
 8001f6c:	0021      	movs	r1, r4
        EXTI->IMR = temp;
 8001f6e:	6039      	str	r1, [r7, #0]
 8001f70:	e7a5      	b.n	8001ebe <HAL_GPIO_Init+0x102>
          temp |= iocurrent;
 8001f72:	9d00      	ldr	r5, [sp, #0]
 8001f74:	4329      	orrs	r1, r5
 8001f76:	e79b      	b.n	8001eb0 <HAL_GPIO_Init+0xf4>
          temp |= iocurrent;
 8001f78:	9d00      	ldr	r5, [sp, #0]
 8001f7a:	4329      	orrs	r1, r5
 8001f7c:	e792      	b.n	8001ea4 <HAL_GPIO_Init+0xe8>
          temp |= iocurrent;
 8001f7e:	9d00      	ldr	r5, [sp, #0]
 8001f80:	4329      	orrs	r1, r5
 8001f82:	e789      	b.n	8001e98 <HAL_GPIO_Init+0xdc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f84:	2601      	movs	r6, #1
 8001f86:	40ae      	lsls	r6, r5
 8001f88:	4334      	orrs	r4, r6
 8001f8a:	e77a      	b.n	8001e82 <HAL_GPIO_Init+0xc6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8c:	4967      	ldr	r1, [pc, #412]	@ (800212c <HAL_GPIO_Init+0x370>)
  uint32_t position = 0x00u;
 8001f8e:	2300      	movs	r3, #0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f90:	468a      	mov	sl, r1
        temp = EXTI->RTSR;
 8001f92:	4659      	mov	r1, fp
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f94:	2701      	movs	r7, #1
        temp = EXTI->RTSR;
 8001f96:	9102      	str	r1, [sp, #8]
 8001f98:	e048      	b.n	800202c <HAL_GPIO_Init+0x270>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f9a:	2903      	cmp	r1, #3
 8001f9c:	d000      	beq.n	8001fa0 <HAL_GPIO_Init+0x1e4>
 8001f9e:	e0d3      	b.n	8002148 <HAL_GPIO_Init+0x38c>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa0:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 8001fa2:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fa4:	9c01      	ldr	r4, [sp, #4]
 8001fa6:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa8:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001faa:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8001fac:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fae:	4659      	mov	r1, fp
 8001fb0:	02a4      	lsls	r4, r4, #10
 8001fb2:	4221      	tst	r1, r4
 8001fb4:	d035      	beq.n	8002022 <HAL_GPIO_Init+0x266>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fb6:	4651      	mov	r1, sl
 8001fb8:	4654      	mov	r4, sl
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fba:	2503      	movs	r5, #3
 8001fbc:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fbe:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fc0:	401d      	ands	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc2:	4339      	orrs	r1, r7
 8001fc4:	61a1      	str	r1, [r4, #24]
 8001fc6:	69a1      	ldr	r1, [r4, #24]
 8001fc8:	4c5a      	ldr	r4, [pc, #360]	@ (8002134 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fca:	00ad      	lsls	r5, r5, #2
 8001fcc:	46a4      	mov	ip, r4
 8001fce:	40ae      	lsls	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fd0:	465d      	mov	r5, fp
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd2:	4039      	ands	r1, r7
 8001fd4:	9105      	str	r1, [sp, #20]
 8001fd6:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001fd8:	0899      	lsrs	r1, r3, #2
 8001fda:	0089      	lsls	r1, r1, #2
 8001fdc:	4461      	add	r1, ip
 8001fde:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fe0:	43b4      	bics	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fe2:	608c      	str	r4, [r1, #8]
        temp = EXTI->RTSR;
 8001fe4:	4952      	ldr	r1, [pc, #328]	@ (8002130 <HAL_GPIO_Init+0x374>)
        temp &= ~(iocurrent);
 8001fe6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8001fe8:	6889      	ldr	r1, [r1, #8]
        temp &= ~(iocurrent);
 8001fea:	43e4      	mvns	r4, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fec:	02ed      	lsls	r5, r5, #11
 8001fee:	d500      	bpl.n	8001ff2 <HAL_GPIO_Init+0x236>
 8001ff0:	e084      	b.n	80020fc <HAL_GPIO_Init+0x340>
        temp &= ~(iocurrent);
 8001ff2:	4021      	ands	r1, r4
        EXTI->RTSR = temp;
 8001ff4:	4d4e      	ldr	r5, [pc, #312]	@ (8002130 <HAL_GPIO_Init+0x374>)
 8001ff6:	60a9      	str	r1, [r5, #8]
        temp = EXTI->FTSR;
 8001ff8:	68e9      	ldr	r1, [r5, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ffa:	465d      	mov	r5, fp
 8001ffc:	02ad      	lsls	r5, r5, #10
 8001ffe:	d47a      	bmi.n	80020f6 <HAL_GPIO_Init+0x33a>
        temp &= ~(iocurrent);
 8002000:	4021      	ands	r1, r4
        EXTI->FTSR = temp;
 8002002:	4d4b      	ldr	r5, [pc, #300]	@ (8002130 <HAL_GPIO_Init+0x374>)
 8002004:	60e9      	str	r1, [r5, #12]
        temp = EXTI->EMR;
 8002006:	6869      	ldr	r1, [r5, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002008:	465d      	mov	r5, fp
 800200a:	03ad      	lsls	r5, r5, #14
 800200c:	d470      	bmi.n	80020f0 <HAL_GPIO_Init+0x334>
        temp &= ~(iocurrent);
 800200e:	4021      	ands	r1, r4
        EXTI->EMR = temp;
 8002010:	4d47      	ldr	r5, [pc, #284]	@ (8002130 <HAL_GPIO_Init+0x374>)
 8002012:	6069      	str	r1, [r5, #4]
        temp = EXTI->IMR;
 8002014:	6829      	ldr	r1, [r5, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002016:	465d      	mov	r5, fp
 8002018:	03ed      	lsls	r5, r5, #15
 800201a:	d465      	bmi.n	80020e8 <HAL_GPIO_Init+0x32c>
        temp &= ~(iocurrent);
 800201c:	4021      	ands	r1, r4
        EXTI->IMR = temp;
 800201e:	4c44      	ldr	r4, [pc, #272]	@ (8002130 <HAL_GPIO_Init+0x374>)
 8002020:	6021      	str	r1, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002022:	0011      	movs	r1, r2
    position++;
 8002024:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002026:	40d9      	lsrs	r1, r3
 8002028:	d100      	bne.n	800202c <HAL_GPIO_Init+0x270>
 800202a:	e74c      	b.n	8001ec6 <HAL_GPIO_Init+0x10a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800202c:	0039      	movs	r1, r7
 800202e:	4099      	lsls	r1, r3
 8002030:	468c      	mov	ip, r1
 8002032:	4011      	ands	r1, r2
 8002034:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 8002036:	4661      	mov	r1, ip
 8002038:	4211      	tst	r1, r2
 800203a:	d0f2      	beq.n	8002022 <HAL_GPIO_Init+0x266>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800203c:	9902      	ldr	r1, [sp, #8]
 800203e:	005d      	lsls	r5, r3, #1
 8002040:	6849      	ldr	r1, [r1, #4]
 8002042:	468b      	mov	fp, r1
 8002044:	2103      	movs	r1, #3
 8002046:	465c      	mov	r4, fp
 8002048:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800204a:	2403      	movs	r4, #3
 800204c:	40ac      	lsls	r4, r5
 800204e:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002050:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002052:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002054:	2e01      	cmp	r6, #1
 8002056:	d8a0      	bhi.n	8001f9a <HAL_GPIO_Init+0x1de>
        temp = GPIOx->OSPEEDR;
 8002058:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800205a:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800205c:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800205e:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002060:	68e6      	ldr	r6, [r4, #12]
 8002062:	40ae      	lsls	r6, r5
 8002064:	46b0      	mov	r8, r6
 8002066:	464e      	mov	r6, r9
 8002068:	4644      	mov	r4, r8
 800206a:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 800206c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800206e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002070:	0026      	movs	r6, r4
 8002072:	4664      	mov	r4, ip
 8002074:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002076:	465c      	mov	r4, fp
 8002078:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800207a:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800207c:	0026      	movs	r6, r4
 800207e:	403e      	ands	r6, r7
 8002080:	409e      	lsls	r6, r3
 8002082:	46b4      	mov	ip, r6
 8002084:	4646      	mov	r6, r8
 8002086:	4664      	mov	r4, ip
 8002088:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 800208a:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800208c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800208e:	0026      	movs	r6, r4
 8002090:	9c01      	ldr	r4, [sp, #4]
 8002092:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002094:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002096:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002098:	68a4      	ldr	r4, [r4, #8]
 800209a:	0026      	movs	r6, r4
 800209c:	40ae      	lsls	r6, r5
 800209e:	46b4      	mov	ip, r6
 80020a0:	4646      	mov	r6, r8
 80020a2:	4664      	mov	r4, ip
 80020a4:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 80020a6:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a8:	2902      	cmp	r1, #2
 80020aa:	d000      	beq.n	80020ae <HAL_GPIO_Init+0x2f2>
 80020ac:	e778      	b.n	8001fa0 <HAL_GPIO_Init+0x1e4>
        temp = GPIOx->AFR[position >> 3u];
 80020ae:	08dc      	lsrs	r4, r3, #3
 80020b0:	00a4      	lsls	r4, r4, #2
 80020b2:	46a4      	mov	ip, r4
 80020b4:	2490      	movs	r4, #144	@ 0x90
 80020b6:	05e4      	lsls	r4, r4, #23
 80020b8:	46a0      	mov	r8, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020ba:	44c4      	add	ip, r8
        temp = GPIOx->AFR[position >> 3u];
 80020bc:	4664      	mov	r4, ip
 80020be:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020c0:	2407      	movs	r4, #7
 80020c2:	401c      	ands	r4, r3
 80020c4:	00a4      	lsls	r4, r4, #2
 80020c6:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 80020c8:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020ca:	240f      	movs	r4, #15
 80020cc:	464e      	mov	r6, r9
 80020ce:	40b4      	lsls	r4, r6
 80020d0:	9e03      	ldr	r6, [sp, #12]
 80020d2:	43a6      	bics	r6, r4
 80020d4:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020d6:	464e      	mov	r6, r9
 80020d8:	9c02      	ldr	r4, [sp, #8]
 80020da:	6924      	ldr	r4, [r4, #16]
 80020dc:	40b4      	lsls	r4, r6
 80020de:	9e03      	ldr	r6, [sp, #12]
 80020e0:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 80020e2:	4664      	mov	r4, ip
 80020e4:	6226      	str	r6, [r4, #32]
 80020e6:	e75b      	b.n	8001fa0 <HAL_GPIO_Init+0x1e4>
          temp |= iocurrent;
 80020e8:	9c00      	ldr	r4, [sp, #0]
 80020ea:	430c      	orrs	r4, r1
 80020ec:	0021      	movs	r1, r4
 80020ee:	e796      	b.n	800201e <HAL_GPIO_Init+0x262>
          temp |= iocurrent;
 80020f0:	9d00      	ldr	r5, [sp, #0]
 80020f2:	4329      	orrs	r1, r5
 80020f4:	e78c      	b.n	8002010 <HAL_GPIO_Init+0x254>
          temp |= iocurrent;
 80020f6:	9d00      	ldr	r5, [sp, #0]
 80020f8:	4329      	orrs	r1, r5
 80020fa:	e782      	b.n	8002002 <HAL_GPIO_Init+0x246>
          temp |= iocurrent;
 80020fc:	9d00      	ldr	r5, [sp, #0]
 80020fe:	4329      	orrs	r1, r5
 8002100:	e778      	b.n	8001ff4 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002102:	2603      	movs	r6, #3
 8002104:	40ae      	lsls	r6, r5
 8002106:	4334      	orrs	r4, r6
 8002108:	e6bb      	b.n	8001e82 <HAL_GPIO_Init+0xc6>
 800210a:	2604      	movs	r6, #4
 800210c:	40ae      	lsls	r6, r5
 800210e:	4334      	orrs	r4, r6
 8002110:	e6b7      	b.n	8001e82 <HAL_GPIO_Init+0xc6>
 8002112:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 8002114:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002116:	4034      	ands	r4, r6
 8002118:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800211a:	9c02      	ldr	r4, [sp, #8]
 800211c:	68a4      	ldr	r4, [r4, #8]
 800211e:	40ac      	lsls	r4, r5
 8002120:	46a0      	mov	r8, r4
 8002122:	464c      	mov	r4, r9
 8002124:	4646      	mov	r6, r8
 8002126:	4334      	orrs	r4, r6
        GPIOx->PUPDR = temp;
 8002128:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212a:	e676      	b.n	8001e1a <HAL_GPIO_Init+0x5e>
 800212c:	40021000 	.word	0x40021000
 8002130:	40010400 	.word	0x40010400
 8002134:	40010000 	.word	0x40010000
 8002138:	48000400 	.word	0x48000400
 800213c:	48000800 	.word	0x48000800
 8002140:	48000c00 	.word	0x48000c00
 8002144:	48001000 	.word	0x48001000
 8002148:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 800214a:	2490      	movs	r4, #144	@ 0x90
 800214c:	05e4      	lsls	r4, r4, #23
 800214e:	46a0      	mov	r8, r4
 8002150:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002152:	4034      	ands	r4, r6
 8002154:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002156:	9c02      	ldr	r4, [sp, #8]
 8002158:	68a4      	ldr	r4, [r4, #8]
 800215a:	40ac      	lsls	r4, r5
 800215c:	46a4      	mov	ip, r4
 800215e:	464c      	mov	r4, r9
 8002160:	4666      	mov	r6, ip
 8002162:	4334      	orrs	r4, r6
 8002164:	46a4      	mov	ip, r4
        GPIOx->PUPDR = temp;
 8002166:	4644      	mov	r4, r8
 8002168:	4666      	mov	r6, ip
 800216a:	60e6      	str	r6, [r4, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800216c:	e718      	b.n	8001fa0 <HAL_GPIO_Init+0x1e4>
 800216e:	46c0      	nop			@ (mov r8, r8)

08002170 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002170:	6900      	ldr	r0, [r0, #16]
 8002172:	4008      	ands	r0, r1
 8002174:	1e43      	subs	r3, r0, #1
 8002176:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002178:	b2c0      	uxtb	r0, r0
  }
 800217a:	4770      	bx	lr

0800217c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800217c:	2a00      	cmp	r2, #0
 800217e:	d001      	beq.n	8002184 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002180:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002182:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002184:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002186:	e7fc      	b.n	8002182 <HAL_GPIO_WritePin+0x6>

08002188 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002188:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800218a:	0013      	movs	r3, r2
 800218c:	400b      	ands	r3, r1
 800218e:	041b      	lsls	r3, r3, #16
 8002190:	4391      	bics	r1, r2
 8002192:	430b      	orrs	r3, r1
 8002194:	6183      	str	r3, [r0, #24]
}
 8002196:	4770      	bx	lr

08002198 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002198:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 800219a:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	4210      	tst	r0, r2
 80021a0:	d100      	bne.n	80021a4 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80021a2:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a4:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021a6:	f7fe fc8f 	bl	8000ac8 <HAL_GPIO_EXTI_Callback>
}
 80021aa:	e7fa      	b.n	80021a2 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80021ac:	40010400 	.word	0x40010400

080021b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021b0:	b510      	push	{r4, lr}
 80021b2:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021b4:	d052      	beq.n	800225c <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021b6:	2341      	movs	r3, #65	@ 0x41
 80021b8:	5cc3      	ldrb	r3, [r0, r3]
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d048      	beq.n	8002252 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021c0:	2341      	movs	r3, #65	@ 0x41
 80021c2:	2224      	movs	r2, #36	@ 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021c4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80021c6:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 80021c8:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021ca:	68a0      	ldr	r0, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	438a      	bics	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021d2:	4923      	ldr	r1, [pc, #140]	@ (8002260 <HAL_I2C_Init+0xb0>)
 80021d4:	6862      	ldr	r2, [r4, #4]
 80021d6:	400a      	ands	r2, r1
 80021d8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	4921      	ldr	r1, [pc, #132]	@ (8002264 <HAL_I2C_Init+0xb4>)
 80021de:	400a      	ands	r2, r1
 80021e0:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021e2:	68e2      	ldr	r2, [r4, #12]
 80021e4:	2a01      	cmp	r2, #1
 80021e6:	d00b      	beq.n	8002200 <HAL_I2C_Init+0x50>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021e8:	2184      	movs	r1, #132	@ 0x84
 80021ea:	0209      	lsls	r1, r1, #8
 80021ec:	4301      	orrs	r1, r0
 80021ee:	6099      	str	r1, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021f0:	2a02      	cmp	r2, #2
 80021f2:	d109      	bne.n	8002208 <HAL_I2C_Init+0x58>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021f4:	2280      	movs	r2, #128	@ 0x80
 80021f6:	6859      	ldr	r1, [r3, #4]
 80021f8:	0112      	lsls	r2, r2, #4
 80021fa:	430a      	orrs	r2, r1
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	e007      	b.n	8002210 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	0212      	lsls	r2, r2, #8
 8002204:	4302      	orrs	r2, r0
 8002206:	609a      	str	r2, [r3, #8]
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	4917      	ldr	r1, [pc, #92]	@ (8002268 <HAL_I2C_Init+0xb8>)
 800220c:	400a      	ands	r2, r1
 800220e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002210:	6859      	ldr	r1, [r3, #4]
 8002212:	4a16      	ldr	r2, [pc, #88]	@ (800226c <HAL_I2C_Init+0xbc>)
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8002214:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002216:	430a      	orrs	r2, r1
 8002218:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	4911      	ldr	r1, [pc, #68]	@ (8002264 <HAL_I2C_Init+0xb4>)
 800221e:	400a      	ands	r2, r1
 8002220:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002222:	6961      	ldr	r1, [r4, #20]
 8002224:	6922      	ldr	r2, [r4, #16]
 8002226:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002228:	69a1      	ldr	r1, [r4, #24]
 800222a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800222c:	430a      	orrs	r2, r1
 800222e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002230:	6a21      	ldr	r1, [r4, #32]
 8002232:	69e2      	ldr	r2, [r4, #28]
 8002234:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8002236:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002238:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002240:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002242:	2241      	movs	r2, #65	@ 0x41
 8002244:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002246:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002248:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800224a:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 800224c:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800224e:	54a3      	strb	r3, [r4, r2]
}
 8002250:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002252:	3340      	adds	r3, #64	@ 0x40
 8002254:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8002256:	f7fe fe2f 	bl	8000eb8 <HAL_I2C_MspInit>
 800225a:	e7b1      	b.n	80021c0 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 800225c:	2001      	movs	r0, #1
 800225e:	e7f7      	b.n	8002250 <HAL_I2C_Init+0xa0>
 8002260:	f0ffffff 	.word	0xf0ffffff
 8002264:	ffff7fff 	.word	0xffff7fff
 8002268:	fffff7ff 	.word	0xfffff7ff
 800226c:	02008000 	.word	0x02008000

08002270 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002270:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002272:	2441      	movs	r4, #65	@ 0x41
 8002274:	5d03      	ldrb	r3, [r0, r4]
{
 8002276:	468c      	mov	ip, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002278:	b2dd      	uxtb	r5, r3
 800227a:	2b20      	cmp	r3, #32
 800227c:	d11a      	bne.n	80022b4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	2640      	movs	r6, #64	@ 0x40
 8002280:	5d83      	ldrb	r3, [r0, r6]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d016      	beq.n	80022b4 <HAL_I2CEx_ConfigAnalogFilter+0x44>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002286:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002288:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 800228a:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 800228c:	6803      	ldr	r3, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800228e:	490a      	ldr	r1, [pc, #40]	@ (80022b8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	43ba      	bics	r2, r7
 8002294:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	400a      	ands	r2, r1
 800229a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800229c:	4662      	mov	r2, ip
 800229e:	6819      	ldr	r1, [r3, #0]
 80022a0:	4311      	orrs	r1, r2
 80022a2:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	433a      	orrs	r2, r7
 80022a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022aa:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80022ac:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 80022ae:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 80022b0:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80022b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80022b4:	2002      	movs	r0, #2
 80022b6:	e7fc      	b.n	80022b2 <HAL_I2CEx_ConfigAnalogFilter+0x42>
 80022b8:	ffffefff 	.word	0xffffefff

080022bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022be:	46ce      	mov	lr, r9
 80022c0:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c2:	2441      	movs	r4, #65	@ 0x41
{
 80022c4:	b580      	push	{r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c6:	5d03      	ldrb	r3, [r0, r4]
 80022c8:	b2dd      	uxtb	r5, r3
 80022ca:	2b20      	cmp	r3, #32
 80022cc:	d11f      	bne.n	800230e <HAL_I2CEx_ConfigDigitalFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ce:	2640      	movs	r6, #64	@ 0x40
 80022d0:	5d83      	ldrb	r3, [r0, r6]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d01b      	beq.n	800230e <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022d6:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022d8:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80022da:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 80022dc:	6802      	ldr	r2, [r0, #0]
 80022de:	46b9      	mov	r9, r7
 80022e0:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022e2:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 80022e4:	43bb      	bics	r3, r7
 80022e6:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 80022e8:	6813      	ldr	r3, [r2, #0]
 80022ea:	4698      	mov	r8, r3
    tmpreg &= ~(I2C_CR1_DNF);
 80022ec:	4647      	mov	r7, r8
 80022ee:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <HAL_I2CEx_ConfigDigitalFilter+0x58>)
 80022f0:	401f      	ands	r7, r3
    tmpreg |= DigitalFilter << 8U;
 80022f2:	4339      	orrs	r1, r7

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022f4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022f6:	4649      	mov	r1, r9
 80022f8:	6813      	ldr	r3, [r2, #0]
 80022fa:	430b      	orrs	r3, r1
 80022fc:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fe:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002300:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 8002302:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8002304:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002306:	bcc0      	pop	{r6, r7}
 8002308:	46b9      	mov	r9, r7
 800230a:	46b0      	mov	r8, r6
 800230c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800230e:	2002      	movs	r0, #2
 8002310:	e7f9      	b.n	8002306 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	fffff0ff 	.word	0xfffff0ff

08002318 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002318:	b570      	push	{r4, r5, r6, lr}
 800231a:	1e04      	subs	r4, r0, #0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800231c:	d100      	bne.n	8002320 <HAL_PCD_Init+0x8>
 800231e:	e0f6      	b.n	800250e <HAL_PCD_Init+0x1f6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002320:	4b7f      	ldr	r3, [pc, #508]	@ (8002520 <HAL_PCD_Init+0x208>)
 8002322:	5cc3      	ldrb	r3, [r0, r3]
 8002324:	b2da      	uxtb	r2, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d100      	bne.n	800232c <HAL_PCD_Init+0x14>
 800232a:	e0e6      	b.n	80024fa <HAL_PCD_Init+0x1e2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800232c:	2203      	movs	r2, #3
 800232e:	4b7c      	ldr	r3, [pc, #496]	@ (8002520 <HAL_PCD_Init+0x208>)
 8002330:	54e2      	strb	r2, [r4, r3]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002332:	6820      	ldr	r0, [r4, #0]
 8002334:	f001 fc26 	bl	8003b84 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002338:	7922      	ldrb	r2, [r4, #4]
 800233a:	2a00      	cmp	r2, #0
 800233c:	d100      	bne.n	8002340 <HAL_PCD_Init+0x28>
 800233e:	e0cd      	b.n	80024dc <HAL_PCD_Init+0x1c4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
    hpcd->IN_ep[i].num = i;
 8002340:	2180      	movs	r1, #128	@ 0x80
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002342:	2300      	movs	r3, #0
    hpcd->IN_ep[i].num = i;
 8002344:	0049      	lsls	r1, r1, #1
 8002346:	8221      	strh	r1, [r4, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002348:	74e3      	strb	r3, [r4, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 800234a:	6223      	str	r3, [r4, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800234c:	6263      	str	r3, [r4, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 800234e:	62a3      	str	r3, [r4, #40]	@ 0x28
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002350:	2a01      	cmp	r2, #1
 8002352:	d100      	bne.n	8002356 <HAL_PCD_Init+0x3e>
 8002354:	e0dd      	b.n	8002512 <HAL_PCD_Init+0x1fa>
    hpcd->IN_ep[i].num = i;
 8002356:	2002      	movs	r0, #2
 8002358:	30ff      	adds	r0, #255	@ 0xff
 800235a:	8720      	strh	r0, [r4, #56]	@ 0x38
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800235c:	38c6      	subs	r0, #198	@ 0xc6
 800235e:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002360:	64a3      	str	r3, [r4, #72]	@ 0x48
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002362:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hpcd->IN_ep[i].xfer_len = 0U;
 8002364:	6523      	str	r3, [r4, #80]	@ 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002366:	2a02      	cmp	r2, #2
 8002368:	d04c      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 800236a:	2581      	movs	r5, #129	@ 0x81
 800236c:	3025      	adds	r0, #37	@ 0x25
 800236e:	006d      	lsls	r5, r5, #1
 8002370:	5225      	strh	r5, [r4, r0]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002372:	3003      	adds	r0, #3
 8002374:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002376:	6723      	str	r3, [r4, #112]	@ 0x70
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002378:	6763      	str	r3, [r4, #116]	@ 0x74
    hpcd->IN_ep[i].xfer_len = 0U;
 800237a:	67a3      	str	r3, [r4, #120]	@ 0x78
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800237c:	2a03      	cmp	r2, #3
 800237e:	d041      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8002380:	2004      	movs	r0, #4
 8002382:	3d7a      	subs	r5, #122	@ 0x7a
 8002384:	30ff      	adds	r0, #255	@ 0xff
 8002386:	5360      	strh	r0, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002388:	3503      	adds	r5, #3
 800238a:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 800238c:	350d      	adds	r5, #13
 800238e:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002390:	3504      	adds	r5, #4
 8002392:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002394:	3504      	adds	r5, #4
 8002396:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002398:	2a04      	cmp	r2, #4
 800239a:	d033      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 800239c:	2682      	movs	r6, #130	@ 0x82
 800239e:	3510      	adds	r5, #16
 80023a0:	0076      	lsls	r6, r6, #1
 80023a2:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023a4:	3503      	adds	r5, #3
 80023a6:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023a8:	350d      	adds	r5, #13
 80023aa:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023ac:	3504      	adds	r5, #4
 80023ae:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023b0:	3504      	adds	r5, #4
 80023b2:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023b4:	2a05      	cmp	r2, #5
 80023b6:	d025      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 80023b8:	2606      	movs	r6, #6
 80023ba:	3510      	adds	r5, #16
 80023bc:	36ff      	adds	r6, #255	@ 0xff
 80023be:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023c0:	3503      	adds	r5, #3
 80023c2:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023c4:	350d      	adds	r5, #13
 80023c6:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023c8:	3504      	adds	r5, #4
 80023ca:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023cc:	3504      	adds	r5, #4
 80023ce:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d0:	2a06      	cmp	r2, #6
 80023d2:	d017      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 80023d4:	3516      	adds	r5, #22
 80023d6:	5265      	strh	r5, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023d8:	3110      	adds	r1, #16
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023da:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023dc:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023de:	3104      	adds	r1, #4
 80023e0:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023e2:	3104      	adds	r1, #4
 80023e4:	5063      	str	r3, [r4, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023e6:	2a07      	cmp	r2, #7
 80023e8:	d00c      	beq.n	8002404 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 80023ea:	2008      	movs	r0, #8
 80023ec:	3110      	adds	r1, #16
 80023ee:	30ff      	adds	r0, #255	@ 0xff
 80023f0:	5260      	strh	r0, [r4, r1]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023f2:	212c      	movs	r1, #44	@ 0x2c
 80023f4:	31ff      	adds	r1, #255	@ 0xff
 80023f6:	5463      	strb	r3, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023f8:	310d      	adds	r1, #13
 80023fa:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023fc:	3104      	adds	r1, #4
 80023fe:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002400:	3104      	adds	r1, #4
 8002402:	5063      	str	r3, [r4, r1]
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
    hpcd->OUT_ep[i].num = i;
 8002404:	20a8      	movs	r0, #168	@ 0xa8
 8002406:	2300      	movs	r3, #0
 8002408:	0040      	lsls	r0, r0, #1
 800240a:	5223      	strh	r3, [r4, r0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800240c:	2054      	movs	r0, #84	@ 0x54
    hpcd->OUT_ep[i].num = i;
 800240e:	2100      	movs	r1, #0
 8002410:	2501      	movs	r5, #1
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002412:	30ff      	adds	r0, #255	@ 0xff
 8002414:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002416:	300d      	adds	r0, #13
 8002418:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800241a:	3004      	adds	r0, #4
 800241c:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800241e:	3004      	adds	r0, #4
 8002420:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].num = i;
 8002422:	3010      	adds	r0, #16
 8002424:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002426:	207c      	movs	r0, #124	@ 0x7c
 8002428:	30ff      	adds	r0, #255	@ 0xff
 800242a:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800242c:	300d      	adds	r0, #13
 800242e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002430:	3004      	adds	r0, #4
 8002432:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002434:	3004      	adds	r0, #4
 8002436:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002438:	2a02      	cmp	r2, #2
 800243a:	d04f      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 800243c:	3010      	adds	r0, #16
 800243e:	3501      	adds	r5, #1
 8002440:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002442:	20a4      	movs	r0, #164	@ 0xa4
 8002444:	30ff      	adds	r0, #255	@ 0xff
 8002446:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002448:	300d      	adds	r0, #13
 800244a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800244c:	3004      	adds	r0, #4
 800244e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002450:	3004      	adds	r0, #4
 8002452:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002454:	2a03      	cmp	r2, #3
 8002456:	d041      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002458:	3010      	adds	r0, #16
 800245a:	3501      	adds	r5, #1
 800245c:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800245e:	20cc      	movs	r0, #204	@ 0xcc
 8002460:	30ff      	adds	r0, #255	@ 0xff
 8002462:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002464:	300d      	adds	r0, #13
 8002466:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002468:	3004      	adds	r0, #4
 800246a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800246c:	3004      	adds	r0, #4
 800246e:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002470:	2a04      	cmp	r2, #4
 8002472:	d033      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002474:	3010      	adds	r0, #16
 8002476:	3501      	adds	r5, #1
 8002478:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800247a:	20f4      	movs	r0, #244	@ 0xf4
 800247c:	30ff      	adds	r0, #255	@ 0xff
 800247e:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002480:	300d      	adds	r0, #13
 8002482:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002484:	3004      	adds	r0, #4
 8002486:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002488:	3004      	adds	r0, #4
 800248a:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800248c:	2a05      	cmp	r2, #5
 800248e:	d025      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002490:	3010      	adds	r0, #16
 8002492:	3501      	adds	r5, #1
 8002494:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002496:	4823      	ldr	r0, [pc, #140]	@ (8002524 <HAL_PCD_Init+0x20c>)
 8002498:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800249a:	300d      	adds	r0, #13
 800249c:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800249e:	3004      	adds	r0, #4
 80024a0:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024a2:	3004      	adds	r0, #4
 80024a4:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a6:	2a06      	cmp	r2, #6
 80024a8:	d018      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 80024aa:	3010      	adds	r0, #16
 80024ac:	3501      	adds	r5, #1
 80024ae:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024b0:	481d      	ldr	r0, [pc, #116]	@ (8002528 <HAL_PCD_Init+0x210>)
 80024b2:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024b4:	300d      	adds	r0, #13
 80024b6:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024b8:	3004      	adds	r0, #4
 80024ba:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024bc:	3004      	adds	r0, #4
 80024be:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024c0:	2a07      	cmp	r2, #7
 80024c2:	d00b      	beq.n	80024dc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 80024c4:	229a      	movs	r2, #154	@ 0x9a
 80024c6:	2007      	movs	r0, #7
 80024c8:	0092      	lsls	r2, r2, #2
 80024ca:	52a0      	strh	r0, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024cc:	4a17      	ldr	r2, [pc, #92]	@ (800252c <HAL_PCD_Init+0x214>)
 80024ce:	54a1      	strb	r1, [r4, r2]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024d0:	320d      	adds	r2, #13
 80024d2:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024d4:	3204      	adds	r2, #4
 80024d6:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024d8:	3204      	adds	r2, #4
 80024da:	50a3      	str	r3, [r4, r2]
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80024dc:	68a2      	ldr	r2, [r4, #8]
 80024de:	6820      	ldr	r0, [r4, #0]
 80024e0:	6861      	ldr	r1, [r4, #4]
 80024e2:	f001 fb59 	bl	8003b98 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80024e6:	2300      	movs	r3, #0
  hpcd->State = HAL_PCD_STATE_READY;
 80024e8:	2201      	movs	r2, #1
  hpcd->USB_Address = 0U;
 80024ea:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80024ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <HAL_PCD_Init+0x208>)
 80024ee:	54e2      	strb	r2, [r4, r3]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024f0:	7aa3      	ldrb	r3, [r4, #10]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d007      	beq.n	8002506 <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 80024f6:	2000      	movs	r0, #0
}
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80024fa:	23a4      	movs	r3, #164	@ 0xa4
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 8002500:	f7ff f800 	bl	8001504 <HAL_PCD_MspInit>
 8002504:	e712      	b.n	800232c <HAL_PCD_Init+0x14>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002506:	0020      	movs	r0, r4
 8002508:	f000 f812 	bl	8002530 <HAL_PCDEx_ActivateLPM>
 800250c:	e7f3      	b.n	80024f6 <HAL_PCD_Init+0x1de>
    return HAL_ERROR;
 800250e:	2001      	movs	r0, #1
 8002510:	e7f2      	b.n	80024f8 <HAL_PCD_Init+0x1e0>
    hpcd->OUT_ep[i].num = i;
 8002512:	22a8      	movs	r2, #168	@ 0xa8
 8002514:	0052      	lsls	r2, r2, #1
 8002516:	52a3      	strh	r3, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002518:	2254      	movs	r2, #84	@ 0x54
 800251a:	2100      	movs	r1, #0
 800251c:	32ff      	adds	r2, #255	@ 0xff
 800251e:	e7d6      	b.n	80024ce <HAL_PCD_Init+0x1b6>
 8002520:	00000291 	.word	0x00000291
 8002524:	0000021b 	.word	0x0000021b
 8002528:	00000243 	.word	0x00000243
 800252c:	0000026b 	.word	0x0000026b

08002530 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
 8002530:	23b4      	movs	r3, #180	@ 0xb4
 8002532:	2101      	movs	r1, #1
 8002534:	009b      	lsls	r3, r3, #2
  USB_TypeDef *USBx = hpcd->Instance;
 8002536:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8002538:	50c1      	str	r1, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 800253a:	2100      	movs	r1, #0
 800253c:	3b08      	subs	r3, #8
 800253e:	54c1      	strb	r1, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002540:	2354      	movs	r3, #84	@ 0x54
 8002542:	2001      	movs	r0, #1
 8002544:	5ad1      	ldrh	r1, [r2, r3]
 8002546:	4301      	orrs	r1, r0
 8002548:	52d1      	strh	r1, [r2, r3]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800254a:	5ad1      	ldrh	r1, [r2, r3]
 800254c:	3001      	adds	r0, #1
 800254e:	4301      	orrs	r1, r0
 8002550:	52d1      	strh	r1, [r2, r3]

  return HAL_OK;
}
 8002552:	2000      	movs	r0, #0
 8002554:	4770      	bx	lr
 8002556:	46c0      	nop			@ (mov r8, r8)

08002558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800255a:	46ce      	mov	lr, r9
 800255c:	4647      	mov	r7, r8
 800255e:	b580      	push	{r7, lr}
 8002560:	0004      	movs	r4, r0
 8002562:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002564:	2800      	cmp	r0, #0
 8002566:	d100      	bne.n	800256a <HAL_RCC_OscConfig+0x12>
 8002568:	e115      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800256a:	6803      	ldr	r3, [r0, #0]
 800256c:	07da      	lsls	r2, r3, #31
 800256e:	d52f      	bpl.n	80025d0 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002570:	210c      	movs	r1, #12
 8002572:	48c6      	ldr	r0, [pc, #792]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 8002574:	6842      	ldr	r2, [r0, #4]
 8002576:	400a      	ands	r2, r1
 8002578:	2a04      	cmp	r2, #4
 800257a:	d100      	bne.n	800257e <HAL_RCC_OscConfig+0x26>
 800257c:	e12d      	b.n	80027da <HAL_RCC_OscConfig+0x282>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800257e:	6842      	ldr	r2, [r0, #4]
 8002580:	4011      	ands	r1, r2
 8002582:	2908      	cmp	r1, #8
 8002584:	d100      	bne.n	8002588 <HAL_RCC_OscConfig+0x30>
 8002586:	e11f      	b.n	80027c8 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002588:	6863      	ldr	r3, [r4, #4]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d100      	bne.n	8002590 <HAL_RCC_OscConfig+0x38>
 800258e:	e12e      	b.n	80027ee <HAL_RCC_OscConfig+0x296>
 8002590:	2b00      	cmp	r3, #0
 8002592:	d100      	bne.n	8002596 <HAL_RCC_OscConfig+0x3e>
 8002594:	e150      	b.n	8002838 <HAL_RCC_OscConfig+0x2e0>
 8002596:	2b05      	cmp	r3, #5
 8002598:	d100      	bne.n	800259c <HAL_RCC_OscConfig+0x44>
 800259a:	e27b      	b.n	8002a94 <HAL_RCC_OscConfig+0x53c>
 800259c:	4bbb      	ldr	r3, [pc, #748]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 800259e:	49bc      	ldr	r1, [pc, #752]	@ (8002890 <HAL_RCC_OscConfig+0x338>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	400a      	ands	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	49ba      	ldr	r1, [pc, #744]	@ (8002894 <HAL_RCC_OscConfig+0x33c>)
 80025aa:	400a      	ands	r2, r1
 80025ac:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7ff f82b 	bl	8001608 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b2:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 80025b4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	4fb5      	ldr	r7, [pc, #724]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80025b8:	02b6      	lsls	r6, r6, #10
 80025ba:	e005      	b.n	80025c8 <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025bc:	f7ff f824 	bl	8001608 <HAL_GetTick>
 80025c0:	1b40      	subs	r0, r0, r5
 80025c2:	2864      	cmp	r0, #100	@ 0x64
 80025c4:	d900      	bls.n	80025c8 <HAL_RCC_OscConfig+0x70>
 80025c6:	e135      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4233      	tst	r3, r6
 80025cc:	d0f6      	beq.n	80025bc <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ce:	6823      	ldr	r3, [r4, #0]
 80025d0:	079a      	lsls	r2, r3, #30
 80025d2:	d529      	bpl.n	8002628 <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025d4:	220c      	movs	r2, #12
 80025d6:	49ad      	ldr	r1, [pc, #692]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80025d8:	6848      	ldr	r0, [r1, #4]
 80025da:	4202      	tst	r2, r0
 80025dc:	d100      	bne.n	80025e0 <HAL_RCC_OscConfig+0x88>
 80025de:	e0d3      	b.n	8002788 <HAL_RCC_OscConfig+0x230>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025e0:	6848      	ldr	r0, [r1, #4]
 80025e2:	4002      	ands	r2, r0
 80025e4:	2a08      	cmp	r2, #8
 80025e6:	d100      	bne.n	80025ea <HAL_RCC_OscConfig+0x92>
 80025e8:	e0c5      	b.n	8002776 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ea:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ec:	4da7      	ldr	r5, [pc, #668]	@ (800288c <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d100      	bne.n	80025f4 <HAL_RCC_OscConfig+0x9c>
 80025f2:	e165      	b.n	80028c0 <HAL_RCC_OscConfig+0x368>
        __HAL_RCC_HSI_ENABLE();
 80025f4:	2201      	movs	r2, #1
 80025f6:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f8:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80025fa:	4313      	orrs	r3, r2
 80025fc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80025fe:	f7ff f803 	bl	8001608 <HAL_GetTick>
 8002602:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002604:	e005      	b.n	8002612 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002606:	f7fe ffff 	bl	8001608 <HAL_GetTick>
 800260a:	1b80      	subs	r0, r0, r6
 800260c:	2802      	cmp	r0, #2
 800260e:	d900      	bls.n	8002612 <HAL_RCC_OscConfig+0xba>
 8002610:	e110      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002612:	682b      	ldr	r3, [r5, #0]
 8002614:	421f      	tst	r7, r3
 8002616:	d0f6      	beq.n	8002606 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002618:	21f8      	movs	r1, #248	@ 0xf8
 800261a:	682a      	ldr	r2, [r5, #0]
 800261c:	6923      	ldr	r3, [r4, #16]
 800261e:	438a      	bics	r2, r1
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	4313      	orrs	r3, r2
 8002624:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002626:	6823      	ldr	r3, [r4, #0]
 8002628:	071a      	lsls	r2, r3, #28
 800262a:	d42d      	bmi.n	8002688 <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800262c:	075a      	lsls	r2, r3, #29
 800262e:	d545      	bpl.n	80026bc <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002630:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002632:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002634:	4b95      	ldr	r3, [pc, #596]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 8002636:	0552      	lsls	r2, r2, #21
 8002638:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800263a:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800263c:	4211      	tst	r1, r2
 800263e:	d108      	bne.n	8002652 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002640:	69d9      	ldr	r1, [r3, #28]
 8002642:	4311      	orrs	r1, r2
 8002644:	61d9      	str	r1, [r3, #28]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	4013      	ands	r3, r2
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800264e:	2301      	movs	r3, #1
 8002650:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002652:	2780      	movs	r7, #128	@ 0x80
 8002654:	4e90      	ldr	r6, [pc, #576]	@ (8002898 <HAL_RCC_OscConfig+0x340>)
 8002656:	007f      	lsls	r7, r7, #1
 8002658:	6833      	ldr	r3, [r6, #0]
 800265a:	423b      	tst	r3, r7
 800265c:	d100      	bne.n	8002660 <HAL_RCC_OscConfig+0x108>
 800265e:	e0cd      	b.n	80027fc <HAL_RCC_OscConfig+0x2a4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002660:	68a3      	ldr	r3, [r4, #8]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d100      	bne.n	8002668 <HAL_RCC_OscConfig+0x110>
 8002666:	e13e      	b.n	80028e6 <HAL_RCC_OscConfig+0x38e>
 8002668:	2b00      	cmp	r3, #0
 800266a:	d100      	bne.n	800266e <HAL_RCC_OscConfig+0x116>
 800266c:	e0fd      	b.n	800286a <HAL_RCC_OscConfig+0x312>
 800266e:	2b05      	cmp	r3, #5
 8002670:	d100      	bne.n	8002674 <HAL_RCC_OscConfig+0x11c>
 8002672:	e1cb      	b.n	8002a0c <HAL_RCC_OscConfig+0x4b4>
 8002674:	2101      	movs	r1, #1
 8002676:	4b85      	ldr	r3, [pc, #532]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 8002678:	6a1a      	ldr	r2, [r3, #32]
 800267a:	438a      	bics	r2, r1
 800267c:	621a      	str	r2, [r3, #32]
 800267e:	6a1a      	ldr	r2, [r3, #32]
 8002680:	3103      	adds	r1, #3
 8002682:	438a      	bics	r2, r1
 8002684:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002686:	e132      	b.n	80028ee <HAL_RCC_OscConfig+0x396>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002688:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 800268a:	4d80      	ldr	r5, [pc, #512]	@ (800288c <HAL_RCC_OscConfig+0x334>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800268c:	2b00      	cmp	r3, #0
 800268e:	d100      	bne.n	8002692 <HAL_RCC_OscConfig+0x13a>
 8002690:	e087      	b.n	80027a2 <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8002692:	2201      	movs	r2, #1
 8002694:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8002698:	4313      	orrs	r3, r2
 800269a:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800269c:	f7fe ffb4 	bl	8001608 <HAL_GetTick>
 80026a0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a2:	e005      	b.n	80026b0 <HAL_RCC_OscConfig+0x158>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe ffb0 	bl	8001608 <HAL_GetTick>
 80026a8:	1b80      	subs	r0, r0, r6
 80026aa:	2802      	cmp	r0, #2
 80026ac:	d900      	bls.n	80026b0 <HAL_RCC_OscConfig+0x158>
 80026ae:	e0c1      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b0:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80026b2:	421f      	tst	r7, r3
 80026b4:	d0f6      	beq.n	80026a4 <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b6:	6823      	ldr	r3, [r4, #0]
 80026b8:	075a      	lsls	r2, r3, #29
 80026ba:	d4b9      	bmi.n	8002630 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026bc:	06da      	lsls	r2, r3, #27
 80026be:	d512      	bpl.n	80026e6 <HAL_RCC_OscConfig+0x18e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80026c0:	6962      	ldr	r2, [r4, #20]
 80026c2:	2a01      	cmp	r2, #1
 80026c4:	d100      	bne.n	80026c8 <HAL_RCC_OscConfig+0x170>
 80026c6:	e1c6      	b.n	8002a56 <HAL_RCC_OscConfig+0x4fe>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80026c8:	3205      	adds	r2, #5
 80026ca:	d000      	beq.n	80026ce <HAL_RCC_OscConfig+0x176>
 80026cc:	e121      	b.n	8002912 <HAL_RCC_OscConfig+0x3ba>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80026ce:	2004      	movs	r0, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80026d0:	25f8      	movs	r5, #248	@ 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 80026d2:	496e      	ldr	r1, [pc, #440]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80026d4:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 80026d6:	4382      	bics	r2, r0
 80026d8:	634a      	str	r2, [r1, #52]	@ 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80026da:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80026dc:	69a2      	ldr	r2, [r4, #24]
 80026de:	43a8      	bics	r0, r5
 80026e0:	00d2      	lsls	r2, r2, #3
 80026e2:	4302      	orrs	r2, r0
 80026e4:	634a      	str	r2, [r1, #52]	@ 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026e6:	069b      	lsls	r3, r3, #26
 80026e8:	d524      	bpl.n	8002734 <HAL_RCC_OscConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026ea:	220c      	movs	r2, #12
 80026ec:	4967      	ldr	r1, [pc, #412]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80026ee:	684b      	ldr	r3, [r1, #4]
 80026f0:	4013      	ands	r3, r2
 80026f2:	2b0c      	cmp	r3, #12
 80026f4:	d100      	bne.n	80026f8 <HAL_RCC_OscConfig+0x1a0>
 80026f6:	e12c      	b.n	8002952 <HAL_RCC_OscConfig+0x3fa>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80026f8:	684b      	ldr	r3, [r1, #4]
 80026fa:	401a      	ands	r2, r3
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026fc:	2a08      	cmp	r2, #8
 80026fe:	d100      	bne.n	8002702 <HAL_RCC_OscConfig+0x1aa>
 8002700:	e120      	b.n	8002944 <HAL_RCC_OscConfig+0x3ec>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002702:	6a23      	ldr	r3, [r4, #32]
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002704:	4d61      	ldr	r5, [pc, #388]	@ (800288c <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002706:	2b00      	cmp	r3, #0
 8002708:	d100      	bne.n	800270c <HAL_RCC_OscConfig+0x1b4>
 800270a:	e12c      	b.n	8002966 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_HSI48_ENABLE();
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8002710:	025b      	lsls	r3, r3, #9
 8002712:	4313      	orrs	r3, r2
 8002714:	636b      	str	r3, [r5, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002716:	f7fe ff77 	bl	8001608 <HAL_GetTick>
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800271a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800271c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800271e:	02bf      	lsls	r7, r7, #10
 8002720:	e005      	b.n	800272e <HAL_RCC_OscConfig+0x1d6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002722:	f7fe ff71 	bl	8001608 <HAL_GetTick>
 8002726:	1b80      	subs	r0, r0, r6
 8002728:	2802      	cmp	r0, #2
 800272a:	d900      	bls.n	800272e <HAL_RCC_OscConfig+0x1d6>
 800272c:	e082      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800272e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002730:	423b      	tst	r3, r7
 8002732:	d0f6      	beq.n	8002722 <HAL_RCC_OscConfig+0x1ca>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002734:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002736:	2b00      	cmp	r3, #0
 8002738:	d01b      	beq.n	8002772 <HAL_RCC_OscConfig+0x21a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800273a:	220c      	movs	r2, #12
 800273c:	4d53      	ldr	r5, [pc, #332]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 800273e:	6869      	ldr	r1, [r5, #4]
 8002740:	400a      	ands	r2, r1
 8002742:	2a08      	cmp	r2, #8
 8002744:	d100      	bne.n	8002748 <HAL_RCC_OscConfig+0x1f0>
 8002746:	e16b      	b.n	8002a20 <HAL_RCC_OscConfig+0x4c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002748:	2b02      	cmp	r3, #2
 800274a:	d100      	bne.n	800274e <HAL_RCC_OscConfig+0x1f6>
 800274c:	e126      	b.n	800299c <HAL_RCC_OscConfig+0x444>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274e:	682b      	ldr	r3, [r5, #0]
 8002750:	4a52      	ldr	r2, [pc, #328]	@ (800289c <HAL_RCC_OscConfig+0x344>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002752:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002754:	4013      	ands	r3, r2
 8002756:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002758:	f7fe ff56 	bl	8001608 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800275c:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 800275e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002760:	e004      	b.n	800276c <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002762:	f7fe ff51 	bl	8001608 <HAL_GetTick>
 8002766:	1b00      	subs	r0, r0, r4
 8002768:	2802      	cmp	r0, #2
 800276a:	d863      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800276c:	682b      	ldr	r3, [r5, #0]
 800276e:	4233      	tst	r3, r6
 8002770:	d1f7      	bne.n	8002762 <HAL_RCC_OscConfig+0x20a>
        }
      }
    }
  }

  return HAL_OK;
 8002772:	2000      	movs	r0, #0
 8002774:	e010      	b.n	8002798 <HAL_RCC_OscConfig+0x240>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002776:	684a      	ldr	r2, [r1, #4]
 8002778:	21c0      	movs	r1, #192	@ 0xc0
 800277a:	0249      	lsls	r1, r1, #9
 800277c:	400a      	ands	r2, r1
 800277e:	2180      	movs	r1, #128	@ 0x80
 8002780:	0209      	lsls	r1, r1, #8
 8002782:	428a      	cmp	r2, r1
 8002784:	d000      	beq.n	8002788 <HAL_RCC_OscConfig+0x230>
 8002786:	e730      	b.n	80025ea <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002788:	4a40      	ldr	r2, [pc, #256]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 800278a:	6812      	ldr	r2, [r2, #0]
 800278c:	0792      	lsls	r2, r2, #30
 800278e:	d545      	bpl.n	800281c <HAL_RCC_OscConfig+0x2c4>
 8002790:	68e2      	ldr	r2, [r4, #12]
 8002792:	2a01      	cmp	r2, #1
 8002794:	d042      	beq.n	800281c <HAL_RCC_OscConfig+0x2c4>
    return HAL_ERROR;
 8002796:	2001      	movs	r0, #1
}
 8002798:	b003      	add	sp, #12
 800279a:	bcc0      	pop	{r6, r7}
 800279c:	46b9      	mov	r9, r7
 800279e:	46b0      	mov	r8, r6
 80027a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 80027a2:	2201      	movs	r2, #1
 80027a4:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80027a8:	4393      	bics	r3, r2
 80027aa:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80027ac:	f7fe ff2c 	bl	8001608 <HAL_GetTick>
 80027b0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b2:	e004      	b.n	80027be <HAL_RCC_OscConfig+0x266>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027b4:	f7fe ff28 	bl	8001608 <HAL_GetTick>
 80027b8:	1b80      	subs	r0, r0, r6
 80027ba:	2802      	cmp	r0, #2
 80027bc:	d83a      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027be:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80027c0:	421f      	tst	r7, r3
 80027c2:	d1f7      	bne.n	80027b4 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c4:	6823      	ldr	r3, [r4, #0]
 80027c6:	e777      	b.n	80026b8 <HAL_RCC_OscConfig+0x160>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027c8:	21c0      	movs	r1, #192	@ 0xc0
 80027ca:	6842      	ldr	r2, [r0, #4]
 80027cc:	0249      	lsls	r1, r1, #9
 80027ce:	400a      	ands	r2, r1
 80027d0:	2180      	movs	r1, #128	@ 0x80
 80027d2:	0249      	lsls	r1, r1, #9
 80027d4:	428a      	cmp	r2, r1
 80027d6:	d000      	beq.n	80027da <HAL_RCC_OscConfig+0x282>
 80027d8:	e6d6      	b.n	8002588 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027da:	4a2c      	ldr	r2, [pc, #176]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	0392      	lsls	r2, r2, #14
 80027e0:	d400      	bmi.n	80027e4 <HAL_RCC_OscConfig+0x28c>
 80027e2:	e6f5      	b.n	80025d0 <HAL_RCC_OscConfig+0x78>
 80027e4:	6862      	ldr	r2, [r4, #4]
 80027e6:	2a00      	cmp	r2, #0
 80027e8:	d000      	beq.n	80027ec <HAL_RCC_OscConfig+0x294>
 80027ea:	e6f1      	b.n	80025d0 <HAL_RCC_OscConfig+0x78>
 80027ec:	e7d3      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ee:	2380      	movs	r3, #128	@ 0x80
 80027f0:	4a26      	ldr	r2, [pc, #152]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 80027f2:	025b      	lsls	r3, r3, #9
 80027f4:	6811      	ldr	r1, [r2, #0]
 80027f6:	430b      	orrs	r3, r1
 80027f8:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027fa:	e6d8      	b.n	80025ae <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027fc:	6833      	ldr	r3, [r6, #0]
 80027fe:	433b      	orrs	r3, r7
 8002800:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002802:	f7fe ff01 	bl	8001608 <HAL_GetTick>
 8002806:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002808:	e004      	b.n	8002814 <HAL_RCC_OscConfig+0x2bc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280a:	f7fe fefd 	bl	8001608 <HAL_GetTick>
 800280e:	1b40      	subs	r0, r0, r5
 8002810:	2864      	cmp	r0, #100	@ 0x64
 8002812:	d80f      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	6833      	ldr	r3, [r6, #0]
 8002816:	423b      	tst	r3, r7
 8002818:	d0f7      	beq.n	800280a <HAL_RCC_OscConfig+0x2b2>
 800281a:	e721      	b.n	8002660 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281c:	25f8      	movs	r5, #248	@ 0xf8
 800281e:	481b      	ldr	r0, [pc, #108]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 8002820:	6922      	ldr	r2, [r4, #16]
 8002822:	6801      	ldr	r1, [r0, #0]
 8002824:	00d2      	lsls	r2, r2, #3
 8002826:	43a9      	bics	r1, r5
 8002828:	430a      	orrs	r2, r1
 800282a:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282c:	071a      	lsls	r2, r3, #28
 800282e:	d400      	bmi.n	8002832 <HAL_RCC_OscConfig+0x2da>
 8002830:	e6fc      	b.n	800262c <HAL_RCC_OscConfig+0xd4>
 8002832:	e729      	b.n	8002688 <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8002834:	2003      	movs	r0, #3
 8002836:	e7af      	b.n	8002798 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002838:	4d14      	ldr	r5, [pc, #80]	@ (800288c <HAL_RCC_OscConfig+0x334>)
 800283a:	4a15      	ldr	r2, [pc, #84]	@ (8002890 <HAL_RCC_OscConfig+0x338>)
 800283c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002840:	4013      	ands	r3, r2
 8002842:	602b      	str	r3, [r5, #0]
 8002844:	682b      	ldr	r3, [r5, #0]
 8002846:	4a13      	ldr	r2, [pc, #76]	@ (8002894 <HAL_RCC_OscConfig+0x33c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002848:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284a:	4013      	ands	r3, r2
 800284c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800284e:	f7fe fedb 	bl	8001608 <HAL_GetTick>
 8002852:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002854:	e004      	b.n	8002860 <HAL_RCC_OscConfig+0x308>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002856:	f7fe fed7 	bl	8001608 <HAL_GetTick>
 800285a:	1b80      	subs	r0, r0, r6
 800285c:	2864      	cmp	r0, #100	@ 0x64
 800285e:	d8e9      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002860:	682b      	ldr	r3, [r5, #0]
 8002862:	423b      	tst	r3, r7
 8002864:	d1f7      	bne.n	8002856 <HAL_RCC_OscConfig+0x2fe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002866:	6823      	ldr	r3, [r4, #0]
 8002868:	e6b2      	b.n	80025d0 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800286a:	2201      	movs	r2, #1
 800286c:	4e07      	ldr	r6, [pc, #28]	@ (800288c <HAL_RCC_OscConfig+0x334>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	4d0c      	ldr	r5, [pc, #48]	@ (80028a0 <HAL_RCC_OscConfig+0x348>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002870:	6a33      	ldr	r3, [r6, #32]
 8002872:	4393      	bics	r3, r2
 8002874:	6233      	str	r3, [r6, #32]
 8002876:	6a33      	ldr	r3, [r6, #32]
 8002878:	3203      	adds	r2, #3
 800287a:	4393      	bics	r3, r2
 800287c:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 800287e:	f7fe fec3 	bl	8001608 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002882:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002884:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002886:	4698      	mov	r8, r3
 8002888:	e011      	b.n	80028ae <HAL_RCC_OscConfig+0x356>
 800288a:	46c0      	nop			@ (mov r8, r8)
 800288c:	40021000 	.word	0x40021000
 8002890:	fffeffff 	.word	0xfffeffff
 8002894:	fffbffff 	.word	0xfffbffff
 8002898:	40007000 	.word	0x40007000
 800289c:	feffffff 	.word	0xfeffffff
 80028a0:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a4:	f7fe feb0 	bl	8001608 <HAL_GetTick>
 80028a8:	1bc0      	subs	r0, r0, r7
 80028aa:	42a8      	cmp	r0, r5
 80028ac:	d8c2      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ae:	4642      	mov	r2, r8
 80028b0:	6a33      	ldr	r3, [r6, #32]
 80028b2:	421a      	tst	r2, r3
 80028b4:	d1f6      	bne.n	80028a4 <HAL_RCC_OscConfig+0x34c>
    if(pwrclkchanged == SET)
 80028b6:	464b      	mov	r3, r9
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d068      	beq.n	800298e <HAL_RCC_OscConfig+0x436>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028bc:	6823      	ldr	r3, [r4, #0]
 80028be:	e6fd      	b.n	80026bc <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 80028c0:	2201      	movs	r2, #1
 80028c2:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c4:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80028c6:	4393      	bics	r3, r2
 80028c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80028ca:	f7fe fe9d 	bl	8001608 <HAL_GetTick>
 80028ce:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d0:	e004      	b.n	80028dc <HAL_RCC_OscConfig+0x384>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028d2:	f7fe fe99 	bl	8001608 <HAL_GetTick>
 80028d6:	1b80      	subs	r0, r0, r6
 80028d8:	2802      	cmp	r0, #2
 80028da:	d8ab      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028dc:	682b      	ldr	r3, [r5, #0]
 80028de:	421f      	tst	r7, r3
 80028e0:	d1f7      	bne.n	80028d2 <HAL_RCC_OscConfig+0x37a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	e6a0      	b.n	8002628 <HAL_RCC_OscConfig+0xd0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e6:	4971      	ldr	r1, [pc, #452]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
 80028e8:	6a0a      	ldr	r2, [r1, #32]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 80028ee:	f7fe fe8b 	bl	8001608 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f2:	4b6e      	ldr	r3, [pc, #440]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
      tickstart = HAL_GetTick();
 80028f4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f6:	4698      	mov	r8, r3
 80028f8:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028fa:	4d6d      	ldr	r5, [pc, #436]	@ (8002ab0 <HAL_RCC_OscConfig+0x558>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028fc:	e004      	b.n	8002908 <HAL_RCC_OscConfig+0x3b0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028fe:	f7fe fe83 	bl	8001608 <HAL_GetTick>
 8002902:	1b80      	subs	r0, r0, r6
 8002904:	42a8      	cmp	r0, r5
 8002906:	d895      	bhi.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002908:	4643      	mov	r3, r8
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	421f      	tst	r7, r3
 800290e:	d0f6      	beq.n	80028fe <HAL_RCC_OscConfig+0x3a6>
 8002910:	e7d1      	b.n	80028b6 <HAL_RCC_OscConfig+0x35e>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002912:	2204      	movs	r2, #4
 8002914:	4d65      	ldr	r5, [pc, #404]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002916:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002918:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800291a:	4313      	orrs	r3, r2
 800291c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800291e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002920:	3a03      	subs	r2, #3
 8002922:	4393      	bics	r3, r2
 8002924:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8002926:	f7fe fe6f 	bl	8001608 <HAL_GetTick>
 800292a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800292c:	e005      	b.n	800293a <HAL_RCC_OscConfig+0x3e2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800292e:	f7fe fe6b 	bl	8001608 <HAL_GetTick>
 8002932:	1b80      	subs	r0, r0, r6
 8002934:	2802      	cmp	r0, #2
 8002936:	d900      	bls.n	800293a <HAL_RCC_OscConfig+0x3e2>
 8002938:	e77c      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800293a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800293c:	421f      	tst	r7, r3
 800293e:	d1f6      	bne.n	800292e <HAL_RCC_OscConfig+0x3d6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002940:	6823      	ldr	r3, [r4, #0]
 8002942:	e6d0      	b.n	80026e6 <HAL_RCC_OscConfig+0x18e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002944:	22c0      	movs	r2, #192	@ 0xc0
 8002946:	684b      	ldr	r3, [r1, #4]
 8002948:	0252      	lsls	r2, r2, #9
 800294a:	4013      	ands	r3, r2
 800294c:	4293      	cmp	r3, r2
 800294e:	d000      	beq.n	8002952 <HAL_RCC_OscConfig+0x3fa>
 8002950:	e6d7      	b.n	8002702 <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002952:	4b56      	ldr	r3, [pc, #344]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
 8002954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002956:	039b      	lsls	r3, r3, #14
 8002958:	d400      	bmi.n	800295c <HAL_RCC_OscConfig+0x404>
 800295a:	e6eb      	b.n	8002734 <HAL_RCC_OscConfig+0x1dc>
 800295c:	6a23      	ldr	r3, [r4, #32]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d000      	beq.n	8002964 <HAL_RCC_OscConfig+0x40c>
 8002962:	e718      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>
 8002964:	e6e6      	b.n	8002734 <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI48_DISABLE();
 8002966:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002968:	4a52      	ldr	r2, [pc, #328]	@ (8002ab4 <HAL_RCC_OscConfig+0x55c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800296a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI48_DISABLE();
 800296c:	4013      	ands	r3, r2
 800296e:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8002970:	f7fe fe4a 	bl	8001608 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002974:	02bf      	lsls	r7, r7, #10
        tickstart = HAL_GetTick();
 8002976:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002978:	e005      	b.n	8002986 <HAL_RCC_OscConfig+0x42e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800297a:	f7fe fe45 	bl	8001608 <HAL_GetTick>
 800297e:	1b80      	subs	r0, r0, r6
 8002980:	2802      	cmp	r0, #2
 8002982:	d900      	bls.n	8002986 <HAL_RCC_OscConfig+0x42e>
 8002984:	e756      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002986:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002988:	423b      	tst	r3, r7
 800298a:	d1f6      	bne.n	800297a <HAL_RCC_OscConfig+0x422>
 800298c:	e6d2      	b.n	8002734 <HAL_RCC_OscConfig+0x1dc>
      __HAL_RCC_PWR_CLK_DISABLE();
 800298e:	4a47      	ldr	r2, [pc, #284]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
 8002990:	4949      	ldr	r1, [pc, #292]	@ (8002ab8 <HAL_RCC_OscConfig+0x560>)
 8002992:	69d3      	ldr	r3, [r2, #28]
 8002994:	400b      	ands	r3, r1
 8002996:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	e68f      	b.n	80026bc <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_PLL_DISABLE();
 800299c:	682b      	ldr	r3, [r5, #0]
 800299e:	4a47      	ldr	r2, [pc, #284]	@ (8002abc <HAL_RCC_OscConfig+0x564>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029a0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80029a2:	4013      	ands	r3, r2
 80029a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80029a6:	f7fe fe2f 	bl	8001608 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029aa:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80029ac:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ae:	e005      	b.n	80029bc <HAL_RCC_OscConfig+0x464>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b0:	f7fe fe2a 	bl	8001608 <HAL_GetTick>
 80029b4:	1b80      	subs	r0, r0, r6
 80029b6:	2802      	cmp	r0, #2
 80029b8:	d900      	bls.n	80029bc <HAL_RCC_OscConfig+0x464>
 80029ba:	e73b      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029bc:	682b      	ldr	r3, [r5, #0]
 80029be:	423b      	tst	r3, r7
 80029c0:	d1f6      	bne.n	80029b0 <HAL_RCC_OscConfig+0x458>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029c2:	220f      	movs	r2, #15
 80029c4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029c6:	4e39      	ldr	r6, [pc, #228]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029c8:	4393      	bics	r3, r2
 80029ca:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80029cc:	4313      	orrs	r3, r2
 80029ce:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80029d0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80029d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80029d4:	686a      	ldr	r2, [r5, #4]
 80029d6:	430b      	orrs	r3, r1
 80029d8:	4939      	ldr	r1, [pc, #228]	@ (8002ac0 <HAL_RCC_OscConfig+0x568>)
 80029da:	400a      	ands	r2, r1
 80029dc:	4313      	orrs	r3, r2
 80029de:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	682a      	ldr	r2, [r5, #0]
 80029e4:	045b      	lsls	r3, r3, #17
 80029e6:	4313      	orrs	r3, r2
 80029e8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80029ea:	f7fe fe0d 	bl	8001608 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029ee:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 80029f0:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029f2:	04ad      	lsls	r5, r5, #18
 80029f4:	e005      	b.n	8002a02 <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f6:	f7fe fe07 	bl	8001608 <HAL_GetTick>
 80029fa:	1b00      	subs	r0, r0, r4
 80029fc:	2802      	cmp	r0, #2
 80029fe:	d900      	bls.n	8002a02 <HAL_RCC_OscConfig+0x4aa>
 8002a00:	e718      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a02:	6833      	ldr	r3, [r6, #0]
 8002a04:	422b      	tst	r3, r5
 8002a06:	d0f6      	beq.n	80029f6 <HAL_RCC_OscConfig+0x49e>
  return HAL_OK;
 8002a08:	2000      	movs	r0, #0
 8002a0a:	e6c5      	b.n	8002798 <HAL_RCC_OscConfig+0x240>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a0c:	2104      	movs	r1, #4
 8002a0e:	4b27      	ldr	r3, [pc, #156]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
 8002a10:	6a1a      	ldr	r2, [r3, #32]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	621a      	str	r2, [r3, #32]
 8002a16:	6a1a      	ldr	r2, [r3, #32]
 8002a18:	3903      	subs	r1, #3
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a1e:	e766      	b.n	80028ee <HAL_RCC_OscConfig+0x396>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d100      	bne.n	8002a26 <HAL_RCC_OscConfig+0x4ce>
 8002a24:	e6b7      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a26:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 8002a28:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002a2c:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8002a2e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a30:	401a      	ands	r2, r3
 8002a32:	428a      	cmp	r2, r1
 8002a34:	d000      	beq.n	8002a38 <HAL_RCC_OscConfig+0x4e0>
 8002a36:	e6ae      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a38:	220f      	movs	r2, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a3a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a3c:	4002      	ands	r2, r0
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a3e:	428a      	cmp	r2, r1
 8002a40:	d000      	beq.n	8002a44 <HAL_RCC_OscConfig+0x4ec>
 8002a42:	e6a8      	b.n	8002796 <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002a44:	22f0      	movs	r2, #240	@ 0xf0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a46:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002a48:	0392      	lsls	r2, r2, #14
 8002a4a:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a4c:	1a18      	subs	r0, r3, r0
 8002a4e:	1e43      	subs	r3, r0, #1
 8002a50:	4198      	sbcs	r0, r3
 8002a52:	b2c0      	uxtb	r0, r0
 8002a54:	e6a0      	b.n	8002798 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a56:	2104      	movs	r1, #4
 8002a58:	4d14      	ldr	r5, [pc, #80]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a5a:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a5c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002a62:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002a64:	4313      	orrs	r3, r2
 8002a66:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8002a68:	f7fe fdce 	bl	8001608 <HAL_GetTick>
 8002a6c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a6e:	e005      	b.n	8002a7c <HAL_RCC_OscConfig+0x524>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a70:	f7fe fdca 	bl	8001608 <HAL_GetTick>
 8002a74:	1b80      	subs	r0, r0, r6
 8002a76:	2802      	cmp	r0, #2
 8002a78:	d900      	bls.n	8002a7c <HAL_RCC_OscConfig+0x524>
 8002a7a:	e6db      	b.n	8002834 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a7c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002a7e:	421f      	tst	r7, r3
 8002a80:	d0f6      	beq.n	8002a70 <HAL_RCC_OscConfig+0x518>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a82:	21f8      	movs	r1, #248	@ 0xf8
 8002a84:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8002a86:	69a3      	ldr	r3, [r4, #24]
 8002a88:	438a      	bics	r2, r1
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	636b      	str	r3, [r5, #52]	@ 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	e628      	b.n	80026e6 <HAL_RCC_OscConfig+0x18e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a94:	2280      	movs	r2, #128	@ 0x80
 8002a96:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_RCC_OscConfig+0x554>)
 8002a98:	02d2      	lsls	r2, r2, #11
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	2280      	movs	r2, #128	@ 0x80
 8002aa2:	6819      	ldr	r1, [r3, #0]
 8002aa4:	0252      	lsls	r2, r2, #9
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aaa:	e580      	b.n	80025ae <HAL_RCC_OscConfig+0x56>
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	00001388 	.word	0x00001388
 8002ab4:	fffeffff 	.word	0xfffeffff
 8002ab8:	efffffff 	.word	0xefffffff
 8002abc:	feffffff 	.word	0xfeffffff
 8002ac0:	ffc27fff 	.word	0xffc27fff

08002ac4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac6:	46ce      	mov	lr, r9
 8002ac8:	4647      	mov	r7, r8
 8002aca:	0004      	movs	r4, r0
 8002acc:	000d      	movs	r5, r1
 8002ace:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d00d      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	4957      	ldr	r1, [pc, #348]	@ (8002c34 <HAL_RCC_ClockConfig+0x170>)
 8002ad8:	680a      	ldr	r2, [r1, #0]
 8002ada:	401a      	ands	r2, r3
 8002adc:	42aa      	cmp	r2, r5
 8002ade:	d20c      	bcs.n	8002afa <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae0:	680a      	ldr	r2, [r1, #0]
 8002ae2:	439a      	bics	r2, r3
 8002ae4:	432a      	orrs	r2, r5
 8002ae6:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae8:	680a      	ldr	r2, [r1, #0]
 8002aea:	4013      	ands	r3, r2
 8002aec:	42ab      	cmp	r3, r5
 8002aee:	d004      	beq.n	8002afa <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8002af0:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8002af2:	bcc0      	pop	{r6, r7}
 8002af4:	46b9      	mov	r9, r7
 8002af6:	46b0      	mov	r8, r6
 8002af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	079a      	lsls	r2, r3, #30
 8002afe:	d50e      	bpl.n	8002b1e <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b00:	075a      	lsls	r2, r3, #29
 8002b02:	d505      	bpl.n	8002b10 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b04:	22e0      	movs	r2, #224	@ 0xe0
 8002b06:	494c      	ldr	r1, [pc, #304]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002b08:	00d2      	lsls	r2, r2, #3
 8002b0a:	6848      	ldr	r0, [r1, #4]
 8002b0c:	4302      	orrs	r2, r0
 8002b0e:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b10:	20f0      	movs	r0, #240	@ 0xf0
 8002b12:	4949      	ldr	r1, [pc, #292]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002b14:	684a      	ldr	r2, [r1, #4]
 8002b16:	4382      	bics	r2, r0
 8002b18:	68a0      	ldr	r0, [r4, #8]
 8002b1a:	4302      	orrs	r2, r0
 8002b1c:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b1e:	07db      	lsls	r3, r3, #31
 8002b20:	d524      	bpl.n	8002b6c <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b22:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b24:	4b44      	ldr	r3, [pc, #272]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b26:	2a01      	cmp	r2, #1
 8002b28:	d074      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x150>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b2a:	2a02      	cmp	r2, #2
 8002b2c:	d06e      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x148>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002b2e:	2a03      	cmp	r2, #3
 8002b30:	d07b      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	079b      	lsls	r3, r3, #30
 8002b36:	d5db      	bpl.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b38:	2103      	movs	r1, #3
 8002b3a:	4e3f      	ldr	r6, [pc, #252]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002b3c:	6873      	ldr	r3, [r6, #4]
 8002b3e:	438b      	bics	r3, r1
 8002b40:	4313      	orrs	r3, r2
 8002b42:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002b44:	f7fe fd60 	bl	8001608 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b48:	230c      	movs	r3, #12
 8002b4a:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c3c <HAL_RCC_ClockConfig+0x178>)
    tickstart = HAL_GetTick();
 8002b4e:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b50:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b52:	e004      	b.n	8002b5e <HAL_RCC_ClockConfig+0x9a>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b54:	f7fe fd58 	bl	8001608 <HAL_GetTick>
 8002b58:	1bc0      	subs	r0, r0, r7
 8002b5a:	4548      	cmp	r0, r9
 8002b5c:	d85e      	bhi.n	8002c1c <HAL_RCC_ClockConfig+0x158>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5e:	4643      	mov	r3, r8
 8002b60:	6872      	ldr	r2, [r6, #4]
 8002b62:	401a      	ands	r2, r3
 8002b64:	6863      	ldr	r3, [r4, #4]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d1f3      	bne.n	8002b54 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	4a31      	ldr	r2, [pc, #196]	@ (8002c34 <HAL_RCC_ClockConfig+0x170>)
 8002b70:	6813      	ldr	r3, [r2, #0]
 8002b72:	400b      	ands	r3, r1
 8002b74:	42ab      	cmp	r3, r5
 8002b76:	d905      	bls.n	8002b84 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b78:	6813      	ldr	r3, [r2, #0]
 8002b7a:	438b      	bics	r3, r1
 8002b7c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	6813      	ldr	r3, [r2, #0]
 8002b80:	4219      	tst	r1, r3
 8002b82:	d1b5      	bne.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	075b      	lsls	r3, r3, #29
 8002b88:	d41c      	bmi.n	8002bc4 <HAL_RCC_ClockConfig+0x100>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b8a:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 8002b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002b8e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002b90:	4018      	ands	r0, r3
 8002b92:	2808      	cmp	r0, #8
 8002b94:	d023      	beq.n	8002bde <HAL_RCC_ClockConfig+0x11a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b96:	380c      	subs	r0, #12
 8002b98:	4243      	negs	r3, r0
 8002b9a:	4158      	adcs	r0, r3
 8002b9c:	4b28      	ldr	r3, [pc, #160]	@ (8002c40 <HAL_RCC_ClockConfig+0x17c>)
 8002b9e:	4240      	negs	r0, r0
 8002ba0:	4018      	ands	r0, r3
 8002ba2:	4b28      	ldr	r3, [pc, #160]	@ (8002c44 <HAL_RCC_ClockConfig+0x180>)
 8002ba4:	469c      	mov	ip, r3
 8002ba6:	4460      	add	r0, ip
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ba8:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002baa:	4a27      	ldr	r2, [pc, #156]	@ (8002c48 <HAL_RCC_ClockConfig+0x184>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4927      	ldr	r1, [pc, #156]	@ (8002c4c <HAL_RCC_ClockConfig+0x188>)
 8002bb0:	061b      	lsls	r3, r3, #24
 8002bb2:	0f1b      	lsrs	r3, r3, #28
 8002bb4:	5cd3      	ldrb	r3, [r2, r3]
 8002bb6:	40d8      	lsrs	r0, r3
 8002bb8:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002bba:	2003      	movs	r0, #3
 8002bbc:	f7fe fce2 	bl	8001584 <HAL_InitTick>
  return HAL_OK;
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e796      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2e>
  switch (tmpreg & RCC_CFGR_SWS)
 8002bc4:	200c      	movs	r0, #12
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002bc8:	4921      	ldr	r1, [pc, #132]	@ (8002c50 <HAL_RCC_ClockConfig+0x18c>)
 8002bca:	6853      	ldr	r3, [r2, #4]
 8002bcc:	400b      	ands	r3, r1
 8002bce:	68e1      	ldr	r1, [r4, #12]
 8002bd0:	430b      	orrs	r3, r1
 8002bd2:	6053      	str	r3, [r2, #4]
  tmpreg = RCC->CFGR;
 8002bd4:	4a18      	ldr	r2, [pc, #96]	@ (8002c38 <HAL_RCC_ClockConfig+0x174>)
 8002bd6:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002bd8:	4018      	ands	r0, r3
 8002bda:	2808      	cmp	r0, #8
 8002bdc:	d1db      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xd2>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002bde:	210f      	movs	r1, #15
 8002be0:	0c98      	lsrs	r0, r3, #18
 8002be2:	4c1c      	ldr	r4, [pc, #112]	@ (8002c54 <HAL_RCC_ClockConfig+0x190>)
 8002be4:	4008      	ands	r0, r1
 8002be6:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002be8:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8002bea:	4a1b      	ldr	r2, [pc, #108]	@ (8002c58 <HAL_RCC_ClockConfig+0x194>)
 8002bec:	4001      	ands	r1, r0
 8002bee:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002bf0:	22c0      	movs	r2, #192	@ 0xc0
 8002bf2:	2080      	movs	r0, #128	@ 0x80
 8002bf4:	0252      	lsls	r2, r2, #9
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	0240      	lsls	r0, r0, #9
 8002bfa:	4283      	cmp	r3, r0
 8002bfc:	d001      	beq.n	8002c02 <HAL_RCC_ClockConfig+0x13e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00e      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x15c>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c02:	4810      	ldr	r0, [pc, #64]	@ (8002c44 <HAL_RCC_ClockConfig+0x180>)
 8002c04:	f7fd fa80 	bl	8000108 <__udivsi3>
 8002c08:	4360      	muls	r0, r4
 8002c0a:	e7cd      	b.n	8002ba8 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	019b      	lsls	r3, r3, #6
 8002c10:	d492      	bmi.n	8002b38 <HAL_RCC_ClockConfig+0x74>
 8002c12:	e76d      	b.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	039b      	lsls	r3, r3, #14
 8002c18:	d48e      	bmi.n	8002b38 <HAL_RCC_ClockConfig+0x74>
 8002c1a:	e769      	b.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	e768      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2e>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c20:	480e      	ldr	r0, [pc, #56]	@ (8002c5c <HAL_RCC_ClockConfig+0x198>)
 8002c22:	f7fd fa71 	bl	8000108 <__udivsi3>
 8002c26:	4360      	muls	r0, r4
 8002c28:	e7be      	b.n	8002ba8 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c2c:	039b      	lsls	r3, r3, #14
 8002c2e:	d483      	bmi.n	8002b38 <HAL_RCC_ClockConfig+0x74>
 8002c30:	e75e      	b.n	8002af0 <HAL_RCC_ClockConfig+0x2c>
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	40022000 	.word	0x40022000
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	00001388 	.word	0x00001388
 8002c40:	02625a00 	.word	0x02625a00
 8002c44:	007a1200 	.word	0x007a1200
 8002c48:	08003c2c 	.word	0x08003c2c
 8002c4c:	20000000 	.word	0x20000000
 8002c50:	fffff8ff 	.word	0xfffff8ff
 8002c54:	08003c4c 	.word	0x08003c4c
 8002c58:	08003c3c 	.word	0x08003c3c
 8002c5c:	02dc6c00 	.word	0x02dc6c00

08002c60 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8002c60:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 8002c62:	4a16      	ldr	r2, [pc, #88]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002c64:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8002c66:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002c68:	4018      	ands	r0, r3
 8002c6a:	2808      	cmp	r0, #8
 8002c6c:	d009      	beq.n	8002c82 <HAL_RCC_GetSysClockFreq+0x22>
      sysclockfreq = HSE_VALUE;
 8002c6e:	380c      	subs	r0, #12
 8002c70:	4243      	negs	r3, r0
 8002c72:	4158      	adcs	r0, r3
 8002c74:	4b12      	ldr	r3, [pc, #72]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x60>)
 8002c76:	4240      	negs	r0, r0
 8002c78:	4018      	ands	r0, r3
 8002c7a:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002c7c:	469c      	mov	ip, r3
 8002c7e:	4460      	add	r0, ip
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c80:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002c82:	210f      	movs	r1, #15
 8002c84:	0c98      	lsrs	r0, r3, #18
 8002c86:	4c10      	ldr	r4, [pc, #64]	@ (8002cc8 <HAL_RCC_GetSysClockFreq+0x68>)
 8002c88:	4008      	ands	r0, r1
 8002c8a:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002c8c:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8002c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x6c>)
 8002c90:	4001      	ands	r1, r0
 8002c92:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002c94:	22c0      	movs	r2, #192	@ 0xc0
 8002c96:	2080      	movs	r0, #128	@ 0x80
 8002c98:	0252      	lsls	r2, r2, #9
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	0240      	lsls	r0, r0, #9
 8002c9e:	4283      	cmp	r3, r0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_RCC_GetSysClockFreq+0x46>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d004      	beq.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x50>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ca6:	4807      	ldr	r0, [pc, #28]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002ca8:	f7fd fa2e 	bl	8000108 <__udivsi3>
 8002cac:	4360      	muls	r0, r4
 8002cae:	e7e7      	b.n	8002c80 <HAL_RCC_GetSysClockFreq+0x20>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002cb0:	4807      	ldr	r0, [pc, #28]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x70>)
 8002cb2:	f7fd fa29 	bl	8000108 <__udivsi3>
 8002cb6:	4360      	muls	r0, r4
 8002cb8:	e7e2      	b.n	8002c80 <HAL_RCC_GetSysClockFreq+0x20>
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	02625a00 	.word	0x02625a00
 8002cc4:	007a1200 	.word	0x007a1200
 8002cc8:	08003c4c 	.word	0x08003c4c
 8002ccc:	08003c3c 	.word	0x08003c3c
 8002cd0:	02dc6c00 	.word	0x02dc6c00

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002cd4:	4b04      	ldr	r3, [pc, #16]	@ (8002ce8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002cd6:	4a05      	ldr	r2, [pc, #20]	@ (8002cec <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	4905      	ldr	r1, [pc, #20]	@ (8002cf0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002cdc:	055b      	lsls	r3, r3, #21
 8002cde:	0f5b      	lsrs	r3, r3, #29
 8002ce0:	5ccb      	ldrb	r3, [r1, r3]
 8002ce2:	6810      	ldr	r0, [r2, #0]
 8002ce4:	40d8      	lsrs	r0, r3
}    
 8002ce6:	4770      	bx	lr
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	08003c24 	.word	0x08003c24

08002cf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cf6:	46ce      	mov	lr, r9
 8002cf8:	4647      	mov	r7, r8
 8002cfa:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cfc:	6803      	ldr	r3, [r0, #0]
{
 8002cfe:	0004      	movs	r4, r0
 8002d00:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d02:	03da      	lsls	r2, r3, #15
 8002d04:	d530      	bpl.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d06:	2280      	movs	r2, #128	@ 0x80
 8002d08:	4b4e      	ldr	r3, [pc, #312]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d0a:	0552      	lsls	r2, r2, #21
 8002d0c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002d0e:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d10:	4211      	tst	r1, r2
 8002d12:	d05d      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d14:	2680      	movs	r6, #128	@ 0x80
 8002d16:	4d4c      	ldr	r5, [pc, #304]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002d18:	0076      	lsls	r6, r6, #1
 8002d1a:	682b      	ldr	r3, [r5, #0]
 8002d1c:	4233      	tst	r3, r6
 8002d1e:	d065      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xf8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d20:	4d48      	ldr	r5, [pc, #288]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d22:	23c0      	movs	r3, #192	@ 0xc0
 8002d24:	6a2a      	ldr	r2, [r5, #32]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	0010      	movs	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d2a:	6861      	ldr	r1, [r4, #4]
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d2c:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d2e:	421a      	tst	r2, r3
 8002d30:	d011      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002d32:	400b      	ands	r3, r1
 8002d34:	4283      	cmp	r3, r0
 8002d36:	d00e      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d38:	2080      	movs	r0, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d3a:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d3c:	6a2e      	ldr	r6, [r5, #32]
 8002d3e:	0240      	lsls	r0, r0, #9
 8002d40:	4330      	orrs	r0, r6
 8002d42:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d44:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d46:	4a41      	ldr	r2, [pc, #260]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x158>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d48:	4e41      	ldr	r6, [pc, #260]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d4a:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d4c:	4030      	ands	r0, r6
 8002d4e:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d50:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d52:	07db      	lsls	r3, r3, #31
 8002d54:	d462      	bmi.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x128>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d56:	4a3b      	ldr	r2, [pc, #236]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d58:	483c      	ldr	r0, [pc, #240]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002d5a:	6a13      	ldr	r3, [r2, #32]
 8002d5c:	4003      	ands	r3, r0
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d62:	2f01      	cmp	r7, #1
 8002d64:	d054      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d66:	6823      	ldr	r3, [r4, #0]
 8002d68:	07da      	lsls	r2, r3, #31
 8002d6a:	d506      	bpl.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d6c:	2003      	movs	r0, #3
 8002d6e:	4935      	ldr	r1, [pc, #212]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d70:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002d72:	4382      	bics	r2, r0
 8002d74:	68a0      	ldr	r0, [r4, #8]
 8002d76:	4302      	orrs	r2, r0
 8002d78:	630a      	str	r2, [r1, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d7a:	079a      	lsls	r2, r3, #30
 8002d7c:	d506      	bpl.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d7e:	4931      	ldr	r1, [pc, #196]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d80:	4834      	ldr	r0, [pc, #208]	@ (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d82:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002d84:	4002      	ands	r2, r0
 8002d86:	68e0      	ldr	r0, [r4, #12]
 8002d88:	4302      	orrs	r2, r0
 8002d8a:	630a      	str	r2, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d8c:	069a      	lsls	r2, r3, #26
 8002d8e:	d506      	bpl.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d90:	2010      	movs	r0, #16
 8002d92:	492c      	ldr	r1, [pc, #176]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002d94:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002d96:	4382      	bics	r2, r0
 8002d98:	6920      	ldr	r0, [r4, #16]
 8002d9a:	4302      	orrs	r2, r0
 8002d9c:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d9e:	039a      	lsls	r2, r3, #14
 8002da0:	d506      	bpl.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002da2:	2080      	movs	r0, #128	@ 0x80
 8002da4:	4927      	ldr	r1, [pc, #156]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002da6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002da8:	4382      	bics	r2, r0
 8002daa:	69a0      	ldr	r0, [r4, #24]
 8002dac:	4302      	orrs	r2, r0
 8002dae:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002db0:	055b      	lsls	r3, r3, #21
 8002db2:	d405      	bmi.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002db4:	2000      	movs	r0, #0
}
 8002db6:	b003      	add	sp, #12
 8002db8:	bcc0      	pop	{r6, r7}
 8002dba:	46b9      	mov	r9, r7
 8002dbc:	46b0      	mov	r8, r6
 8002dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002dc0:	2140      	movs	r1, #64	@ 0x40
 8002dc2:	4a20      	ldr	r2, [pc, #128]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002dc4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002dc6:	438b      	bics	r3, r1
 8002dc8:	6961      	ldr	r1, [r4, #20]
 8002dca:	430b      	orrs	r3, r1
 8002dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dce:	e7f1      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd0:	2680      	movs	r6, #128	@ 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd2:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd4:	4d1c      	ldr	r5, [pc, #112]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x154>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd6:	4311      	orrs	r1, r2
 8002dd8:	61d9      	str	r1, [r3, #28]
 8002dda:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ddc:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dde:	4013      	ands	r3, r2
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de4:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 8002de6:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	4233      	tst	r3, r6
 8002dea:	d199      	bne.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dec:	682b      	ldr	r3, [r5, #0]
 8002dee:	4333      	orrs	r3, r6
 8002df0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002df2:	f7fe fc09 	bl	8001608 <HAL_GetTick>
 8002df6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df8:	682b      	ldr	r3, [r5, #0]
 8002dfa:	4233      	tst	r3, r6
 8002dfc:	d000      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002dfe:	e78f      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e00:	f7fe fc02 	bl	8001608 <HAL_GetTick>
 8002e04:	4643      	mov	r3, r8
 8002e06:	1ac0      	subs	r0, r0, r3
 8002e08:	2864      	cmp	r0, #100	@ 0x64
 8002e0a:	d9f5      	bls.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x104>
          return HAL_TIMEOUT;
 8002e0c:	2003      	movs	r0, #3
 8002e0e:	e7d2      	b.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e10:	69d3      	ldr	r3, [r2, #28]
 8002e12:	4911      	ldr	r1, [pc, #68]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e14:	400b      	ands	r3, r1
 8002e16:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e18:	6823      	ldr	r3, [r4, #0]
 8002e1a:	e7a5      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
        tickstart = HAL_GetTick();
 8002e1c:	f7fe fbf4 	bl	8001608 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	2302      	movs	r3, #2
 8002e22:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	4b0d      	ldr	r3, [pc, #52]	@ (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
        tickstart = HAL_GetTick();
 8002e26:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e28:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2a:	e004      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x142>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2c:	f7fe fbec 	bl	8001608 <HAL_GetTick>
 8002e30:	1b80      	subs	r0, r0, r6
 8002e32:	4548      	cmp	r0, r9
 8002e34:	d8ea      	bhi.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x118>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e36:	4642      	mov	r2, r8
 8002e38:	6a2b      	ldr	r3, [r5, #32]
 8002e3a:	421a      	tst	r2, r3
 8002e3c:	d0f6      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x138>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e3e:	6861      	ldr	r1, [r4, #4]
 8002e40:	e789      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40007000 	.word	0x40007000
 8002e4c:	fffffcff 	.word	0xfffffcff
 8002e50:	fffeffff 	.word	0xfffeffff
 8002e54:	fffcffff 	.word	0xfffcffff
 8002e58:	efffffff 	.word	0xefffffff
 8002e5c:	00001388 	.word	0x00001388

08002e60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	46de      	mov	lr, fp
 8002e64:	4657      	mov	r7, sl
 8002e66:	464e      	mov	r6, r9
 8002e68:	4645      	mov	r5, r8
 8002e6a:	0004      	movs	r4, r0
 8002e6c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e6e:	2800      	cmp	r0, #0
 8002e70:	d100      	bne.n	8002e74 <HAL_SPI_Init+0x14>
 8002e72:	e093      	b.n	8002f9c <HAL_SPI_Init+0x13c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e74:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8002e76:	2d00      	cmp	r5, #0
 8002e78:	d069      	beq.n	8002f4e <HAL_SPI_Init+0xee>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e7e:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e84:	335d      	adds	r3, #93	@ 0x5d
 8002e86:	5ce3      	ldrb	r3, [r4, r3]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d06c      	beq.n	8002f68 <HAL_SPI_Init+0x108>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e8e:	235d      	movs	r3, #93	@ 0x5d
 8002e90:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e92:	2140      	movs	r1, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002e94:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8002e96:	6822      	ldr	r2, [r4, #0]
 8002e98:	6813      	ldr	r3, [r2, #0]
 8002e9a:	438b      	bics	r3, r1
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e9e:	23e0      	movs	r3, #224	@ 0xe0
 8002ea0:	68e1      	ldr	r1, [r4, #12]
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	4299      	cmp	r1, r3
 8002ea6:	d866      	bhi.n	8002f76 <HAL_SPI_Init+0x116>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002ea8:	d000      	beq.n	8002eac <HAL_SPI_Init+0x4c>
 8002eaa:	e070      	b.n	8002f8e <HAL_SPI_Init+0x12e>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002eac:	2380      	movs	r3, #128	@ 0x80
 8002eae:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002eb0:	019b      	lsls	r3, r3, #6
 8002eb2:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002eb4:	2380      	movs	r3, #128	@ 0x80
 8002eb6:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002eb8:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002eba:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ebc:	2682      	movs	r6, #130	@ 0x82
 8002ebe:	2784      	movs	r7, #132	@ 0x84
 8002ec0:	6863      	ldr	r3, [r4, #4]
 8002ec2:	0076      	lsls	r6, r6, #1
 8002ec4:	4033      	ands	r3, r6
 8002ec6:	68a6      	ldr	r6, [r4, #8]
 8002ec8:	023f      	lsls	r7, r7, #8
 8002eca:	403e      	ands	r6, r7
 8002ecc:	2702      	movs	r7, #2
 8002ece:	4333      	orrs	r3, r6
 8002ed0:	6926      	ldr	r6, [r4, #16]
 8002ed2:	69a0      	ldr	r0, [r4, #24]
 8002ed4:	403e      	ands	r6, r7
 8002ed6:	4333      	orrs	r3, r6
 8002ed8:	2601      	movs	r6, #1
 8002eda:	6967      	ldr	r7, [r4, #20]
 8002edc:	46b2      	mov	sl, r6
 8002ede:	4037      	ands	r7, r6
 8002ee0:	433b      	orrs	r3, r7
 8002ee2:	2780      	movs	r7, #128	@ 0x80
 8002ee4:	00bf      	lsls	r7, r7, #2
 8002ee6:	4007      	ands	r7, r0
 8002ee8:	433b      	orrs	r3, r7
 8002eea:	69e7      	ldr	r7, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002eec:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002eee:	46b8      	mov	r8, r7
 8002ef0:	2738      	movs	r7, #56	@ 0x38
 8002ef2:	46b9      	mov	r9, r7
 8002ef4:	4647      	mov	r7, r8
 8002ef6:	464e      	mov	r6, r9
 8002ef8:	4037      	ands	r7, r6
 8002efa:	6a26      	ldr	r6, [r4, #32]
 8002efc:	433b      	orrs	r3, r7
 8002efe:	46b0      	mov	r8, r6
 8002f00:	2680      	movs	r6, #128	@ 0x80
 8002f02:	4647      	mov	r7, r8
 8002f04:	4037      	ands	r7, r6
 8002f06:	4666      	mov	r6, ip
 8002f08:	433b      	orrs	r3, r7
 8002f0a:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002f0c:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f0e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002f10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f12:	4033      	ands	r3, r6
 8002f14:	26f0      	movs	r6, #240	@ 0xf0
 8002f16:	0136      	lsls	r6, r6, #4
 8002f18:	4031      	ands	r1, r6
 8002f1a:	4319      	orrs	r1, r3
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	4003      	ands	r3, r0
 8002f20:	4319      	orrs	r1, r3
 8002f22:	2310      	movs	r3, #16
 8002f24:	402b      	ands	r3, r5
 8002f26:	4319      	orrs	r1, r3
 8002f28:	465b      	mov	r3, fp
 8002f2a:	4319      	orrs	r1, r3
 8002f2c:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f2e:	69d3      	ldr	r3, [r2, #28]
 8002f30:	491d      	ldr	r1, [pc, #116]	@ (8002fa8 <HAL_SPI_Init+0x148>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8002f32:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f34:	400b      	ands	r3, r1
 8002f36:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f38:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002f3a:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f3c:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f3e:	335d      	adds	r3, #93	@ 0x5d
 8002f40:	54e2      	strb	r2, [r4, r3]
}
 8002f42:	bcf0      	pop	{r4, r5, r6, r7}
 8002f44:	46bb      	mov	fp, r7
 8002f46:	46b2      	mov	sl, r6
 8002f48:	46a9      	mov	r9, r5
 8002f4a:	46a0      	mov	r8, r4
 8002f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f4e:	2382      	movs	r3, #130	@ 0x82
 8002f50:	6842      	ldr	r2, [r0, #4]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d093      	beq.n	8002e80 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f58:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f5a:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f5c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f5e:	335d      	adds	r3, #93	@ 0x5d
 8002f60:	5ce3      	ldrb	r3, [r4, r3]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d192      	bne.n	8002e8e <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8002f68:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8002f6a:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8002f6c:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8002f6e:	f7fe f881 	bl	8001074 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002f72:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002f74:	e78b      	b.n	8002e8e <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002f76:	23f0      	movs	r3, #240	@ 0xf0
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	4299      	cmp	r1, r3
 8002f7c:	d110      	bne.n	8002fa0 <HAL_SPI_Init+0x140>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f7e:	2380      	movs	r3, #128	@ 0x80
 8002f80:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002f82:	019b      	lsls	r3, r3, #6
 8002f84:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f86:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f88:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f8a:	469b      	mov	fp, r3
 8002f8c:	e796      	b.n	8002ebc <HAL_SPI_Init+0x5c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002f8e:	2380      	movs	r3, #128	@ 0x80
 8002f90:	015b      	lsls	r3, r3, #5
 8002f92:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	469c      	mov	ip, r3
 8002f98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f9a:	e78f      	b.n	8002ebc <HAL_SPI_Init+0x5c>
    return HAL_ERROR;
 8002f9c:	2001      	movs	r0, #1
 8002f9e:	e7d0      	b.n	8002f42 <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	469b      	mov	fp, r3
 8002fa4:	e7f6      	b.n	8002f94 <HAL_SPI_Init+0x134>
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	fffff7ff 	.word	0xfffff7ff

08002fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fac:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fae:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fb0:	2573      	movs	r5, #115	@ 0x73
  tmpccer = TIMx->CCER;
 8002fb2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fb4:	6a02      	ldr	r2, [r0, #32]
 8002fb6:	43a2      	bics	r2, r4
 8002fb8:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002fba:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002fbc:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fbe:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fc0:	680d      	ldr	r5, [r1, #0]
 8002fc2:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002fc4:	2502      	movs	r5, #2
 8002fc6:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fc8:	688d      	ldr	r5, [r1, #8]
 8002fca:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002fcc:	4d0e      	ldr	r5, [pc, #56]	@ (8003008 <TIM_OC1_SetConfig+0x5c>)
 8002fce:	42a8      	cmp	r0, r5
 8002fd0:	d008      	beq.n	8002fe4 <TIM_OC1_SetConfig+0x38>
 8002fd2:	4d0e      	ldr	r5, [pc, #56]	@ (800300c <TIM_OC1_SetConfig+0x60>)
 8002fd4:	42a8      	cmp	r0, r5
 8002fd6:	d005      	beq.n	8002fe4 <TIM_OC1_SetConfig+0x38>
 8002fd8:	4d0d      	ldr	r5, [pc, #52]	@ (8003010 <TIM_OC1_SetConfig+0x64>)
 8002fda:	42a8      	cmp	r0, r5
 8002fdc:	d002      	beq.n	8002fe4 <TIM_OC1_SetConfig+0x38>
 8002fde:	4d0d      	ldr	r5, [pc, #52]	@ (8003014 <TIM_OC1_SetConfig+0x68>)
 8002fe0:	42a8      	cmp	r0, r5
 8002fe2:	d10b      	bne.n	8002ffc <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fe4:	2508      	movs	r5, #8
 8002fe6:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fe8:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fea:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8002fec:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fee:	2504      	movs	r5, #4
 8002ff0:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ff2:	4d09      	ldr	r5, [pc, #36]	@ (8003018 <TIM_OC1_SetConfig+0x6c>)
 8002ff4:	4015      	ands	r5, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ff6:	694a      	ldr	r2, [r1, #20]
 8002ff8:	4332      	orrs	r2, r6
 8002ffa:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ffc:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ffe:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003000:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003002:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003004:	6203      	str	r3, [r0, #32]
}
 8003006:	bd70      	pop	{r4, r5, r6, pc}
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40014000 	.word	0x40014000
 8003010:	40014400 	.word	0x40014400
 8003014:	40014800 	.word	0x40014800
 8003018:	fffffcff 	.word	0xfffffcff

0800301c <HAL_TIM_Base_Init>:
{
 800301c:	b570      	push	{r4, r5, r6, lr}
 800301e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003020:	d069      	beq.n	80030f6 <HAL_TIM_Base_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003022:	233d      	movs	r3, #61	@ 0x3d
 8003024:	5cc3      	ldrb	r3, [r0, r3]
 8003026:	b2da      	uxtb	r2, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	d056      	beq.n	80030da <HAL_TIM_Base_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	233d      	movs	r3, #61	@ 0x3d
 800302e:	2202      	movs	r2, #2
 8003030:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003032:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003034:	4e36      	ldr	r6, [pc, #216]	@ (8003110 <HAL_TIM_Base_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 8003036:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003038:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800303a:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800303c:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800303e:	42b3      	cmp	r3, r6
 8003040:	d019      	beq.n	8003076 <HAL_TIM_Base_Init+0x5a>
 8003042:	2680      	movs	r6, #128	@ 0x80
 8003044:	05f6      	lsls	r6, r6, #23
 8003046:	42b3      	cmp	r3, r6
 8003048:	d015      	beq.n	8003076 <HAL_TIM_Base_Init+0x5a>
 800304a:	4e32      	ldr	r6, [pc, #200]	@ (8003114 <HAL_TIM_Base_Init+0xf8>)
 800304c:	42b3      	cmp	r3, r6
 800304e:	d049      	beq.n	80030e4 <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003050:	4e31      	ldr	r6, [pc, #196]	@ (8003118 <HAL_TIM_Base_Init+0xfc>)
 8003052:	42b3      	cmp	r3, r6
 8003054:	d04a      	beq.n	80030ec <HAL_TIM_Base_Init+0xd0>
 8003056:	4e31      	ldr	r6, [pc, #196]	@ (800311c <HAL_TIM_Base_Init+0x100>)
 8003058:	42b3      	cmp	r3, r6
 800305a:	d04e      	beq.n	80030fa <HAL_TIM_Base_Init+0xde>
 800305c:	4e30      	ldr	r6, [pc, #192]	@ (8003120 <HAL_TIM_Base_Init+0x104>)
 800305e:	42b3      	cmp	r3, r6
 8003060:	d04b      	beq.n	80030fa <HAL_TIM_Base_Init+0xde>
 8003062:	4e30      	ldr	r6, [pc, #192]	@ (8003124 <HAL_TIM_Base_Init+0x108>)
 8003064:	42b3      	cmp	r3, r6
 8003066:	d048      	beq.n	80030fa <HAL_TIM_Base_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003068:	2680      	movs	r6, #128	@ 0x80
 800306a:	43b2      	bics	r2, r6
 800306c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800306e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003070:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003072:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003074:	e012      	b.n	800309c <HAL_TIM_Base_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003076:	2670      	movs	r6, #112	@ 0x70
 8003078:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800307a:	68a6      	ldr	r6, [r4, #8]
 800307c:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800307e:	4e2a      	ldr	r6, [pc, #168]	@ (8003128 <HAL_TIM_Base_Init+0x10c>)
 8003080:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003082:	6926      	ldr	r6, [r4, #16]
 8003084:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003086:	2680      	movs	r6, #128	@ 0x80
 8003088:	43b2      	bics	r2, r6
 800308a:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800308c:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800308e:	4a20      	ldr	r2, [pc, #128]	@ (8003110 <HAL_TIM_Base_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003090:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003092:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003094:	4293      	cmp	r3, r2
 8003096:	d101      	bne.n	800309c <HAL_TIM_Base_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8003098:	6962      	ldr	r2, [r4, #20]
 800309a:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800309c:	2201      	movs	r2, #1
 800309e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030a0:	6919      	ldr	r1, [r3, #16]
 80030a2:	420a      	tst	r2, r1
 80030a4:	d002      	beq.n	80030ac <HAL_TIM_Base_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030a6:	6919      	ldr	r1, [r3, #16]
 80030a8:	4391      	bics	r1, r2
 80030aa:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ac:	2301      	movs	r3, #1
 80030ae:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 80030b0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030b2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b4:	3a08      	subs	r2, #8
 80030b6:	54a3      	strb	r3, [r4, r2]
 80030b8:	3201      	adds	r2, #1
 80030ba:	54a3      	strb	r3, [r4, r2]
 80030bc:	3201      	adds	r2, #1
 80030be:	54a3      	strb	r3, [r4, r2]
 80030c0:	3201      	adds	r2, #1
 80030c2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c4:	3201      	adds	r2, #1
 80030c6:	54a3      	strb	r3, [r4, r2]
 80030c8:	3201      	adds	r2, #1
 80030ca:	54a3      	strb	r3, [r4, r2]
 80030cc:	3201      	adds	r2, #1
 80030ce:	54a3      	strb	r3, [r4, r2]
 80030d0:	3201      	adds	r2, #1
 80030d2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80030d4:	3a08      	subs	r2, #8
 80030d6:	54a3      	strb	r3, [r4, r2]
}
 80030d8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80030da:	333c      	adds	r3, #60	@ 0x3c
 80030dc:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80030de:	f7fe f94d 	bl	800137c <HAL_TIM_Base_MspInit>
 80030e2:	e7a3      	b.n	800302c <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030e4:	2670      	movs	r6, #112	@ 0x70
 80030e6:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80030e8:	68a6      	ldr	r6, [r4, #8]
 80030ea:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ec:	4e0e      	ldr	r6, [pc, #56]	@ (8003128 <HAL_TIM_Base_Init+0x10c>)
 80030ee:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030f0:	6926      	ldr	r6, [r4, #16]
 80030f2:	4332      	orrs	r2, r6
 80030f4:	e7b8      	b.n	8003068 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 80030f6:	2001      	movs	r0, #1
 80030f8:	e7ee      	b.n	80030d8 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 80030fa:	4e0b      	ldr	r6, [pc, #44]	@ (8003128 <HAL_TIM_Base_Init+0x10c>)
 80030fc:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030fe:	6926      	ldr	r6, [r4, #16]
 8003100:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003102:	2680      	movs	r6, #128	@ 0x80
 8003104:	43b2      	bics	r2, r6
 8003106:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003108:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800310a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800310c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800310e:	e7c3      	b.n	8003098 <HAL_TIM_Base_Init+0x7c>
 8003110:	40012c00 	.word	0x40012c00
 8003114:	40000400 	.word	0x40000400
 8003118:	40002000 	.word	0x40002000
 800311c:	40014000 	.word	0x40014000
 8003120:	40014400 	.word	0x40014400
 8003124:	40014800 	.word	0x40014800
 8003128:	fffffcff 	.word	0xfffffcff

0800312c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800312c:	213d      	movs	r1, #61	@ 0x3d
{
 800312e:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8003130:	5c42      	ldrb	r2, [r0, r1]
{
 8003132:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 8003134:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 8003136:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8003138:	2a01      	cmp	r2, #1
 800313a:	d113      	bne.n	8003164 <HAL_TIM_Base_Start+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 800313c:	3201      	adds	r2, #1
 800313e:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a0e      	ldr	r2, [pc, #56]	@ (800317c <HAL_TIM_Base_Start+0x50>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d00e      	beq.n	8003166 <HAL_TIM_Base_Start+0x3a>
 8003148:	2280      	movs	r2, #128	@ 0x80
 800314a:	05d2      	lsls	r2, r2, #23
 800314c:	4293      	cmp	r3, r2
 800314e:	d00a      	beq.n	8003166 <HAL_TIM_Base_Start+0x3a>
 8003150:	4a0b      	ldr	r2, [pc, #44]	@ (8003180 <HAL_TIM_Base_Start+0x54>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d007      	beq.n	8003166 <HAL_TIM_Base_Start+0x3a>
 8003156:	4a0b      	ldr	r2, [pc, #44]	@ (8003184 <HAL_TIM_Base_Start+0x58>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d004      	beq.n	8003166 <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4322      	orrs	r2, r4
 8003160:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003162:	2000      	movs	r0, #0
}
 8003164:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003166:	2207      	movs	r2, #7
 8003168:	6899      	ldr	r1, [r3, #8]
 800316a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316c:	2a06      	cmp	r2, #6
 800316e:	d0f8      	beq.n	8003162 <HAL_TIM_Base_Start+0x36>
      __HAL_TIM_ENABLE(htim);
 8003170:	2101      	movs	r1, #1
 8003172:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8003174:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8003176:	430a      	orrs	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	e7f3      	b.n	8003164 <HAL_TIM_Base_Start+0x38>
 800317c:	40012c00 	.word	0x40012c00
 8003180:	40000400 	.word	0x40000400
 8003184:	40014000 	.word	0x40014000

08003188 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8003188:	4770      	bx	lr
 800318a:	46c0      	nop			@ (mov r8, r8)

0800318c <HAL_TIM_PWM_Init>:
{
 800318c:	b570      	push	{r4, r5, r6, lr}
 800318e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003190:	d069      	beq.n	8003266 <HAL_TIM_PWM_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003192:	233d      	movs	r3, #61	@ 0x3d
 8003194:	5cc3      	ldrb	r3, [r0, r3]
 8003196:	b2da      	uxtb	r2, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d056      	beq.n	800324a <HAL_TIM_PWM_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	233d      	movs	r3, #61	@ 0x3d
 800319e:	2202      	movs	r2, #2
 80031a0:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031a2:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031a4:	4e36      	ldr	r6, [pc, #216]	@ (8003280 <HAL_TIM_PWM_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 80031a6:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031a8:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031aa:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80031ac:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031ae:	42b3      	cmp	r3, r6
 80031b0:	d019      	beq.n	80031e6 <HAL_TIM_PWM_Init+0x5a>
 80031b2:	2680      	movs	r6, #128	@ 0x80
 80031b4:	05f6      	lsls	r6, r6, #23
 80031b6:	42b3      	cmp	r3, r6
 80031b8:	d015      	beq.n	80031e6 <HAL_TIM_PWM_Init+0x5a>
 80031ba:	4e32      	ldr	r6, [pc, #200]	@ (8003284 <HAL_TIM_PWM_Init+0xf8>)
 80031bc:	42b3      	cmp	r3, r6
 80031be:	d049      	beq.n	8003254 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c0:	4e31      	ldr	r6, [pc, #196]	@ (8003288 <HAL_TIM_PWM_Init+0xfc>)
 80031c2:	42b3      	cmp	r3, r6
 80031c4:	d04a      	beq.n	800325c <HAL_TIM_PWM_Init+0xd0>
 80031c6:	4e31      	ldr	r6, [pc, #196]	@ (800328c <HAL_TIM_PWM_Init+0x100>)
 80031c8:	42b3      	cmp	r3, r6
 80031ca:	d04e      	beq.n	800326a <HAL_TIM_PWM_Init+0xde>
 80031cc:	4e30      	ldr	r6, [pc, #192]	@ (8003290 <HAL_TIM_PWM_Init+0x104>)
 80031ce:	42b3      	cmp	r3, r6
 80031d0:	d04b      	beq.n	800326a <HAL_TIM_PWM_Init+0xde>
 80031d2:	4e30      	ldr	r6, [pc, #192]	@ (8003294 <HAL_TIM_PWM_Init+0x108>)
 80031d4:	42b3      	cmp	r3, r6
 80031d6:	d048      	beq.n	800326a <HAL_TIM_PWM_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d8:	2680      	movs	r6, #128	@ 0x80
 80031da:	43b2      	bics	r2, r6
 80031dc:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80031de:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031e0:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80031e2:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031e4:	e012      	b.n	800320c <HAL_TIM_PWM_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031e6:	2670      	movs	r6, #112	@ 0x70
 80031e8:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80031ea:	68a6      	ldr	r6, [r4, #8]
 80031ec:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ee:	4e2a      	ldr	r6, [pc, #168]	@ (8003298 <HAL_TIM_PWM_Init+0x10c>)
 80031f0:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031f2:	6926      	ldr	r6, [r4, #16]
 80031f4:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031f6:	2680      	movs	r6, #128	@ 0x80
 80031f8:	43b2      	bics	r2, r6
 80031fa:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80031fc:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031fe:	4a20      	ldr	r2, [pc, #128]	@ (8003280 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003200:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003202:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003204:	4293      	cmp	r3, r2
 8003206:	d101      	bne.n	800320c <HAL_TIM_PWM_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8003208:	6962      	ldr	r2, [r4, #20]
 800320a:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800320c:	2201      	movs	r2, #1
 800320e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003210:	6919      	ldr	r1, [r3, #16]
 8003212:	420a      	tst	r2, r1
 8003214:	d002      	beq.n	800321c <HAL_TIM_PWM_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003216:	6919      	ldr	r1, [r3, #16]
 8003218:	4391      	bics	r1, r2
 800321a:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800321c:	2301      	movs	r3, #1
 800321e:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 8003220:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003222:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003224:	3a08      	subs	r2, #8
 8003226:	54a3      	strb	r3, [r4, r2]
 8003228:	3201      	adds	r2, #1
 800322a:	54a3      	strb	r3, [r4, r2]
 800322c:	3201      	adds	r2, #1
 800322e:	54a3      	strb	r3, [r4, r2]
 8003230:	3201      	adds	r2, #1
 8003232:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003234:	3201      	adds	r2, #1
 8003236:	54a3      	strb	r3, [r4, r2]
 8003238:	3201      	adds	r2, #1
 800323a:	54a3      	strb	r3, [r4, r2]
 800323c:	3201      	adds	r2, #1
 800323e:	54a3      	strb	r3, [r4, r2]
 8003240:	3201      	adds	r2, #1
 8003242:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003244:	3a08      	subs	r2, #8
 8003246:	54a3      	strb	r3, [r4, r2]
}
 8003248:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800324a:	333c      	adds	r3, #60	@ 0x3c
 800324c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 800324e:	f7ff ff9b 	bl	8003188 <HAL_TIM_PWM_MspInit>
 8003252:	e7a3      	b.n	800319c <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003254:	2670      	movs	r6, #112	@ 0x70
 8003256:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8003258:	68a6      	ldr	r6, [r4, #8]
 800325a:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800325c:	4e0e      	ldr	r6, [pc, #56]	@ (8003298 <HAL_TIM_PWM_Init+0x10c>)
 800325e:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003260:	6926      	ldr	r6, [r4, #16]
 8003262:	4332      	orrs	r2, r6
 8003264:	e7b8      	b.n	80031d8 <HAL_TIM_PWM_Init+0x4c>
    return HAL_ERROR;
 8003266:	2001      	movs	r0, #1
 8003268:	e7ee      	b.n	8003248 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 800326a:	4e0b      	ldr	r6, [pc, #44]	@ (8003298 <HAL_TIM_PWM_Init+0x10c>)
 800326c:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326e:	6926      	ldr	r6, [r4, #16]
 8003270:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003272:	2680      	movs	r6, #128	@ 0x80
 8003274:	43b2      	bics	r2, r6
 8003276:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003278:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800327a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800327c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800327e:	e7c3      	b.n	8003208 <HAL_TIM_PWM_Init+0x7c>
 8003280:	40012c00 	.word	0x40012c00
 8003284:	40000400 	.word	0x40000400
 8003288:	40002000 	.word	0x40002000
 800328c:	40014000 	.word	0x40014000
 8003290:	40014400 	.word	0x40014400
 8003294:	40014800 	.word	0x40014800
 8003298:	fffffcff 	.word	0xfffffcff

0800329c <HAL_TIM_PWM_ConfigChannel>:
{
 800329c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800329e:	233c      	movs	r3, #60	@ 0x3c
{
 80032a0:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 80032a2:	5cc1      	ldrb	r1, [r0, r3]
{
 80032a4:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80032a6:	2901      	cmp	r1, #1
 80032a8:	d100      	bne.n	80032ac <HAL_TIM_PWM_ConfigChannel+0x10>
 80032aa:	e0df      	b.n	800346c <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80032ac:	2101      	movs	r1, #1
 80032ae:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 80032b0:	2a08      	cmp	r2, #8
 80032b2:	d100      	bne.n	80032b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80032b4:	e09b      	b.n	80033ee <HAL_TIM_PWM_ConfigChannel+0x152>
 80032b6:	d837      	bhi.n	8003328 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80032b8:	2a00      	cmp	r2, #0
 80032ba:	d100      	bne.n	80032be <HAL_TIM_PWM_ConfigChannel+0x22>
 80032bc:	e084      	b.n	80033c8 <HAL_TIM_PWM_ConfigChannel+0x12c>
 80032be:	2a04      	cmp	r2, #4
 80032c0:	d167      	bne.n	8003392 <HAL_TIM_PWM_ConfigChannel+0xf6>

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c2:	2110      	movs	r1, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032c4:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032c6:	4e6a      	ldr	r6, [pc, #424]	@ (8003470 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpccer = TIMx->CCER;
 80032c8:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032ca:	6a1a      	ldr	r2, [r3, #32]
 80032cc:	438a      	bics	r2, r1
 80032ce:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80032d0:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80032d2:	699a      	ldr	r2, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032d4:	4032      	ands	r2, r6

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032d6:	682e      	ldr	r6, [r5, #0]
 80032d8:	0236      	lsls	r6, r6, #8
 80032da:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032dc:	2220      	movs	r2, #32
 80032de:	4390      	bics	r0, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032e0:	68aa      	ldr	r2, [r5, #8]
 80032e2:	0112      	lsls	r2, r2, #4
 80032e4:	4302      	orrs	r2, r0

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032e6:	4863      	ldr	r0, [pc, #396]	@ (8003474 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 80032e8:	4283      	cmp	r3, r0
 80032ea:	d05d      	beq.n	80033a8 <HAL_TIM_PWM_ConfigChannel+0x10c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ec:	4862      	ldr	r0, [pc, #392]	@ (8003478 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 80032ee:	4283      	cmp	r3, r0
 80032f0:	d062      	beq.n	80033b8 <HAL_TIM_PWM_ConfigChannel+0x11c>
 80032f2:	4862      	ldr	r0, [pc, #392]	@ (800347c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80032f4:	4283      	cmp	r3, r0
 80032f6:	d05f      	beq.n	80033b8 <HAL_TIM_PWM_ConfigChannel+0x11c>
 80032f8:	4861      	ldr	r0, [pc, #388]	@ (8003480 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 80032fa:	4283      	cmp	r3, r0
 80032fc:	d05c      	beq.n	80033b8 <HAL_TIM_PWM_ConfigChannel+0x11c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032fe:	6059      	str	r1, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003300:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003302:	619e      	str	r6, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003304:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003306:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003308:	2280      	movs	r2, #128	@ 0x80
 800330a:	6999      	ldr	r1, [r3, #24]
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	430a      	orrs	r2, r1
 8003310:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003312:	699a      	ldr	r2, [r3, #24]
 8003314:	495b      	ldr	r1, [pc, #364]	@ (8003484 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 8003316:	2000      	movs	r0, #0
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003318:	400a      	ands	r2, r1
 800331a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800331c:	692a      	ldr	r2, [r5, #16]
 800331e:	6999      	ldr	r1, [r3, #24]
 8003320:	0212      	lsls	r2, r2, #8
 8003322:	430a      	orrs	r2, r1
 8003324:	619a      	str	r2, [r3, #24]
      break;
 8003326:	e035      	b.n	8003394 <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 8003328:	2a0c      	cmp	r2, #12
 800332a:	d132      	bne.n	8003392 <HAL_TIM_PWM_ConfigChannel+0xf6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800332c:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800332e:	4856      	ldr	r0, [pc, #344]	@ (8003488 <HAL_TIM_PWM_ConfigChannel+0x1ec>)
  tmpccer = TIMx->CCER;
 8003330:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003332:	6a1a      	ldr	r2, [r3, #32]
 8003334:	4002      	ands	r2, r0
 8003336:	621a      	str	r2, [r3, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003338:	484d      	ldr	r0, [pc, #308]	@ (8003470 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpcr2 =  TIMx->CR2;
 800333a:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800333c:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800333e:	4002      	ands	r2, r0

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003340:	6828      	ldr	r0, [r5, #0]
 8003342:	0200      	lsls	r0, r0, #8
 8003344:	4310      	orrs	r0, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003346:	4a51      	ldr	r2, [pc, #324]	@ (800348c <HAL_TIM_PWM_ConfigChannel+0x1f0>)
 8003348:	4011      	ands	r1, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800334a:	68aa      	ldr	r2, [r5, #8]
 800334c:	0312      	lsls	r2, r2, #12
 800334e:	430a      	orrs	r2, r1

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003350:	4948      	ldr	r1, [pc, #288]	@ (8003474 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8003352:	428b      	cmp	r3, r1
 8003354:	d022      	beq.n	800339c <HAL_TIM_PWM_ConfigChannel+0x100>
 8003356:	4948      	ldr	r1, [pc, #288]	@ (8003478 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 8003358:	428b      	cmp	r3, r1
 800335a:	d01f      	beq.n	800339c <HAL_TIM_PWM_ConfigChannel+0x100>
 800335c:	4947      	ldr	r1, [pc, #284]	@ (800347c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 800335e:	428b      	cmp	r3, r1
 8003360:	d01c      	beq.n	800339c <HAL_TIM_PWM_ConfigChannel+0x100>
 8003362:	4947      	ldr	r1, [pc, #284]	@ (8003480 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8003364:	428b      	cmp	r3, r1
 8003366:	d019      	beq.n	800339c <HAL_TIM_PWM_ConfigChannel+0x100>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003368:	6869      	ldr	r1, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800336a:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800336c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800336e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003370:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003372:	2280      	movs	r2, #128	@ 0x80
 8003374:	69d9      	ldr	r1, [r3, #28]
 8003376:	0112      	lsls	r2, r2, #4
 8003378:	430a      	orrs	r2, r1
 800337a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800337c:	69da      	ldr	r2, [r3, #28]
 800337e:	4941      	ldr	r1, [pc, #260]	@ (8003484 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 8003380:	2000      	movs	r0, #0
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003382:	400a      	ands	r2, r1
 8003384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003386:	692a      	ldr	r2, [r5, #16]
 8003388:	69d9      	ldr	r1, [r3, #28]
 800338a:	0212      	lsls	r2, r2, #8
 800338c:	430a      	orrs	r2, r1
 800338e:	61da      	str	r2, [r3, #28]
      break;
 8003390:	e000      	b.n	8003394 <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 8003392:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003394:	233c      	movs	r3, #60	@ 0x3c
 8003396:	2200      	movs	r2, #0
 8003398:	54e2      	strb	r2, [r4, r3]
}
 800339a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 800339c:	493c      	ldr	r1, [pc, #240]	@ (8003490 <HAL_TIM_PWM_ConfigChannel+0x1f4>)
 800339e:	4031      	ands	r1, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033a0:	696e      	ldr	r6, [r5, #20]
 80033a2:	01b6      	lsls	r6, r6, #6
 80033a4:	430e      	orrs	r6, r1
 80033a6:	e7df      	b.n	8003368 <HAL_TIM_PWM_ConfigChannel+0xcc>
    tmpccer &= ~TIM_CCER_CC2NP;
 80033a8:	2080      	movs	r0, #128	@ 0x80
 80033aa:	4382      	bics	r2, r0
 80033ac:	0017      	movs	r7, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033ae:	68ea      	ldr	r2, [r5, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 80033b0:	3840      	subs	r0, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033b2:	0112      	lsls	r2, r2, #4
 80033b4:	433a      	orrs	r2, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80033b6:	4382      	bics	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033b8:	4836      	ldr	r0, [pc, #216]	@ (8003494 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033ba:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033bc:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033be:	6969      	ldr	r1, [r5, #20]
 80033c0:	4339      	orrs	r1, r7
 80033c2:	0089      	lsls	r1, r1, #2
 80033c4:	4301      	orrs	r1, r0
 80033c6:	e79a      	b.n	80032fe <HAL_TIM_PWM_ConfigChannel+0x62>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033c8:	6806      	ldr	r6, [r0, #0]
 80033ca:	0029      	movs	r1, r5
 80033cc:	0030      	movs	r0, r6
 80033ce:	f7ff fded 	bl	8002fac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033d2:	2208      	movs	r2, #8
 80033d4:	69b3      	ldr	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80033d6:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033d8:	4313      	orrs	r3, r2
 80033da:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033dc:	69b3      	ldr	r3, [r6, #24]
 80033de:	3a04      	subs	r2, #4
 80033e0:	4393      	bics	r3, r2
 80033e2:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033e4:	69b3      	ldr	r3, [r6, #24]
 80033e6:	692a      	ldr	r2, [r5, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61b3      	str	r3, [r6, #24]
      break;
 80033ec:	e7d2      	b.n	8003394 <HAL_TIM_PWM_ConfigChannel+0xf8>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033ee:	2673      	movs	r6, #115	@ 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033f0:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033f2:	4929      	ldr	r1, [pc, #164]	@ (8003498 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
  tmpccer = TIMx->CCER;
 80033f4:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033f6:	6a1a      	ldr	r2, [r3, #32]
 80033f8:	400a      	ands	r2, r1
 80033fa:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80033fc:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80033fe:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003400:	43b2      	bics	r2, r6
  tmpccmrx |= OC_Config->OCMode;
 8003402:	682e      	ldr	r6, [r5, #0]
 8003404:	4316      	orrs	r6, r2
  tmpccer &= ~TIM_CCER_CC3P;
 8003406:	4a25      	ldr	r2, [pc, #148]	@ (800349c <HAL_TIM_PWM_ConfigChannel+0x200>)
 8003408:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800340a:	68aa      	ldr	r2, [r5, #8]
 800340c:	0212      	lsls	r2, r2, #8
 800340e:	4302      	orrs	r2, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003410:	4818      	ldr	r0, [pc, #96]	@ (8003474 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8003412:	4283      	cmp	r3, r0
 8003414:	d01b      	beq.n	800344e <HAL_TIM_PWM_ConfigChannel+0x1b2>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003416:	4818      	ldr	r0, [pc, #96]	@ (8003478 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 8003418:	4283      	cmp	r3, r0
 800341a:	d01f      	beq.n	800345c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800341c:	4817      	ldr	r0, [pc, #92]	@ (800347c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 800341e:	4283      	cmp	r3, r0
 8003420:	d01c      	beq.n	800345c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8003422:	4817      	ldr	r0, [pc, #92]	@ (8003480 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8003424:	4283      	cmp	r3, r0
 8003426:	d019      	beq.n	800345c <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CR2 = tmpcr2;
 8003428:	6059      	str	r1, [r3, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 800342a:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 800342c:	61de      	str	r6, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800342e:	63d9      	str	r1, [r3, #60]	@ 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003430:	2108      	movs	r1, #8
  TIMx->CCER = tmpccer;
 8003432:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003434:	69da      	ldr	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003436:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003438:	430a      	orrs	r2, r1
 800343a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800343c:	69da      	ldr	r2, [r3, #28]
 800343e:	3904      	subs	r1, #4
 8003440:	438a      	bics	r2, r1
 8003442:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	6929      	ldr	r1, [r5, #16]
 8003448:	430a      	orrs	r2, r1
 800344a:	61da      	str	r2, [r3, #28]
      break;
 800344c:	e7a2      	b.n	8003394 <HAL_TIM_PWM_ConfigChannel+0xf8>
    tmpccer &= ~TIM_CCER_CC3NP;
 800344e:	4814      	ldr	r0, [pc, #80]	@ (80034a0 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8003450:	4010      	ands	r0, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003452:	68ea      	ldr	r2, [r5, #12]
 8003454:	0212      	lsls	r2, r2, #8
 8003456:	4302      	orrs	r2, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 8003458:	480a      	ldr	r0, [pc, #40]	@ (8003484 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800345a:	4002      	ands	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800345c:	4811      	ldr	r0, [pc, #68]	@ (80034a4 <HAL_TIM_PWM_ConfigChannel+0x208>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800345e:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003460:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003462:	6969      	ldr	r1, [r5, #20]
 8003464:	4339      	orrs	r1, r7
 8003466:	0109      	lsls	r1, r1, #4
 8003468:	4301      	orrs	r1, r0
 800346a:	e7dd      	b.n	8003428 <HAL_TIM_PWM_ConfigChannel+0x18c>
  __HAL_LOCK(htim);
 800346c:	2002      	movs	r0, #2
 800346e:	e794      	b.n	800339a <HAL_TIM_PWM_ConfigChannel+0xfe>
 8003470:	ffff8cff 	.word	0xffff8cff
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40014000 	.word	0x40014000
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800
 8003484:	fffffbff 	.word	0xfffffbff
 8003488:	ffffefff 	.word	0xffffefff
 800348c:	ffffdfff 	.word	0xffffdfff
 8003490:	ffffbfff 	.word	0xffffbfff
 8003494:	fffff3ff 	.word	0xfffff3ff
 8003498:	fffffeff 	.word	0xfffffeff
 800349c:	fffffdff 	.word	0xfffffdff
 80034a0:	fffff7ff 	.word	0xfffff7ff
 80034a4:	ffffcfff 	.word	0xffffcfff

080034a8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80034a8:	223c      	movs	r2, #60	@ 0x3c
{
 80034aa:	b570      	push	{r4, r5, r6, lr}
 80034ac:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80034ae:	5c80      	ldrb	r0, [r0, r2]
 80034b0:	2801      	cmp	r0, #1
 80034b2:	d100      	bne.n	80034b6 <HAL_TIM_ConfigClockSource+0xe>
 80034b4:	e06f      	b.n	8003596 <HAL_TIM_ConfigClockSource+0xee>
 80034b6:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80034b8:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80034ba:	549c      	strb	r4, [r3, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 80034bc:	3201      	adds	r2, #1
 80034be:	5498      	strb	r0, [r3, r2]
  tmpsmcr = htim->Instance->SMCR;
 80034c0:	681a      	ldr	r2, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034c2:	4d4e      	ldr	r5, [pc, #312]	@ (80035fc <HAL_TIM_ConfigClockSource+0x154>)
  tmpsmcr = htim->Instance->SMCR;
 80034c4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034c6:	4028      	ands	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 80034c8:	6090      	str	r0, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80034ca:	6808      	ldr	r0, [r1, #0]
 80034cc:	2860      	cmp	r0, #96	@ 0x60
 80034ce:	d100      	bne.n	80034d2 <HAL_TIM_ConfigClockSource+0x2a>
 80034d0:	e07a      	b.n	80035c8 <HAL_TIM_ConfigClockSource+0x120>
 80034d2:	d80b      	bhi.n	80034ec <HAL_TIM_ConfigClockSource+0x44>
 80034d4:	2840      	cmp	r0, #64	@ 0x40
 80034d6:	d060      	beq.n	800359a <HAL_TIM_ConfigClockSource+0xf2>
 80034d8:	d829      	bhi.n	800352e <HAL_TIM_ConfigClockSource+0x86>
 80034da:	2820      	cmp	r0, #32
 80034dc:	d053      	beq.n	8003586 <HAL_TIM_ConfigClockSource+0xde>
 80034de:	d850      	bhi.n	8003582 <HAL_TIM_ConfigClockSource+0xda>
 80034e0:	2110      	movs	r1, #16
 80034e2:	0004      	movs	r4, r0
 80034e4:	438c      	bics	r4, r1
 80034e6:	d04e      	beq.n	8003586 <HAL_TIM_ConfigClockSource+0xde>
      status = HAL_ERROR;
 80034e8:	2001      	movs	r0, #1
 80034ea:	e019      	b.n	8003520 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 80034ec:	2480      	movs	r4, #128	@ 0x80
 80034ee:	0164      	lsls	r4, r4, #5
 80034f0:	42a0      	cmp	r0, r4
 80034f2:	d014      	beq.n	800351e <HAL_TIM_ConfigClockSource+0x76>
 80034f4:	2480      	movs	r4, #128	@ 0x80
 80034f6:	01a4      	lsls	r4, r4, #6
 80034f8:	42a0      	cmp	r0, r4
 80034fa:	d031      	beq.n	8003560 <HAL_TIM_ConfigClockSource+0xb8>
 80034fc:	2870      	cmp	r0, #112	@ 0x70
 80034fe:	d1f3      	bne.n	80034e8 <HAL_TIM_ConfigClockSource+0x40>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003500:	6894      	ldr	r4, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003502:	483f      	ldr	r0, [pc, #252]	@ (8003600 <HAL_TIM_ConfigClockSource+0x158>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003504:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003506:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003508:	6888      	ldr	r0, [r1, #8]
 800350a:	68c9      	ldr	r1, [r1, #12]
 800350c:	4328      	orrs	r0, r5
 800350e:	0209      	lsls	r1, r1, #8
 8003510:	4301      	orrs	r1, r0
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003512:	2077      	movs	r0, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003514:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003516:	6091      	str	r1, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003518:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800351a:	4301      	orrs	r1, r0
      htim->Instance->SMCR = tmpsmcr;
 800351c:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800351e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003520:	223d      	movs	r2, #61	@ 0x3d
 8003522:	2101      	movs	r1, #1
 8003524:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8003526:	2100      	movs	r1, #0
 8003528:	3a01      	subs	r2, #1
 800352a:	5499      	strb	r1, [r3, r2]
}
 800352c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800352e:	2850      	cmp	r0, #80	@ 0x50
 8003530:	d1da      	bne.n	80034e8 <HAL_TIM_ConfigClockSource+0x40>
  tmpccer = TIMx->CCER;
 8003532:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003534:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8003536:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003538:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 800353a:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800353c:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800353e:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003540:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003542:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003544:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003546:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003548:	240a      	movs	r4, #10
 800354a:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 800354c:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 800354e:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8003550:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003552:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8003554:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003556:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003558:	3819      	subs	r0, #25
 800355a:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 800355c:	6091      	str	r1, [r2, #8]
}
 800355e:	e7de      	b.n	800351e <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr = TIMx->SMCR;
 8003560:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003562:	4827      	ldr	r0, [pc, #156]	@ (8003600 <HAL_TIM_ConfigClockSource+0x158>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003564:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003566:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003568:	6888      	ldr	r0, [r1, #8]
 800356a:	68c9      	ldr	r1, [r1, #12]
 800356c:	4328      	orrs	r0, r5
 800356e:	0209      	lsls	r1, r1, #8
 8003570:	4301      	orrs	r1, r0
 8003572:	4321      	orrs	r1, r4
  TIMx->SMCR = tmpsmcr;
 8003574:	6091      	str	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003576:	2180      	movs	r1, #128	@ 0x80
 8003578:	6890      	ldr	r0, [r2, #8]
 800357a:	01c9      	lsls	r1, r1, #7
 800357c:	4301      	orrs	r1, r0
 800357e:	6091      	str	r1, [r2, #8]
      break;
 8003580:	e7cd      	b.n	800351e <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8003582:	2830      	cmp	r0, #48	@ 0x30
 8003584:	d1b0      	bne.n	80034e8 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003586:	2470      	movs	r4, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8003588:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800358a:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800358c:	4301      	orrs	r1, r0
 800358e:	2007      	movs	r0, #7
 8003590:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8003592:	6091      	str	r1, [r2, #8]
}
 8003594:	e7c3      	b.n	800351e <HAL_TIM_ConfigClockSource+0x76>
  __HAL_LOCK(htim);
 8003596:	2002      	movs	r0, #2
 8003598:	e7c8      	b.n	800352c <HAL_TIM_ConfigClockSource+0x84>
  tmpccer = TIMx->CCER;
 800359a:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800359c:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 800359e:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035a0:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 80035a2:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035a4:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035a6:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80035a8:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035aa:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035ac:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035ae:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035b0:	240a      	movs	r4, #10
 80035b2:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 80035b4:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 80035b6:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80035b8:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80035ba:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 80035bc:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80035be:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035c0:	3829      	subs	r0, #41	@ 0x29
 80035c2:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 80035c4:	6091      	str	r1, [r2, #8]
}
 80035c6:	e7aa      	b.n	800351e <HAL_TIM_ConfigClockSource+0x76>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c8:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 80035ca:	6a15      	ldr	r5, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 80035cc:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80035ce:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035d0:	6a11      	ldr	r1, [r2, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035d2:	0324      	lsls	r4, r4, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035d4:	43b1      	bics	r1, r6
 80035d6:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035d8:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035da:	4e0a      	ldr	r6, [pc, #40]	@ (8003604 <HAL_TIM_ConfigClockSource+0x15c>)
 80035dc:	4031      	ands	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035de:	430c      	orrs	r4, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035e0:	21a0      	movs	r1, #160	@ 0xa0
 80035e2:	438d      	bics	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e4:	0101      	lsls	r1, r0, #4
  tmpsmcr &= ~TIM_SMCR_TS;
 80035e6:	2070      	movs	r0, #112	@ 0x70
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e8:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1 ;
 80035ea:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 80035ec:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80035ee:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80035f0:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035f2:	3809      	subs	r0, #9
 80035f4:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 80035f6:	6091      	str	r1, [r2, #8]
}
 80035f8:	e791      	b.n	800351e <HAL_TIM_ConfigClockSource+0x76>
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	ffff0088 	.word	0xffff0088
 8003600:	ffff00ff 	.word	0xffff00ff
 8003604:	ffff0fff 	.word	0xffff0fff

08003608 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003608:	233c      	movs	r3, #60	@ 0x3c
{
 800360a:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 800360c:	5cc3      	ldrb	r3, [r0, r3]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d024      	beq.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003612:	233d      	movs	r3, #61	@ 0x3d
 8003614:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003616:	2570      	movs	r5, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8003618:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 800361a:	6803      	ldr	r3, [r0, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800361e:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003620:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003622:	680d      	ldr	r5, [r1, #0]
 8003624:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003626:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003628:	4a0d      	ldr	r2, [pc, #52]	@ (8003660 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d009      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800362e:	2280      	movs	r2, #128	@ 0x80
 8003630:	05d2      	lsls	r2, r2, #23
 8003632:	4293      	cmp	r3, r2
 8003634:	d005      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8003636:	4a0b      	ldr	r2, [pc, #44]	@ (8003664 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d002      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800363c:	4a0a      	ldr	r2, [pc, #40]	@ (8003668 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d104      	bne.n	800364c <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003642:	2280      	movs	r2, #128	@ 0x80
 8003644:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003646:	684a      	ldr	r2, [r1, #4]
 8003648:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800364a:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800364c:	233d      	movs	r3, #61	@ 0x3d
 800364e:	2201      	movs	r2, #1
 8003650:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8003652:	2200      	movs	r2, #0
 8003654:	3b01      	subs	r3, #1
 8003656:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8003658:	2000      	movs	r0, #0
}
 800365a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 800365c:	2002      	movs	r0, #2
 800365e:	e7fc      	b.n	800365a <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8003660:	40012c00 	.word	0x40012c00
 8003664:	40000400 	.word	0x40000400
 8003668:	40014000 	.word	0x40014000

0800366c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800366c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800366e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003670:	071a      	lsls	r2, r3, #28
 8003672:	d506      	bpl.n	8003682 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003674:	6801      	ldr	r1, [r0, #0]
 8003676:	4c28      	ldr	r4, [pc, #160]	@ (8003718 <UART_AdvFeatureConfig+0xac>)
 8003678:	684a      	ldr	r2, [r1, #4]
 800367a:	4022      	ands	r2, r4
 800367c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800367e:	4322      	orrs	r2, r4
 8003680:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003682:	07da      	lsls	r2, r3, #31
 8003684:	d506      	bpl.n	8003694 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003686:	6801      	ldr	r1, [r0, #0]
 8003688:	4c24      	ldr	r4, [pc, #144]	@ (800371c <UART_AdvFeatureConfig+0xb0>)
 800368a:	684a      	ldr	r2, [r1, #4]
 800368c:	4022      	ands	r2, r4
 800368e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8003690:	4322      	orrs	r2, r4
 8003692:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003694:	079a      	lsls	r2, r3, #30
 8003696:	d506      	bpl.n	80036a6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003698:	6801      	ldr	r1, [r0, #0]
 800369a:	4c21      	ldr	r4, [pc, #132]	@ (8003720 <UART_AdvFeatureConfig+0xb4>)
 800369c:	684a      	ldr	r2, [r1, #4]
 800369e:	4022      	ands	r2, r4
 80036a0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80036a2:	4322      	orrs	r2, r4
 80036a4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036a6:	075a      	lsls	r2, r3, #29
 80036a8:	d506      	bpl.n	80036b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036aa:	6801      	ldr	r1, [r0, #0]
 80036ac:	4c1d      	ldr	r4, [pc, #116]	@ (8003724 <UART_AdvFeatureConfig+0xb8>)
 80036ae:	684a      	ldr	r2, [r1, #4]
 80036b0:	4022      	ands	r2, r4
 80036b2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80036b4:	4322      	orrs	r2, r4
 80036b6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036b8:	06da      	lsls	r2, r3, #27
 80036ba:	d506      	bpl.n	80036ca <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036bc:	6801      	ldr	r1, [r0, #0]
 80036be:	4c1a      	ldr	r4, [pc, #104]	@ (8003728 <UART_AdvFeatureConfig+0xbc>)
 80036c0:	688a      	ldr	r2, [r1, #8]
 80036c2:	4022      	ands	r2, r4
 80036c4:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80036c6:	4322      	orrs	r2, r4
 80036c8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036ca:	069a      	lsls	r2, r3, #26
 80036cc:	d506      	bpl.n	80036dc <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036ce:	6801      	ldr	r1, [r0, #0]
 80036d0:	4c16      	ldr	r4, [pc, #88]	@ (800372c <UART_AdvFeatureConfig+0xc0>)
 80036d2:	688a      	ldr	r2, [r1, #8]
 80036d4:	4022      	ands	r2, r4
 80036d6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80036d8:	4322      	orrs	r2, r4
 80036da:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036dc:	065a      	lsls	r2, r3, #25
 80036de:	d50a      	bpl.n	80036f6 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036e0:	6801      	ldr	r1, [r0, #0]
 80036e2:	4d13      	ldr	r5, [pc, #76]	@ (8003730 <UART_AdvFeatureConfig+0xc4>)
 80036e4:	684a      	ldr	r2, [r1, #4]
 80036e6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80036e8:	402a      	ands	r2, r5
 80036ea:	4322      	orrs	r2, r4
 80036ec:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036ee:	2280      	movs	r2, #128	@ 0x80
 80036f0:	0352      	lsls	r2, r2, #13
 80036f2:	4294      	cmp	r4, r2
 80036f4:	d009      	beq.n	800370a <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036f6:	061b      	lsls	r3, r3, #24
 80036f8:	d506      	bpl.n	8003708 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036fa:	6802      	ldr	r2, [r0, #0]
 80036fc:	490d      	ldr	r1, [pc, #52]	@ (8003734 <UART_AdvFeatureConfig+0xc8>)
 80036fe:	6853      	ldr	r3, [r2, #4]
 8003700:	400b      	ands	r3, r1
 8003702:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003704:	430b      	orrs	r3, r1
 8003706:	6053      	str	r3, [r2, #4]
  }
}
 8003708:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800370a:	684a      	ldr	r2, [r1, #4]
 800370c:	4c0a      	ldr	r4, [pc, #40]	@ (8003738 <UART_AdvFeatureConfig+0xcc>)
 800370e:	4022      	ands	r2, r4
 8003710:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003712:	4322      	orrs	r2, r4
 8003714:	604a      	str	r2, [r1, #4]
 8003716:	e7ee      	b.n	80036f6 <UART_AdvFeatureConfig+0x8a>
 8003718:	ffff7fff 	.word	0xffff7fff
 800371c:	fffdffff 	.word	0xfffdffff
 8003720:	fffeffff 	.word	0xfffeffff
 8003724:	fffbffff 	.word	0xfffbffff
 8003728:	ffffefff 	.word	0xffffefff
 800372c:	ffffdfff 	.word	0xffffdfff
 8003730:	ffefffff 	.word	0xffefffff
 8003734:	fff7ffff 	.word	0xfff7ffff
 8003738:	ff9fffff 	.word	0xff9fffff

0800373c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800373c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373e:	2384      	movs	r3, #132	@ 0x84
 8003740:	2200      	movs	r2, #0
{
 8003742:	46c6      	mov	lr, r8
 8003744:	0004      	movs	r4, r0
 8003746:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003748:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800374a:	f7fd ff5d 	bl	8001608 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800374e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003750:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	0712      	lsls	r2, r2, #28
 8003756:	d410      	bmi.n	800377a <UART_CheckIdleState+0x3e>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	0752      	lsls	r2, r2, #29
 800375c:	d43c      	bmi.n	80037d8 <UART_CheckIdleState+0x9c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800375e:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8003760:	2280      	movs	r2, #128	@ 0x80
  huart->gState = HAL_UART_STATE_READY;
 8003762:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003764:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003766:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8003768:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800376a:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800376c:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 800376e:	2378      	movs	r3, #120	@ 0x78
 8003770:	2200      	movs	r2, #0
 8003772:	54e2      	strb	r2, [r4, r3]
}
 8003774:	bc80      	pop	{r7}
 8003776:	46b8      	mov	r8, r7
 8003778:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800377a:	69da      	ldr	r2, [r3, #28]
 800377c:	0292      	lsls	r2, r2, #10
 800377e:	d4eb      	bmi.n	8003758 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003780:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003782:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003784:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003786:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003788:	04b6      	lsls	r6, r6, #18
 800378a:	e010      	b.n	80037ae <UART_CheckIdleState+0x72>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4217      	tst	r7, r2
 8003792:	d009      	beq.n	80037a8 <UART_CheckIdleState+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003794:	4641      	mov	r1, r8
 8003796:	69da      	ldr	r2, [r3, #28]
 8003798:	4211      	tst	r1, r2
 800379a:	d158      	bne.n	800384e <UART_CheckIdleState+0x112>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800379c:	2280      	movs	r2, #128	@ 0x80
 800379e:	69d9      	ldr	r1, [r3, #28]
 80037a0:	0112      	lsls	r2, r2, #4
 80037a2:	4211      	tst	r1, r2
 80037a4:	d000      	beq.n	80037a8 <UART_CheckIdleState+0x6c>
 80037a6:	e083      	b.n	80038b0 <UART_CheckIdleState+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	0292      	lsls	r2, r2, #10
 80037ac:	d4d4      	bmi.n	8003758 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ae:	f7fd ff2b 	bl	8001608 <HAL_GetTick>
 80037b2:	1b40      	subs	r0, r0, r5
 80037b4:	42b0      	cmp	r0, r6
 80037b6:	d3e9      	bcc.n	800378c <UART_CheckIdleState+0x50>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b8:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037bc:	2301      	movs	r3, #1
 80037be:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80037c2:	2080      	movs	r0, #128	@ 0x80
 80037c4:	6822      	ldr	r2, [r4, #0]
 80037c6:	6813      	ldr	r3, [r2, #0]
 80037c8:	4383      	bics	r3, r0
 80037ca:	6013      	str	r3, [r2, #0]
 80037cc:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80037d0:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 80037d2:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 80037d4:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80037d6:	e7ca      	b.n	800376e <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	025b      	lsls	r3, r3, #9
 80037dc:	d4bf      	bmi.n	800375e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037de:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037e0:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037e2:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037e4:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	04b6      	lsls	r6, r6, #18
 80037e8:	e011      	b.n	800380e <UART_CheckIdleState+0xd2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	4217      	tst	r7, r2
 80037f0:	d00a      	beq.n	8003808 <UART_CheckIdleState+0xcc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037f2:	4641      	mov	r1, r8
 80037f4:	69da      	ldr	r2, [r3, #28]
 80037f6:	4211      	tst	r1, r2
 80037f8:	d000      	beq.n	80037fc <UART_CheckIdleState+0xc0>
 80037fa:	e089      	b.n	8003910 <UART_CheckIdleState+0x1d4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037fc:	2280      	movs	r2, #128	@ 0x80
 80037fe:	69d9      	ldr	r1, [r3, #28]
 8003800:	0112      	lsls	r2, r2, #4
 8003802:	4211      	tst	r1, r2
 8003804:	d000      	beq.n	8003808 <UART_CheckIdleState+0xcc>
 8003806:	e0b4      	b.n	8003972 <UART_CheckIdleState+0x236>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	025b      	lsls	r3, r3, #9
 800380c:	d4a7      	bmi.n	800375e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800380e:	f7fd fefb 	bl	8001608 <HAL_GetTick>
 8003812:	1b40      	subs	r0, r0, r5
 8003814:	42b0      	cmp	r0, r6
 8003816:	d3e8      	bcc.n	80037ea <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003818:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381c:	2201      	movs	r2, #1
 800381e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003822:	6821      	ldr	r1, [r4, #0]
 8003824:	4d6b      	ldr	r5, [pc, #428]	@ (80039d4 <UART_CheckIdleState+0x298>)
 8003826:	680b      	ldr	r3, [r1, #0]
 8003828:	402b      	ands	r3, r5
 800382a:	600b      	str	r3, [r1, #0]
 800382c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003830:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003834:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003838:	6821      	ldr	r1, [r4, #0]
 800383a:	688b      	ldr	r3, [r1, #8]
 800383c:	4393      	bics	r3, r2
 800383e:	608b      	str	r3, [r1, #8]
 8003840:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003844:	2380      	movs	r3, #128	@ 0x80
 8003846:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8003848:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 800384a:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 800384c:	e78f      	b.n	800376e <UART_CheckIdleState+0x32>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800384e:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003850:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003854:	2201      	movs	r2, #1
 8003856:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800385a:	6821      	ldr	r1, [r4, #0]
 800385c:	4d5d      	ldr	r5, [pc, #372]	@ (80039d4 <UART_CheckIdleState+0x298>)
 800385e:	680b      	ldr	r3, [r1, #0]
 8003860:	402b      	ands	r3, r5
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003868:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003870:	6821      	ldr	r1, [r4, #0]
 8003872:	688b      	ldr	r3, [r1, #8]
 8003874:	4393      	bics	r3, r2
 8003876:	608b      	str	r3, [r1, #8]
 8003878:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800387c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800387e:	2b01      	cmp	r3, #1
 8003880:	d10a      	bne.n	8003898 <UART_CheckIdleState+0x15c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003882:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800388a:	2010      	movs	r0, #16
 800388c:	6822      	ldr	r2, [r4, #0]
 800388e:	6813      	ldr	r3, [r2, #0]
 8003890:	4383      	bics	r3, r0
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003898:	2380      	movs	r3, #128	@ 0x80
 800389a:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800389c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800389e:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a0:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038a2:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a4:	6623      	str	r3, [r4, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038a6:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038a8:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 80038aa:	3a0c      	subs	r2, #12
 80038ac:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 80038ae:	e783      	b.n	80037b8 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038b2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b6:	2201      	movs	r2, #1
 80038b8:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038bc:	6821      	ldr	r1, [r4, #0]
 80038be:	4d45      	ldr	r5, [pc, #276]	@ (80039d4 <UART_CheckIdleState+0x298>)
 80038c0:	680b      	ldr	r3, [r1, #0]
 80038c2:	402b      	ands	r3, r5
 80038c4:	600b      	str	r3, [r1, #0]
 80038c6:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ca:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ce:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038d2:	6821      	ldr	r1, [r4, #0]
 80038d4:	688b      	ldr	r3, [r1, #8]
 80038d6:	4393      	bics	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]
 80038da:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038de:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d10a      	bne.n	80038fa <UART_CheckIdleState+0x1be>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ec:	2010      	movs	r0, #16
 80038ee:	6822      	ldr	r2, [r4, #0]
 80038f0:	6813      	ldr	r3, [r2, #0]
 80038f2:	4383      	bics	r3, r0
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80038fa:	2220      	movs	r2, #32
 80038fc:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038fe:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003900:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003902:	2300      	movs	r3, #0
 8003904:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8003906:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003908:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 800390a:	3258      	adds	r2, #88	@ 0x58
 800390c:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 800390e:	e753      	b.n	80037b8 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003910:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003912:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003916:	2201      	movs	r2, #1
 8003918:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800391c:	6821      	ldr	r1, [r4, #0]
 800391e:	4d2d      	ldr	r5, [pc, #180]	@ (80039d4 <UART_CheckIdleState+0x298>)
 8003920:	680b      	ldr	r3, [r1, #0]
 8003922:	402b      	ands	r3, r5
 8003924:	600b      	str	r3, [r1, #0]
 8003926:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003932:	6821      	ldr	r1, [r4, #0]
 8003934:	688b      	ldr	r3, [r1, #8]
 8003936:	4393      	bics	r3, r2
 8003938:	608b      	str	r3, [r1, #8]
 800393a:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003940:	2b01      	cmp	r3, #1
 8003942:	d10a      	bne.n	800395a <UART_CheckIdleState+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003944:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003948:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800394c:	2010      	movs	r0, #16
 800394e:	6822      	ldr	r2, [r4, #0]
 8003950:	6813      	ldr	r3, [r2, #0]
 8003952:	4383      	bics	r3, r0
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800395e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8003960:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003962:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003964:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003966:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8003968:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800396a:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 800396c:	3a0c      	subs	r2, #12
 800396e:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8003970:	e752      	b.n	8003818 <UART_CheckIdleState+0xdc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003972:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003974:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003978:	2201      	movs	r2, #1
 800397a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800397e:	6821      	ldr	r1, [r4, #0]
 8003980:	4d14      	ldr	r5, [pc, #80]	@ (80039d4 <UART_CheckIdleState+0x298>)
 8003982:	680b      	ldr	r3, [r1, #0]
 8003984:	402b      	ands	r3, r5
 8003986:	600b      	str	r3, [r1, #0]
 8003988:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800398c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003990:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003994:	6821      	ldr	r1, [r4, #0]
 8003996:	688b      	ldr	r3, [r1, #8]
 8003998:	4393      	bics	r3, r2
 800399a:	608b      	str	r3, [r1, #8]
 800399c:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039a0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d10a      	bne.n	80039bc <UART_CheckIdleState+0x280>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039aa:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ae:	2010      	movs	r0, #16
 80039b0:	6822      	ldr	r2, [r4, #0]
 80039b2:	6813      	ldr	r3, [r2, #0]
 80039b4:	4383      	bics	r3, r0
 80039b6:	6013      	str	r3, [r2, #0]
 80039b8:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80039bc:	2220      	movs	r2, #32
 80039be:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039c0:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80039c2:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c4:	2300      	movs	r3, #0
 80039c6:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 80039c8:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039ca:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 80039cc:	3258      	adds	r2, #88	@ 0x58
 80039ce:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 80039d0:	e722      	b.n	8003818 <UART_CheckIdleState+0xdc>
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	fffffedf 	.word	0xfffffedf

080039d8 <HAL_UART_Init>:
{
 80039d8:	b570      	push	{r4, r5, r6, lr}
 80039da:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80039dc:	d035      	beq.n	8003a4a <HAL_UART_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 80039de:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d05f      	beq.n	8003aa4 <HAL_UART_Init+0xcc>
  huart->gState = HAL_UART_STATE_BUSY;
 80039e4:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80039e6:	2201      	movs	r2, #1
 80039e8:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80039ea:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	4393      	bics	r3, r2
 80039f0:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039f2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d151      	bne.n	8003a9c <HAL_UART_Init+0xc4>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039f8:	6920      	ldr	r0, [r4, #16]
 80039fa:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039fc:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039fe:	4303      	orrs	r3, r0
 8003a00:	6960      	ldr	r0, [r4, #20]
 8003a02:	69e2      	ldr	r2, [r4, #28]
 8003a04:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a06:	4852      	ldr	r0, [pc, #328]	@ (8003b50 <HAL_UART_Init+0x178>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a08:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a0a:	4001      	ands	r1, r0
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a10:	686b      	ldr	r3, [r5, #4]
 8003a12:	4950      	ldr	r1, [pc, #320]	@ (8003b54 <HAL_UART_Init+0x17c>)
  tmpreg |= huart->Init.OneBitSampling;
 8003a14:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a16:	400b      	ands	r3, r1
 8003a18:	68e1      	ldr	r1, [r4, #12]
 8003a1a:	430b      	orrs	r3, r1
 8003a1c:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a1e:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a20:	68a9      	ldr	r1, [r5, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8003a22:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a24:	484c      	ldr	r0, [pc, #304]	@ (8003b58 <HAL_UART_Init+0x180>)
 8003a26:	4001      	ands	r1, r0
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a2c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b5c <HAL_UART_Init+0x184>)
 8003a2e:	429d      	cmp	r5, r3
 8003a30:	d03d      	beq.n	8003aae <HAL_UART_Init+0xd6>
 8003a32:	4b4b      	ldr	r3, [pc, #300]	@ (8003b60 <HAL_UART_Init+0x188>)
 8003a34:	429d      	cmp	r5, r3
 8003a36:	d00a      	beq.n	8003a4e <HAL_UART_Init+0x76>
 8003a38:	4b4a      	ldr	r3, [pc, #296]	@ (8003b64 <HAL_UART_Init+0x18c>)
 8003a3a:	429d      	cmp	r5, r3
 8003a3c:	d013      	beq.n	8003a66 <HAL_UART_Init+0x8e>
 8003a3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b68 <HAL_UART_Init+0x190>)
 8003a40:	429d      	cmp	r5, r3
 8003a42:	d010      	beq.n	8003a66 <HAL_UART_Init+0x8e>
  huart->RxISR = NULL;
 8003a44:	2300      	movs	r3, #0
 8003a46:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003a48:	66e3      	str	r3, [r4, #108]	@ 0x6c
    return HAL_ERROR;
 8003a4a:	2001      	movs	r0, #1
}
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a4e:	20c0      	movs	r0, #192	@ 0xc0
 8003a50:	2180      	movs	r1, #128	@ 0x80
 8003a52:	4b46      	ldr	r3, [pc, #280]	@ (8003b6c <HAL_UART_Init+0x194>)
 8003a54:	0280      	lsls	r0, r0, #10
 8003a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a58:	0289      	lsls	r1, r1, #10
 8003a5a:	4003      	ands	r3, r0
 8003a5c:	428b      	cmp	r3, r1
 8003a5e:	d051      	beq.n	8003b04 <HAL_UART_Init+0x12c>
 8003a60:	d865      	bhi.n	8003b2e <HAL_UART_Init+0x156>
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d12d      	bne.n	8003ac2 <HAL_UART_Init+0xea>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	021b      	lsls	r3, r3, #8
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d030      	beq.n	8003ad0 <HAL_UART_Init+0xf8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a6e:	f7ff f931 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003a72:	2800      	cmp	r0, #0
 8003a74:	d14a      	bne.n	8003b0c <HAL_UART_Init+0x134>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a76:	6823      	ldr	r3, [r4, #0]
  huart->RxISR = NULL;
 8003a78:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003a7a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	493c      	ldr	r1, [pc, #240]	@ (8003b70 <HAL_UART_Init+0x198>)
  return (UART_CheckIdleState(huart));
 8003a80:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a82:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a84:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a88:	689a      	ldr	r2, [r3, #8]
 8003a8a:	438a      	bics	r2, r1
 8003a8c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	3929      	subs	r1, #41	@ 0x29
 8003a92:	430a      	orrs	r2, r1
 8003a94:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003a96:	f7ff fe51 	bl	800373c <UART_CheckIdleState>
 8003a9a:	e7d7      	b.n	8003a4c <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 8003a9c:	0020      	movs	r0, r4
 8003a9e:	f7ff fde5 	bl	800366c <UART_AdvFeatureConfig>
 8003aa2:	e7a9      	b.n	80039f8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8003aa4:	2278      	movs	r2, #120	@ 0x78
 8003aa6:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8003aa8:	f7fd fce2 	bl	8001470 <HAL_UART_MspInit>
 8003aac:	e79a      	b.n	80039e4 <HAL_UART_Init+0xc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003aae:	4b2f      	ldr	r3, [pc, #188]	@ (8003b6c <HAL_UART_Init+0x194>)
 8003ab0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	400b      	ands	r3, r1
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d024      	beq.n	8003b04 <HAL_UART_Init+0x12c>
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d03a      	beq.n	8003b34 <HAL_UART_Init+0x15c>
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d1d1      	bne.n	8003a66 <HAL_UART_Init+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ac2:	2380      	movs	r3, #128	@ 0x80
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d03a      	beq.n	8003b40 <HAL_UART_Init+0x168>
        pclk = HAL_RCC_GetSysClockFreq();
 8003aca:	f7ff f8c9 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
        break;
 8003ace:	e7d0      	b.n	8003a72 <HAL_UART_Init+0x9a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ad0:	f7ff f900 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003ad4:	2800      	cmp	r0, #0
 8003ad6:	d0ce      	beq.n	8003a76 <HAL_UART_Init+0x9e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ad8:	0040      	lsls	r0, r0, #1
 8003ada:	6861      	ldr	r1, [r4, #4]
 8003adc:	084b      	lsrs	r3, r1, #1
 8003ade:	1818      	adds	r0, r3, r0
 8003ae0:	f7fc fb12 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ae4:	0002      	movs	r2, r0
 8003ae6:	4b23      	ldr	r3, [pc, #140]	@ (8003b74 <HAL_UART_Init+0x19c>)
 8003ae8:	3a10      	subs	r2, #16
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d8aa      	bhi.n	8003a44 <HAL_UART_Init+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aee:	4a22      	ldr	r2, [pc, #136]	@ (8003b78 <HAL_UART_Init+0x1a0>)
        huart->Instance->BRR = brrtemp;
 8003af0:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003af2:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003af4:	0700      	lsls	r0, r0, #28
 8003af6:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003af8:	4302      	orrs	r2, r0
 8003afa:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8003afc:	2200      	movs	r2, #0
 8003afe:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003b00:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 8003b02:	e7bb      	b.n	8003a7c <HAL_UART_Init+0xa4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b04:	2080      	movs	r0, #128	@ 0x80
 8003b06:	0200      	lsls	r0, r0, #8
 8003b08:	4282      	cmp	r2, r0
 8003b0a:	d01c      	beq.n	8003b46 <HAL_UART_Init+0x16e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b0c:	6861      	ldr	r1, [r4, #4]
 8003b0e:	084b      	lsrs	r3, r1, #1
 8003b10:	1818      	adds	r0, r3, r0
 8003b12:	f7fc faf9 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b16:	0002      	movs	r2, r0
 8003b18:	4b16      	ldr	r3, [pc, #88]	@ (8003b74 <HAL_UART_Init+0x19c>)
 8003b1a:	3a10      	subs	r2, #16
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d900      	bls.n	8003b22 <HAL_UART_Init+0x14a>
 8003b20:	e790      	b.n	8003a44 <HAL_UART_Init+0x6c>
  huart->RxISR = NULL;
 8003b22:	2200      	movs	r2, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b24:	6823      	ldr	r3, [r4, #0]
 8003b26:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8003b28:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003b2a:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 8003b2c:	e7a6      	b.n	8003a7c <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b2e:	4283      	cmp	r3, r0
 8003b30:	d000      	beq.n	8003b34 <HAL_UART_Init+0x15c>
 8003b32:	e787      	b.n	8003a44 <HAL_UART_Init+0x6c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b34:	2380      	movs	r3, #128	@ 0x80
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d007      	beq.n	8003b4c <HAL_UART_Init+0x174>
        pclk = (uint32_t) HSI_VALUE;
 8003b3c:	480f      	ldr	r0, [pc, #60]	@ (8003b7c <HAL_UART_Init+0x1a4>)
 8003b3e:	e7e5      	b.n	8003b0c <HAL_UART_Init+0x134>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b40:	f7ff f88e 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
        break;
 8003b44:	e7c6      	b.n	8003ad4 <HAL_UART_Init+0xfc>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b46:	2080      	movs	r0, #128	@ 0x80
 8003b48:	0240      	lsls	r0, r0, #9
 8003b4a:	e7c6      	b.n	8003ada <HAL_UART_Init+0x102>
 8003b4c:	480c      	ldr	r0, [pc, #48]	@ (8003b80 <HAL_UART_Init+0x1a8>)
 8003b4e:	e7c4      	b.n	8003ada <HAL_UART_Init+0x102>
 8003b50:	efff69f3 	.word	0xefff69f3
 8003b54:	ffffcfff 	.word	0xffffcfff
 8003b58:	fffff4ff 	.word	0xfffff4ff
 8003b5c:	40013800 	.word	0x40013800
 8003b60:	40004400 	.word	0x40004400
 8003b64:	40004800 	.word	0x40004800
 8003b68:	40004c00 	.word	0x40004c00
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	ffffb7ff 	.word	0xffffb7ff
 8003b74:	0000ffef 	.word	0x0000ffef
 8003b78:	0000fff0 	.word	0x0000fff0
 8003b7c:	007a1200 	.word	0x007a1200
 8003b80:	00f42400 	.word	0x00f42400

08003b84 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003b84:	2240      	movs	r2, #64	@ 0x40
 8003b86:	5a83      	ldrh	r3, [r0, r2]
 8003b88:	4902      	ldr	r1, [pc, #8]	@ (8003b94 <USB_DisableGlobalInt+0x10>)
 8003b8a:	400b      	ands	r3, r1
 8003b8c:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8003b8e:	2000      	movs	r0, #0
 8003b90:	4770      	bx	lr
 8003b92:	46c0      	nop			@ (mov r8, r8)
 8003b94:	0000407f 	.word	0x0000407f

08003b98 <USB_DevInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003b98:	2240      	movs	r2, #64	@ 0x40
 8003b9a:	2301      	movs	r3, #1
{
 8003b9c:	b082      	sub	sp, #8
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003b9e:	5283      	strh	r3, [r0, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	5283      	strh	r3, [r0, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003ba4:	3204      	adds	r2, #4
 8003ba6:	5283      	strh	r3, [r0, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003ba8:	320c      	adds	r2, #12
 8003baa:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8003bac:	2000      	movs	r0, #0
 8003bae:	b002      	add	sp, #8
 8003bb0:	4770      	bx	lr
 8003bb2:	46c0      	nop			@ (mov r8, r8)

08003bb4 <memset>:
 8003bb4:	0003      	movs	r3, r0
 8003bb6:	1882      	adds	r2, r0, r2
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d100      	bne.n	8003bbe <memset+0xa>
 8003bbc:	4770      	bx	lr
 8003bbe:	7019      	strb	r1, [r3, #0]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	e7f9      	b.n	8003bb8 <memset+0x4>

08003bc4 <__libc_init_array>:
 8003bc4:	b570      	push	{r4, r5, r6, lr}
 8003bc6:	2600      	movs	r6, #0
 8003bc8:	4c0c      	ldr	r4, [pc, #48]	@ (8003bfc <__libc_init_array+0x38>)
 8003bca:	4d0d      	ldr	r5, [pc, #52]	@ (8003c00 <__libc_init_array+0x3c>)
 8003bcc:	1b64      	subs	r4, r4, r5
 8003bce:	10a4      	asrs	r4, r4, #2
 8003bd0:	42a6      	cmp	r6, r4
 8003bd2:	d109      	bne.n	8003be8 <__libc_init_array+0x24>
 8003bd4:	2600      	movs	r6, #0
 8003bd6:	f000 f819 	bl	8003c0c <_init>
 8003bda:	4c0a      	ldr	r4, [pc, #40]	@ (8003c04 <__libc_init_array+0x40>)
 8003bdc:	4d0a      	ldr	r5, [pc, #40]	@ (8003c08 <__libc_init_array+0x44>)
 8003bde:	1b64      	subs	r4, r4, r5
 8003be0:	10a4      	asrs	r4, r4, #2
 8003be2:	42a6      	cmp	r6, r4
 8003be4:	d105      	bne.n	8003bf2 <__libc_init_array+0x2e>
 8003be6:	bd70      	pop	{r4, r5, r6, pc}
 8003be8:	00b3      	lsls	r3, r6, #2
 8003bea:	58eb      	ldr	r3, [r5, r3]
 8003bec:	4798      	blx	r3
 8003bee:	3601      	adds	r6, #1
 8003bf0:	e7ee      	b.n	8003bd0 <__libc_init_array+0xc>
 8003bf2:	00b3      	lsls	r3, r6, #2
 8003bf4:	58eb      	ldr	r3, [r5, r3]
 8003bf6:	4798      	blx	r3
 8003bf8:	3601      	adds	r6, #1
 8003bfa:	e7f2      	b.n	8003be2 <__libc_init_array+0x1e>
 8003bfc:	08003c64 	.word	0x08003c64
 8003c00:	08003c64 	.word	0x08003c64
 8003c04:	08003c68 	.word	0x08003c68
 8003c08:	08003c64 	.word	0x08003c64

08003c0c <_init>:
 8003c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c0e:	46c0      	nop			@ (mov r8, r8)
 8003c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c12:	bc08      	pop	{r3}
 8003c14:	469e      	mov	lr, r3
 8003c16:	4770      	bx	lr

08003c18 <_fini>:
 8003c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c1a:	46c0      	nop			@ (mov r8, r8)
 8003c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c1e:	bc08      	pop	{r3}
 8003c20:	469e      	mov	lr, r3
 8003c22:	4770      	bx	lr
