INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:45:59 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 oehb10/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.743ns (21.379%)  route 2.732ns (78.621%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 5.201 - 4.000 ) 
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          1.272     1.272    oehb10/clk
    SLICE_X8Y120         FDCE                                         r  oehb10/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDCE (Prop_fdce_C_Q)         0.259     1.531 f  oehb10/data_reg_reg[7]/Q
                         net (fo=4, routed)           0.397     1.928    oehb10/Q[7]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.043     1.971 r  oehb10/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.971    cmpi3/S[2]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.154 f  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=17, routed)          0.519     2.673    fork12/generateBlocks[1].regblock/O148[0]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.043     2.716 f  fork12/generateBlocks[1].regblock/full_reg_i_4__0/O
                         net (fo=4, routed)           0.331     3.047    fork12/generateBlocks[0].regblock/full_reg_i_10_1
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.043     3.090 r  fork12/generateBlocks[0].regblock/full_reg_i_14/O
                         net (fo=1, routed)           0.513     3.604    fork12/generateBlocks[0].regblock/full_reg_i_14_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.043     3.647 f  fork12/generateBlocks[0].regblock/full_reg_i_10/O
                         net (fo=1, routed)           0.248     3.895    fork4/generateBlocks[0].regblock/full_reg_i_5_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.043     3.938 r  fork4/generateBlocks[0].regblock/full_reg_i_6/O
                         net (fo=1, routed)           0.317     4.255    fork8/generateBlocks[1].regblock/full_reg_reg
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.043     4.298 f  fork8/generateBlocks[1].regblock/full_reg_i_5/O
                         net (fo=6, routed)           0.209     4.507    fork3/generateBlocks[2].regblock/full_reg_reg_1
    SLICE_X6Y115         LUT6 (Prop_lut6_I5_O)        0.043     4.550 r  fork3/generateBlocks[2].regblock/data_reg[7]_i_1__8/O
                         net (fo=8, routed)           0.198     4.747    oehb1/data_reg_reg[0]_0[0]
    SLICE_X4Y115         FDCE                                         r  oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=746, unset)          1.201     5.201    oehb1/clk
    SLICE_X4Y115         FDCE                                         r  oehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.286    
                         clock uncertainty           -0.035     5.251    
    SLICE_X4Y115         FDCE (Setup_fdce_C_CE)      -0.201     5.050    oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.050    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  0.302    




