// Seed: 1643266148
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = ~id_3[1 : 1'b0];
  wire id_4;
  module_0();
  supply1 id_5;
  assign id_5 = id_2;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_5), .id_2(1)
  );
  assign id_2 = 1;
  always begin
    $display(1);
  end
  wire id_8;
endmodule
