Release 5.2i - xst F.28
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report
     6.1) Device utilization summary
     6.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : lab3.prj
Input Format                       : VHDL
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : lab3
Output Format                      : NGC
Target Device                      : xc2s200-5fg456

---- Source Options
Entity Name                        : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : lower
Top module area constraint         : 100
Top module allowed area overflow   : 5

---- Other Options
read_cores                         : YES
cross_clock_analysis               : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinx/bin/SC201/lab3.vhf in Library work.
Entity <lab3> (Architecture <schematic>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab3> (Architecture <schematic>).
Entity <lab3> analyzed. Unit <lab3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab3>.
    Related source file is C:/Xilinx/bin/SC201/lab3.vhf.
Unit <lab3> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <lab3> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : NO
Macro Generator                    : macro+

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 33
#      and2                        : 16
#      or2                         : 7
#      or3                         : 6
#      or4                         : 3
#      or5                         : 1
# IO Buffers                       : 13
#      IBUF                        : 8
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of bonded IOBs:                 13  out of    288     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 16.073ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               16.073ns (Levels of Logic = 6)
  Source:            r4
  Destination:       dv

  Data Path: r4 to dv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     and2:i0->o            4   0.653   1.600  xlxi_18 (xlxn_81)
     or2:i1->o             1   0.653   1.150  xlxi_31 (xlxn_97)
     or4:i0->o             2   0.653   1.340  xlxi_35 (d_dummy)
     or5:i1->o             1   0.653   1.150  xlxi_42 (dv_obuf)
     OBUF:i->o                 5.557          dv_obuf (dv)
    ----------------------------------------
    Total                     16.073ns (9.093ns logic, 6.980ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
CPU : 0.65 / 0.96 s | Elapsed : 0.00 / 0.00 s
 
--> 

Total memory usage is 53364 kilobytes


