# vsim -c sim_risc16 -l sim_risc16.log -wlf sim_risc16.wlf -do "add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem; run -all" 
# Start time: 06:13:26 on Jan 05,2021
# Loading sv_std.std
# Loading work.sim_risc16
# Loading work.risc16_sv_unit
# Loading work.risc16
# Loading work.alu16
# Loading work.reg_file
# add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem
# (vsim-4077) Logging very large object: /sim_risc16/mem
#  run -all
# ==== clock: 0 state: IF ====
#  pc:0000 ir:0000000000000000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:0002 dbus:0002 addr:0000 din:3602 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 1 state: RF ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 2 state: EX ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0002 dbus:0200 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 3 state: IF ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0002 sbus2:0002 dbus:0004 addr:0002 din:3701 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 4 state: RF ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 5 state: EX ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0001 dbus:0100 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 6 state: IF ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0004 sbus2:0002 dbus:0006 addr:0004 din:5f10 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 7 state: RF ====
#  pc:0006 ir:0101111100010000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 8 state: EX ====
#  pc:0006 ir:0101111100010000 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0100 sbus2:0010 dbus:0110 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 9 state: IF ====
#  pc:0006 ir:0101111100010000 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0006 sbus2:0002 dbus:0008 addr:0006 din:3501 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 10 state: RF ====
#  pc:0008 ir:0011010100000001 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 11 state: EX ====
#  pc:0008 ir:0011010100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0001 dbus:0100 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 12 state: IF ====
#  pc:0008 ir:0011010100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0008 sbus2:0002 dbus:000a addr:0008 din:00b1 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 13 state: RF ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 14 state: EX ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ffb1 dbus:0000 addr:0100 din:00ab dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 15 state: WB ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:00ab dbus:00ab addr:0100 din:xxxx dout:0000 led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 16 state: IF ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 17 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 18 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0100 sbus2:0002 dbus:0102 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 19 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 20 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 21 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 22 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 23 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 24 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0102 dbus:000e addr:0102 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 25 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 26 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 27 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 28 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 29 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 30 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ffb1 dbus:0000 addr:0102 din:00ff dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 31 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:00ff dbus:00ff addr:0102 din:xxxx dout:0000 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 32 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 33 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 34 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:00ff dbus:00ff addr:00ff din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 35 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 36 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 37 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:00ff sbus2:00ab dbus:0054 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 38 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 39 state: RF ====
#  pc:001a ir:1001100100000010 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 40 state: EX ====
#  pc:001a ir:1001100100000010 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 41 state: IF ====
#  pc:001c ir:1001100100000010 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 42 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 43 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 44 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 45 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 46 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0102 sbus2:0002 dbus:0104 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 47 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 48 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 49 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:000e sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 50 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 51 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 52 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0104 dbus:000c addr:0104 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 53 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 54 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 55 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 56 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 57 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 58 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:00ff sbus2:ffb1 dbus:00ff addr:0104 din:0014 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 59 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0014 dbus:0014 addr:0104 din:xxxx dout:0000 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 60 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 61 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 62 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0054 sbus2:0014 dbus:0014 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 63 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 64 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 65 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0014 sbus2:00ab dbus:ff69 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 66 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 67 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 68 state: EX ====
#  pc:001a ir:1001100100000010 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 69 state: IF ====
#  pc:001a ir:1001100100000010 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:001a din:0041 dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 70 state: RF ====
#  pc:001c ir:0000000001000001 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 71 state: EX ====
#  pc:001c ir:0000000001000001 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:00ab sbus2:0014 dbus:0014 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 72 state: IF ====
#  pc:001c ir:0000000001000001 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 73 state: RF ====
#  pc:001e ir:1100011111101100 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 74 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 75 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 76 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 77 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0104 sbus2:0002 dbus:0106 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 78 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 79 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 80 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:000c sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 81 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 82 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 83 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0106 dbus:000a addr:0106 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 84 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 85 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 86 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 87 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 88 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 89 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:ffb1 dbus:0014 addr:0106 din:05ff dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 90 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:05ff dbus:05ff addr:0106 din:xxxx dout:0000 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 91 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 92 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 93 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:ff69 sbus2:05ff dbus:05ff addr:05ff din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 94 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 95 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 96 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:05ff sbus2:0014 dbus:05eb addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 97 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 98 state: RF ====
#  pc:001a ir:1001100100000010 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 99 state: EX ====
#  pc:001a ir:1001100100000010 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 100 state: IF ====
#  pc:001c ir:1001100100000010 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 101 state: RF ====
#  pc:001e ir:1100011111101100 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 102 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 103 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 104 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 105 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0106 sbus2:0002 dbus:0108 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 106 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 107 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 108 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:000a sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 109 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 110 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 111 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0108 dbus:0008 addr:0108 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 112 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 113 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 114 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 115 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 116 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 117 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:05ff sbus2:ffb1 dbus:05ff addr:0108 din:0012 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 118 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0012 dbus:0012 addr:0108 din:xxxx dout:0000 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 119 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 120 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 121 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:05eb sbus2:0012 dbus:0012 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 122 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 123 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 124 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:0014 dbus:fffe addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 125 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 126 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 127 state: EX ====
#  pc:001a ir:1001100100000010 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 128 state: IF ====
#  pc:001a ir:1001100100000010 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:001a din:0041 dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 129 state: RF ====
#  pc:001c ir:0000000001000001 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 130 state: EX ====
#  pc:001c ir:0000000001000001 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0014 sbus2:0012 dbus:0012 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 131 state: IF ====
#  pc:001c ir:0000000001000001 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 132 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 133 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 134 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 135 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 136 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0108 sbus2:0002 dbus:010a addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 137 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 138 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 139 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0008 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 140 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 141 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 142 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010a dbus:0006 addr:010a din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 143 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 144 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 145 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 146 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 147 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 148 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:ffb1 dbus:0012 addr:010a din:0111 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 149 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0111 dbus:0111 addr:010a din:xxxx dout:0000 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 150 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 151 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 152 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:fffe sbus2:0111 dbus:0111 addr:0111 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 153 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 154 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 155 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0111 sbus2:0012 dbus:00ff addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 156 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 157 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 158 state: EX ====
#  pc:001a ir:1001100100000010 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 159 state: IF ====
#  pc:001c ir:1001100100000010 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 160 state: RF ====
#  pc:001e ir:1100011111101100 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 161 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 162 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 163 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 164 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:010a sbus2:0002 dbus:010c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 165 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 166 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 167 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0006 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 168 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 169 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 170 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010c dbus:0004 addr:010c din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 171 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 172 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 173 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 174 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 175 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 176 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0111 sbus2:ffb1 dbus:0111 addr:010c din:0123 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 177 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0123 dbus:0123 addr:010c din:xxxx dout:0000 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 178 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 179 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 180 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:00ff sbus2:0123 dbus:0123 addr:0123 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 181 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 182 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 183 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0123 sbus2:0012 dbus:0111 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 184 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 185 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 186 state: EX ====
#  pc:001a ir:1001100100000010 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 187 state: IF ====
#  pc:001c ir:1001100100000010 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 188 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 189 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 190 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 191 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 192 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:010c sbus2:0002 dbus:010e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 193 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 194 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 195 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0004 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 196 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 197 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 198 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010e dbus:0002 addr:010e din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 199 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 200 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 201 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 202 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 203 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 204 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0123 sbus2:ffb1 dbus:0123 addr:010e din:1041 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 205 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:1041 dbus:1041 addr:010e din:xxxx dout:0000 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 206 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 207 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 208 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0111 sbus2:1041 dbus:1041 addr:1041 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 209 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 210 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 211 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:1041 sbus2:0012 dbus:102f addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 212 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 213 state: RF ====
#  pc:001a ir:1001100100000010 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 214 state: EX ====
#  pc:001a ir:1001100100000010 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 215 state: IF ====
#  pc:001c ir:1001100100000010 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 216 state: RF ====
#  pc:001e ir:1100011111101100 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 217 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 218 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 219 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 220 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:010e sbus2:0002 dbus:0110 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 221 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 222 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 223 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0002 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 224 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 225 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 226 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0110 dbus:0000 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 227 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 228 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 229 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 230 state: IF ====
#  pc:001e ir:1000110000001100 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:001e sbus2:0002 dbus:0020 addr:001e din:00d0 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 231 state: RF ====
#  pc:0020 ir:0000000011010000 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 232 state: EX ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:ffd0 dbus:0012 addr:0200 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 233 state: WB ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:0 we:1
#  sbus1:xxxx sbus2:1041 dbus:1041 addr:0200 din:xxxx dout:0012 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 234 state: IF ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 235 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 236 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 237 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 238 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 239 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 240 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 241 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 242 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 243 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 244 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 245 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 246 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 247 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 248 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 249 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 250 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 251 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 252 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 253 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 254 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 255 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 256 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 257 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 258 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 259 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 260 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 261 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 262 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 263 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 264 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 265 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 266 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 267 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 268 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 269 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 270 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 271 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 272 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 273 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 274 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 275 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 276 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 277 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 278 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 279 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 280 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 281 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 282 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 283 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 284 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 285 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 286 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 287 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 288 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 289 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 290 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 291 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 292 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 293 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 294 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 295 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 296 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 297 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 298 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 299 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 300 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 301 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 302 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 303 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 304 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 305 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 306 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 307 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 308 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 309 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 310 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 311 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 312 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 313 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 314 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 315 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 316 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 317 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 318 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 319 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 320 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 321 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 322 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 323 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 324 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 325 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 326 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 327 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 328 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 329 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 330 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 331 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 332 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 333 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 334 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 335 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 336 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 337 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 338 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 339 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 340 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 341 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 342 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 343 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 344 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 345 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 346 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 347 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 348 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 349 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 350 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 351 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 352 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 353 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 354 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 355 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 356 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 357 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 358 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 359 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 360 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 361 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 362 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 363 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 364 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 365 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 366 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 367 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 368 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 369 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 370 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 371 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 372 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 373 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 374 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 375 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 376 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 377 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 378 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 379 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 380 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 381 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 382 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 383 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 384 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 385 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 386 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 387 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 388 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 389 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 390 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 391 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 392 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 393 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 394 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 395 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 396 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 397 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 398 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 399 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 400 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 401 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 402 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 403 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 404 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 405 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 406 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 407 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 408 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 409 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 410 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 411 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 412 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 413 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 414 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 415 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 416 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 417 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 418 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 419 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 420 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 421 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 422 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 423 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 424 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 425 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 426 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 427 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 428 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 429 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 430 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 431 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 432 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 433 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 434 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 435 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 436 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 437 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 438 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 439 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 440 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 441 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 442 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 443 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 444 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 445 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 446 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 447 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 448 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 449 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 450 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 451 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 452 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 453 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 454 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 455 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 456 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 457 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 458 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 459 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 460 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 461 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 462 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 463 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 464 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 465 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 466 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 467 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 468 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 469 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 470 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 471 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 472 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 473 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 474 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 475 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 476 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 477 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 478 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 479 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 480 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 481 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 482 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 483 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 484 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 485 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 486 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 487 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 488 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 489 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 490 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 491 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 492 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 493 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 494 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 495 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 496 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 497 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 498 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 499 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 500 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 501 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 502 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 503 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 504 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 505 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 506 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 507 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 508 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 509 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 510 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 511 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 512 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 513 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 514 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 515 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 516 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 517 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 518 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 519 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 520 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 521 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 522 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 523 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 524 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 525 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 526 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 527 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 528 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 529 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 530 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 531 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 532 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 533 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 534 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 535 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 536 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 537 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 538 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 539 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 540 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 541 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 542 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 543 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 544 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 545 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 546 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 547 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 548 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 549 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 550 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 551 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 552 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 553 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 554 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 555 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 556 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 557 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 558 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 559 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 560 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 561 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 562 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 563 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 564 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 565 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 566 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 567 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 568 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 569 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 570 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 571 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 572 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 573 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 574 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 575 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 576 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 577 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 578 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 579 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 580 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 581 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 582 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 583 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 584 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 585 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 586 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 587 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 588 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 589 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 590 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 591 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 592 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 593 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 594 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 595 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 596 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 597 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 598 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 599 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 600 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 601 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 602 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 603 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 604 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 605 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 606 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 607 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 608 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 609 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 610 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 611 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 612 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 613 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 614 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 615 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 616 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 617 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 618 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 619 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 620 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 621 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 622 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 623 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 624 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 625 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 626 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 627 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 628 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 629 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 630 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 631 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 632 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 633 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 634 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 635 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 636 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 637 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 638 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 639 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 640 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 641 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 642 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 643 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 644 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 645 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 646 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 647 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 648 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 649 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 650 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 651 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 652 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 653 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 654 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 655 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 656 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 657 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 658 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 659 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 660 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 661 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 662 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 663 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 664 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 665 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 666 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 667 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 668 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 669 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 670 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 671 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 672 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 673 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 674 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 675 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 676 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 677 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 678 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 679 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 680 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 681 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 682 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 683 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 684 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 685 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 686 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 687 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 688 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 689 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 690 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 691 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 692 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 693 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 694 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 695 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 696 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 697 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 698 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 699 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 700 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 701 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 702 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 703 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 704 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 705 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 706 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 707 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 708 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 709 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 710 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 711 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 712 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 713 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 714 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 715 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 716 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 717 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 718 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 719 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 720 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 721 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 722 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 723 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 724 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 725 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 726 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 727 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 728 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 729 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 730 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 731 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 732 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 733 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 734 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 735 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 736 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 737 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 738 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 739 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 740 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 741 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 742 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 743 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 744 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 745 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 746 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 747 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 748 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 749 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 750 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 751 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 752 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 753 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 754 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 755 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 756 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 757 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 758 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 759 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 760 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 761 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 762 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 763 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 764 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 765 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 766 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 767 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 768 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 769 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 770 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 771 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 772 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 773 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 774 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 775 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 776 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 777 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 778 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 779 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 780 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 781 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 782 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 783 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 784 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 785 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 786 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 787 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 788 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 789 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 790 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 791 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 792 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 793 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 794 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 795 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 796 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 797 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 798 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 799 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 800 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 801 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 802 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 803 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 804 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 805 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 806 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 807 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 808 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 809 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 810 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 811 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 812 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 813 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 814 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 815 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 816 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 817 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 818 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 819 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 820 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 821 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 822 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 823 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 824 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 825 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 826 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 827 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 828 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 829 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 830 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 831 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 832 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 833 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 834 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 835 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 836 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 837 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 838 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 839 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 840 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 841 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 842 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 843 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 844 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 845 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 846 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 847 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 848 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 849 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 850 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 851 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 852 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 853 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 854 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 855 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 856 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 857 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 858 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 859 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 860 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 861 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 862 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 863 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 864 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 865 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 866 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 867 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 868 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 869 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 870 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 871 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 872 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 873 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 874 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 875 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 876 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 877 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 878 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 879 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 880 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 881 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 882 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 883 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 884 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 885 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 886 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 887 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 888 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 889 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 890 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 891 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 892 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 893 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 894 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 895 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 896 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 897 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 898 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 899 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 900 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 901 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 902 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 903 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 904 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 905 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 906 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 907 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 908 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 909 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 910 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 911 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 912 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 913 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 914 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 915 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 916 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 917 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 918 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 919 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 920 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 921 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 922 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 923 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 924 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 925 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 926 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 927 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 928 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 929 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 930 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 931 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 932 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 933 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 934 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 935 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 936 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 937 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 938 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 939 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 940 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 941 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 942 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 943 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 944 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 945 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 946 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 947 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 948 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 949 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 950 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 951 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 952 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 953 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 954 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 955 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 956 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 957 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 958 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 959 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 960 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 961 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 962 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 963 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 964 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 965 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 966 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 967 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 968 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 969 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 970 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 971 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 972 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 973 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 974 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 975 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 976 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 977 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 978 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 979 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 980 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 981 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 982 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 983 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 984 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 985 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 986 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 987 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 988 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 989 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 990 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 991 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 992 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 993 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 994 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 995 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 996 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 997 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 998 state: EX ====
#  pc:0022 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:0022 sbus2:fffe dbus:0020 addr:0110 din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 999 state: IF ====
#  pc:0020 ir:1100011111111110 treg1:0110 treg2:0110 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ** Note: $finish    : sim_risc16.sv(49)
#    Time: 40 us  Iteration: 0  Instance: /sim_risc16
# End time: 06:13:26 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
