Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd" in Library work.
Architecture behavioral of Entity clk25gen is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Entity <debounce_circuit> compiled.
Entity <debounce_circuit> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_controller.vhd" in Library work.
Architecture behavioral of Entity ov7670_controller is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Entity <vga_imagegenerator> compiled.
Entity <vga_imagegenerator> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Entity <vga_timing_synch> compiled.
Entity <vga_timing_synch> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clk25gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <structural>).
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 226: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 234: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 242: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 250: Instantiating black box module <frame_buffer>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clk25gen> in library <work> (Architecture <behavioral>).
Entity <clk25gen> analyzed. Unit <clk25gen> generated.

Analyzing Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing Entity <ov7670_controller> in library <work> (Architecture <behavioral>).
Entity <ov7670_controller> analyzed. Unit <ov7670_controller> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.

Analyzing Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing Entity <address_generator> in library <work> (Architecture <behavioral>).
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk25gen>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd".
    Found 1-bit register for signal <clk25>.
    Found 1-bit register for signal <clkbuf>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clk25gen> synthesized.


Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
WARNING:Xst:646 - Signal <d_latch<15:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_latch<9:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <row>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | pclk                      (rising_edge)        |
    | Clock enable       | row$and0000               (positive)           |
    | Reset              | latched_vsync             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit up counter for signal <address>.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 7-bit register for signal <href_last>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  35 D-type flip-flop(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found 15-bit up counter for signal <addr>.
    Found 16-bit comparator greatequal for signal <addr$cmp_ge0000> created at line 27.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <RGB_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
    Found 32-bit comparator greatequal for signal <activeArea1$cmp_ge0000> created at line 74.
    Found 32-bit comparator less for signal <activeArea1$cmp_lt0000> created at line 74.
    Found 32-bit comparator less for signal <activeArea1$cmp_lt0001> created at line 74.
    Found 32-bit comparator greatequal for signal <activeArea2$cmp_ge0000> created at line 75.
    Found 32-bit comparator less for signal <activeArea2$cmp_lt0000> created at line 75.
    Found 32-bit comparator greatequal for signal <activeArea3$cmp_ge0000> created at line 76.
    Found 32-bit comparator less for signal <activeArea3$cmp_lt0000> created at line 76.
    Found 32-bit comparator greatequal for signal <activeArea4$cmp_ge0000> created at line 77.
    Found 32-bit comparator less for signal <activeArea4$cmp_lt0000> created at line 77.
    Found 1-bit register for signal <h>.
    Found 32-bit comparator greatequal for signal <h$cmp_ge0000> created at line 56.
    Found 32-bit comparator lessequal for signal <h$cmp_le0000> created at line 56.
    Found 32-bit up counter for signal <hcnt>.
    Found 1-bit register for signal <v>.
    Found 32-bit comparator greatequal for signal <v$cmp_ge0000> created at line 66.
    Found 32-bit comparator lessequal for signal <v$cmp_le0000> created at line 66.
    Found 32-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred  13 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 56x16-bit ROM for signal <cmd_reg$mux0001> created at line 95.
    Found 16-bit register for signal <cmd_reg>.
    Found 32-bit comparator greater for signal <cmd_reg$cmp_gt0000> created at line 96.
    Found 32-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 4x1-bit ROM for signal <sioc$mux0003> created at line 84.
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit register for signal <data_sr>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <ov7670_controller>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_controller.vhd".
Unit <ov7670_controller> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 4x1-bit ROM                                           : 4
 56x16-bit ROM                                         : 4
# Counters                                             : 19
 15-bit up counter                                     : 8
 24-bit up counter                                     : 1
 32-bit up counter                                     : 6
 8-bit up counter                                      : 4
# Registers                                            : 53
 1-bit register                                        : 29
 16-bit register                                       : 8
 32-bit register                                       : 8
 7-bit register                                        : 4
 8-bit register                                        : 4
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 21
 16-bit comparator greatequal                          : 4
 32-bit comparator greatequal                          : 6
 32-bit comparator greater                             : 4
 32-bit comparator less                                : 5
 32-bit comparator lessequal                           : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_ov7670capt1/row/FSM> on signal <row[1:4]> with one-hot encoding.
Optimizing FSM <inst_ov7670capt2/row/FSM> on signal <row[1:4]> with one-hot encoding.
Optimizing FSM <inst_ov7670capt3/row/FSM> on signal <row[1:4]> with one-hot encoding.
Optimizing FSM <inst_ov7670capt4/row/FSM> on signal <row[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer2>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer3>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer4>.
INFO:Xst:2261 - The FF/Latch <clkbuf> in Unit <inst_clk25> is equivalent to the following FF/Latch, which will be removed : <clk25> 
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <latched_d_0> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_0> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_8> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_0> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_0> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_8> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_0> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_0> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_8> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_0> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_0> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_8> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt4>.

Synthesizing (advanced) Unit <ov7670_registers>.
INFO:Xst:3044 - The ROM <Mrom_cmd_reg_mux0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <cmd_reg>.
INFO:Xst:3225 - The RAM <Mrom_cmd_reg_mux0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <sequence>      |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cmd_reg>       |          |
    |     dorstA         | connected to signal <cmd_reg_cmp_gt0000> | high     |
    | reset value        | 1111111111111111                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ov7670_registers> synthesized (advanced).
WARNING:Xst:2677 - Node <latched_d_0> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_0> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_8> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <ov7670_capture>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 4
 56x16-bit single-port block RAM                       : 4
# ROMs                                                 : 4
 4x1-bit ROM                                           : 4
# Counters                                             : 19
 15-bit up counter                                     : 8
 24-bit up counter                                     : 1
 32-bit up counter                                     : 6
 8-bit up counter                                      : 4
# Registers                                            : 333
 Flip-Flops                                            : 333
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 21
 16-bit comparator greatequal                          : 4
 32-bit comparator greatequal                          : 6
 32-bit comparator greater                             : 4
 32-bit comparator less                                : 5
 32-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_LATCH_1> is equivalent to the following 2 FFs/Latches, which will be removed : <2> <0> 
INFO:Xst:2261 - The FF/Latch <6> in Unit <LPM_LATCH_1> is equivalent to the following FF/Latch, which will be removed : <3> 
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2697 - Unit <Top> : the RAMs <inst_ov7670contr4/Registers/Mrom_cmd_reg_mux0001>, <inst_ov7670contr3/Registers/Mrom_cmd_reg_mux0001> are packed into the single block RAM <inst_ov7670contr4/Registers/Mrom_cmd_reg_mux00011>
INFO:Xst:2697 - Unit <Top> : the RAMs <inst_ov7670contr2/Registers/Mrom_cmd_reg_mux0001>, <inst_ov7670contr1/Registers/Mrom_cmd_reg_mux0001> are packed into the single block RAM <inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011>

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <vga_imagegenerator> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <inst_clk25/clkbuf> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <inst_clk25/clk25> 
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 6.
Latch inst_imagegen/RGB_out_5 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <Top> :
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <inst_ov7670capt4/href_last_6> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <inst_ov7670capt3/href_last_6> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <inst_ov7670capt2/href_last_6> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <inst_ov7670capt1/href_last_6> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 712
 Flip-Flops                                            : 712

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 1924
#      GND                         : 5
#      INV                         : 77
#      LUT1                        : 372
#      LUT2                        : 230
#      LUT3                        : 109
#      LUT3_L                      : 1
#      LUT4                        : 199
#      LUT4_D                      : 16
#      LUT4_L                      : 8
#      MUXCY                       : 534
#      VCC                         : 5
#      XORCY                       : 368
# FlipFlops/Latches                : 730
#      FD                          : 4
#      FD_1                        : 16
#      FDE                         : 276
#      FDR                         : 96
#      FDRE                        : 324
#      FDS                         : 4
#      FDSE                        : 4
#      LDCP                        : 6
# RAMS                             : 18
#      RAMB16_S18_S18              : 2
#      RAMB16_S1_S1                : 12
#      RAMB16_S4_S4                : 4
# Clock Buffers                    : 6
#      BUFG                        : 1
#      BUFGP                       : 5
# IO Buffers                       : 57
#      IBUF                        : 19
#      OBUF                        : 34
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      547  out of   8672     6%  
 Number of Slice Flip Flops:            724  out of  17344     4%  
 Number of 4 input LUTs:               1012  out of  17344     5%  
 Number of IOs:                          86
 Number of bonded IOBs:                  62  out of    250    24%  
    IOB Flip Flops:                       6
 Number of BRAMs:                        18  out of     28    64%  
 Number of GCLKs:                         6  out of     24    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+---------------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)           | Load  |
----------------------------------------------+---------------------------------+-------+
inst_clk25/clkbuf                             | BUFG                            | 154   |
ov7670_pclk1                                  | BUFGP                           | 39    |
ov7670_pclk2                                  | BUFGP                           | 39    |
ov7670_pclk3                                  | BUFGP                           | 39    |
ov7670_pclk4                                  | BUFGP                           | 39    |
clk50                                         | BUFGP                           | 448   |
active4(inst_vgatiming/activeArea4_and00001:O)| NONE(*)(inst_imagegen/RGB_out_7)| 6     |
----------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                       | Buffer(FF name)              | Load  |
---------------------------------------------------------------------+------------------------------+-------+
anode_3_OBUF(XST_GND:G)                                              | NONE(inst_imagegen/RGB_out_5)| 3     |
inst_imagegen/RGB_out_0__and0001(inst_imagegen/RGB_out_0__and00011:O)| NONE(inst_imagegen/RGB_out_5)| 3     |
inst_imagegen/RGB_out_1__and0000(inst_imagegen/RGB_out_1__and00001:O)| NONE(inst_imagegen/RGB_out_1)| 1     |
inst_imagegen/RGB_out_1__and0001(inst_imagegen/RGB_out_1__and00011:O)| NONE(inst_imagegen/RGB_out_1)| 1     |
inst_imagegen/RGB_out_4__and0000(inst_imagegen/RGB_out_4__and00001:O)| NONE(inst_imagegen/RGB_out_4)| 1     |
inst_imagegen/RGB_out_4__and0001(inst_imagegen/RGB_out_4__and00011:O)| NONE(inst_imagegen/RGB_out_4)| 1     |
inst_imagegen/RGB_out_7__and0000(inst_imagegen/RGB_out_7__and00001:O)| NONE(inst_imagegen/RGB_out_7)| 1     |
inst_imagegen/RGB_out_7__and0001(inst_imagegen/RGB_out_7__and00011:O)| NONE(inst_imagegen/RGB_out_7)| 1     |
---------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.770ns (Maximum Frequency: 114.025MHz)
   Minimum input arrival time before clock: 4.611ns
   Maximum output required time after clock: 9.330ns
   Maximum combinational path delay: 6.376ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_clk25/clkbuf'
  Clock period: 8.770ns (frequency: 114.025MHz)
  Total number of paths / destination ports: 16029 / 586
-------------------------------------------------------------------------
Delay:               8.770ns (Levels of Logic = 13)
  Source:            inst_vgatiming/hcnt_6 (FF)
  Destination:       inst_addrgen3/addr_0 (FF)
  Source Clock:      inst_clk25/clkbuf rising
  Destination Clock: inst_clk25/clkbuf rising

  Data Path: inst_vgatiming/hcnt_6 to inst_addrgen3/addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  inst_vgatiming/hcnt_6 (inst_vgatiming/hcnt_6)
     LUT1:I0->O            1   0.704   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<0>_1_rt (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<0>_1_rt)
     MUXCY:S->O            1   0.464   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<0>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<0>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<1>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<1>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<2>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<2>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<3>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<3>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<4>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<4>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<5>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<5>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<6>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<6>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<7>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<7>2)
     MUXCY:CI->O           1   0.059   0.000  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<8>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<8>2)
     MUXCY:CI->O           3   0.459   0.566  inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<9>_1 (inst_vgatiming/Mcompar_activeArea1_cmp_ge0000_cy<9>2)
     LUT3:I2->O           25   0.704   1.295  inst_vgatiming/activeArea3_and00001 (active3)
     LUT3:I2->O           15   0.704   1.017  inst_addrgen3/addr_or00001 (inst_addrgen3/addr_or0000)
     FDRE:R                    0.911          inst_addrgen3/addr_0
    ----------------------------------------
    Total                      8.770ns (5.009ns logic, 3.761ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 7.870ns (frequency: 127.065MHz)
  Total number of paths / destination ports: 507 / 147
-------------------------------------------------------------------------
Delay:               3.935ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.591   0.712  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT4:I3->O           15   0.704   1.017  inst_ov7670capt1/address_or000063 (inst_ov7670capt1/address_or0000)
     FDRE:R                    0.911          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.935ns (2.206ns logic, 1.729ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk2'
  Clock period: 7.870ns (frequency: 127.065MHz)
  Total number of paths / destination ports: 507 / 147
-------------------------------------------------------------------------
Delay:               3.935ns (Levels of Logic = 1)
  Source:            inst_ov7670capt2/latched_vsync (FF)
  Destination:       inst_ov7670capt2/address_14 (FF)
  Source Clock:      ov7670_pclk2 falling
  Destination Clock: ov7670_pclk2 rising

  Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.591   0.712  inst_ov7670capt2/latched_vsync (inst_ov7670capt2/latched_vsync)
     LUT4:I3->O           15   0.704   1.017  inst_ov7670capt2/address_or000063 (inst_ov7670capt2/address_or0000)
     FDRE:R                    0.911          inst_ov7670capt2/address_0
    ----------------------------------------
    Total                      3.935ns (2.206ns logic, 1.729ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk3'
  Clock period: 7.870ns (frequency: 127.065MHz)
  Total number of paths / destination ports: 507 / 147
-------------------------------------------------------------------------
Delay:               3.935ns (Levels of Logic = 1)
  Source:            inst_ov7670capt3/latched_vsync (FF)
  Destination:       inst_ov7670capt3/address_14 (FF)
  Source Clock:      ov7670_pclk3 falling
  Destination Clock: ov7670_pclk3 rising

  Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.591   0.712  inst_ov7670capt3/latched_vsync (inst_ov7670capt3/latched_vsync)
     LUT4:I3->O           15   0.704   1.017  inst_ov7670capt3/address_or000063 (inst_ov7670capt3/address_or0000)
     FDRE:R                    0.911          inst_ov7670capt3/address_0
    ----------------------------------------
    Total                      3.935ns (2.206ns logic, 1.729ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk4'
  Clock period: 7.870ns (frequency: 127.065MHz)
  Total number of paths / destination ports: 507 / 147
-------------------------------------------------------------------------
Delay:               3.935ns (Levels of Logic = 1)
  Source:            inst_ov7670capt4/latched_vsync (FF)
  Destination:       inst_ov7670capt4/address_14 (FF)
  Source Clock:      ov7670_pclk4 falling
  Destination Clock: ov7670_pclk4 rising

  Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.591   0.712  inst_ov7670capt4/latched_vsync (inst_ov7670capt4/latched_vsync)
     LUT4:I3->O           15   0.704   1.017  inst_ov7670capt4/address_or000063 (inst_ov7670capt4/address_or0000)
     FDRE:R                    0.911          inst_ov7670capt4/address_0
    ----------------------------------------
    Total                      3.935ns (2.206ns logic, 1.729ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 8.583ns (frequency: 116.507MHz)
  Total number of paths / destination ports: 13701 / 1074
-------------------------------------------------------------------------
Delay:               8.583ns (Levels of Logic = 3)
  Source:            inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 (RAM)
  Destination:       inst_ov7670contr1/SCCB/busy_sr_31 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 to inst_ov7670contr1/SCCB/busy_sr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB0    2   2.800   0.622  inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 (inst_ov7670contr1/command<0>)
     LUT4:I0->O            1   0.704   0.595  inst_ov7670contr1/Registers/done_cmp_eq00004 (inst_ov7670contr1/Registers/done_cmp_eq00004)
     LUT4:I0->O            5   0.704   0.637  inst_ov7670contr1/Registers/done_cmp_eq000036 (led1_OBUF)
     LUT4:I3->O           31   0.704   1.262  inst_ov7670contr1/SCCB/busy_sr_not00031 (inst_ov7670contr1/SCCB/busy_sr_not0003)
     FDE:CE                    0.555          inst_ov7670contr1/SCCB/data_sr_1
    ----------------------------------------
    Total                      8.583ns (5.467ns logic, 3.116ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.611ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clk50 rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  pb_IBUF (pb_IBUF)
     LUT2:I1->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.611ns (2.833ns logic, 1.778ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href4 (PAD)
  Destination:       inst_ov7670capt4/latched_href (FF)
  Destination Clock: ov7670_pclk4 falling

  Data Path: ov7670_href4 to inst_ov7670capt4/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href4_IBUF (ov7670_href4_IBUF)
     FD_1:D                    0.308          inst_ov7670capt4/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href3 (PAD)
  Destination:       inst_ov7670capt3/latched_href (FF)
  Destination Clock: ov7670_pclk3 falling

  Data Path: ov7670_href3 to inst_ov7670capt3/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href3_IBUF (ov7670_href3_IBUF)
     FD_1:D                    0.308          inst_ov7670capt3/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href2 (PAD)
  Destination:       inst_ov7670capt2/latched_href (FF)
  Destination Clock: ov7670_pclk2 falling

  Data Path: ov7670_href2 to inst_ov7670capt2/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href2_IBUF (ov7670_href2_IBUF)
     FD_1:D                    0.308          inst_ov7670capt2/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href1 (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_href1 to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href1_IBUF (ov7670_href1_IBUF)
     FD_1:D                    0.308          inst_ov7670capt1/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 100 / 16
-------------------------------------------------------------------------
Offset:              9.330ns (Levels of Logic = 3)
  Source:            inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 (RAM)
  Destination:       led1 (PAD)
  Source Clock:      clk50 rising

  Data Path: inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB0    2   2.800   0.622  inst_ov7670contr2/Registers/Mrom_cmd_reg_mux00011 (inst_ov7670contr1/command<0>)
     LUT4:I0->O            1   0.704   0.595  inst_ov7670contr1/Registers/done_cmp_eq00004 (inst_ov7670contr1/Registers/done_cmp_eq00004)
     LUT4:I0->O            5   0.704   0.633  inst_ov7670contr1/Registers/done_cmp_eq000036 (led1_OBUF)
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      9.330ns (7.480ns logic, 1.850ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_clk25/clkbuf'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            inst_vgatiming/v (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      inst_clk25/clkbuf rising

  Data Path: inst_vgatiming/v to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  inst_vgatiming/v (inst_vgatiming/v)
     OBUF:I->O                 3.272          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'active4'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            inst_imagegen/RGB_out_7 (LATCH)
  Destination:       vga_rgb<7> (PAD)
  Source Clock:      active4 falling

  Data Path: inst_imagegen/RGB_out_7 to vga_rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.420  inst_imagegen/RGB_out_7 (inst_imagegen/RGB_out_7)
     OBUF:I->O                 3.272          vga_rgb_7_OBUF (vga_rgb<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               6.376ns (Levels of Logic = 3)
  Source:            sw (PAD)
  Destination:       ov7670_xclk1 (PAD)

  Data Path: sw to ov7670_xclk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  sw_IBUF (sw_IBUF)
     LUT3:I0->O            4   0.704   0.587  cc1 (cc)
     OBUF:I->O                 3.272          ov7670_xclk1_OBUF (ov7670_xclk1)
    ----------------------------------------
    Total                      6.376ns (5.194ns logic, 1.182ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.06 secs
 
--> 


Total memory usage is 548100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :   13 (   0 filtered)

