
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.11

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.09 source latency float_adder_pipereg_0to1_exp_b_4[3]$_SDFF_PP0_/CK ^
  -0.08 target latency float_adder_pipereg_1to2_mant_smaller_13[2]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
    13   16.09    0.02    0.04    0.08 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.02    0.00    0.08 ^ float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_/CK (DFF_X1)
     1    1.04    0.01    0.08    0.17 v float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_1to2_exp_larger_11[1] (net)
                  0.01    0.00    0.17 v _618_/A2 (AND2_X1)
     1    1.15    0.01    0.03    0.20 v _618_/ZN (AND2_X1)
                                         _049_ (net)
                  0.01    0.00    0.20 v float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_/D (DFF_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    13   16.43    0.02    0.04    0.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.09 ^ float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.00    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_1__f_clk/A (CLKBUF_X3)
    12   14.82    0.01    0.04    0.08 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
                                         clknet_3_1__leaf_clk (net)
                  0.01    0.00    0.08 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/CK (DFF_X1)
     2    6.91    0.02    0.10    0.19 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_22[0] (net)
                  0.02    0.00    0.19 ^ _735_/A (HA_X1)
     1    1.79    0.01    0.03    0.22 ^ _735_/CO (HA_X1)
                                         _380_ (net)
                  0.01    0.00    0.22 ^ _474_/A (INV_X1)
     2    4.62    0.01    0.01    0.23 v _474_/ZN (INV_X1)
                                         _353_ (net)
                  0.01    0.00    0.23 v _726_/CI (FA_X1)
     1    1.17    0.01    0.08    0.31 v _726_/S (FA_X1)
                                         _355_ (net)
                  0.01    0.00    0.31 v _431_/A2 (AND2_X1)
     1    3.03    0.01    0.04    0.35 v _431_/ZN (AND2_X1)
                                         _093_ (net)
                  0.01    0.00    0.35 v _433_/A (AOI21_X2)
     3    6.74    0.03    0.05    0.40 ^ _433_/ZN (AOI21_X2)
                                         _391_ (net)
                  0.03    0.00    0.40 ^ _484_/A2 (NAND2_X1)
     1    3.24    0.02    0.02    0.42 v _484_/ZN (NAND2_X1)
                                         _137_ (net)
                  0.02    0.00    0.42 v _487_/B2 (OAI221_X2)
     2    7.46    0.05    0.07    0.49 ^ _487_/ZN (OAI221_X2)
                                         _140_ (net)
                  0.05    0.00    0.49 ^ _488_/B (XOR2_X2)
     3    6.33    0.03    0.06    0.55 ^ _488_/Z (XOR2_X2)
                                         _141_ (net)
                  0.03    0.00    0.55 ^ _496_/A (AOI21_X2)
     2    4.84    0.01    0.02    0.57 v _496_/ZN (AOI21_X2)
                                         _426_ (net)
                  0.01    0.00    0.57 v _752_/A (HA_X1)
     2    2.49    0.01    0.03    0.60 v _752_/CO (HA_X1)
                                         _428_ (net)
                  0.01    0.00    0.60 v _668_/A1 (OR3_X1)
     1    1.51    0.01    0.06    0.66 v _668_/ZN (OR3_X1)
                                         _246_ (net)
                  0.01    0.00    0.66 v _669_/B2 (AOI21_X1)
     1    2.06    0.02    0.03    0.70 ^ _669_/ZN (AOI21_X1)
                                         _076_ (net)
                  0.02    0.00    0.70 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/D (DFF_X2)
                                  0.70   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.21    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.79 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    13   16.00    0.02    0.04    0.83 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.02    0.00    0.83 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    0.83   clock reconvergence pessimism
                         -0.03    0.80   library setup time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_1__f_clk/A (CLKBUF_X3)
    12   14.82    0.01    0.04    0.08 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
                                         clknet_3_1__leaf_clk (net)
                  0.01    0.00    0.08 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/CK (DFF_X1)
     2    6.91    0.02    0.10    0.19 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_22[0] (net)
                  0.02    0.00    0.19 ^ _735_/A (HA_X1)
     1    1.79    0.01    0.03    0.22 ^ _735_/CO (HA_X1)
                                         _380_ (net)
                  0.01    0.00    0.22 ^ _474_/A (INV_X1)
     2    4.62    0.01    0.01    0.23 v _474_/ZN (INV_X1)
                                         _353_ (net)
                  0.01    0.00    0.23 v _726_/CI (FA_X1)
     1    1.17    0.01    0.08    0.31 v _726_/S (FA_X1)
                                         _355_ (net)
                  0.01    0.00    0.31 v _431_/A2 (AND2_X1)
     1    3.03    0.01    0.04    0.35 v _431_/ZN (AND2_X1)
                                         _093_ (net)
                  0.01    0.00    0.35 v _433_/A (AOI21_X2)
     3    6.74    0.03    0.05    0.40 ^ _433_/ZN (AOI21_X2)
                                         _391_ (net)
                  0.03    0.00    0.40 ^ _484_/A2 (NAND2_X1)
     1    3.24    0.02    0.02    0.42 v _484_/ZN (NAND2_X1)
                                         _137_ (net)
                  0.02    0.00    0.42 v _487_/B2 (OAI221_X2)
     2    7.46    0.05    0.07    0.49 ^ _487_/ZN (OAI221_X2)
                                         _140_ (net)
                  0.05    0.00    0.49 ^ _488_/B (XOR2_X2)
     3    6.33    0.03    0.06    0.55 ^ _488_/Z (XOR2_X2)
                                         _141_ (net)
                  0.03    0.00    0.55 ^ _496_/A (AOI21_X2)
     2    4.84    0.01    0.02    0.57 v _496_/ZN (AOI21_X2)
                                         _426_ (net)
                  0.01    0.00    0.57 v _752_/A (HA_X1)
     2    2.49    0.01    0.03    0.60 v _752_/CO (HA_X1)
                                         _428_ (net)
                  0.01    0.00    0.60 v _668_/A1 (OR3_X1)
     1    1.51    0.01    0.06    0.66 v _668_/ZN (OR3_X1)
                                         _246_ (net)
                  0.01    0.00    0.66 v _669_/B2 (AOI21_X1)
     1    2.06    0.02    0.03    0.70 ^ _669_/ZN (AOI21_X1)
                                         _076_ (net)
                  0.02    0.00    0.70 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/D (DFF_X2)
                                  0.70   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.21    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.62    0.02    0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.79 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    13   16.00    0.02    0.04    0.83 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.02    0.00    0.83 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    0.83   clock reconvergence pessimism
                         -0.03    0.80   library setup time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1317531317472458

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6636

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.777334690093994

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7427

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/CK (DFF_X1)
   0.10    0.19 ^ float_adder_pipereg_2to3_aligned_mant_msb_22[0]$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.22 ^ _735_/CO (HA_X1)
   0.01    0.23 v _474_/ZN (INV_X1)
   0.08    0.31 v _726_/S (FA_X1)
   0.04    0.35 v _431_/ZN (AND2_X1)
   0.05    0.40 ^ _433_/ZN (AOI21_X2)
   0.02    0.42 v _484_/ZN (NAND2_X1)
   0.07    0.49 ^ _487_/ZN (OAI221_X2)
   0.06    0.55 ^ _488_/Z (XOR2_X2)
   0.02    0.57 v _496_/ZN (AOI21_X2)
   0.03    0.60 v _752_/CO (HA_X1)
   0.06    0.66 v _668_/ZN (OR3_X1)
   0.03    0.70 ^ _669_/ZN (AOI21_X1)
   0.00    0.70 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/D (DFF_X2)
           0.70   data arrival time

   0.75    0.75   clock clk (rise edge)
   0.00    0.75   clock source latency
   0.00    0.75 ^ clk (in)
   0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.83 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
   0.00    0.83 ^ float_adder_pipereg_3to4_lzc_36[2]$_SDFF_PP0_/CK (DFF_X2)
   0.00    0.83   clock reconvergence pessimism
  -0.03    0.80   library setup time
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.17 v float_adder_pipereg_1to2_exp_larger_11[1]$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.20 v _618_/ZN (AND2_X1)
   0.00    0.20 v float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_/D (DFF_X1)
           0.20   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_adder_pipereg_2to3_exp_larger_19[1]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.00    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6951

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.1067

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
15.350309

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.75e-04   3.70e-05   6.90e-06   8.19e-04  50.4%
Combinational          2.10e-04   1.89e-04   1.01e-05   4.09e-04  25.2%
Clock                  1.60e-04   2.36e-04   4.38e-07   3.96e-04  24.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-03   4.62e-04   1.74e-05   1.62e-03 100.0%
                          70.5%      28.4%       1.1%
