{"files":[{"patch":"@@ -4263,0 +4263,2 @@\n+  \/* this instructions calling sequence provides performance improvement on all tested devices;\n+     don't change it without re-verification *\/\n@@ -4267,2 +4269,2 @@\n-  \/\/ dst = 0 if NaN\n-  feq_s(t0, src, src);\n+  \/* dst = 0 if NaN *\/\n+  feq_s(t0, src, src); \/* replacing fclass with feq as performance optimization for SiFive *\/\n@@ -4272,2 +4274,2 @@\n-  \/\/ dst = (src + 0.5f) rounded down towards negative infinity\n-  fadd_s(ftmp, src, ftmp, RoundingMode::rdn);\n+  \/* dst = (src + 0.5f) rounded down towards negative infinity *\/\n+  fadd_s(ftmp, src, ftmp, RoundingMode::rdn); \/* RDN is required here otherwise some inputs produce incorrect results *\/\n@@ -4280,0 +4282,2 @@\n+  \/* this instructions calling sequence provides performance improvement on all tested devices;\n+     don't change it without re-verification *\/\n@@ -4284,2 +4288,2 @@\n-  \/\/ dst = 0 if NaN\n-  feq_d(t0, src, src);\n+  \/* dst = 0 if NaN *\/\n+  feq_d(t0, src, src); \/* replacing fclass with feq as performance optimization for SiFive *\/\n@@ -4290,1 +4294,1 @@\n-  fadd_d(ftmp, src, ftmp, RoundingMode::rdn);\n+  fadd_d(ftmp, src, ftmp, RoundingMode::rdn); \/* RDN is required here otherwise some inputs produce incorrect results *\/\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":11,"deletions":7,"binary":false,"changes":18,"status":"modified"}]}