
sistemas_reactivos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006620  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  080067f0  080067f0  000077f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f8  080068f8  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080068f8  080068f8  000078f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006900  08006900  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006900  08006900  00007900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006904  08006904  00007904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08006908  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004300  20000074  0800697c  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004374  0800697c  00008374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153a0  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000361f  00000000  00000000  0001d444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00020a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ee3  00000000  00000000  00021da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002519a  00000000  00000000  00022c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181b6  00000000  00000000  00047e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dadd4  00000000  00000000  0005ffdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013adaf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bc0  00000000  00000000  0013adf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001409b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080067d8 	.word	0x080067d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	080067d8 	.word	0x080067d8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationIdleHook>:
}
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4a07      	ldr	r2, [pc, #28]	@ (8000628 <vApplicationGetIdleTaskMemory+0x2c>)
 800060c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	4a06      	ldr	r2, [pc, #24]	@ (800062c <vApplicationGetIdleTaskMemory+0x30>)
 8000612:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2280      	movs	r2, #128	@ 0x80
 8000618:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	20000090 	.word	0x20000090
 800062c:	200000f4 	.word	0x200000f4

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000634:	f004 ff24 	bl	8005480 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 fb7e 	bl	8000d38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063c:	f000 f812 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f000 f8f4 	bl	800082c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000644:	f000 f8c8 	bl	80007d8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000648:	f000 f87a 	bl	8000740 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 800064c:	4804      	ldr	r0, [pc, #16]	@ (8000660 <main+0x30>)
 800064e:	f001 fcc7 	bl	8001fe0 <HAL_TIM_Base_Start_IT>

    /* add application, ... */
	app_init();
 8000652:	f004 fb37 	bl	8004cc4 <app_init>

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000656:	f002 fba7 	bl	8002da8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065a:	bf00      	nop
 800065c:	e7fd      	b.n	800065a <main+0x2a>
 800065e:	bf00      	nop
 8000660:	200002f4 	.word	0x200002f4

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	@ 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	2234      	movs	r2, #52	@ 0x34
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f005 f98f 	bl	8005996 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemClock_Config+0xd4>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	4a29      	ldr	r2, [pc, #164]	@ (8000738 <SystemClock_Config+0xd4>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	@ 0x40
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemClock_Config+0xd4>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a4:	2300      	movs	r3, #0
 80006a6:	603b      	str	r3, [r7, #0]
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <SystemClock_Config+0xd8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006b0:	4a22      	ldr	r2, [pc, #136]	@ (800073c <SystemClock_Config+0xd8>)
 80006b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b20      	ldr	r3, [pc, #128]	@ (800073c <SystemClock_Config+0xd8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006d8:	2310      	movs	r3, #16
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006dc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006e2:	2304      	movs	r3, #4
 80006e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f986 	bl	8001a04 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006fe:	f000 f967 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2102      	movs	r1, #2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fdf4 	bl	800130c <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800072a:	f000 f951 	bl	80009d0 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000754:	463b      	mov	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800075c:	4b1d      	ldr	r3, [pc, #116]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800075e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000762:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000764:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000766:	2201      	movs	r2, #1
 8000768:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076a:	4b1a      	ldr	r3, [pc, #104]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 42000-1;
 8000770:	4b18      	ldr	r3, [pc, #96]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000772:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000776:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077e:	4b15      	ldr	r3, [pc, #84]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000784:	4813      	ldr	r0, [pc, #76]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000786:	f001 fbdb 	bl	8001f40 <HAL_TIM_Base_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000790:	f000 f91e 	bl	80009d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000798:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	4619      	mov	r1, r3
 80007a0:	480c      	ldr	r0, [pc, #48]	@ (80007d4 <MX_TIM2_Init+0x94>)
 80007a2:	f001 fd7d 	bl	80022a0 <HAL_TIM_ConfigClockSource>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80007ac:	f000 f910 	bl	80009d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b0:	2300      	movs	r3, #0
 80007b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_TIM2_Init+0x94>)
 80007be:	f001 ff9f 	bl	8002700 <HAL_TIMEx_MasterConfigSynchronization>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007c8:	f000 f902 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	3718      	adds	r7, #24
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	200002f4 	.word	0x200002f4

080007d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <MX_USART2_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 8000810:	f002 f806 	bl	8002820 <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 f8d9 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2000033c 	.word	0x2000033c
 8000828:	40004400 	.word	0x40004400

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	4b43      	ldr	r3, [pc, #268]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a42      	ldr	r2, [pc, #264]	@ (8000954 <MX_GPIO_Init+0x128>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b40      	ldr	r3, [pc, #256]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	4b3c      	ldr	r3, [pc, #240]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a3b      	ldr	r2, [pc, #236]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b39      	ldr	r3, [pc, #228]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	4b35      	ldr	r3, [pc, #212]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a34      	ldr	r2, [pc, #208]	@ (8000954 <MX_GPIO_Init+0x128>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b32      	ldr	r3, [pc, #200]	@ (8000954 <MX_GPIO_Init+0x128>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b2e      	ldr	r3, [pc, #184]	@ (8000954 <MX_GPIO_Init+0x128>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a2d      	ldr	r2, [pc, #180]	@ (8000954 <MX_GPIO_Init+0x128>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000954 <MX_GPIO_Init+0x128>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|EXT_LED_1_Pin|EXT_LED_2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	21e0      	movs	r1, #224	@ 0xe0
 80008b6:	4828      	ldr	r0, [pc, #160]	@ (8000958 <MX_GPIO_Init+0x12c>)
 80008b8:	f000 fd0e 	bl	80012d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_LED_3_GPIO_Port, EXT_LED_3_Pin, GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	2140      	movs	r1, #64	@ 0x40
 80008c0:	4826      	ldr	r0, [pc, #152]	@ (800095c <MX_GPIO_Init+0x130>)
 80008c2:	f000 fd09 	bl	80012d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	4619      	mov	r1, r3
 80008dc:	4820      	ldr	r0, [pc, #128]	@ (8000960 <MX_GPIO_Init+0x134>)
 80008de:	f000 fb4f 	bl	8000f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin EXT_LED_1_Pin EXT_LED_2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|EXT_LED_1_Pin|EXT_LED_2_Pin;
 80008e2:	23e0      	movs	r3, #224	@ 0xe0
 80008e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4817      	ldr	r0, [pc, #92]	@ (8000958 <MX_GPIO_Init+0x12c>)
 80008fa:	f000 fb41 	bl	8000f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_BTN_1_Pin */
  GPIO_InitStruct.Pin = EXT_BTN_1_Pin;
 80008fe:	2380      	movs	r3, #128	@ 0x80
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000902:	2300      	movs	r3, #0
 8000904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EXT_BTN_1_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4813      	ldr	r0, [pc, #76]	@ (8000960 <MX_GPIO_Init+0x134>)
 8000912:	f000 fb35 	bl	8000f80 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_BTN_3_Pin EXT_BTN_2_Pin */
  GPIO_InitStruct.Pin = EXT_BTN_3_Pin|EXT_BTN_2_Pin;
 8000916:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800091c:	2300      	movs	r3, #0
 800091e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	4619      	mov	r1, r3
 800092a:	480b      	ldr	r0, [pc, #44]	@ (8000958 <MX_GPIO_Init+0x12c>)
 800092c:	f000 fb28 	bl	8000f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_LED_3_Pin */
  GPIO_InitStruct.Pin = EXT_LED_3_Pin;
 8000930:	2340      	movs	r3, #64	@ 0x40
 8000932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000934:	2301      	movs	r3, #1
 8000936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2300      	movs	r3, #0
 800093e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXT_LED_3_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4619      	mov	r1, r3
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_GPIO_Init+0x130>)
 8000948:	f000 fb1a 	bl	8000f80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800094c:	bf00      	nop
 800094e:	3728      	adds	r7, #40	@ 0x28
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40023800 	.word	0x40023800
 8000958:	40020000 	.word	0x40020000
 800095c:	40020400 	.word	0x40020400
 8000960:	40020800 	.word	0x40020800

08000964 <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 4 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
void configureTimerForRunTimeStats(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
    ulHighFrequencyTimerTicks = 0;
 8000968:	4b03      	ldr	r3, [pc, #12]	@ (8000978 <configureTimerForRunTimeStats+0x14>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	20000384 	.word	0x20000384

0800097c <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000980:	4b03      	ldr	r3, [pc, #12]	@ (8000990 <getRunTimeCounterValue+0x14>)
 8000982:	681b      	ldr	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20000384 	.word	0x20000384

08000994 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a09      	ldr	r2, [pc, #36]	@ (80009c8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d101      	bne.n	80009aa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009a6:	f000 f9e9 	bl	8000d7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009b2:	d104      	bne.n	80009be <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	4a04      	ldr	r2, [pc, #16]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80009bc:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 1 */
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40010000 	.word	0x40010000
 80009cc:	20000384 	.word	0x20000384

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <Error_Handler+0x8>

080009dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <HAL_MspInit+0x54>)
 80009e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ea:	4a11      	ldr	r2, [pc, #68]	@ (8000a30 <HAL_MspInit+0x54>)
 80009ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80009f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <HAL_MspInit+0x54>)
 80009f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	603b      	str	r3, [r7, #0]
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <HAL_MspInit+0x54>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a06:	4a0a      	ldr	r2, [pc, #40]	@ (8000a30 <HAL_MspInit+0x54>)
 8000a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a0e:	4b08      	ldr	r3, [pc, #32]	@ (8000a30 <HAL_MspInit+0x54>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	210f      	movs	r1, #15
 8000a1e:	f06f 0001 	mvn.w	r0, #1
 8000a22:	f000 fa83 	bl	8000f2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800

08000a34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a44:	d115      	bne.n	8000a72 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <HAL_TIM_Base_MspInit+0x48>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a7c <HAL_TIM_Base_MspInit+0x48>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <HAL_TIM_Base_MspInit+0x48>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2105      	movs	r1, #5
 8000a66:	201c      	movs	r0, #28
 8000a68:	f000 fa60 	bl	8000f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a6c:	201c      	movs	r0, #28
 8000a6e:	f000 fa79 	bl	8000f64 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800

08000a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08a      	sub	sp, #40	@ 0x28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 0314 	add.w	r3, r7, #20
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a19      	ldr	r2, [pc, #100]	@ (8000b04 <HAL_UART_MspInit+0x84>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d12b      	bne.n	8000afa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ada:	230c      	movs	r3, #12
 8000adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aea:	2307      	movs	r3, #7
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	4805      	ldr	r0, [pc, #20]	@ (8000b0c <HAL_UART_MspInit+0x8c>)
 8000af6:	f000 fa43 	bl	8000f80 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000afa:	bf00      	nop
 8000afc:	3728      	adds	r7, #40	@ 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40004400 	.word	0x40004400
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020000 	.word	0x40020000

08000b10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08c      	sub	sp, #48	@ 0x30
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	4b2e      	ldr	r3, [pc, #184]	@ (8000be0 <HAL_InitTick+0xd0>)
 8000b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b28:	4a2d      	ldr	r2, [pc, #180]	@ (8000be0 <HAL_InitTick+0xd0>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b30:	4b2b      	ldr	r3, [pc, #172]	@ (8000be0 <HAL_InitTick+0xd0>)
 8000b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b3c:	f107 020c 	add.w	r2, r7, #12
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	4611      	mov	r1, r2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fcfa 	bl	8001540 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b4c:	f000 fce4 	bl	8001518 <HAL_RCC_GetPCLK2Freq>
 8000b50:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b54:	4a23      	ldr	r2, [pc, #140]	@ (8000be4 <HAL_InitTick+0xd4>)
 8000b56:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5a:	0c9b      	lsrs	r3, r3, #18
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b60:	4b21      	ldr	r3, [pc, #132]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b62:	4a22      	ldr	r2, [pc, #136]	@ (8000bec <HAL_InitTick+0xdc>)
 8000b64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b66:	4b20      	ldr	r3, [pc, #128]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b72:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b74:	4b1c      	ldr	r3, [pc, #112]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b80:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b86:	4818      	ldr	r0, [pc, #96]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b88:	f001 f9da 	bl	8001f40 <HAL_TIM_Base_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d11b      	bne.n	8000bd2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b9a:	4813      	ldr	r0, [pc, #76]	@ (8000be8 <HAL_InitTick+0xd8>)
 8000b9c:	f001 fa20 	bl	8001fe0 <HAL_TIM_Base_Start_IT>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ba6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d111      	bne.n	8000bd2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000bae:	2019      	movs	r0, #25
 8000bb0:	f000 f9d8 	bl	8000f64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b0f      	cmp	r3, #15
 8000bb8:	d808      	bhi.n	8000bcc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	6879      	ldr	r1, [r7, #4]
 8000bbe:	2019      	movs	r0, #25
 8000bc0:	f000 f9b4 	bl	8000f2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc4:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <HAL_InitTick+0xe0>)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	e002      	b.n	8000bd2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3730      	adds	r7, #48	@ 0x30
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800
 8000be4:	431bde83 	.word	0x431bde83
 8000be8:	20000388 	.word	0x20000388
 8000bec:	40010000 	.word	0x40010000
 8000bf0:	20000004 	.word	0x20000004

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <NMI_Handler+0x4>

08000bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <HardFault_Handler+0x4>

08000c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <MemManage_Handler+0x4>

08000c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
	...

08000c2c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c30:	4802      	ldr	r0, [pc, #8]	@ (8000c3c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c32:	f001 fa45 	bl	80020c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000388 	.word	0x20000388

08000c40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c44:	4802      	ldr	r0, [pc, #8]	@ (8000c50 <TIM2_IRQHandler+0x10>)
 8000c46:	f001 fa3b 	bl	80020c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200002f4 	.word	0x200002f4

08000c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c5c:	4a14      	ldr	r2, [pc, #80]	@ (8000cb0 <_sbrk+0x5c>)
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <_sbrk+0x60>)
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c68:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d102      	bne.n	8000c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c70:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <_sbrk+0x64>)
 8000c72:	4a12      	ldr	r2, [pc, #72]	@ (8000cbc <_sbrk+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c76:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d207      	bcs.n	8000c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c84:	f004 fed6 	bl	8005a34 <__errno>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c92:	e009      	b.n	8000ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c94:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9a:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <_sbrk+0x64>)
 8000ca4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3718      	adds	r7, #24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20020000 	.word	0x20020000
 8000cb4:	00000400 	.word	0x00000400
 8000cb8:	200003d0 	.word	0x200003d0
 8000cbc:	20004378 	.word	0x20004378

08000cc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc4:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <SystemInit+0x20>)
 8000cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cca:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <SystemInit+0x20>)
 8000ccc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ce4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ce8:	f7ff ffea 	bl	8000cc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cec:	480c      	ldr	r0, [pc, #48]	@ (8000d20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cee:	490d      	ldr	r1, [pc, #52]	@ (8000d24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf4:	e002      	b.n	8000cfc <LoopCopyDataInit>

08000cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cfa:	3304      	adds	r3, #4

08000cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d00:	d3f9      	bcc.n	8000cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d02:	4a0a      	ldr	r2, [pc, #40]	@ (8000d2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d04:	4c0a      	ldr	r4, [pc, #40]	@ (8000d30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d08:	e001      	b.n	8000d0e <LoopFillZerobss>

08000d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d0c:	3204      	adds	r2, #4

08000d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d10:	d3fb      	bcc.n	8000d0a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d12:	f004 fe95 	bl	8005a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d16:	f7ff fc8b 	bl	8000630 <main>
  bx  lr    
 8000d1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d24:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d28:	08006908 	.word	0x08006908
  ldr r2, =_sbss
 8000d2c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d30:	20004374 	.word	0x20004374

08000d34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d34:	e7fe      	b.n	8000d34 <ADC_IRQHandler>
	...

08000d38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <HAL_Init+0x40>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a0d      	ldr	r2, [pc, #52]	@ (8000d78 <HAL_Init+0x40>)
 8000d42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d48:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <HAL_Init+0x40>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <HAL_Init+0x40>)
 8000d4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d54:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <HAL_Init+0x40>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a07      	ldr	r2, [pc, #28]	@ (8000d78 <HAL_Init+0x40>)
 8000d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d60:	2003      	movs	r0, #3
 8000d62:	f000 f8d8 	bl	8000f16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d66:	200f      	movs	r0, #15
 8000d68:	f7ff fed2 	bl	8000b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6c:	f7ff fe36 	bl	80009dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40023c00 	.word	0x40023c00

08000d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <HAL_IncTick+0x20>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	461a      	mov	r2, r3
 8000d86:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <HAL_IncTick+0x24>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <HAL_IncTick+0x24>)
 8000d8e:	6013      	str	r3, [r2, #0]
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000008 	.word	0x20000008
 8000da0:	200003d4 	.word	0x200003d4

08000da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return uwTick;
 8000da8:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <HAL_GetTick+0x14>)
 8000daa:	681b      	ldr	r3, [r3, #0]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	200003d4 	.word	0x200003d4

08000dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dee:	4a04      	ldr	r2, [pc, #16]	@ (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	60d3      	str	r3, [r2, #12]
}
 8000df4:	bf00      	nop
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4907      	ldr	r1, [pc, #28]	@ (8000e58 <__NVIC_EnableIRQ+0x38>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100

08000e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	6039      	str	r1, [r7, #0]
 8000e66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	db0a      	blt.n	8000e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <__NVIC_SetPriority+0x4c>)
 8000e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7a:	0112      	lsls	r2, r2, #4
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	440b      	add	r3, r1
 8000e80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e84:	e00a      	b.n	8000e9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	4908      	ldr	r1, [pc, #32]	@ (8000eac <__NVIC_SetPriority+0x50>)
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	f003 030f 	and.w	r3, r3, #15
 8000e92:	3b04      	subs	r3, #4
 8000e94:	0112      	lsls	r2, r2, #4
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	440b      	add	r3, r1
 8000e9a:	761a      	strb	r2, [r3, #24]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000e100 	.word	0xe000e100
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	@ 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f1c3 0307 	rsb	r3, r3, #7
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	bf28      	it	cs
 8000ece:	2304      	movcs	r3, #4
 8000ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	2b06      	cmp	r3, #6
 8000ed8:	d902      	bls.n	8000ee0 <NVIC_EncodePriority+0x30>
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	3b03      	subs	r3, #3
 8000ede:	e000      	b.n	8000ee2 <NVIC_EncodePriority+0x32>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43da      	mvns	r2, r3
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef8:	f04f 31ff 	mov.w	r1, #4294967295
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	fa01 f303 	lsl.w	r3, r1, r3
 8000f02:	43d9      	mvns	r1, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f08:	4313      	orrs	r3, r2
         );
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3724      	adds	r7, #36	@ 0x24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ff4c 	bl	8000dbc <__NVIC_SetPriorityGrouping>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
 8000f38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f3e:	f7ff ff61 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8000f42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	68b9      	ldr	r1, [r7, #8]
 8000f48:	6978      	ldr	r0, [r7, #20]
 8000f4a:	f7ff ffb1 	bl	8000eb0 <NVIC_EncodePriority>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff ff80 	bl	8000e5c <__NVIC_SetPriority>
}
 8000f5c:	bf00      	nop
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff ff54 	bl	8000e20 <__NVIC_EnableIRQ>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b089      	sub	sp, #36	@ 0x24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	e165      	b.n	8001268 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	f040 8154 	bne.w	8001262 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 0303 	and.w	r3, r3, #3
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d005      	beq.n	8000fd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d130      	bne.n	8001034 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	2203      	movs	r2, #3
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001008:	2201      	movs	r2, #1
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	091b      	lsrs	r3, r3, #4
 800101e:	f003 0201 	and.w	r2, r3, #1
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b03      	cmp	r3, #3
 800103e:	d017      	beq.n	8001070 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	2203      	movs	r2, #3
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4013      	ands	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	4313      	orrs	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f003 0303 	and.w	r3, r3, #3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d123      	bne.n	80010c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	08da      	lsrs	r2, r3, #3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3208      	adds	r2, #8
 8001084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001088:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	f003 0307 	and.w	r3, r3, #7
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	220f      	movs	r2, #15
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	691a      	ldr	r2, [r3, #16]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	08da      	lsrs	r2, r3, #3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3208      	adds	r2, #8
 80010be:	69b9      	ldr	r1, [r7, #24]
 80010c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	2203      	movs	r2, #3
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4013      	ands	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 0203 	and.w	r2, r3, #3
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001100:	2b00      	cmp	r3, #0
 8001102:	f000 80ae 	beq.w	8001262 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	4b5d      	ldr	r3, [pc, #372]	@ (8001280 <HAL_GPIO_Init+0x300>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110e:	4a5c      	ldr	r2, [pc, #368]	@ (8001280 <HAL_GPIO_Init+0x300>)
 8001110:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001114:	6453      	str	r3, [r2, #68]	@ 0x44
 8001116:	4b5a      	ldr	r3, [pc, #360]	@ (8001280 <HAL_GPIO_Init+0x300>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001122:	4a58      	ldr	r2, [pc, #352]	@ (8001284 <HAL_GPIO_Init+0x304>)
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	089b      	lsrs	r3, r3, #2
 8001128:	3302      	adds	r3, #2
 800112a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f003 0303 	and.w	r3, r3, #3
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4013      	ands	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4f      	ldr	r2, [pc, #316]	@ (8001288 <HAL_GPIO_Init+0x308>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d025      	beq.n	800119a <HAL_GPIO_Init+0x21a>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4e      	ldr	r2, [pc, #312]	@ (800128c <HAL_GPIO_Init+0x30c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d01f      	beq.n	8001196 <HAL_GPIO_Init+0x216>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4d      	ldr	r2, [pc, #308]	@ (8001290 <HAL_GPIO_Init+0x310>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d019      	beq.n	8001192 <HAL_GPIO_Init+0x212>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4c      	ldr	r2, [pc, #304]	@ (8001294 <HAL_GPIO_Init+0x314>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d013      	beq.n	800118e <HAL_GPIO_Init+0x20e>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a4b      	ldr	r2, [pc, #300]	@ (8001298 <HAL_GPIO_Init+0x318>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d00d      	beq.n	800118a <HAL_GPIO_Init+0x20a>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a4a      	ldr	r2, [pc, #296]	@ (800129c <HAL_GPIO_Init+0x31c>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d007      	beq.n	8001186 <HAL_GPIO_Init+0x206>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a49      	ldr	r2, [pc, #292]	@ (80012a0 <HAL_GPIO_Init+0x320>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d101      	bne.n	8001182 <HAL_GPIO_Init+0x202>
 800117e:	2306      	movs	r3, #6
 8001180:	e00c      	b.n	800119c <HAL_GPIO_Init+0x21c>
 8001182:	2307      	movs	r3, #7
 8001184:	e00a      	b.n	800119c <HAL_GPIO_Init+0x21c>
 8001186:	2305      	movs	r3, #5
 8001188:	e008      	b.n	800119c <HAL_GPIO_Init+0x21c>
 800118a:	2304      	movs	r3, #4
 800118c:	e006      	b.n	800119c <HAL_GPIO_Init+0x21c>
 800118e:	2303      	movs	r3, #3
 8001190:	e004      	b.n	800119c <HAL_GPIO_Init+0x21c>
 8001192:	2302      	movs	r3, #2
 8001194:	e002      	b.n	800119c <HAL_GPIO_Init+0x21c>
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <HAL_GPIO_Init+0x21c>
 800119a:	2300      	movs	r3, #0
 800119c:	69fa      	ldr	r2, [r7, #28]
 800119e:	f002 0203 	and.w	r2, r2, #3
 80011a2:	0092      	lsls	r2, r2, #2
 80011a4:	4093      	lsls	r3, r2
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011ac:	4935      	ldr	r1, [pc, #212]	@ (8001284 <HAL_GPIO_Init+0x304>)
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	3302      	adds	r3, #2
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ba:	4b3a      	ldr	r3, [pc, #232]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d003      	beq.n	80011de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011de:	4a31      	ldr	r2, [pc, #196]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011e4:	4b2f      	ldr	r3, [pc, #188]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001208:	4a26      	ldr	r2, [pc, #152]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800120e:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	43db      	mvns	r3, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4013      	ands	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001232:	4a1c      	ldr	r2, [pc, #112]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001238:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	43db      	mvns	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4013      	ands	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d003      	beq.n	800125c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4313      	orrs	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800125c:	4a11      	ldr	r2, [pc, #68]	@ (80012a4 <HAL_GPIO_Init+0x324>)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3301      	adds	r3, #1
 8001266:	61fb      	str	r3, [r7, #28]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	2b0f      	cmp	r3, #15
 800126c:	f67f ae96 	bls.w	8000f9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3724      	adds	r7, #36	@ 0x24
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40013800 	.word	0x40013800
 8001288:	40020000 	.word	0x40020000
 800128c:	40020400 	.word	0x40020400
 8001290:	40020800 	.word	0x40020800
 8001294:	40020c00 	.word	0x40020c00
 8001298:	40021000 	.word	0x40021000
 800129c:	40021400 	.word	0x40021400
 80012a0:	40021800 	.word	0x40021800
 80012a4:	40013c00 	.word	0x40013c00

080012a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691a      	ldr	r2, [r3, #16]
 80012b8:	887b      	ldrh	r3, [r7, #2]
 80012ba:	4013      	ands	r3, r2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012c0:	2301      	movs	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e001      	b.n	80012ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	807b      	strh	r3, [r7, #2]
 80012e4:	4613      	mov	r3, r2
 80012e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e8:	787b      	ldrb	r3, [r7, #1]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ee:	887a      	ldrh	r2, [r7, #2]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012f4:	e003      	b.n	80012fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	041a      	lsls	r2, r3, #16
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	619a      	str	r2, [r3, #24]
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e0cc      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001320:	4b68      	ldr	r3, [pc, #416]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 030f 	and.w	r3, r3, #15
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	429a      	cmp	r2, r3
 800132c:	d90c      	bls.n	8001348 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132e:	4b65      	ldr	r3, [pc, #404]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001330:	683a      	ldr	r2, [r7, #0]
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001336:	4b63      	ldr	r3, [pc, #396]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 030f 	and.w	r3, r3, #15
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d001      	beq.n	8001348 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e0b8      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d020      	beq.n	8001396 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001360:	4b59      	ldr	r3, [pc, #356]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	4a58      	ldr	r2, [pc, #352]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001366:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800136a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001378:	4b53      	ldr	r3, [pc, #332]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	4a52      	ldr	r2, [pc, #328]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001382:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001384:	4b50      	ldr	r3, [pc, #320]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	494d      	ldr	r1, [pc, #308]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001392:	4313      	orrs	r3, r2
 8001394:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d044      	beq.n	800142c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d107      	bne.n	80013ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	4b47      	ldr	r3, [pc, #284]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d119      	bne.n	80013ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e07f      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d003      	beq.n	80013ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013c6:	2b03      	cmp	r3, #3
 80013c8:	d107      	bne.n	80013da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ca:	4b3f      	ldr	r3, [pc, #252]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d109      	bne.n	80013ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e06f      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013da:	4b3b      	ldr	r3, [pc, #236]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e067      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ea:	4b37      	ldr	r3, [pc, #220]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f023 0203 	bic.w	r2, r3, #3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	4934      	ldr	r1, [pc, #208]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013fc:	f7ff fcd2 	bl	8000da4 <HAL_GetTick>
 8001400:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001402:	e00a      	b.n	800141a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001404:	f7ff fcce 	bl	8000da4 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001412:	4293      	cmp	r3, r2
 8001414:	d901      	bls.n	800141a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e04f      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800141a:	4b2b      	ldr	r3, [pc, #172]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 020c 	and.w	r2, r3, #12
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	429a      	cmp	r2, r3
 800142a:	d1eb      	bne.n	8001404 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800142c:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 030f 	and.w	r3, r3, #15
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d20c      	bcs.n	8001454 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143a:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 030f 	and.w	r3, r3, #15
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d001      	beq.n	8001454 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e032      	b.n	80014ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d008      	beq.n	8001472 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001460:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	4916      	ldr	r1, [pc, #88]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800146e:	4313      	orrs	r3, r2
 8001470:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	2b00      	cmp	r3, #0
 800147c:	d009      	beq.n	8001492 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800147e:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	490e      	ldr	r1, [pc, #56]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	4313      	orrs	r3, r2
 8001490:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001492:	f000 f887 	bl	80015a4 <HAL_RCC_GetSysClockFreq>
 8001496:	4602      	mov	r2, r0
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <HAL_RCC_ClockConfig+0x1bc>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	091b      	lsrs	r3, r3, #4
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	490a      	ldr	r1, [pc, #40]	@ (80014cc <HAL_RCC_ClockConfig+0x1c0>)
 80014a4:	5ccb      	ldrb	r3, [r1, r3]
 80014a6:	fa22 f303 	lsr.w	r3, r2, r3
 80014aa:	4a09      	ldr	r2, [pc, #36]	@ (80014d0 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <HAL_RCC_ClockConfig+0x1c8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fb2c 	bl	8000b10 <HAL_InitTick>

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023c00 	.word	0x40023c00
 80014c8:	40023800 	.word	0x40023800
 80014cc:	0800688c 	.word	0x0800688c
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000004 	.word	0x20000004

080014d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014dc:	4b03      	ldr	r3, [pc, #12]	@ (80014ec <HAL_RCC_GetHCLKFreq+0x14>)
 80014de:	681b      	ldr	r3, [r3, #0]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000000 	.word	0x20000000

080014f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f4:	f7ff fff0 	bl	80014d8 <HAL_RCC_GetHCLKFreq>
 80014f8:	4602      	mov	r2, r0
 80014fa:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	0a9b      	lsrs	r3, r3, #10
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	4903      	ldr	r1, [pc, #12]	@ (8001514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001506:	5ccb      	ldrb	r3, [r1, r3]
 8001508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800150c:	4618      	mov	r0, r3
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40023800 	.word	0x40023800
 8001514:	0800689c 	.word	0x0800689c

08001518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800151c:	f7ff ffdc 	bl	80014d8 <HAL_RCC_GetHCLKFreq>
 8001520:	4602      	mov	r2, r0
 8001522:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	0b5b      	lsrs	r3, r3, #13
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	4903      	ldr	r1, [pc, #12]	@ (800153c <HAL_RCC_GetPCLK2Freq+0x24>)
 800152e:	5ccb      	ldrb	r3, [r1, r3]
 8001530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001534:	4618      	mov	r0, r3
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40023800 	.word	0x40023800
 800153c:	0800689c 	.word	0x0800689c

08001540 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	220f      	movs	r2, #15
 800154e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_RCC_GetClockConfig+0x5c>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 0203 	and.w	r2, r3, #3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_RCC_GetClockConfig+0x5c>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_RCC_GetClockConfig+0x5c>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_RCC_GetClockConfig+0x5c>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	08db      	lsrs	r3, r3, #3
 800157a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <HAL_RCC_GetClockConfig+0x60>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 020f 	and.w	r2, r3, #15
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	601a      	str	r2, [r3, #0]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800
 80015a0:	40023c00 	.word	0x40023c00

080015a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a8:	b0ae      	sub	sp, #184	@ 0xb8
 80015aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80015be:	2300      	movs	r3, #0
 80015c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015ca:	4bcb      	ldr	r3, [pc, #812]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b0c      	cmp	r3, #12
 80015d4:	f200 8206 	bhi.w	80019e4 <HAL_RCC_GetSysClockFreq+0x440>
 80015d8:	a201      	add	r2, pc, #4	@ (adr r2, 80015e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80015da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015de:	bf00      	nop
 80015e0:	08001615 	.word	0x08001615
 80015e4:	080019e5 	.word	0x080019e5
 80015e8:	080019e5 	.word	0x080019e5
 80015ec:	080019e5 	.word	0x080019e5
 80015f0:	0800161d 	.word	0x0800161d
 80015f4:	080019e5 	.word	0x080019e5
 80015f8:	080019e5 	.word	0x080019e5
 80015fc:	080019e5 	.word	0x080019e5
 8001600:	08001625 	.word	0x08001625
 8001604:	080019e5 	.word	0x080019e5
 8001608:	080019e5 	.word	0x080019e5
 800160c:	080019e5 	.word	0x080019e5
 8001610:	08001815 	.word	0x08001815
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001614:	4bb9      	ldr	r3, [pc, #740]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x358>)
 8001616:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800161a:	e1e7      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800161c:	4bb8      	ldr	r3, [pc, #736]	@ (8001900 <HAL_RCC_GetSysClockFreq+0x35c>)
 800161e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001622:	e1e3      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001624:	4bb4      	ldr	r3, [pc, #720]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800162c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001630:	4bb1      	ldr	r3, [pc, #708]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d071      	beq.n	8001720 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800163c:	4bae      	ldr	r3, [pc, #696]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	099b      	lsrs	r3, r3, #6
 8001642:	2200      	movs	r2, #0
 8001644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001648:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800164c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001654:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001658:	2300      	movs	r3, #0
 800165a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800165e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001662:	4622      	mov	r2, r4
 8001664:	462b      	mov	r3, r5
 8001666:	f04f 0000 	mov.w	r0, #0
 800166a:	f04f 0100 	mov.w	r1, #0
 800166e:	0159      	lsls	r1, r3, #5
 8001670:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001674:	0150      	lsls	r0, r2, #5
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4621      	mov	r1, r4
 800167c:	1a51      	subs	r1, r2, r1
 800167e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001680:	4629      	mov	r1, r5
 8001682:	eb63 0301 	sbc.w	r3, r3, r1
 8001686:	647b      	str	r3, [r7, #68]	@ 0x44
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001694:	4649      	mov	r1, r9
 8001696:	018b      	lsls	r3, r1, #6
 8001698:	4641      	mov	r1, r8
 800169a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800169e:	4641      	mov	r1, r8
 80016a0:	018a      	lsls	r2, r1, #6
 80016a2:	4641      	mov	r1, r8
 80016a4:	1a51      	subs	r1, r2, r1
 80016a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80016a8:	4649      	mov	r1, r9
 80016aa:	eb63 0301 	sbc.w	r3, r3, r1
 80016ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80016bc:	4649      	mov	r1, r9
 80016be:	00cb      	lsls	r3, r1, #3
 80016c0:	4641      	mov	r1, r8
 80016c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016c6:	4641      	mov	r1, r8
 80016c8:	00ca      	lsls	r2, r1, #3
 80016ca:	4610      	mov	r0, r2
 80016cc:	4619      	mov	r1, r3
 80016ce:	4603      	mov	r3, r0
 80016d0:	4622      	mov	r2, r4
 80016d2:	189b      	adds	r3, r3, r2
 80016d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80016d6:	462b      	mov	r3, r5
 80016d8:	460a      	mov	r2, r1
 80016da:	eb42 0303 	adc.w	r3, r2, r3
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016ec:	4629      	mov	r1, r5
 80016ee:	024b      	lsls	r3, r1, #9
 80016f0:	4621      	mov	r1, r4
 80016f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016f6:	4621      	mov	r1, r4
 80016f8:	024a      	lsls	r2, r1, #9
 80016fa:	4610      	mov	r0, r2
 80016fc:	4619      	mov	r1, r3
 80016fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001702:	2200      	movs	r2, #0
 8001704:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001708:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800170c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001710:	f7fe fdd6 	bl	80002c0 <__aeabi_uldivmod>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	4613      	mov	r3, r2
 800171a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800171e:	e067      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001720:	4b75      	ldr	r3, [pc, #468]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	099b      	lsrs	r3, r3, #6
 8001726:	2200      	movs	r2, #0
 8001728:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800172c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001730:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001738:	67bb      	str	r3, [r7, #120]	@ 0x78
 800173a:	2300      	movs	r3, #0
 800173c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800173e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001742:	4622      	mov	r2, r4
 8001744:	462b      	mov	r3, r5
 8001746:	f04f 0000 	mov.w	r0, #0
 800174a:	f04f 0100 	mov.w	r1, #0
 800174e:	0159      	lsls	r1, r3, #5
 8001750:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001754:	0150      	lsls	r0, r2, #5
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4621      	mov	r1, r4
 800175c:	1a51      	subs	r1, r2, r1
 800175e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001760:	4629      	mov	r1, r5
 8001762:	eb63 0301 	sbc.w	r3, r3, r1
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001774:	4649      	mov	r1, r9
 8001776:	018b      	lsls	r3, r1, #6
 8001778:	4641      	mov	r1, r8
 800177a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800177e:	4641      	mov	r1, r8
 8001780:	018a      	lsls	r2, r1, #6
 8001782:	4641      	mov	r1, r8
 8001784:	ebb2 0a01 	subs.w	sl, r2, r1
 8001788:	4649      	mov	r1, r9
 800178a:	eb63 0b01 	sbc.w	fp, r3, r1
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800179a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800179e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80017a2:	4692      	mov	sl, r2
 80017a4:	469b      	mov	fp, r3
 80017a6:	4623      	mov	r3, r4
 80017a8:	eb1a 0303 	adds.w	r3, sl, r3
 80017ac:	623b      	str	r3, [r7, #32]
 80017ae:	462b      	mov	r3, r5
 80017b0:	eb4b 0303 	adc.w	r3, fp, r3
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	f04f 0300 	mov.w	r3, #0
 80017be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017c2:	4629      	mov	r1, r5
 80017c4:	028b      	lsls	r3, r1, #10
 80017c6:	4621      	mov	r1, r4
 80017c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017cc:	4621      	mov	r1, r4
 80017ce:	028a      	lsls	r2, r1, #10
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017d8:	2200      	movs	r2, #0
 80017da:	673b      	str	r3, [r7, #112]	@ 0x70
 80017dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80017de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80017e2:	f7fe fd6d 	bl	80002c0 <__aeabi_uldivmod>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4613      	mov	r3, r2
 80017ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80017f0:	4b41      	ldr	r3, [pc, #260]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	0c1b      	lsrs	r3, r3, #16
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	3301      	adds	r3, #1
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001802:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001806:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001812:	e0eb      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001814:	4b38      	ldr	r3, [pc, #224]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800181c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001820:	4b35      	ldr	r3, [pc, #212]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d06b      	beq.n	8001904 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182c:	4b32      	ldr	r3, [pc, #200]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	099b      	lsrs	r3, r3, #6
 8001832:	2200      	movs	r2, #0
 8001834:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001836:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001838:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800183a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800183e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001840:	2300      	movs	r3, #0
 8001842:	667b      	str	r3, [r7, #100]	@ 0x64
 8001844:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001848:	4622      	mov	r2, r4
 800184a:	462b      	mov	r3, r5
 800184c:	f04f 0000 	mov.w	r0, #0
 8001850:	f04f 0100 	mov.w	r1, #0
 8001854:	0159      	lsls	r1, r3, #5
 8001856:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800185a:	0150      	lsls	r0, r2, #5
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4621      	mov	r1, r4
 8001862:	1a51      	subs	r1, r2, r1
 8001864:	61b9      	str	r1, [r7, #24]
 8001866:	4629      	mov	r1, r5
 8001868:	eb63 0301 	sbc.w	r3, r3, r1
 800186c:	61fb      	str	r3, [r7, #28]
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800187a:	4659      	mov	r1, fp
 800187c:	018b      	lsls	r3, r1, #6
 800187e:	4651      	mov	r1, sl
 8001880:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001884:	4651      	mov	r1, sl
 8001886:	018a      	lsls	r2, r1, #6
 8001888:	4651      	mov	r1, sl
 800188a:	ebb2 0801 	subs.w	r8, r2, r1
 800188e:	4659      	mov	r1, fp
 8001890:	eb63 0901 	sbc.w	r9, r3, r1
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018a8:	4690      	mov	r8, r2
 80018aa:	4699      	mov	r9, r3
 80018ac:	4623      	mov	r3, r4
 80018ae:	eb18 0303 	adds.w	r3, r8, r3
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	462b      	mov	r3, r5
 80018b6:	eb49 0303 	adc.w	r3, r9, r3
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80018c8:	4629      	mov	r1, r5
 80018ca:	024b      	lsls	r3, r1, #9
 80018cc:	4621      	mov	r1, r4
 80018ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018d2:	4621      	mov	r1, r4
 80018d4:	024a      	lsls	r2, r1, #9
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018de:	2200      	movs	r2, #0
 80018e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80018e2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80018e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80018e8:	f7fe fcea 	bl	80002c0 <__aeabi_uldivmod>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4613      	mov	r3, r2
 80018f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018f6:	e065      	b.n	80019c4 <HAL_RCC_GetSysClockFreq+0x420>
 80018f8:	40023800 	.word	0x40023800
 80018fc:	00f42400 	.word	0x00f42400
 8001900:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001904:	4b3d      	ldr	r3, [pc, #244]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x458>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	099b      	lsrs	r3, r3, #6
 800190a:	2200      	movs	r2, #0
 800190c:	4618      	mov	r0, r3
 800190e:	4611      	mov	r1, r2
 8001910:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001914:	653b      	str	r3, [r7, #80]	@ 0x50
 8001916:	2300      	movs	r3, #0
 8001918:	657b      	str	r3, [r7, #84]	@ 0x54
 800191a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800191e:	4642      	mov	r2, r8
 8001920:	464b      	mov	r3, r9
 8001922:	f04f 0000 	mov.w	r0, #0
 8001926:	f04f 0100 	mov.w	r1, #0
 800192a:	0159      	lsls	r1, r3, #5
 800192c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001930:	0150      	lsls	r0, r2, #5
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4641      	mov	r1, r8
 8001938:	1a51      	subs	r1, r2, r1
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	4649      	mov	r1, r9
 800193e:	eb63 0301 	sbc.w	r3, r3, r1
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001950:	4659      	mov	r1, fp
 8001952:	018b      	lsls	r3, r1, #6
 8001954:	4651      	mov	r1, sl
 8001956:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800195a:	4651      	mov	r1, sl
 800195c:	018a      	lsls	r2, r1, #6
 800195e:	4651      	mov	r1, sl
 8001960:	1a54      	subs	r4, r2, r1
 8001962:	4659      	mov	r1, fp
 8001964:	eb63 0501 	sbc.w	r5, r3, r1
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	00eb      	lsls	r3, r5, #3
 8001972:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001976:	00e2      	lsls	r2, r4, #3
 8001978:	4614      	mov	r4, r2
 800197a:	461d      	mov	r5, r3
 800197c:	4643      	mov	r3, r8
 800197e:	18e3      	adds	r3, r4, r3
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	464b      	mov	r3, r9
 8001984:	eb45 0303 	adc.w	r3, r5, r3
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001996:	4629      	mov	r1, r5
 8001998:	028b      	lsls	r3, r1, #10
 800199a:	4621      	mov	r1, r4
 800199c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019a0:	4621      	mov	r1, r4
 80019a2:	028a      	lsls	r2, r1, #10
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019ac:	2200      	movs	r2, #0
 80019ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019b0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80019b2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019b6:	f7fe fc83 	bl	80002c0 <__aeabi_uldivmod>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4613      	mov	r3, r2
 80019c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80019c4:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x458>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	0f1b      	lsrs	r3, r3, #28
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80019d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80019d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019da:	fbb2 f3f3 	udiv	r3, r2, r3
 80019de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019e2:	e003      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x45c>)
 80019e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	37b8      	adds	r7, #184	@ 0xb8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800
 8001a00:	00f42400 	.word	0x00f42400

08001a04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e28d      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f000 8083 	beq.w	8001b2a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a24:	4b94      	ldr	r3, [pc, #592]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	d019      	beq.n	8001a64 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a30:	4b91      	ldr	r3, [pc, #580]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d106      	bne.n	8001a4a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a3c:	4b8e      	ldr	r3, [pc, #568]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a48:	d00c      	beq.n	8001a64 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a52:	2b0c      	cmp	r3, #12
 8001a54:	d112      	bne.n	8001a7c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a56:	4b88      	ldr	r3, [pc, #544]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a62:	d10b      	bne.n	8001a7c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a64:	4b84      	ldr	r3, [pc, #528]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d05b      	beq.n	8001b28 <HAL_RCC_OscConfig+0x124>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d157      	bne.n	8001b28 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e25a      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a84:	d106      	bne.n	8001a94 <HAL_RCC_OscConfig+0x90>
 8001a86:	4b7c      	ldr	r3, [pc, #496]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a7b      	ldr	r2, [pc, #492]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	e01d      	b.n	8001ad0 <HAL_RCC_OscConfig+0xcc>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0xb4>
 8001a9e:	4b76      	ldr	r3, [pc, #472]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a75      	ldr	r2, [pc, #468]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b73      	ldr	r3, [pc, #460]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a72      	ldr	r2, [pc, #456]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	e00b      	b.n	8001ad0 <HAL_RCC_OscConfig+0xcc>
 8001ab8:	4b6f      	ldr	r3, [pc, #444]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a6e      	ldr	r2, [pc, #440]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a6b      	ldr	r2, [pc, #428]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d013      	beq.n	8001b00 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff f964 	bl	8000da4 <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff f960 	bl	8000da4 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e21f      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af2:	4b61      	ldr	r3, [pc, #388]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0f0      	beq.n	8001ae0 <HAL_RCC_OscConfig+0xdc>
 8001afe:	e014      	b.n	8001b2a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b00:	f7ff f950 	bl	8000da4 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b08:	f7ff f94c 	bl	8000da4 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b64      	cmp	r3, #100	@ 0x64
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e20b      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b1a:	4b57      	ldr	r3, [pc, #348]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x104>
 8001b26:	e000      	b.n	8001b2a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d06f      	beq.n	8001c16 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001b36:	4b50      	ldr	r3, [pc, #320]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d017      	beq.n	8001b72 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b42:	4b4d      	ldr	r3, [pc, #308]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d105      	bne.n	8001b5a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00b      	beq.n	8001b72 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b5a:	4b47      	ldr	r3, [pc, #284]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	d11c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b66:	4b44      	ldr	r3, [pc, #272]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d116      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b72:	4b41      	ldr	r3, [pc, #260]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d005      	beq.n	8001b8a <HAL_RCC_OscConfig+0x186>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d001      	beq.n	8001b8a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e1d3      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	4937      	ldr	r1, [pc, #220]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9e:	e03a      	b.n	8001c16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d020      	beq.n	8001bea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba8:	4b34      	ldr	r3, [pc, #208]	@ (8001c7c <HAL_RCC_OscConfig+0x278>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bae:	f7ff f8f9 	bl	8000da4 <HAL_GetTick>
 8001bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb6:	f7ff f8f5 	bl	8000da4 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e1b4      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd4:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	4925      	ldr	r1, [pc, #148]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	600b      	str	r3, [r1, #0]
 8001be8:	e015      	b.n	8001c16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bea:	4b24      	ldr	r3, [pc, #144]	@ (8001c7c <HAL_RCC_OscConfig+0x278>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff f8d8 	bl	8000da4 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf8:	f7ff f8d4 	bl	8000da4 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e193      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d036      	beq.n	8001c90 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d016      	beq.n	8001c58 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_RCC_OscConfig+0x27c>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c30:	f7ff f8b8 	bl	8000da4 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c38:	f7ff f8b4 	bl	8000da4 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e173      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0x234>
 8001c56:	e01b      	b.n	8001c90 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_OscConfig+0x27c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c5e:	f7ff f8a1 	bl	8000da4 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c64:	e00e      	b.n	8001c84 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c66:	f7ff f89d 	bl	8000da4 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d907      	bls.n	8001c84 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e15c      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	42470000 	.word	0x42470000
 8001c80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	4b8a      	ldr	r3, [pc, #552]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001c86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1ea      	bne.n	8001c66 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f000 8097 	beq.w	8001dcc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ca2:	4b83      	ldr	r3, [pc, #524]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10f      	bne.n	8001cce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	4a7e      	ldr	r2, [pc, #504]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cbe:	4b7c      	ldr	r3, [pc, #496]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cce:	4b79      	ldr	r3, [pc, #484]	@ (8001eb4 <HAL_RCC_OscConfig+0x4b0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d118      	bne.n	8001d0c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cda:	4b76      	ldr	r3, [pc, #472]	@ (8001eb4 <HAL_RCC_OscConfig+0x4b0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a75      	ldr	r2, [pc, #468]	@ (8001eb4 <HAL_RCC_OscConfig+0x4b0>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ce6:	f7ff f85d 	bl	8000da4 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cee:	f7ff f859 	bl	8000da4 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e118      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	4b6c      	ldr	r3, [pc, #432]	@ (8001eb4 <HAL_RCC_OscConfig+0x4b0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x31e>
 8001d14:	4b66      	ldr	r3, [pc, #408]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d18:	4a65      	ldr	r2, [pc, #404]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d20:	e01c      	b.n	8001d5c <HAL_RCC_OscConfig+0x358>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b05      	cmp	r3, #5
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x340>
 8001d2a:	4b61      	ldr	r3, [pc, #388]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2e:	4a60      	ldr	r2, [pc, #384]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d36:	4b5e      	ldr	r3, [pc, #376]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3a:	4a5d      	ldr	r2, [pc, #372]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d42:	e00b      	b.n	8001d5c <HAL_RCC_OscConfig+0x358>
 8001d44:	4b5a      	ldr	r3, [pc, #360]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d48:	4a59      	ldr	r2, [pc, #356]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d4a:	f023 0301 	bic.w	r3, r3, #1
 8001d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d50:	4b57      	ldr	r3, [pc, #348]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d54:	4a56      	ldr	r2, [pc, #344]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d56:	f023 0304 	bic.w	r3, r3, #4
 8001d5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d015      	beq.n	8001d90 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff f81e 	bl	8000da4 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f81a 	bl	8000da4 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e0d7      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d82:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0ee      	beq.n	8001d6c <HAL_RCC_OscConfig+0x368>
 8001d8e:	e014      	b.n	8001dba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d90:	f7ff f808 	bl	8000da4 <HAL_GetTick>
 8001d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d96:	e00a      	b.n	8001dae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d98:	f7ff f804 	bl	8000da4 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e0c1      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dae:	4b40      	ldr	r3, [pc, #256]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1ee      	bne.n	8001d98 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dba:	7dfb      	ldrb	r3, [r7, #23]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d105      	bne.n	8001dcc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80ad 	beq.w	8001f30 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dd6:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 030c 	and.w	r3, r3, #12
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d060      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d145      	bne.n	8001e76 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dea:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <HAL_RCC_OscConfig+0x4b4>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df0:	f7fe ffd8 	bl	8000da4 <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df8:	f7fe ffd4 	bl	8000da4 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e093      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0a:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f0      	bne.n	8001df8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69da      	ldr	r2, [r3, #28]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e24:	019b      	lsls	r3, r3, #6
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2c:	085b      	lsrs	r3, r3, #1
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	041b      	lsls	r3, r3, #16
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e40:	071b      	lsls	r3, r3, #28
 8001e42:	491b      	ldr	r1, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e48:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <HAL_RCC_OscConfig+0x4b4>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4e:	f7fe ffa9 	bl	8000da4 <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e56:	f7fe ffa5 	bl	8000da4 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e064      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d0f0      	beq.n	8001e56 <HAL_RCC_OscConfig+0x452>
 8001e74:	e05c      	b.n	8001f30 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <HAL_RCC_OscConfig+0x4b4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7fe ff92 	bl	8000da4 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e84:	f7fe ff8e 	bl	8000da4 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e04d      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0x480>
 8001ea2:	e045      	b.n	8001f30 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d107      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e040      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40007000 	.word	0x40007000
 8001eb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f3c <HAL_RCC_OscConfig+0x538>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d030      	beq.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d129      	bne.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d122      	bne.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001eec:	4013      	ands	r3, r2
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ef2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d119      	bne.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f02:	085b      	lsrs	r3, r3, #1
 8001f04:	3b01      	subs	r3, #1
 8001f06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d10f      	bne.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d107      	bne.n	8001f2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d001      	beq.n	8001f30 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40023800 	.word	0x40023800

08001f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e041      	b.n	8001fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d106      	bne.n	8001f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7fe fd64 	bl	8000a34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2202      	movs	r2, #2
 8001f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3304      	adds	r3, #4
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4610      	mov	r0, r2
 8001f80:	f000 fa7e 	bl	8002480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d001      	beq.n	8001ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e04e      	b.n	8002096 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68da      	ldr	r2, [r3, #12]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f042 0201 	orr.w	r2, r2, #1
 800200e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a23      	ldr	r2, [pc, #140]	@ (80020a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d022      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002022:	d01d      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a1f      	ldr	r2, [pc, #124]	@ (80020a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d018      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a1e      	ldr	r2, [pc, #120]	@ (80020ac <HAL_TIM_Base_Start_IT+0xcc>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d013      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a1c      	ldr	r2, [pc, #112]	@ (80020b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00e      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a1b      	ldr	r2, [pc, #108]	@ (80020b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d009      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d004      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a18      	ldr	r2, [pc, #96]	@ (80020bc <HAL_TIM_Base_Start_IT+0xdc>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d111      	bne.n	8002084 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b06      	cmp	r3, #6
 8002070:	d010      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f042 0201 	orr.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002082:	e007      	b.n	8002094 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f042 0201 	orr.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40010000 	.word	0x40010000
 80020a8:	40000400 	.word	0x40000400
 80020ac:	40000800 	.word	0x40000800
 80020b0:	40000c00 	.word	0x40000c00
 80020b4:	40010400 	.word	0x40010400
 80020b8:	40014000 	.word	0x40014000
 80020bc:	40001800 	.word	0x40001800

080020c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d020      	beq.n	8002124 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d01b      	beq.n	8002124 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0202 	mvn.w	r2, #2
 80020f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f999 	bl	8002442 <HAL_TIM_IC_CaptureCallback>
 8002110:	e005      	b.n	800211e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f98b 	bl	800242e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 f99c 	bl	8002456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f003 0304 	and.w	r3, r3, #4
 800212a:	2b00      	cmp	r3, #0
 800212c:	d020      	beq.n	8002170 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d01b      	beq.n	8002170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f06f 0204 	mvn.w	r2, #4
 8002140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2202      	movs	r2, #2
 8002146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f973 	bl	8002442 <HAL_TIM_IC_CaptureCallback>
 800215c:	e005      	b.n	800216a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f965 	bl	800242e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f976 	bl	8002456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b00      	cmp	r3, #0
 8002178:	d020      	beq.n	80021bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	d01b      	beq.n	80021bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0208 	mvn.w	r2, #8
 800218c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2204      	movs	r2, #4
 8002192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f94d 	bl	8002442 <HAL_TIM_IC_CaptureCallback>
 80021a8:	e005      	b.n	80021b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f93f 	bl	800242e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f000 f950 	bl	8002456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d020      	beq.n	8002208 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f003 0310 	and.w	r3, r3, #16
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d01b      	beq.n	8002208 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0210 	mvn.w	r2, #16
 80021d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2208      	movs	r2, #8
 80021de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f927 	bl	8002442 <HAL_TIM_IC_CaptureCallback>
 80021f4:	e005      	b.n	8002202 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f919 	bl	800242e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f000 f92a 	bl	8002456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00c      	beq.n	800222c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b00      	cmp	r3, #0
 800221a:	d007      	beq.n	800222c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f06f 0201 	mvn.w	r2, #1
 8002224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe fbb4 	bl	8000994 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00c      	beq.n	8002250 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223c:	2b00      	cmp	r3, #0
 800223e:	d007      	beq.n	8002250 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 fade 	bl	800280c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00c      	beq.n	8002274 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002260:	2b00      	cmp	r3, #0
 8002262:	d007      	beq.n	8002274 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800226c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f8fb 	bl	800246a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	f003 0320 	and.w	r3, r3, #32
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f003 0320 	and.w	r3, r3, #32
 8002284:	2b00      	cmp	r3, #0
 8002286:	d007      	beq.n	8002298 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0220 	mvn.w	r2, #32
 8002290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 fab0 	bl	80027f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002298:	bf00      	nop
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_TIM_ConfigClockSource+0x1c>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e0b4      	b.n	8002426 <HAL_TIM_ConfigClockSource+0x186>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2202      	movs	r2, #2
 80022c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f4:	d03e      	beq.n	8002374 <HAL_TIM_ConfigClockSource+0xd4>
 80022f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022fa:	f200 8087 	bhi.w	800240c <HAL_TIM_ConfigClockSource+0x16c>
 80022fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002302:	f000 8086 	beq.w	8002412 <HAL_TIM_ConfigClockSource+0x172>
 8002306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800230a:	d87f      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 800230c:	2b70      	cmp	r3, #112	@ 0x70
 800230e:	d01a      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0xa6>
 8002310:	2b70      	cmp	r3, #112	@ 0x70
 8002312:	d87b      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 8002314:	2b60      	cmp	r3, #96	@ 0x60
 8002316:	d050      	beq.n	80023ba <HAL_TIM_ConfigClockSource+0x11a>
 8002318:	2b60      	cmp	r3, #96	@ 0x60
 800231a:	d877      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 800231c:	2b50      	cmp	r3, #80	@ 0x50
 800231e:	d03c      	beq.n	800239a <HAL_TIM_ConfigClockSource+0xfa>
 8002320:	2b50      	cmp	r3, #80	@ 0x50
 8002322:	d873      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 8002324:	2b40      	cmp	r3, #64	@ 0x40
 8002326:	d058      	beq.n	80023da <HAL_TIM_ConfigClockSource+0x13a>
 8002328:	2b40      	cmp	r3, #64	@ 0x40
 800232a:	d86f      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 800232c:	2b30      	cmp	r3, #48	@ 0x30
 800232e:	d064      	beq.n	80023fa <HAL_TIM_ConfigClockSource+0x15a>
 8002330:	2b30      	cmp	r3, #48	@ 0x30
 8002332:	d86b      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 8002334:	2b20      	cmp	r3, #32
 8002336:	d060      	beq.n	80023fa <HAL_TIM_ConfigClockSource+0x15a>
 8002338:	2b20      	cmp	r3, #32
 800233a:	d867      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
 800233c:	2b00      	cmp	r3, #0
 800233e:	d05c      	beq.n	80023fa <HAL_TIM_ConfigClockSource+0x15a>
 8002340:	2b10      	cmp	r3, #16
 8002342:	d05a      	beq.n	80023fa <HAL_TIM_ConfigClockSource+0x15a>
 8002344:	e062      	b.n	800240c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002356:	f000 f9b3 	bl	80026c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002368:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	609a      	str	r2, [r3, #8]
      break;
 8002372:	e04f      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002384:	f000 f99c 	bl	80026c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002396:	609a      	str	r2, [r3, #8]
      break;
 8002398:	e03c      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023a6:	461a      	mov	r2, r3
 80023a8:	f000 f910 	bl	80025cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2150      	movs	r1, #80	@ 0x50
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 f969 	bl	800268a <TIM_ITRx_SetConfig>
      break;
 80023b8:	e02c      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023c6:	461a      	mov	r2, r3
 80023c8:	f000 f92f 	bl	800262a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2160      	movs	r1, #96	@ 0x60
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 f959 	bl	800268a <TIM_ITRx_SetConfig>
      break;
 80023d8:	e01c      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023e6:	461a      	mov	r2, r3
 80023e8:	f000 f8f0 	bl	80025cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2140      	movs	r1, #64	@ 0x40
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 f949 	bl	800268a <TIM_ITRx_SetConfig>
      break;
 80023f8:	e00c      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4619      	mov	r1, r3
 8002404:	4610      	mov	r0, r2
 8002406:	f000 f940 	bl	800268a <TIM_ITRx_SetConfig>
      break;
 800240a:	e003      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
      break;
 8002410:	e000      	b.n	8002414 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002412:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800246a:	b480      	push	{r7}
 800246c:	b083      	sub	sp, #12
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a43      	ldr	r2, [pc, #268]	@ (80025a0 <TIM_Base_SetConfig+0x120>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d013      	beq.n	80024c0 <TIM_Base_SetConfig+0x40>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800249e:	d00f      	beq.n	80024c0 <TIM_Base_SetConfig+0x40>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a40      	ldr	r2, [pc, #256]	@ (80025a4 <TIM_Base_SetConfig+0x124>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d00b      	beq.n	80024c0 <TIM_Base_SetConfig+0x40>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a3f      	ldr	r2, [pc, #252]	@ (80025a8 <TIM_Base_SetConfig+0x128>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d007      	beq.n	80024c0 <TIM_Base_SetConfig+0x40>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a3e      	ldr	r2, [pc, #248]	@ (80025ac <TIM_Base_SetConfig+0x12c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d003      	beq.n	80024c0 <TIM_Base_SetConfig+0x40>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a3d      	ldr	r2, [pc, #244]	@ (80025b0 <TIM_Base_SetConfig+0x130>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d108      	bne.n	80024d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a32      	ldr	r2, [pc, #200]	@ (80025a0 <TIM_Base_SetConfig+0x120>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d02b      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024e0:	d027      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a2f      	ldr	r2, [pc, #188]	@ (80025a4 <TIM_Base_SetConfig+0x124>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d023      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a2e      	ldr	r2, [pc, #184]	@ (80025a8 <TIM_Base_SetConfig+0x128>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d01f      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a2d      	ldr	r2, [pc, #180]	@ (80025ac <TIM_Base_SetConfig+0x12c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d01b      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a2c      	ldr	r2, [pc, #176]	@ (80025b0 <TIM_Base_SetConfig+0x130>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d017      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a2b      	ldr	r2, [pc, #172]	@ (80025b4 <TIM_Base_SetConfig+0x134>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d013      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a2a      	ldr	r2, [pc, #168]	@ (80025b8 <TIM_Base_SetConfig+0x138>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00f      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a29      	ldr	r2, [pc, #164]	@ (80025bc <TIM_Base_SetConfig+0x13c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d00b      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a28      	ldr	r2, [pc, #160]	@ (80025c0 <TIM_Base_SetConfig+0x140>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d007      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a27      	ldr	r2, [pc, #156]	@ (80025c4 <TIM_Base_SetConfig+0x144>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d003      	beq.n	8002532 <TIM_Base_SetConfig+0xb2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <TIM_Base_SetConfig+0x148>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d108      	bne.n	8002544 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	4313      	orrs	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a0e      	ldr	r2, [pc, #56]	@ (80025a0 <TIM_Base_SetConfig+0x120>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d003      	beq.n	8002572 <TIM_Base_SetConfig+0xf2>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a10      	ldr	r2, [pc, #64]	@ (80025b0 <TIM_Base_SetConfig+0x130>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d103      	bne.n	800257a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	691a      	ldr	r2, [r3, #16]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f043 0204 	orr.w	r2, r3, #4
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	601a      	str	r2, [r3, #0]
}
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40010000 	.word	0x40010000
 80025a4:	40000400 	.word	0x40000400
 80025a8:	40000800 	.word	0x40000800
 80025ac:	40000c00 	.word	0x40000c00
 80025b0:	40010400 	.word	0x40010400
 80025b4:	40014000 	.word	0x40014000
 80025b8:	40014400 	.word	0x40014400
 80025bc:	40014800 	.word	0x40014800
 80025c0:	40001800 	.word	0x40001800
 80025c4:	40001c00 	.word	0x40001c00
 80025c8:	40002000 	.word	0x40002000

080025cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	f023 0201 	bic.w	r2, r3, #1
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	4313      	orrs	r3, r2
 8002600:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f023 030a 	bic.w	r3, r3, #10
 8002608:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4313      	orrs	r3, r2
 8002610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	621a      	str	r2, [r3, #32]
}
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800262a:	b480      	push	{r7}
 800262c:	b087      	sub	sp, #28
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	f023 0210 	bic.w	r2, r3, #16
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	031b      	lsls	r3, r3, #12
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002666:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	621a      	str	r2, [r3, #32]
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800268a:	b480      	push	{r7}
 800268c:	b085      	sub	sp, #20
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	f043 0307 	orr.w	r3, r3, #7
 80026ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	609a      	str	r2, [r3, #8]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	021a      	lsls	r2, r3, #8
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	609a      	str	r2, [r3, #8]
}
 80026f4:	bf00      	nop
 80026f6:	371c      	adds	r7, #28
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002710:	2b01      	cmp	r3, #1
 8002712:	d101      	bne.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002714:	2302      	movs	r3, #2
 8002716:	e05a      	b.n	80027ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2202      	movs	r2, #2
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800273e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a21      	ldr	r2, [pc, #132]	@ (80027dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d022      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002764:	d01d      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a1d      	ldr	r2, [pc, #116]	@ (80027e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d018      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a1b      	ldr	r2, [pc, #108]	@ (80027e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d013      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a1a      	ldr	r2, [pc, #104]	@ (80027e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d00e      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a18      	ldr	r2, [pc, #96]	@ (80027ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d009      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a17      	ldr	r2, [pc, #92]	@ (80027f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d004      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a15      	ldr	r2, [pc, #84]	@ (80027f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d10c      	bne.n	80027bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	40010000 	.word	0x40010000
 80027e0:	40000400 	.word	0x40000400
 80027e4:	40000800 	.word	0x40000800
 80027e8:	40000c00 	.word	0x40000c00
 80027ec:	40010400 	.word	0x40010400
 80027f0:	40014000 	.word	0x40014000
 80027f4:	40001800 	.word	0x40001800

080027f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e042      	b.n	80028b8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d106      	bne.n	800284c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7fe f91a 	bl	8000a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2224      	movs	r2, #36	@ 0x24
 8002850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002862:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f000 f82b 	bl	80028c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	691a      	ldr	r2, [r3, #16]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002878:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695a      	ldr	r2, [r3, #20]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002888:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002898:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028c4:	b0c0      	sub	sp, #256	@ 0x100
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80028d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028dc:	68d9      	ldr	r1, [r3, #12]
 80028de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	ea40 0301 	orr.w	r3, r0, r1
 80028e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	431a      	orrs	r2, r3
 80028f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	431a      	orrs	r2, r3
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	4313      	orrs	r3, r2
 8002908:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800290c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002918:	f021 010c 	bic.w	r1, r1, #12
 800291c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002926:	430b      	orrs	r3, r1
 8002928:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800292a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800293a:	6999      	ldr	r1, [r3, #24]
 800293c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	ea40 0301 	orr.w	r3, r0, r1
 8002946:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4b8f      	ldr	r3, [pc, #572]	@ (8002b8c <UART_SetConfig+0x2cc>)
 8002950:	429a      	cmp	r2, r3
 8002952:	d005      	beq.n	8002960 <UART_SetConfig+0xa0>
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	4b8d      	ldr	r3, [pc, #564]	@ (8002b90 <UART_SetConfig+0x2d0>)
 800295c:	429a      	cmp	r2, r3
 800295e:	d104      	bne.n	800296a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002960:	f7fe fdda 	bl	8001518 <HAL_RCC_GetPCLK2Freq>
 8002964:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002968:	e003      	b.n	8002972 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800296a:	f7fe fdc1 	bl	80014f0 <HAL_RCC_GetPCLK1Freq>
 800296e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800297c:	f040 810c 	bne.w	8002b98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002984:	2200      	movs	r2, #0
 8002986:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800298a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800298e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002992:	4622      	mov	r2, r4
 8002994:	462b      	mov	r3, r5
 8002996:	1891      	adds	r1, r2, r2
 8002998:	65b9      	str	r1, [r7, #88]	@ 0x58
 800299a:	415b      	adcs	r3, r3
 800299c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800299e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80029a2:	4621      	mov	r1, r4
 80029a4:	eb12 0801 	adds.w	r8, r2, r1
 80029a8:	4629      	mov	r1, r5
 80029aa:	eb43 0901 	adc.w	r9, r3, r1
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029c2:	4690      	mov	r8, r2
 80029c4:	4699      	mov	r9, r3
 80029c6:	4623      	mov	r3, r4
 80029c8:	eb18 0303 	adds.w	r3, r8, r3
 80029cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80029d0:	462b      	mov	r3, r5
 80029d2:	eb49 0303 	adc.w	r3, r9, r3
 80029d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80029da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80029e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80029ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80029ee:	460b      	mov	r3, r1
 80029f0:	18db      	adds	r3, r3, r3
 80029f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80029f4:	4613      	mov	r3, r2
 80029f6:	eb42 0303 	adc.w	r3, r2, r3
 80029fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80029fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002a00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002a04:	f7fd fc5c 	bl	80002c0 <__aeabi_uldivmod>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	4b61      	ldr	r3, [pc, #388]	@ (8002b94 <UART_SetConfig+0x2d4>)
 8002a0e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a12:	095b      	lsrs	r3, r3, #5
 8002a14:	011c      	lsls	r4, r3, #4
 8002a16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a20:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002a24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002a28:	4642      	mov	r2, r8
 8002a2a:	464b      	mov	r3, r9
 8002a2c:	1891      	adds	r1, r2, r2
 8002a2e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002a30:	415b      	adcs	r3, r3
 8002a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a38:	4641      	mov	r1, r8
 8002a3a:	eb12 0a01 	adds.w	sl, r2, r1
 8002a3e:	4649      	mov	r1, r9
 8002a40:	eb43 0b01 	adc.w	fp, r3, r1
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	f04f 0300 	mov.w	r3, #0
 8002a4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a58:	4692      	mov	sl, r2
 8002a5a:	469b      	mov	fp, r3
 8002a5c:	4643      	mov	r3, r8
 8002a5e:	eb1a 0303 	adds.w	r3, sl, r3
 8002a62:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a66:	464b      	mov	r3, r9
 8002a68:	eb4b 0303 	adc.w	r3, fp, r3
 8002a6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a7c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002a84:	460b      	mov	r3, r1
 8002a86:	18db      	adds	r3, r3, r3
 8002a88:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	eb42 0303 	adc.w	r3, r2, r3
 8002a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a9a:	f7fd fc11 	bl	80002c0 <__aeabi_uldivmod>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	4b3b      	ldr	r3, [pc, #236]	@ (8002b94 <UART_SetConfig+0x2d4>)
 8002aa6:	fba3 2301 	umull	r2, r3, r3, r1
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2264      	movs	r2, #100	@ 0x64
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	1acb      	subs	r3, r1, r3
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002aba:	4b36      	ldr	r3, [pc, #216]	@ (8002b94 <UART_SetConfig+0x2d4>)
 8002abc:	fba3 2302 	umull	r2, r3, r3, r2
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002ac8:	441c      	add	r4, r3
 8002aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ad4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ad8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002adc:	4642      	mov	r2, r8
 8002ade:	464b      	mov	r3, r9
 8002ae0:	1891      	adds	r1, r2, r2
 8002ae2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ae4:	415b      	adcs	r3, r3
 8002ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ae8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002aec:	4641      	mov	r1, r8
 8002aee:	1851      	adds	r1, r2, r1
 8002af0:	6339      	str	r1, [r7, #48]	@ 0x30
 8002af2:	4649      	mov	r1, r9
 8002af4:	414b      	adcs	r3, r1
 8002af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002b04:	4659      	mov	r1, fp
 8002b06:	00cb      	lsls	r3, r1, #3
 8002b08:	4651      	mov	r1, sl
 8002b0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b0e:	4651      	mov	r1, sl
 8002b10:	00ca      	lsls	r2, r1, #3
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	4642      	mov	r2, r8
 8002b1a:	189b      	adds	r3, r3, r2
 8002b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b20:	464b      	mov	r3, r9
 8002b22:	460a      	mov	r2, r1
 8002b24:	eb42 0303 	adc.w	r3, r2, r3
 8002b28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b38:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b40:	460b      	mov	r3, r1
 8002b42:	18db      	adds	r3, r3, r3
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b46:	4613      	mov	r3, r2
 8002b48:	eb42 0303 	adc.w	r3, r2, r3
 8002b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002b56:	f7fd fbb3 	bl	80002c0 <__aeabi_uldivmod>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b94 <UART_SetConfig+0x2d4>)
 8002b60:	fba3 1302 	umull	r1, r3, r3, r2
 8002b64:	095b      	lsrs	r3, r3, #5
 8002b66:	2164      	movs	r1, #100	@ 0x64
 8002b68:	fb01 f303 	mul.w	r3, r1, r3
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	3332      	adds	r3, #50	@ 0x32
 8002b72:	4a08      	ldr	r2, [pc, #32]	@ (8002b94 <UART_SetConfig+0x2d4>)
 8002b74:	fba2 2303 	umull	r2, r3, r2, r3
 8002b78:	095b      	lsrs	r3, r3, #5
 8002b7a:	f003 0207 	and.w	r2, r3, #7
 8002b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4422      	add	r2, r4
 8002b86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b88:	e106      	b.n	8002d98 <UART_SetConfig+0x4d8>
 8002b8a:	bf00      	nop
 8002b8c:	40011000 	.word	0x40011000
 8002b90:	40011400 	.word	0x40011400
 8002b94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ba2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ba6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002baa:	4642      	mov	r2, r8
 8002bac:	464b      	mov	r3, r9
 8002bae:	1891      	adds	r1, r2, r2
 8002bb0:	6239      	str	r1, [r7, #32]
 8002bb2:	415b      	adcs	r3, r3
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002bba:	4641      	mov	r1, r8
 8002bbc:	1854      	adds	r4, r2, r1
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	eb43 0501 	adc.w	r5, r3, r1
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	f04f 0300 	mov.w	r3, #0
 8002bcc:	00eb      	lsls	r3, r5, #3
 8002bce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bd2:	00e2      	lsls	r2, r4, #3
 8002bd4:	4614      	mov	r4, r2
 8002bd6:	461d      	mov	r5, r3
 8002bd8:	4643      	mov	r3, r8
 8002bda:	18e3      	adds	r3, r4, r3
 8002bdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002be0:	464b      	mov	r3, r9
 8002be2:	eb45 0303 	adc.w	r3, r5, r3
 8002be6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002bf6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	f04f 0300 	mov.w	r3, #0
 8002c02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002c06:	4629      	mov	r1, r5
 8002c08:	008b      	lsls	r3, r1, #2
 8002c0a:	4621      	mov	r1, r4
 8002c0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c10:	4621      	mov	r1, r4
 8002c12:	008a      	lsls	r2, r1, #2
 8002c14:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002c18:	f7fd fb52 	bl	80002c0 <__aeabi_uldivmod>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4b60      	ldr	r3, [pc, #384]	@ (8002da4 <UART_SetConfig+0x4e4>)
 8002c22:	fba3 2302 	umull	r2, r3, r3, r2
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	011c      	lsls	r4, r3, #4
 8002c2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c34:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c38:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002c3c:	4642      	mov	r2, r8
 8002c3e:	464b      	mov	r3, r9
 8002c40:	1891      	adds	r1, r2, r2
 8002c42:	61b9      	str	r1, [r7, #24]
 8002c44:	415b      	adcs	r3, r3
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c4c:	4641      	mov	r1, r8
 8002c4e:	1851      	adds	r1, r2, r1
 8002c50:	6139      	str	r1, [r7, #16]
 8002c52:	4649      	mov	r1, r9
 8002c54:	414b      	adcs	r3, r1
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	f04f 0200 	mov.w	r2, #0
 8002c5c:	f04f 0300 	mov.w	r3, #0
 8002c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c64:	4659      	mov	r1, fp
 8002c66:	00cb      	lsls	r3, r1, #3
 8002c68:	4651      	mov	r1, sl
 8002c6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c6e:	4651      	mov	r1, sl
 8002c70:	00ca      	lsls	r2, r1, #3
 8002c72:	4610      	mov	r0, r2
 8002c74:	4619      	mov	r1, r3
 8002c76:	4603      	mov	r3, r0
 8002c78:	4642      	mov	r2, r8
 8002c7a:	189b      	adds	r3, r3, r2
 8002c7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c80:	464b      	mov	r3, r9
 8002c82:	460a      	mov	r2, r1
 8002c84:	eb42 0303 	adc.w	r3, r2, r3
 8002c88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c96:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002ca4:	4649      	mov	r1, r9
 8002ca6:	008b      	lsls	r3, r1, #2
 8002ca8:	4641      	mov	r1, r8
 8002caa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cae:	4641      	mov	r1, r8
 8002cb0:	008a      	lsls	r2, r1, #2
 8002cb2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002cb6:	f7fd fb03 	bl	80002c0 <__aeabi_uldivmod>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4b38      	ldr	r3, [pc, #224]	@ (8002da4 <UART_SetConfig+0x4e4>)
 8002cc2:	fba3 2301 	umull	r2, r3, r3, r1
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	2264      	movs	r2, #100	@ 0x64
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	1acb      	subs	r3, r1, r3
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	3332      	adds	r3, #50	@ 0x32
 8002cd4:	4a33      	ldr	r2, [pc, #204]	@ (8002da4 <UART_SetConfig+0x4e4>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ce0:	441c      	add	r4, r3
 8002ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cea:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002cf0:	4642      	mov	r2, r8
 8002cf2:	464b      	mov	r3, r9
 8002cf4:	1891      	adds	r1, r2, r2
 8002cf6:	60b9      	str	r1, [r7, #8]
 8002cf8:	415b      	adcs	r3, r3
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d00:	4641      	mov	r1, r8
 8002d02:	1851      	adds	r1, r2, r1
 8002d04:	6039      	str	r1, [r7, #0]
 8002d06:	4649      	mov	r1, r9
 8002d08:	414b      	adcs	r3, r1
 8002d0a:	607b      	str	r3, [r7, #4]
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	f04f 0300 	mov.w	r3, #0
 8002d14:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d18:	4659      	mov	r1, fp
 8002d1a:	00cb      	lsls	r3, r1, #3
 8002d1c:	4651      	mov	r1, sl
 8002d1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d22:	4651      	mov	r1, sl
 8002d24:	00ca      	lsls	r2, r1, #3
 8002d26:	4610      	mov	r0, r2
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4642      	mov	r2, r8
 8002d2e:	189b      	adds	r3, r3, r2
 8002d30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d32:	464b      	mov	r3, r9
 8002d34:	460a      	mov	r2, r1
 8002d36:	eb42 0303 	adc.w	r3, r2, r3
 8002d3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d46:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	f04f 0300 	mov.w	r3, #0
 8002d50:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002d54:	4649      	mov	r1, r9
 8002d56:	008b      	lsls	r3, r1, #2
 8002d58:	4641      	mov	r1, r8
 8002d5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d5e:	4641      	mov	r1, r8
 8002d60:	008a      	lsls	r2, r1, #2
 8002d62:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002d66:	f7fd faab 	bl	80002c0 <__aeabi_uldivmod>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002da4 <UART_SetConfig+0x4e4>)
 8002d70:	fba3 1302 	umull	r1, r3, r3, r2
 8002d74:	095b      	lsrs	r3, r3, #5
 8002d76:	2164      	movs	r1, #100	@ 0x64
 8002d78:	fb01 f303 	mul.w	r3, r1, r3
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	3332      	adds	r3, #50	@ 0x32
 8002d82:	4a08      	ldr	r2, [pc, #32]	@ (8002da4 <UART_SetConfig+0x4e4>)
 8002d84:	fba2 2303 	umull	r2, r3, r2, r3
 8002d88:	095b      	lsrs	r3, r3, #5
 8002d8a:	f003 020f 	and.w	r2, r3, #15
 8002d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4422      	add	r2, r4
 8002d96:	609a      	str	r2, [r3, #8]
}
 8002d98:	bf00      	nop
 8002d9a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002da4:	51eb851f 	.word	0x51eb851f

08002da8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002dac:	f000 fe54 	bl	8003a58 <vTaskStartScheduler>
  
  return osOK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f103 0208 	add.w	r2, r3, #8
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f04f 32ff 	mov.w	r2, #4294967295
 8002dce:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f103 0208 	add.w	r2, r3, #8
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f103 0208 	add.w	r2, r3, #8
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	601a      	str	r2, [r3, #0]
}
 8002e4c:	bf00      	nop
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d103      	bne.n	8002e78 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	e00c      	b.n	8002e92 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3308      	adds	r3, #8
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	e002      	b.n	8002e86 <vListInsert+0x2e>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d2f6      	bcs.n	8002e80 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	601a      	str	r2, [r3, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6892      	ldr	r2, [r2, #8]
 8002ee0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6852      	ldr	r2, [r2, #4]
 8002eea:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d103      	bne.n	8002efe <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	1e5a      	subs	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
	...

08002f20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10b      	bne.n	8002f4c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f38:	f383 8811 	msr	BASEPRI, r3
 8002f3c:	f3bf 8f6f 	isb	sy
 8002f40:	f3bf 8f4f 	dsb	sy
 8002f44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f46:	bf00      	nop
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002f4c:	f001 fbec 	bl	8004728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f58:	68f9      	ldr	r1, [r7, #12]
 8002f5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	441a      	add	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	68f9      	ldr	r1, [r7, #12]
 8002f80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f82:	fb01 f303 	mul.w	r3, r1, r3
 8002f86:	441a      	add	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	22ff      	movs	r2, #255	@ 0xff
 8002f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	22ff      	movs	r2, #255	@ 0xff
 8002f98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d114      	bne.n	8002fcc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d01a      	beq.n	8002fe0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	3310      	adds	r3, #16
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 ffba 	bl	8003f28 <xTaskRemoveFromEventList>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d012      	beq.n	8002fe0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002fba:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff0 <xQueueGenericReset+0xd0>)
 8002fbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	f3bf 8f4f 	dsb	sy
 8002fc6:	f3bf 8f6f 	isb	sy
 8002fca:	e009      	b.n	8002fe0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	3310      	adds	r3, #16
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fef0 	bl	8002db6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	3324      	adds	r3, #36	@ 0x24
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff feeb 	bl	8002db6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002fe0:	f001 fbd4 	bl	800478c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002fe4:	2301      	movs	r3, #1
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08a      	sub	sp, #40	@ 0x28
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	4613      	mov	r3, r2
 8003000:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10b      	bne.n	8003020 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800300c:	f383 8811 	msr	BASEPRI, r3
 8003010:	f3bf 8f6f 	isb	sy
 8003014:	f3bf 8f4f 	dsb	sy
 8003018:	613b      	str	r3, [r7, #16]
}
 800301a:	bf00      	nop
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	fb02 f303 	mul.w	r3, r2, r3
 8003028:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3350      	adds	r3, #80	@ 0x50
 800302e:	4618      	mov	r0, r3
 8003030:	f001 fc5a 	bl	80048e8 <pvPortMalloc>
 8003034:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d011      	beq.n	8003060 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3350      	adds	r3, #80	@ 0x50
 8003044:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800304e:	79fa      	ldrb	r2, [r7, #7]
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	4613      	mov	r3, r2
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	68b9      	ldr	r1, [r7, #8]
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f805 	bl	800306a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003060:	69bb      	ldr	r3, [r7, #24]
	}
 8003062:	4618      	mov	r0, r3
 8003064:	3720      	adds	r7, #32
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b084      	sub	sp, #16
 800306e:	af00      	add	r7, sp, #0
 8003070:	60f8      	str	r0, [r7, #12]
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	607a      	str	r2, [r7, #4]
 8003076:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d103      	bne.n	8003086 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	e002      	b.n	800308c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003098:	2101      	movs	r1, #1
 800309a:	69b8      	ldr	r0, [r7, #24]
 800309c:	f7ff ff40 	bl	8002f20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08e      	sub	sp, #56	@ 0x38
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80030be:	2300      	movs	r3, #0
 80030c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80030c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10b      	bne.n	80030e4 <xQueueGenericSend+0x34>
	__asm volatile
 80030cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d0:	f383 8811 	msr	BASEPRI, r3
 80030d4:	f3bf 8f6f 	isb	sy
 80030d8:	f3bf 8f4f 	dsb	sy
 80030dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80030de:	bf00      	nop
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d103      	bne.n	80030f2 <xQueueGenericSend+0x42>
 80030ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <xQueueGenericSend+0x46>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <xQueueGenericSend+0x48>
 80030f6:	2300      	movs	r3, #0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d10b      	bne.n	8003114 <xQueueGenericSend+0x64>
	__asm volatile
 80030fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003100:	f383 8811 	msr	BASEPRI, r3
 8003104:	f3bf 8f6f 	isb	sy
 8003108:	f3bf 8f4f 	dsb	sy
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800310e:	bf00      	nop
 8003110:	bf00      	nop
 8003112:	e7fd      	b.n	8003110 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d103      	bne.n	8003122 <xQueueGenericSend+0x72>
 800311a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <xQueueGenericSend+0x76>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <xQueueGenericSend+0x78>
 8003126:	2300      	movs	r3, #0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10b      	bne.n	8003144 <xQueueGenericSend+0x94>
	__asm volatile
 800312c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003130:	f383 8811 	msr	BASEPRI, r3
 8003134:	f3bf 8f6f 	isb	sy
 8003138:	f3bf 8f4f 	dsb	sy
 800313c:	623b      	str	r3, [r7, #32]
}
 800313e:	bf00      	nop
 8003140:	bf00      	nop
 8003142:	e7fd      	b.n	8003140 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003144:	f001 f8b2 	bl	80042ac <xTaskGetSchedulerState>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d102      	bne.n	8003154 <xQueueGenericSend+0xa4>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <xQueueGenericSend+0xa8>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <xQueueGenericSend+0xaa>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10b      	bne.n	8003176 <xQueueGenericSend+0xc6>
	__asm volatile
 800315e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003162:	f383 8811 	msr	BASEPRI, r3
 8003166:	f3bf 8f6f 	isb	sy
 800316a:	f3bf 8f4f 	dsb	sy
 800316e:	61fb      	str	r3, [r7, #28]
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	e7fd      	b.n	8003172 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003176:	f001 fad7 	bl	8004728 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800317a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800317e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003182:	429a      	cmp	r2, r3
 8003184:	d302      	bcc.n	800318c <xQueueGenericSend+0xdc>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b02      	cmp	r3, #2
 800318a:	d129      	bne.n	80031e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	68b9      	ldr	r1, [r7, #8]
 8003190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003192:	f000 f971 	bl	8003478 <prvCopyDataToQueue>
 8003196:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	2b00      	cmp	r3, #0
 800319e:	d010      	beq.n	80031c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a2:	3324      	adds	r3, #36	@ 0x24
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 febf 	bl	8003f28 <xTaskRemoveFromEventList>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d013      	beq.n	80031d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80031b0:	4b3f      	ldr	r3, [pc, #252]	@ (80032b0 <xQueueGenericSend+0x200>)
 80031b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	f3bf 8f4f 	dsb	sy
 80031bc:	f3bf 8f6f 	isb	sy
 80031c0:	e00a      	b.n	80031d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80031c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80031c8:	4b39      	ldr	r3, [pc, #228]	@ (80032b0 <xQueueGenericSend+0x200>)
 80031ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	f3bf 8f4f 	dsb	sy
 80031d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80031d8:	f001 fad8 	bl	800478c <vPortExitCritical>
				return pdPASS;
 80031dc:	2301      	movs	r3, #1
 80031de:	e063      	b.n	80032a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d103      	bne.n	80031ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031e6:	f001 fad1 	bl	800478c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	e05c      	b.n	80032a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d106      	bne.n	8003202 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fef9 	bl	8003ff0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031fe:	2301      	movs	r3, #1
 8003200:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003202:	f001 fac3 	bl	800478c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003206:	f000 fc8b 	bl	8003b20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800320a:	f001 fa8d 	bl	8004728 <vPortEnterCritical>
 800320e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003214:	b25b      	sxtb	r3, r3
 8003216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321a:	d103      	bne.n	8003224 <xQueueGenericSend+0x174>
 800321c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003226:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800322a:	b25b      	sxtb	r3, r3
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d103      	bne.n	800323a <xQueueGenericSend+0x18a>
 8003232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800323a:	f001 faa7 	bl	800478c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800323e:	1d3a      	adds	r2, r7, #4
 8003240:	f107 0314 	add.w	r3, r7, #20
 8003244:	4611      	mov	r1, r2
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fee8 	bl	800401c <xTaskCheckForTimeOut>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d124      	bne.n	800329c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003252:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003254:	f000 fa08 	bl	8003668 <prvIsQueueFull>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d018      	beq.n	8003290 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800325e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003260:	3310      	adds	r3, #16
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	4611      	mov	r1, r2
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fe38 	bl	8003edc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800326c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800326e:	f000 f993 	bl	8003598 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003272:	f000 fc63 	bl	8003b3c <xTaskResumeAll>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	f47f af7c 	bne.w	8003176 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800327e:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <xQueueGenericSend+0x200>)
 8003280:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	e772      	b.n	8003176 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003292:	f000 f981 	bl	8003598 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003296:	f000 fc51 	bl	8003b3c <xTaskResumeAll>
 800329a:	e76c      	b.n	8003176 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800329c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800329e:	f000 f97b 	bl	8003598 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032a2:	f000 fc4b 	bl	8003b3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80032a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3738      	adds	r7, #56	@ 0x38
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	e000ed04 	.word	0xe000ed04

080032b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08c      	sub	sp, #48	@ 0x30
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80032c0:	2300      	movs	r3, #0
 80032c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80032c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10b      	bne.n	80032e6 <xQueueReceive+0x32>
	__asm volatile
 80032ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d2:	f383 8811 	msr	BASEPRI, r3
 80032d6:	f3bf 8f6f 	isb	sy
 80032da:	f3bf 8f4f 	dsb	sy
 80032de:	623b      	str	r3, [r7, #32]
}
 80032e0:	bf00      	nop
 80032e2:	bf00      	nop
 80032e4:	e7fd      	b.n	80032e2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d103      	bne.n	80032f4 <xQueueReceive+0x40>
 80032ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <xQueueReceive+0x44>
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <xQueueReceive+0x46>
 80032f8:	2300      	movs	r3, #0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10b      	bne.n	8003316 <xQueueReceive+0x62>
	__asm volatile
 80032fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003302:	f383 8811 	msr	BASEPRI, r3
 8003306:	f3bf 8f6f 	isb	sy
 800330a:	f3bf 8f4f 	dsb	sy
 800330e:	61fb      	str	r3, [r7, #28]
}
 8003310:	bf00      	nop
 8003312:	bf00      	nop
 8003314:	e7fd      	b.n	8003312 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003316:	f000 ffc9 	bl	80042ac <xTaskGetSchedulerState>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d102      	bne.n	8003326 <xQueueReceive+0x72>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <xQueueReceive+0x76>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <xQueueReceive+0x78>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10b      	bne.n	8003348 <xQueueReceive+0x94>
	__asm volatile
 8003330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003334:	f383 8811 	msr	BASEPRI, r3
 8003338:	f3bf 8f6f 	isb	sy
 800333c:	f3bf 8f4f 	dsb	sy
 8003340:	61bb      	str	r3, [r7, #24]
}
 8003342:	bf00      	nop
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003348:	f001 f9ee 	bl	8004728 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800334c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01f      	beq.n	8003398 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800335c:	f000 f8f6 	bl	800354c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	1e5a      	subs	r2, r3, #1
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003366:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00f      	beq.n	8003390 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003372:	3310      	adds	r3, #16
 8003374:	4618      	mov	r0, r3
 8003376:	f000 fdd7 	bl	8003f28 <xTaskRemoveFromEventList>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d007      	beq.n	8003390 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003380:	4b3c      	ldr	r3, [pc, #240]	@ (8003474 <xQueueReceive+0x1c0>)
 8003382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003390:	f001 f9fc 	bl	800478c <vPortExitCritical>
				return pdPASS;
 8003394:	2301      	movs	r3, #1
 8003396:	e069      	b.n	800346c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d103      	bne.n	80033a6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800339e:	f001 f9f5 	bl	800478c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e062      	b.n	800346c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80033a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d106      	bne.n	80033ba <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80033ac:	f107 0310 	add.w	r3, r7, #16
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fe1d 	bl	8003ff0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80033b6:	2301      	movs	r3, #1
 80033b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80033ba:	f001 f9e7 	bl	800478c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80033be:	f000 fbaf 	bl	8003b20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80033c2:	f001 f9b1 	bl	8004728 <vPortEnterCritical>
 80033c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033cc:	b25b      	sxtb	r3, r3
 80033ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d2:	d103      	bne.n	80033dc <xQueueReceive+0x128>
 80033d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033e2:	b25b      	sxtb	r3, r3
 80033e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e8:	d103      	bne.n	80033f2 <xQueueReceive+0x13e>
 80033ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033f2:	f001 f9cb 	bl	800478c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033f6:	1d3a      	adds	r2, r7, #4
 80033f8:	f107 0310 	add.w	r3, r7, #16
 80033fc:	4611      	mov	r1, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 fe0c 	bl	800401c <xTaskCheckForTimeOut>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d123      	bne.n	8003452 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800340a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800340c:	f000 f916 	bl	800363c <prvIsQueueEmpty>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d017      	beq.n	8003446 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003418:	3324      	adds	r3, #36	@ 0x24
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	4611      	mov	r1, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f000 fd5c 	bl	8003edc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003424:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003426:	f000 f8b7 	bl	8003598 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800342a:	f000 fb87 	bl	8003b3c <xTaskResumeAll>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d189      	bne.n	8003348 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003434:	4b0f      	ldr	r3, [pc, #60]	@ (8003474 <xQueueReceive+0x1c0>)
 8003436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	f3bf 8f4f 	dsb	sy
 8003440:	f3bf 8f6f 	isb	sy
 8003444:	e780      	b.n	8003348 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003448:	f000 f8a6 	bl	8003598 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800344c:	f000 fb76 	bl	8003b3c <xTaskResumeAll>
 8003450:	e77a      	b.n	8003348 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003454:	f000 f8a0 	bl	8003598 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003458:	f000 fb70 	bl	8003b3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800345c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800345e:	f000 f8ed 	bl	800363c <prvIsQueueEmpty>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	f43f af6f 	beq.w	8003348 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800346a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800346c:	4618      	mov	r0, r3
 800346e:	3730      	adds	r7, #48	@ 0x30
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	e000ed04 	.word	0xe000ed04

08003478 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800348c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10d      	bne.n	80034b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d14d      	bne.n	800353a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 ff20 	bl	80042e8 <xTaskPriorityDisinherit>
 80034a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	e043      	b.n	800353a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d119      	bne.n	80034ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6858      	ldr	r0, [r3, #4]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	461a      	mov	r2, r3
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	f002 fae3 	bl	8005a8e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	441a      	add	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d32b      	bcc.n	800353a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	e026      	b.n	800353a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	68d8      	ldr	r0, [r3, #12]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	461a      	mov	r2, r3
 80034f6:	68b9      	ldr	r1, [r7, #8]
 80034f8:	f002 fac9 	bl	8005a8e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	425b      	negs	r3, r3
 8003506:	441a      	add	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	68da      	ldr	r2, [r3, #12]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d207      	bcs.n	8003528 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003520:	425b      	negs	r3, r3
 8003522:	441a      	add	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d105      	bne.n	800353a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	3b01      	subs	r3, #1
 8003538:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003542:	697b      	ldr	r3, [r7, #20]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	2b00      	cmp	r3, #0
 800355c:	d018      	beq.n	8003590 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	441a      	add	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68da      	ldr	r2, [r3, #12]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	429a      	cmp	r2, r3
 8003576:	d303      	bcc.n	8003580 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68d9      	ldr	r1, [r3, #12]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	461a      	mov	r2, r3
 800358a:	6838      	ldr	r0, [r7, #0]
 800358c:	f002 fa7f 	bl	8005a8e <memcpy>
	}
}
 8003590:	bf00      	nop
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80035a0:	f001 f8c2 	bl	8004728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035ac:	e011      	b.n	80035d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d012      	beq.n	80035dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3324      	adds	r3, #36	@ 0x24
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 fcb4 	bl	8003f28 <xTaskRemoveFromEventList>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80035c6:	f000 fd8d 	bl	80040e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	dce9      	bgt.n	80035ae <prvUnlockQueue+0x16>
 80035da:	e000      	b.n	80035de <prvUnlockQueue+0x46>
					break;
 80035dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	22ff      	movs	r2, #255	@ 0xff
 80035e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80035e6:	f001 f8d1 	bl	800478c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80035ea:	f001 f89d 	bl	8004728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035f6:	e011      	b.n	800361c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d012      	beq.n	8003626 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3310      	adds	r3, #16
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fc8f 	bl	8003f28 <xTaskRemoveFromEventList>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003610:	f000 fd68 	bl	80040e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003614:	7bbb      	ldrb	r3, [r7, #14]
 8003616:	3b01      	subs	r3, #1
 8003618:	b2db      	uxtb	r3, r3
 800361a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800361c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003620:	2b00      	cmp	r3, #0
 8003622:	dce9      	bgt.n	80035f8 <prvUnlockQueue+0x60>
 8003624:	e000      	b.n	8003628 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003626:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	22ff      	movs	r2, #255	@ 0xff
 800362c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003630:	f001 f8ac 	bl	800478c <vPortExitCritical>
}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003644:	f001 f870 	bl	8004728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364c:	2b00      	cmp	r3, #0
 800364e:	d102      	bne.n	8003656 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003650:	2301      	movs	r3, #1
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	e001      	b.n	800365a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800365a:	f001 f897 	bl	800478c <vPortExitCritical>

	return xReturn;
 800365e:	68fb      	ldr	r3, [r7, #12]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003670:	f001 f85a 	bl	8004728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800367c:	429a      	cmp	r2, r3
 800367e:	d102      	bne.n	8003686 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003680:	2301      	movs	r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	e001      	b.n	800368a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003686:	2300      	movs	r3, #0
 8003688:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800368a:	f001 f87f 	bl	800478c <vPortExitCritical>

	return xReturn;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	@ 0x38
 800369c:	af04      	add	r7, sp, #16
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10b      	bne.n	80036c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80036ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b0:	f383 8811 	msr	BASEPRI, r3
 80036b4:	f3bf 8f6f 	isb	sy
 80036b8:	f3bf 8f4f 	dsb	sy
 80036bc:	623b      	str	r3, [r7, #32]
}
 80036be:	bf00      	nop
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80036c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10b      	bne.n	80036e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80036ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ce:	f383 8811 	msr	BASEPRI, r3
 80036d2:	f3bf 8f6f 	isb	sy
 80036d6:	f3bf 8f4f 	dsb	sy
 80036da:	61fb      	str	r3, [r7, #28]
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	e7fd      	b.n	80036de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80036e2:	2364      	movs	r3, #100	@ 0x64
 80036e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	2b64      	cmp	r3, #100	@ 0x64
 80036ea:	d00b      	beq.n	8003704 <xTaskCreateStatic+0x6c>
	__asm volatile
 80036ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f0:	f383 8811 	msr	BASEPRI, r3
 80036f4:	f3bf 8f6f 	isb	sy
 80036f8:	f3bf 8f4f 	dsb	sy
 80036fc:	61bb      	str	r3, [r7, #24]
}
 80036fe:	bf00      	nop
 8003700:	bf00      	nop
 8003702:	e7fd      	b.n	8003700 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003704:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01e      	beq.n	800374a <xTaskCreateStatic+0xb2>
 800370c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370e:	2b00      	cmp	r3, #0
 8003710:	d01b      	beq.n	800374a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003714:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800371a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	2202      	movs	r2, #2
 8003720:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003724:	2300      	movs	r3, #0
 8003726:	9303      	str	r3, [sp, #12]
 8003728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372a:	9302      	str	r3, [sp, #8]
 800372c:	f107 0314 	add.w	r3, r7, #20
 8003730:	9301      	str	r3, [sp, #4]
 8003732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	68b9      	ldr	r1, [r7, #8]
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 f850 	bl	80037e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003742:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003744:	f000 f8e4 	bl	8003910 <prvAddNewTaskToReadyList>
 8003748:	e001      	b.n	800374e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800374e:	697b      	ldr	r3, [r7, #20]
	}
 8003750:	4618      	mov	r0, r3
 8003752:	3728      	adds	r7, #40	@ 0x28
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08c      	sub	sp, #48	@ 0x30
 800375c:	af04      	add	r7, sp, #16
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4618      	mov	r0, r3
 800376e:	f001 f8bb 	bl	80048e8 <pvPortMalloc>
 8003772:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00e      	beq.n	8003798 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800377a:	2064      	movs	r0, #100	@ 0x64
 800377c:	f001 f8b4 	bl	80048e8 <pvPortMalloc>
 8003780:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	631a      	str	r2, [r3, #48]	@ 0x30
 800378e:	e005      	b.n	800379c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003790:	6978      	ldr	r0, [r7, #20]
 8003792:	f001 f977 	bl	8004a84 <vPortFree>
 8003796:	e001      	b.n	800379c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d017      	beq.n	80037d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037aa:	88fa      	ldrh	r2, [r7, #6]
 80037ac:	2300      	movs	r3, #0
 80037ae:	9303      	str	r3, [sp, #12]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	9302      	str	r3, [sp, #8]
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68b9      	ldr	r1, [r7, #8]
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f80e 	bl	80037e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037c6:	69f8      	ldr	r0, [r7, #28]
 80037c8:	f000 f8a2 	bl	8003910 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037cc:	2301      	movs	r3, #1
 80037ce:	61bb      	str	r3, [r7, #24]
 80037d0:	e002      	b.n	80037d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037d2:	f04f 33ff 	mov.w	r3, #4294967295
 80037d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80037d8:	69bb      	ldr	r3, [r7, #24]
	}
 80037da:	4618      	mov	r0, r3
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b088      	sub	sp, #32
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
 80037ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	461a      	mov	r2, r3
 80037fa:	21a5      	movs	r1, #165	@ 0xa5
 80037fc:	f002 f8cb 	bl	8005996 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003802:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800380a:	3b01      	subs	r3, #1
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4413      	add	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	f023 0307 	bic.w	r3, r3, #7
 8003818:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00b      	beq.n	800383c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003828:	f383 8811 	msr	BASEPRI, r3
 800382c:	f3bf 8f6f 	isb	sy
 8003830:	f3bf 8f4f 	dsb	sy
 8003834:	617b      	str	r3, [r7, #20]
}
 8003836:	bf00      	nop
 8003838:	bf00      	nop
 800383a:	e7fd      	b.n	8003838 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800383c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d01f      	beq.n	8003888 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003848:	2300      	movs	r3, #0
 800384a:	61fb      	str	r3, [r7, #28]
 800384c:	e012      	b.n	8003874 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	4413      	add	r3, r2
 8003854:	7819      	ldrb	r1, [r3, #0]
 8003856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	4413      	add	r3, r2
 800385c:	3334      	adds	r3, #52	@ 0x34
 800385e:	460a      	mov	r2, r1
 8003860:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	4413      	add	r3, r2
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d006      	beq.n	800387c <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3301      	adds	r3, #1
 8003872:	61fb      	str	r3, [r7, #28]
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	2b0f      	cmp	r3, #15
 8003878:	d9e9      	bls.n	800384e <prvInitialiseNewTask+0x6c>
 800387a:	e000      	b.n	800387e <prvInitialiseNewTask+0x9c>
			{
				break;
 800387c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800387e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003886:	e003      	b.n	8003890 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003892:	2b06      	cmp	r3, #6
 8003894:	d901      	bls.n	800389a <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003896:	2306      	movs	r3, #6
 8003898:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800389a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800389e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038a4:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 80038a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a8:	2200      	movs	r2, #0
 80038aa:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ae:	3304      	adds	r3, #4
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff faa0 	bl	8002df6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b8:	3318      	adds	r3, #24
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff fa9b 	bl	8002df6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c8:	f1c3 0207 	rsb	r2, r3, #7
 80038cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80038d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d8:	2200      	movs	r2, #0
 80038da:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80038dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038de:	2200      	movs	r2, #0
 80038e0:	65da      	str	r2, [r3, #92]	@ 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80038e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	68f9      	ldr	r1, [r7, #12]
 80038ee:	69b8      	ldr	r0, [r7, #24]
 80038f0:	f000 fde8 	bl	80044c4 <pxPortInitialiseStack>
 80038f4:	4602      	mov	r2, r0
 80038f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80038fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <prvInitialiseNewTask+0x124>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003906:	bf00      	nop
 8003908:	3720      	adds	r7, #32
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003918:	f000 ff06 	bl	8004728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800391c:	4b2c      	ldr	r3, [pc, #176]	@ (80039d0 <prvAddNewTaskToReadyList+0xc0>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	3301      	adds	r3, #1
 8003922:	4a2b      	ldr	r2, [pc, #172]	@ (80039d0 <prvAddNewTaskToReadyList+0xc0>)
 8003924:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003926:	4b2b      	ldr	r3, [pc, #172]	@ (80039d4 <prvAddNewTaskToReadyList+0xc4>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d109      	bne.n	8003942 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800392e:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <prvAddNewTaskToReadyList+0xc4>)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003934:	4b26      	ldr	r3, [pc, #152]	@ (80039d0 <prvAddNewTaskToReadyList+0xc0>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d110      	bne.n	800395e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800393c:	f000 fbf8 	bl	8004130 <prvInitialiseTaskLists>
 8003940:	e00d      	b.n	800395e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003942:	4b25      	ldr	r3, [pc, #148]	@ (80039d8 <prvAddNewTaskToReadyList+0xc8>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d109      	bne.n	800395e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800394a:	4b22      	ldr	r3, [pc, #136]	@ (80039d4 <prvAddNewTaskToReadyList+0xc4>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003954:	429a      	cmp	r2, r3
 8003956:	d802      	bhi.n	800395e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003958:	4a1e      	ldr	r2, [pc, #120]	@ (80039d4 <prvAddNewTaskToReadyList+0xc4>)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800395e:	4b1f      	ldr	r3, [pc, #124]	@ (80039dc <prvAddNewTaskToReadyList+0xcc>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3301      	adds	r3, #1
 8003964:	4a1d      	ldr	r2, [pc, #116]	@ (80039dc <prvAddNewTaskToReadyList+0xcc>)
 8003966:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003968:	4b1c      	ldr	r3, [pc, #112]	@ (80039dc <prvAddNewTaskToReadyList+0xcc>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	2201      	movs	r2, #1
 8003976:	409a      	lsls	r2, r3
 8003978:	4b19      	ldr	r3, [pc, #100]	@ (80039e0 <prvAddNewTaskToReadyList+0xd0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4313      	orrs	r3, r2
 800397e:	4a18      	ldr	r2, [pc, #96]	@ (80039e0 <prvAddNewTaskToReadyList+0xd0>)
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003986:	4613      	mov	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4a15      	ldr	r2, [pc, #84]	@ (80039e4 <prvAddNewTaskToReadyList+0xd4>)
 8003990:	441a      	add	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f7ff fa39 	bl	8002e10 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800399e:	f000 fef5 	bl	800478c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039a2:	4b0d      	ldr	r3, [pc, #52]	@ (80039d8 <prvAddNewTaskToReadyList+0xc8>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00e      	beq.n	80039c8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039aa:	4b0a      	ldr	r3, [pc, #40]	@ (80039d4 <prvAddNewTaskToReadyList+0xc4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d207      	bcs.n	80039c8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039b8:	4b0b      	ldr	r3, [pc, #44]	@ (80039e8 <prvAddNewTaskToReadyList+0xd8>)
 80039ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	200004d8 	.word	0x200004d8
 80039d4:	200003d8 	.word	0x200003d8
 80039d8:	200004e4 	.word	0x200004e4
 80039dc:	200004f4 	.word	0x200004f4
 80039e0:	200004e0 	.word	0x200004e0
 80039e4:	200003dc 	.word	0x200003dc
 80039e8:	e000ed04 	.word	0xe000ed04

080039ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d018      	beq.n	8003a30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80039fe:	4b14      	ldr	r3, [pc, #80]	@ (8003a50 <vTaskDelay+0x64>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00b      	beq.n	8003a1e <vTaskDelay+0x32>
	__asm volatile
 8003a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	60bb      	str	r3, [r7, #8]
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	e7fd      	b.n	8003a1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a1e:	f000 f87f 	bl	8003b20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a22:	2100      	movs	r1, #0
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fce7 	bl	80043f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a2a:	f000 f887 	bl	8003b3c <xTaskResumeAll>
 8003a2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003a36:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <vTaskDelay+0x68>)
 8003a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a46:	bf00      	nop
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20000500 	.word	0x20000500
 8003a54:	e000ed04 	.word	0xe000ed04

08003a58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	@ 0x28
 8003a5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a66:	463a      	mov	r2, r7
 8003a68:	1d39      	adds	r1, r7, #4
 8003a6a:	f107 0308 	add.w	r3, r7, #8
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fc fdc4 	bl	80005fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	9202      	str	r2, [sp, #8]
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	460a      	mov	r2, r1
 8003a86:	4920      	ldr	r1, [pc, #128]	@ (8003b08 <vTaskStartScheduler+0xb0>)
 8003a88:	4820      	ldr	r0, [pc, #128]	@ (8003b0c <vTaskStartScheduler+0xb4>)
 8003a8a:	f7ff fe05 	bl	8003698 <xTaskCreateStatic>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	4a1f      	ldr	r2, [pc, #124]	@ (8003b10 <vTaskStartScheduler+0xb8>)
 8003a92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a94:	4b1e      	ldr	r3, [pc, #120]	@ (8003b10 <vTaskStartScheduler+0xb8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	e001      	b.n	8003aa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d118      	bne.n	8003ade <vTaskStartScheduler+0x86>
	__asm volatile
 8003aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab0:	f383 8811 	msr	BASEPRI, r3
 8003ab4:	f3bf 8f6f 	isb	sy
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	613b      	str	r3, [r7, #16]
}
 8003abe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ac0:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <vTaskStartScheduler+0xbc>)
 8003ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ac6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ac8:	4b13      	ldr	r3, [pc, #76]	@ (8003b18 <vTaskStartScheduler+0xc0>)
 8003aca:	2201      	movs	r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ace:	4b13      	ldr	r3, [pc, #76]	@ (8003b1c <vTaskStartScheduler+0xc4>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8003ad4:	f7fc ff46 	bl	8000964 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ad8:	f000 fd82 	bl	80045e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003adc:	e00f      	b.n	8003afe <vTaskStartScheduler+0xa6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae4:	d10b      	bne.n	8003afe <vTaskStartScheduler+0xa6>
	__asm volatile
 8003ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	60fb      	str	r3, [r7, #12]
}
 8003af8:	bf00      	nop
 8003afa:	bf00      	nop
 8003afc:	e7fd      	b.n	8003afa <vTaskStartScheduler+0xa2>
}
 8003afe:	bf00      	nop
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	080067f0 	.word	0x080067f0
 8003b0c:	080040fd 	.word	0x080040fd
 8003b10:	200004fc 	.word	0x200004fc
 8003b14:	200004f8 	.word	0x200004f8
 8003b18:	200004e4 	.word	0x200004e4
 8003b1c:	200004dc 	.word	0x200004dc

08003b20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003b24:	4b04      	ldr	r3, [pc, #16]	@ (8003b38 <vTaskSuspendAll+0x18>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	4a03      	ldr	r2, [pc, #12]	@ (8003b38 <vTaskSuspendAll+0x18>)
 8003b2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003b2e:	bf00      	nop
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	20000500 	.word	0x20000500

08003b3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b4a:	4b42      	ldr	r3, [pc, #264]	@ (8003c54 <xTaskResumeAll+0x118>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10b      	bne.n	8003b6a <xTaskResumeAll+0x2e>
	__asm volatile
 8003b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b56:	f383 8811 	msr	BASEPRI, r3
 8003b5a:	f3bf 8f6f 	isb	sy
 8003b5e:	f3bf 8f4f 	dsb	sy
 8003b62:	603b      	str	r3, [r7, #0]
}
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop
 8003b68:	e7fd      	b.n	8003b66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b6a:	f000 fddd 	bl	8004728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b6e:	4b39      	ldr	r3, [pc, #228]	@ (8003c54 <xTaskResumeAll+0x118>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3b01      	subs	r3, #1
 8003b74:	4a37      	ldr	r2, [pc, #220]	@ (8003c54 <xTaskResumeAll+0x118>)
 8003b76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b78:	4b36      	ldr	r3, [pc, #216]	@ (8003c54 <xTaskResumeAll+0x118>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d161      	bne.n	8003c44 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b80:	4b35      	ldr	r3, [pc, #212]	@ (8003c58 <xTaskResumeAll+0x11c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d05d      	beq.n	8003c44 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b88:	e02e      	b.n	8003be8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b8a:	4b34      	ldr	r3, [pc, #208]	@ (8003c5c <xTaskResumeAll+0x120>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3318      	adds	r3, #24
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff f997 	bl	8002eca <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff f992 	bl	8002eca <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003baa:	2201      	movs	r2, #1
 8003bac:	409a      	lsls	r2, r3
 8003bae:	4b2c      	ldr	r3, [pc, #176]	@ (8003c60 <xTaskResumeAll+0x124>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8003c60 <xTaskResumeAll+0x124>)
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4a27      	ldr	r2, [pc, #156]	@ (8003c64 <xTaskResumeAll+0x128>)
 8003bc6:	441a      	add	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3304      	adds	r3, #4
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4610      	mov	r0, r2
 8003bd0:	f7ff f91e 	bl	8002e10 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd8:	4b23      	ldr	r3, [pc, #140]	@ (8003c68 <xTaskResumeAll+0x12c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d302      	bcc.n	8003be8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003be2:	4b22      	ldr	r3, [pc, #136]	@ (8003c6c <xTaskResumeAll+0x130>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003be8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c5c <xTaskResumeAll+0x120>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1cc      	bne.n	8003b8a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003bf6:	f000 fb39 	bl	800426c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <xTaskResumeAll+0x134>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d010      	beq.n	8003c28 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c06:	f000 f837 	bl	8003c78 <xTaskIncrementTick>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003c10:	4b16      	ldr	r3, [pc, #88]	@ (8003c6c <xTaskResumeAll+0x130>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f1      	bne.n	8003c06 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003c22:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <xTaskResumeAll+0x134>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c28:	4b10      	ldr	r3, [pc, #64]	@ (8003c6c <xTaskResumeAll+0x130>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d009      	beq.n	8003c44 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c30:	2301      	movs	r3, #1
 8003c32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c34:	4b0f      	ldr	r3, [pc, #60]	@ (8003c74 <xTaskResumeAll+0x138>)
 8003c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c44:	f000 fda2 	bl	800478c <vPortExitCritical>

	return xAlreadyYielded;
 8003c48:	68bb      	ldr	r3, [r7, #8]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000500 	.word	0x20000500
 8003c58:	200004d8 	.word	0x200004d8
 8003c5c:	20000498 	.word	0x20000498
 8003c60:	200004e0 	.word	0x200004e0
 8003c64:	200003dc 	.word	0x200003dc
 8003c68:	200003d8 	.word	0x200003d8
 8003c6c:	200004ec 	.word	0x200004ec
 8003c70:	200004e8 	.word	0x200004e8
 8003c74:	e000ed04 	.word	0xe000ed04

08003c78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c82:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc0 <xTaskIncrementTick+0x148>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f040 808f 	bne.w	8003daa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8003dc4 <xTaskIncrementTick+0x14c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	3301      	adds	r3, #1
 8003c92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c94:	4a4b      	ldr	r2, [pc, #300]	@ (8003dc4 <xTaskIncrementTick+0x14c>)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d121      	bne.n	8003ce4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ca0:	4b49      	ldr	r3, [pc, #292]	@ (8003dc8 <xTaskIncrementTick+0x150>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cae:	f383 8811 	msr	BASEPRI, r3
 8003cb2:	f3bf 8f6f 	isb	sy
 8003cb6:	f3bf 8f4f 	dsb	sy
 8003cba:	603b      	str	r3, [r7, #0]
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	e7fd      	b.n	8003cbe <xTaskIncrementTick+0x46>
 8003cc2:	4b41      	ldr	r3, [pc, #260]	@ (8003dc8 <xTaskIncrementTick+0x150>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	4b40      	ldr	r3, [pc, #256]	@ (8003dcc <xTaskIncrementTick+0x154>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3e      	ldr	r2, [pc, #248]	@ (8003dc8 <xTaskIncrementTick+0x150>)
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	4a3e      	ldr	r2, [pc, #248]	@ (8003dcc <xTaskIncrementTick+0x154>)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8003dd0 <xTaskIncrementTick+0x158>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	4a3c      	ldr	r2, [pc, #240]	@ (8003dd0 <xTaskIncrementTick+0x158>)
 8003cde:	6013      	str	r3, [r2, #0]
 8003ce0:	f000 fac4 	bl	800426c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003ce4:	4b3b      	ldr	r3, [pc, #236]	@ (8003dd4 <xTaskIncrementTick+0x15c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d348      	bcc.n	8003d80 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cee:	4b36      	ldr	r3, [pc, #216]	@ (8003dc8 <xTaskIncrementTick+0x150>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d104      	bne.n	8003d02 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cf8:	4b36      	ldr	r3, [pc, #216]	@ (8003dd4 <xTaskIncrementTick+0x15c>)
 8003cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8003cfe:	601a      	str	r2, [r3, #0]
					break;
 8003d00:	e03e      	b.n	8003d80 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d02:	4b31      	ldr	r3, [pc, #196]	@ (8003dc8 <xTaskIncrementTick+0x150>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d203      	bcs.n	8003d22 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d1a:	4a2e      	ldr	r2, [pc, #184]	@ (8003dd4 <xTaskIncrementTick+0x15c>)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003d20:	e02e      	b.n	8003d80 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	3304      	adds	r3, #4
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff f8cf 	bl	8002eca <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d004      	beq.n	8003d3e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	3318      	adds	r3, #24
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff f8c6 	bl	8002eca <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d42:	2201      	movs	r2, #1
 8003d44:	409a      	lsls	r2, r3
 8003d46:	4b24      	ldr	r3, [pc, #144]	@ (8003dd8 <xTaskIncrementTick+0x160>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	4a22      	ldr	r2, [pc, #136]	@ (8003dd8 <xTaskIncrementTick+0x160>)
 8003d4e:	6013      	str	r3, [r2, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d54:	4613      	mov	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4413      	add	r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003ddc <xTaskIncrementTick+0x164>)
 8003d5e:	441a      	add	r2, r3
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	3304      	adds	r3, #4
 8003d64:	4619      	mov	r1, r3
 8003d66:	4610      	mov	r0, r2
 8003d68:	f7ff f852 	bl	8002e10 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d70:	4b1b      	ldr	r3, [pc, #108]	@ (8003de0 <xTaskIncrementTick+0x168>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d3b9      	bcc.n	8003cee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d7e:	e7b6      	b.n	8003cee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d80:	4b17      	ldr	r3, [pc, #92]	@ (8003de0 <xTaskIncrementTick+0x168>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d86:	4915      	ldr	r1, [pc, #84]	@ (8003ddc <xTaskIncrementTick+0x164>)
 8003d88:	4613      	mov	r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d901      	bls.n	8003d9c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d9c:	4b11      	ldr	r3, [pc, #68]	@ (8003de4 <xTaskIncrementTick+0x16c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003da4:	2301      	movs	r3, #1
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	e004      	b.n	8003db4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003daa:	4b0f      	ldr	r3, [pc, #60]	@ (8003de8 <xTaskIncrementTick+0x170>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3301      	adds	r3, #1
 8003db0:	4a0d      	ldr	r2, [pc, #52]	@ (8003de8 <xTaskIncrementTick+0x170>)
 8003db2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003db4:	697b      	ldr	r3, [r7, #20]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3718      	adds	r7, #24
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000500 	.word	0x20000500
 8003dc4:	200004dc 	.word	0x200004dc
 8003dc8:	20000490 	.word	0x20000490
 8003dcc:	20000494 	.word	0x20000494
 8003dd0:	200004f0 	.word	0x200004f0
 8003dd4:	200004f8 	.word	0x200004f8
 8003dd8:	200004e0 	.word	0x200004e0
 8003ddc:	200003dc 	.word	0x200003dc
 8003de0:	200003d8 	.word	0x200003d8
 8003de4:	200004ec 	.word	0x200004ec
 8003de8:	200004e8 	.word	0x200004e8

08003dec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003df2:	4b33      	ldr	r3, [pc, #204]	@ (8003ec0 <vTaskSwitchContext+0xd4>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003dfa:	4b32      	ldr	r3, [pc, #200]	@ (8003ec4 <vTaskSwitchContext+0xd8>)
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e00:	e059      	b.n	8003eb6 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 8003e02:	4b30      	ldr	r3, [pc, #192]	@ (8003ec4 <vTaskSwitchContext+0xd8>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8003e08:	f7fc fdb8 	bl	800097c <getRunTimeCounterValue>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4a2e      	ldr	r2, [pc, #184]	@ (8003ec8 <vTaskSwitchContext+0xdc>)
 8003e10:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8003e12:	4b2d      	ldr	r3, [pc, #180]	@ (8003ec8 <vTaskSwitchContext+0xdc>)
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	4b2d      	ldr	r3, [pc, #180]	@ (8003ecc <vTaskSwitchContext+0xe0>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d909      	bls.n	8003e32 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8003e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed0 <vTaskSwitchContext+0xe4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8003e24:	4a28      	ldr	r2, [pc, #160]	@ (8003ec8 <vTaskSwitchContext+0xdc>)
 8003e26:	6810      	ldr	r0, [r2, #0]
 8003e28:	4a28      	ldr	r2, [pc, #160]	@ (8003ecc <vTaskSwitchContext+0xe0>)
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	1a82      	subs	r2, r0, r2
 8003e2e:	440a      	add	r2, r1
 8003e30:	659a      	str	r2, [r3, #88]	@ 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8003e32:	4b25      	ldr	r3, [pc, #148]	@ (8003ec8 <vTaskSwitchContext+0xdc>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a25      	ldr	r2, [pc, #148]	@ (8003ecc <vTaskSwitchContext+0xe0>)
 8003e38:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e3a:	4b26      	ldr	r3, [pc, #152]	@ (8003ed4 <vTaskSwitchContext+0xe8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	fab3 f383 	clz	r3, r3
 8003e46:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003e48:	7afb      	ldrb	r3, [r7, #11]
 8003e4a:	f1c3 031f 	rsb	r3, r3, #31
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	4921      	ldr	r1, [pc, #132]	@ (8003ed8 <vTaskSwitchContext+0xec>)
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10b      	bne.n	8003e7c <vTaskSwitchContext+0x90>
	__asm volatile
 8003e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e68:	f383 8811 	msr	BASEPRI, r3
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	f3bf 8f4f 	dsb	sy
 8003e74:	607b      	str	r3, [r7, #4]
}
 8003e76:	bf00      	nop
 8003e78:	bf00      	nop
 8003e7a:	e7fd      	b.n	8003e78 <vTaskSwitchContext+0x8c>
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4a14      	ldr	r2, [pc, #80]	@ (8003ed8 <vTaskSwitchContext+0xec>)
 8003e88:	4413      	add	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	605a      	str	r2, [r3, #4]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	3308      	adds	r3, #8
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d104      	bne.n	8003eac <vTaskSwitchContext+0xc0>
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	605a      	str	r2, [r3, #4]
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	4a07      	ldr	r2, [pc, #28]	@ (8003ed0 <vTaskSwitchContext+0xe4>)
 8003eb4:	6013      	str	r3, [r2, #0]
}
 8003eb6:	bf00      	nop
 8003eb8:	3718      	adds	r7, #24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000500 	.word	0x20000500
 8003ec4:	200004ec 	.word	0x200004ec
 8003ec8:	20000508 	.word	0x20000508
 8003ecc:	20000504 	.word	0x20000504
 8003ed0:	200003d8 	.word	0x200003d8
 8003ed4:	200004e0 	.word	0x200004e0
 8003ed8:	200003dc 	.word	0x200003dc

08003edc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	60fb      	str	r3, [r7, #12]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f04:	4b07      	ldr	r3, [pc, #28]	@ (8003f24 <vTaskPlaceOnEventList+0x48>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	3318      	adds	r3, #24
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7fe ffa3 	bl	8002e58 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f12:	2101      	movs	r1, #1
 8003f14:	6838      	ldr	r0, [r7, #0]
 8003f16:	f000 fa6f 	bl	80043f8 <prvAddCurrentTaskToDelayedList>
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	200003d8 	.word	0x200003d8

08003f28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10b      	bne.n	8003f56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f42:	f383 8811 	msr	BASEPRI, r3
 8003f46:	f3bf 8f6f 	isb	sy
 8003f4a:	f3bf 8f4f 	dsb	sy
 8003f4e:	60fb      	str	r3, [r7, #12]
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	e7fd      	b.n	8003f52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	3318      	adds	r3, #24
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe ffb5 	bl	8002eca <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f60:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd8 <xTaskRemoveFromEventList+0xb0>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d11c      	bne.n	8003fa2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fe ffac 	bl	8002eca <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f76:	2201      	movs	r2, #1
 8003f78:	409a      	lsls	r2, r3
 8003f7a:	4b18      	ldr	r3, [pc, #96]	@ (8003fdc <xTaskRemoveFromEventList+0xb4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	4a16      	ldr	r2, [pc, #88]	@ (8003fdc <xTaskRemoveFromEventList+0xb4>)
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4a13      	ldr	r2, [pc, #76]	@ (8003fe0 <xTaskRemoveFromEventList+0xb8>)
 8003f92:	441a      	add	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	f7fe ff38 	bl	8002e10 <vListInsertEnd>
 8003fa0:	e005      	b.n	8003fae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	3318      	adds	r3, #24
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	480e      	ldr	r0, [pc, #56]	@ (8003fe4 <xTaskRemoveFromEventList+0xbc>)
 8003faa:	f7fe ff31 	bl	8002e10 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe8 <xTaskRemoveFromEventList+0xc0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d905      	bls.n	8003fc8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fec <xTaskRemoveFromEventList+0xc4>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e001      	b.n	8003fcc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003fcc:	697b      	ldr	r3, [r7, #20]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	20000500 	.word	0x20000500
 8003fdc:	200004e0 	.word	0x200004e0
 8003fe0:	200003dc 	.word	0x200003dc
 8003fe4:	20000498 	.word	0x20000498
 8003fe8:	200003d8 	.word	0x200003d8
 8003fec:	200004ec 	.word	0x200004ec

08003ff0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ff8:	4b06      	ldr	r3, [pc, #24]	@ (8004014 <vTaskInternalSetTimeOutState+0x24>)
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004000:	4b05      	ldr	r3, [pc, #20]	@ (8004018 <vTaskInternalSetTimeOutState+0x28>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	605a      	str	r2, [r3, #4]
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	200004f0 	.word	0x200004f0
 8004018:	200004dc 	.word	0x200004dc

0800401c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10b      	bne.n	8004044 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800402c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004030:	f383 8811 	msr	BASEPRI, r3
 8004034:	f3bf 8f6f 	isb	sy
 8004038:	f3bf 8f4f 	dsb	sy
 800403c:	613b      	str	r3, [r7, #16]
}
 800403e:	bf00      	nop
 8004040:	bf00      	nop
 8004042:	e7fd      	b.n	8004040 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800404a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	60fb      	str	r3, [r7, #12]
}
 800405c:	bf00      	nop
 800405e:	bf00      	nop
 8004060:	e7fd      	b.n	800405e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004062:	f000 fb61 	bl	8004728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004066:	4b1d      	ldr	r3, [pc, #116]	@ (80040dc <xTaskCheckForTimeOut+0xc0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407e:	d102      	bne.n	8004086 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004080:	2300      	movs	r3, #0
 8004082:	61fb      	str	r3, [r7, #28]
 8004084:	e023      	b.n	80040ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <xTaskCheckForTimeOut+0xc4>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d007      	beq.n	80040a2 <xTaskCheckForTimeOut+0x86>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	429a      	cmp	r2, r3
 800409a:	d302      	bcc.n	80040a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800409c:	2301      	movs	r3, #1
 800409e:	61fb      	str	r3, [r7, #28]
 80040a0:	e015      	b.n	80040ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d20b      	bcs.n	80040c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	1ad2      	subs	r2, r2, r3
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7ff ff99 	bl	8003ff0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80040be:	2300      	movs	r3, #0
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	e004      	b.n	80040ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80040ca:	2301      	movs	r3, #1
 80040cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80040ce:	f000 fb5d 	bl	800478c <vPortExitCritical>

	return xReturn;
 80040d2:	69fb      	ldr	r3, [r7, #28]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3720      	adds	r7, #32
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	200004dc 	.word	0x200004dc
 80040e0:	200004f0 	.word	0x200004f0

080040e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040e8:	4b03      	ldr	r3, [pc, #12]	@ (80040f8 <vTaskMissedYield+0x14>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
}
 80040ee:	bf00      	nop
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	200004ec 	.word	0x200004ec

080040fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004104:	f000 f854 	bl	80041b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004108:	4b07      	ldr	r3, [pc, #28]	@ (8004128 <prvIdleTask+0x2c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d907      	bls.n	8004120 <prvIdleTask+0x24>
			{
				taskYIELD();
 8004110:	4b06      	ldr	r3, [pc, #24]	@ (800412c <prvIdleTask+0x30>)
 8004112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8004120:	f7fc fa64 	bl	80005ec <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8004124:	e7ee      	b.n	8004104 <prvIdleTask+0x8>
 8004126:	bf00      	nop
 8004128:	200003dc 	.word	0x200003dc
 800412c:	e000ed04 	.word	0xe000ed04

08004130 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004136:	2300      	movs	r3, #0
 8004138:	607b      	str	r3, [r7, #4]
 800413a:	e00c      	b.n	8004156 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4a12      	ldr	r2, [pc, #72]	@ (8004190 <prvInitialiseTaskLists+0x60>)
 8004148:	4413      	add	r3, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f7fe fe33 	bl	8002db6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3301      	adds	r3, #1
 8004154:	607b      	str	r3, [r7, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b06      	cmp	r3, #6
 800415a:	d9ef      	bls.n	800413c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800415c:	480d      	ldr	r0, [pc, #52]	@ (8004194 <prvInitialiseTaskLists+0x64>)
 800415e:	f7fe fe2a 	bl	8002db6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004162:	480d      	ldr	r0, [pc, #52]	@ (8004198 <prvInitialiseTaskLists+0x68>)
 8004164:	f7fe fe27 	bl	8002db6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004168:	480c      	ldr	r0, [pc, #48]	@ (800419c <prvInitialiseTaskLists+0x6c>)
 800416a:	f7fe fe24 	bl	8002db6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800416e:	480c      	ldr	r0, [pc, #48]	@ (80041a0 <prvInitialiseTaskLists+0x70>)
 8004170:	f7fe fe21 	bl	8002db6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004174:	480b      	ldr	r0, [pc, #44]	@ (80041a4 <prvInitialiseTaskLists+0x74>)
 8004176:	f7fe fe1e 	bl	8002db6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800417a:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <prvInitialiseTaskLists+0x78>)
 800417c:	4a05      	ldr	r2, [pc, #20]	@ (8004194 <prvInitialiseTaskLists+0x64>)
 800417e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004180:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <prvInitialiseTaskLists+0x7c>)
 8004182:	4a05      	ldr	r2, [pc, #20]	@ (8004198 <prvInitialiseTaskLists+0x68>)
 8004184:	601a      	str	r2, [r3, #0]
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	200003dc 	.word	0x200003dc
 8004194:	20000468 	.word	0x20000468
 8004198:	2000047c 	.word	0x2000047c
 800419c:	20000498 	.word	0x20000498
 80041a0:	200004ac 	.word	0x200004ac
 80041a4:	200004c4 	.word	0x200004c4
 80041a8:	20000490 	.word	0x20000490
 80041ac:	20000494 	.word	0x20000494

080041b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041b6:	e019      	b.n	80041ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80041b8:	f000 fab6 	bl	8004728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041bc:	4b10      	ldr	r3, [pc, #64]	@ (8004200 <prvCheckTasksWaitingTermination+0x50>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3304      	adds	r3, #4
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fe fe7e 	bl	8002eca <uxListRemove>
				--uxCurrentNumberOfTasks;
 80041ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004204 <prvCheckTasksWaitingTermination+0x54>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	3b01      	subs	r3, #1
 80041d4:	4a0b      	ldr	r2, [pc, #44]	@ (8004204 <prvCheckTasksWaitingTermination+0x54>)
 80041d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004208 <prvCheckTasksWaitingTermination+0x58>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3b01      	subs	r3, #1
 80041de:	4a0a      	ldr	r2, [pc, #40]	@ (8004208 <prvCheckTasksWaitingTermination+0x58>)
 80041e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041e2:	f000 fad3 	bl	800478c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f810 	bl	800420c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041ec:	4b06      	ldr	r3, [pc, #24]	@ (8004208 <prvCheckTasksWaitingTermination+0x58>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1e1      	bne.n	80041b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	200004ac 	.word	0x200004ac
 8004204:	200004d8 	.word	0x200004d8
 8004208:	200004c0 	.word	0x200004c0

0800420c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800421a:	2b00      	cmp	r3, #0
 800421c:	d108      	bne.n	8004230 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fc2e 	bl	8004a84 <vPortFree>
				vPortFree( pxTCB );
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 fc2b 	bl	8004a84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800422e:	e019      	b.n	8004264 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8004236:	2b01      	cmp	r3, #1
 8004238:	d103      	bne.n	8004242 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 fc22 	bl	8004a84 <vPortFree>
	}
 8004240:	e010      	b.n	8004264 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8004248:	2b02      	cmp	r3, #2
 800424a:	d00b      	beq.n	8004264 <prvDeleteTCB+0x58>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	60fb      	str	r3, [r7, #12]
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <prvDeleteTCB+0x54>
	}
 8004264:	bf00      	nop
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004272:	4b0c      	ldr	r3, [pc, #48]	@ (80042a4 <prvResetNextTaskUnblockTime+0x38>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d104      	bne.n	8004286 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800427c:	4b0a      	ldr	r3, [pc, #40]	@ (80042a8 <prvResetNextTaskUnblockTime+0x3c>)
 800427e:	f04f 32ff 	mov.w	r2, #4294967295
 8004282:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004284:	e008      	b.n	8004298 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004286:	4b07      	ldr	r3, [pc, #28]	@ (80042a4 <prvResetNextTaskUnblockTime+0x38>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	4a04      	ldr	r2, [pc, #16]	@ (80042a8 <prvResetNextTaskUnblockTime+0x3c>)
 8004296:	6013      	str	r3, [r2, #0]
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	20000490 	.word	0x20000490
 80042a8:	200004f8 	.word	0x200004f8

080042ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80042b2:	4b0b      	ldr	r3, [pc, #44]	@ (80042e0 <xTaskGetSchedulerState+0x34>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d102      	bne.n	80042c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80042ba:	2301      	movs	r3, #1
 80042bc:	607b      	str	r3, [r7, #4]
 80042be:	e008      	b.n	80042d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042c0:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <xTaskGetSchedulerState+0x38>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d102      	bne.n	80042ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80042c8:	2302      	movs	r3, #2
 80042ca:	607b      	str	r3, [r7, #4]
 80042cc:	e001      	b.n	80042d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80042ce:	2300      	movs	r3, #0
 80042d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042d2:	687b      	ldr	r3, [r7, #4]
	}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	200004e4 	.word	0x200004e4
 80042e4:	20000500 	.word	0x20000500

080042e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80042f4:	2300      	movs	r3, #0
 80042f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d070      	beq.n	80043e0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042fe:	4b3b      	ldr	r3, [pc, #236]	@ (80043ec <xTaskPriorityDisinherit+0x104>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	429a      	cmp	r2, r3
 8004306:	d00b      	beq.n	8004320 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800430c:	f383 8811 	msr	BASEPRI, r3
 8004310:	f3bf 8f6f 	isb	sy
 8004314:	f3bf 8f4f 	dsb	sy
 8004318:	60fb      	str	r3, [r7, #12]
}
 800431a:	bf00      	nop
 800431c:	bf00      	nop
 800431e:	e7fd      	b.n	800431c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10b      	bne.n	8004340 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800432c:	f383 8811 	msr	BASEPRI, r3
 8004330:	f3bf 8f6f 	isb	sy
 8004334:	f3bf 8f4f 	dsb	sy
 8004338:	60bb      	str	r3, [r7, #8]
}
 800433a:	bf00      	nop
 800433c:	bf00      	nop
 800433e:	e7fd      	b.n	800433c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004344:	1e5a      	subs	r2, r3, #1
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004352:	429a      	cmp	r2, r3
 8004354:	d044      	beq.n	80043e0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435a:	2b00      	cmp	r3, #0
 800435c:	d140      	bne.n	80043e0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	3304      	adds	r3, #4
 8004362:	4618      	mov	r0, r3
 8004364:	f7fe fdb1 	bl	8002eca <uxListRemove>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d115      	bne.n	800439a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004372:	491f      	ldr	r1, [pc, #124]	@ (80043f0 <xTaskPriorityDisinherit+0x108>)
 8004374:	4613      	mov	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10a      	bne.n	800439a <xTaskPriorityDisinherit+0xb2>
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004388:	2201      	movs	r2, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	43da      	mvns	r2, r3
 8004390:	4b18      	ldr	r3, [pc, #96]	@ (80043f4 <xTaskPriorityDisinherit+0x10c>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4013      	ands	r3, r2
 8004396:	4a17      	ldr	r2, [pc, #92]	@ (80043f4 <xTaskPriorityDisinherit+0x10c>)
 8004398:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	f1c3 0207 	rsb	r2, r3, #7
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b2:	2201      	movs	r2, #1
 80043b4:	409a      	lsls	r2, r3
 80043b6:	4b0f      	ldr	r3, [pc, #60]	@ (80043f4 <xTaskPriorityDisinherit+0x10c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	4a0d      	ldr	r2, [pc, #52]	@ (80043f4 <xTaskPriorityDisinherit+0x10c>)
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4a08      	ldr	r2, [pc, #32]	@ (80043f0 <xTaskPriorityDisinherit+0x108>)
 80043ce:	441a      	add	r2, r3
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f7fe fd1a 	bl	8002e10 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80043dc:	2301      	movs	r3, #1
 80043de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80043e0:	697b      	ldr	r3, [r7, #20]
	}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	200003d8 	.word	0x200003d8
 80043f0:	200003dc 	.word	0x200003dc
 80043f4:	200004e0 	.word	0x200004e0

080043f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004402:	4b29      	ldr	r3, [pc, #164]	@ (80044a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004408:	4b28      	ldr	r3, [pc, #160]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3304      	adds	r3, #4
 800440e:	4618      	mov	r0, r3
 8004410:	f7fe fd5b 	bl	8002eca <uxListRemove>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10b      	bne.n	8004432 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800441a:	4b24      	ldr	r3, [pc, #144]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004420:	2201      	movs	r2, #1
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	43da      	mvns	r2, r3
 8004428:	4b21      	ldr	r3, [pc, #132]	@ (80044b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4013      	ands	r3, r2
 800442e:	4a20      	ldr	r2, [pc, #128]	@ (80044b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004430:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004438:	d10a      	bne.n	8004450 <prvAddCurrentTaskToDelayedList+0x58>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d007      	beq.n	8004450 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004440:	4b1a      	ldr	r3, [pc, #104]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	3304      	adds	r3, #4
 8004446:	4619      	mov	r1, r3
 8004448:	481a      	ldr	r0, [pc, #104]	@ (80044b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800444a:	f7fe fce1 	bl	8002e10 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800444e:	e026      	b.n	800449e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4413      	add	r3, r2
 8004456:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004458:	4b14      	ldr	r3, [pc, #80]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	429a      	cmp	r2, r3
 8004466:	d209      	bcs.n	800447c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004468:	4b13      	ldr	r3, [pc, #76]	@ (80044b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	4b0f      	ldr	r3, [pc, #60]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3304      	adds	r3, #4
 8004472:	4619      	mov	r1, r3
 8004474:	4610      	mov	r0, r2
 8004476:	f7fe fcef 	bl	8002e58 <vListInsert>
}
 800447a:	e010      	b.n	800449e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800447c:	4b0f      	ldr	r3, [pc, #60]	@ (80044bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3304      	adds	r3, #4
 8004486:	4619      	mov	r1, r3
 8004488:	4610      	mov	r0, r2
 800448a:	f7fe fce5 	bl	8002e58 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800448e:	4b0c      	ldr	r3, [pc, #48]	@ (80044c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68ba      	ldr	r2, [r7, #8]
 8004494:	429a      	cmp	r2, r3
 8004496:	d202      	bcs.n	800449e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004498:	4a09      	ldr	r2, [pc, #36]	@ (80044c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	6013      	str	r3, [r2, #0]
}
 800449e:	bf00      	nop
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	200004dc 	.word	0x200004dc
 80044ac:	200003d8 	.word	0x200003d8
 80044b0:	200004e0 	.word	0x200004e0
 80044b4:	200004c4 	.word	0x200004c4
 80044b8:	20000494 	.word	0x20000494
 80044bc:	20000490 	.word	0x20000490
 80044c0:	200004f8 	.word	0x200004f8

080044c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	3b04      	subs	r3, #4
 80044d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80044dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	3b04      	subs	r3, #4
 80044e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f023 0201 	bic.w	r2, r3, #1
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	3b04      	subs	r3, #4
 80044f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80044f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004528 <pxPortInitialiseStack+0x64>)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	3b14      	subs	r3, #20
 80044fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	3b04      	subs	r3, #4
 800450a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f06f 0202 	mvn.w	r2, #2
 8004512:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3b20      	subs	r3, #32
 8004518:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800451a:	68fb      	ldr	r3, [r7, #12]
}
 800451c:	4618      	mov	r0, r3
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	0800452d 	.word	0x0800452d

0800452c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004532:	2300      	movs	r3, #0
 8004534:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004536:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <prvTaskExitError+0x58>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800453e:	d00b      	beq.n	8004558 <prvTaskExitError+0x2c>
	__asm volatile
 8004540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004544:	f383 8811 	msr	BASEPRI, r3
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	60fb      	str	r3, [r7, #12]
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <prvTaskExitError+0x28>
	__asm volatile
 8004558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800455c:	f383 8811 	msr	BASEPRI, r3
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	60bb      	str	r3, [r7, #8]
}
 800456a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800456c:	bf00      	nop
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0fc      	beq.n	800456e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	3714      	adds	r7, #20
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	2000000c 	.word	0x2000000c
	...

08004590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004590:	4b07      	ldr	r3, [pc, #28]	@ (80045b0 <pxCurrentTCBConst2>)
 8004592:	6819      	ldr	r1, [r3, #0]
 8004594:	6808      	ldr	r0, [r1, #0]
 8004596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800459a:	f380 8809 	msr	PSP, r0
 800459e:	f3bf 8f6f 	isb	sy
 80045a2:	f04f 0000 	mov.w	r0, #0
 80045a6:	f380 8811 	msr	BASEPRI, r0
 80045aa:	4770      	bx	lr
 80045ac:	f3af 8000 	nop.w

080045b0 <pxCurrentTCBConst2>:
 80045b0:	200003d8 	.word	0x200003d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop

080045b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80045b8:	4808      	ldr	r0, [pc, #32]	@ (80045dc <prvPortStartFirstTask+0x24>)
 80045ba:	6800      	ldr	r0, [r0, #0]
 80045bc:	6800      	ldr	r0, [r0, #0]
 80045be:	f380 8808 	msr	MSP, r0
 80045c2:	f04f 0000 	mov.w	r0, #0
 80045c6:	f380 8814 	msr	CONTROL, r0
 80045ca:	b662      	cpsie	i
 80045cc:	b661      	cpsie	f
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	df00      	svc	0
 80045d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80045da:	bf00      	nop
 80045dc:	e000ed08 	.word	0xe000ed08

080045e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80045e6:	4b47      	ldr	r3, [pc, #284]	@ (8004704 <xPortStartScheduler+0x124>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a47      	ldr	r2, [pc, #284]	@ (8004708 <xPortStartScheduler+0x128>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d10b      	bne.n	8004608 <xPortStartScheduler+0x28>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	60fb      	str	r3, [r7, #12]
}
 8004602:	bf00      	nop
 8004604:	bf00      	nop
 8004606:	e7fd      	b.n	8004604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004608:	4b3e      	ldr	r3, [pc, #248]	@ (8004704 <xPortStartScheduler+0x124>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a3f      	ldr	r2, [pc, #252]	@ (800470c <xPortStartScheduler+0x12c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d10b      	bne.n	800462a <xPortStartScheduler+0x4a>
	__asm volatile
 8004612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004616:	f383 8811 	msr	BASEPRI, r3
 800461a:	f3bf 8f6f 	isb	sy
 800461e:	f3bf 8f4f 	dsb	sy
 8004622:	613b      	str	r3, [r7, #16]
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	e7fd      	b.n	8004626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800462a:	4b39      	ldr	r3, [pc, #228]	@ (8004710 <xPortStartScheduler+0x130>)
 800462c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	22ff      	movs	r2, #255	@ 0xff
 800463a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004644:	78fb      	ldrb	r3, [r7, #3]
 8004646:	b2db      	uxtb	r3, r3
 8004648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800464c:	b2da      	uxtb	r2, r3
 800464e:	4b31      	ldr	r3, [pc, #196]	@ (8004714 <xPortStartScheduler+0x134>)
 8004650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004652:	4b31      	ldr	r3, [pc, #196]	@ (8004718 <xPortStartScheduler+0x138>)
 8004654:	2207      	movs	r2, #7
 8004656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004658:	e009      	b.n	800466e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800465a:	4b2f      	ldr	r3, [pc, #188]	@ (8004718 <xPortStartScheduler+0x138>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	3b01      	subs	r3, #1
 8004660:	4a2d      	ldr	r2, [pc, #180]	@ (8004718 <xPortStartScheduler+0x138>)
 8004662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004664:	78fb      	ldrb	r3, [r7, #3]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	b2db      	uxtb	r3, r3
 800466c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004676:	2b80      	cmp	r3, #128	@ 0x80
 8004678:	d0ef      	beq.n	800465a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800467a:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <xPortStartScheduler+0x138>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f1c3 0307 	rsb	r3, r3, #7
 8004682:	2b04      	cmp	r3, #4
 8004684:	d00b      	beq.n	800469e <xPortStartScheduler+0xbe>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	60bb      	str	r3, [r7, #8]
}
 8004698:	bf00      	nop
 800469a:	bf00      	nop
 800469c:	e7fd      	b.n	800469a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800469e:	4b1e      	ldr	r3, [pc, #120]	@ (8004718 <xPortStartScheduler+0x138>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004718 <xPortStartScheduler+0x138>)
 80046a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004718 <xPortStartScheduler+0x138>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046b0:	4a19      	ldr	r2, [pc, #100]	@ (8004718 <xPortStartScheduler+0x138>)
 80046b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80046bc:	4b17      	ldr	r3, [pc, #92]	@ (800471c <xPortStartScheduler+0x13c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a16      	ldr	r2, [pc, #88]	@ (800471c <xPortStartScheduler+0x13c>)
 80046c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80046c8:	4b14      	ldr	r3, [pc, #80]	@ (800471c <xPortStartScheduler+0x13c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a13      	ldr	r2, [pc, #76]	@ (800471c <xPortStartScheduler+0x13c>)
 80046ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80046d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80046d4:	f000 f8da 	bl	800488c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80046d8:	4b11      	ldr	r3, [pc, #68]	@ (8004720 <xPortStartScheduler+0x140>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80046de:	f000 f8f9 	bl	80048d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80046e2:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <xPortStartScheduler+0x144>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004724 <xPortStartScheduler+0x144>)
 80046e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80046ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80046ee:	f7ff ff63 	bl	80045b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80046f2:	f7ff fb7b 	bl	8003dec <vTaskSwitchContext>
	prvTaskExitError();
 80046f6:	f7ff ff19 	bl	800452c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3718      	adds	r7, #24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	e000ed00 	.word	0xe000ed00
 8004708:	410fc271 	.word	0x410fc271
 800470c:	410fc270 	.word	0x410fc270
 8004710:	e000e400 	.word	0xe000e400
 8004714:	2000050c 	.word	0x2000050c
 8004718:	20000510 	.word	0x20000510
 800471c:	e000ed20 	.word	0xe000ed20
 8004720:	2000000c 	.word	0x2000000c
 8004724:	e000ef34 	.word	0xe000ef34

08004728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	607b      	str	r3, [r7, #4]
}
 8004740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004742:	4b10      	ldr	r3, [pc, #64]	@ (8004784 <vPortEnterCritical+0x5c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	3301      	adds	r3, #1
 8004748:	4a0e      	ldr	r2, [pc, #56]	@ (8004784 <vPortEnterCritical+0x5c>)
 800474a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800474c:	4b0d      	ldr	r3, [pc, #52]	@ (8004784 <vPortEnterCritical+0x5c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d110      	bne.n	8004776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004754:	4b0c      	ldr	r3, [pc, #48]	@ (8004788 <vPortEnterCritical+0x60>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00b      	beq.n	8004776 <vPortEnterCritical+0x4e>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	603b      	str	r3, [r7, #0]
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <vPortEnterCritical+0x4a>
	}
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	2000000c 	.word	0x2000000c
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <vPortExitCritical+0x50>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10b      	bne.n	80047b2 <vPortExitCritical+0x26>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	607b      	str	r3, [r7, #4]
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80047b2:	4b0a      	ldr	r3, [pc, #40]	@ (80047dc <vPortExitCritical+0x50>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	4a08      	ldr	r2, [pc, #32]	@ (80047dc <vPortExitCritical+0x50>)
 80047ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80047bc:	4b07      	ldr	r3, [pc, #28]	@ (80047dc <vPortExitCritical+0x50>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d105      	bne.n	80047d0 <vPortExitCritical+0x44>
 80047c4:	2300      	movs	r3, #0
 80047c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	2000000c 	.word	0x2000000c

080047e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80047e0:	f3ef 8009 	mrs	r0, PSP
 80047e4:	f3bf 8f6f 	isb	sy
 80047e8:	4b15      	ldr	r3, [pc, #84]	@ (8004840 <pxCurrentTCBConst>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	f01e 0f10 	tst.w	lr, #16
 80047f0:	bf08      	it	eq
 80047f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80047f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fa:	6010      	str	r0, [r2, #0]
 80047fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004804:	f380 8811 	msr	BASEPRI, r0
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f7ff faec 	bl	8003dec <vTaskSwitchContext>
 8004814:	f04f 0000 	mov.w	r0, #0
 8004818:	f380 8811 	msr	BASEPRI, r0
 800481c:	bc09      	pop	{r0, r3}
 800481e:	6819      	ldr	r1, [r3, #0]
 8004820:	6808      	ldr	r0, [r1, #0]
 8004822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004826:	f01e 0f10 	tst.w	lr, #16
 800482a:	bf08      	it	eq
 800482c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004830:	f380 8809 	msr	PSP, r0
 8004834:	f3bf 8f6f 	isb	sy
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	f3af 8000 	nop.w

08004840 <pxCurrentTCBConst>:
 8004840:	200003d8 	.word	0x200003d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004844:	bf00      	nop
 8004846:	bf00      	nop

08004848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	607b      	str	r3, [r7, #4]
}
 8004860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004862:	f7ff fa09 	bl	8003c78 <xTaskIncrementTick>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d003      	beq.n	8004874 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800486c:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <SysTick_Handler+0x40>)
 800486e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	2300      	movs	r3, #0
 8004876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f383 8811 	msr	BASEPRI, r3
}
 800487e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004880:	bf00      	nop
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	e000ed04 	.word	0xe000ed04

0800488c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800488c:	b480      	push	{r7}
 800488e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004890:	4b0b      	ldr	r3, [pc, #44]	@ (80048c0 <vPortSetupTimerInterrupt+0x34>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004896:	4b0b      	ldr	r3, [pc, #44]	@ (80048c4 <vPortSetupTimerInterrupt+0x38>)
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800489c:	4b0a      	ldr	r3, [pc, #40]	@ (80048c8 <vPortSetupTimerInterrupt+0x3c>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	@ (80048cc <vPortSetupTimerInterrupt+0x40>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	4a09      	ldr	r2, [pc, #36]	@ (80048d0 <vPortSetupTimerInterrupt+0x44>)
 80048aa:	3b01      	subs	r3, #1
 80048ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048ae:	4b04      	ldr	r3, [pc, #16]	@ (80048c0 <vPortSetupTimerInterrupt+0x34>)
 80048b0:	2207      	movs	r2, #7
 80048b2:	601a      	str	r2, [r3, #0]
}
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	e000e010 	.word	0xe000e010
 80048c4:	e000e018 	.word	0xe000e018
 80048c8:	20000000 	.word	0x20000000
 80048cc:	10624dd3 	.word	0x10624dd3
 80048d0:	e000e014 	.word	0xe000e014

080048d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80048d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80048e4 <vPortEnableVFP+0x10>
 80048d8:	6801      	ldr	r1, [r0, #0]
 80048da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80048de:	6001      	str	r1, [r0, #0]
 80048e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80048e2:	bf00      	nop
 80048e4:	e000ed88 	.word	0xe000ed88

080048e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b08a      	sub	sp, #40	@ 0x28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80048f4:	f7ff f914 	bl	8003b20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80048f8:	4b5c      	ldr	r3, [pc, #368]	@ (8004a6c <pvPortMalloc+0x184>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004900:	f000 f924 	bl	8004b4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004904:	4b5a      	ldr	r3, [pc, #360]	@ (8004a70 <pvPortMalloc+0x188>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	f040 8095 	bne.w	8004a3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01e      	beq.n	8004956 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004918:	2208      	movs	r2, #8
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4413      	add	r3, r2
 800491e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	2b00      	cmp	r3, #0
 8004928:	d015      	beq.n	8004956 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f023 0307 	bic.w	r3, r3, #7
 8004930:	3308      	adds	r3, #8
 8004932:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f003 0307 	and.w	r3, r3, #7
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00b      	beq.n	8004956 <pvPortMalloc+0x6e>
	__asm volatile
 800493e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	617b      	str	r3, [r7, #20]
}
 8004950:	bf00      	nop
 8004952:	bf00      	nop
 8004954:	e7fd      	b.n	8004952 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d06f      	beq.n	8004a3c <pvPortMalloc+0x154>
 800495c:	4b45      	ldr	r3, [pc, #276]	@ (8004a74 <pvPortMalloc+0x18c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	429a      	cmp	r2, r3
 8004964:	d86a      	bhi.n	8004a3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004966:	4b44      	ldr	r3, [pc, #272]	@ (8004a78 <pvPortMalloc+0x190>)
 8004968:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800496a:	4b43      	ldr	r3, [pc, #268]	@ (8004a78 <pvPortMalloc+0x190>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004970:	e004      	b.n	800497c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004974:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800497c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	429a      	cmp	r2, r3
 8004984:	d903      	bls.n	800498e <pvPortMalloc+0xa6>
 8004986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f1      	bne.n	8004972 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800498e:	4b37      	ldr	r3, [pc, #220]	@ (8004a6c <pvPortMalloc+0x184>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004994:	429a      	cmp	r2, r3
 8004996:	d051      	beq.n	8004a3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2208      	movs	r2, #8
 800499e:	4413      	add	r3, r2
 80049a0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80049a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80049aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	1ad2      	subs	r2, r2, r3
 80049b2:	2308      	movs	r3, #8
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d920      	bls.n	80049fc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80049ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4413      	add	r3, r2
 80049c0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00b      	beq.n	80049e4 <pvPortMalloc+0xfc>
	__asm volatile
 80049cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	613b      	str	r3, [r7, #16]
}
 80049de:	bf00      	nop
 80049e0:	bf00      	nop
 80049e2:	e7fd      	b.n	80049e0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	1ad2      	subs	r2, r2, r3
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80049f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049f6:	69b8      	ldr	r0, [r7, #24]
 80049f8:	f000 f90a 	bl	8004c10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a74 <pvPortMalloc+0x18c>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	4a1b      	ldr	r2, [pc, #108]	@ (8004a74 <pvPortMalloc+0x18c>)
 8004a08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a74 <pvPortMalloc+0x18c>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a7c <pvPortMalloc+0x194>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d203      	bcs.n	8004a1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004a16:	4b17      	ldr	r3, [pc, #92]	@ (8004a74 <pvPortMalloc+0x18c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a18      	ldr	r2, [pc, #96]	@ (8004a7c <pvPortMalloc+0x194>)
 8004a1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	4b13      	ldr	r3, [pc, #76]	@ (8004a70 <pvPortMalloc+0x188>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	431a      	orrs	r2, r3
 8004a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004a32:	4b13      	ldr	r3, [pc, #76]	@ (8004a80 <pvPortMalloc+0x198>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	3301      	adds	r3, #1
 8004a38:	4a11      	ldr	r2, [pc, #68]	@ (8004a80 <pvPortMalloc+0x198>)
 8004a3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004a3c:	f7ff f87e 	bl	8003b3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00b      	beq.n	8004a62 <pvPortMalloc+0x17a>
	__asm volatile
 8004a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4e:	f383 8811 	msr	BASEPRI, r3
 8004a52:	f3bf 8f6f 	isb	sy
 8004a56:	f3bf 8f4f 	dsb	sy
 8004a5a:	60fb      	str	r3, [r7, #12]
}
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
 8004a60:	e7fd      	b.n	8004a5e <pvPortMalloc+0x176>
	return pvReturn;
 8004a62:	69fb      	ldr	r3, [r7, #28]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3728      	adds	r7, #40	@ 0x28
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	2000411c 	.word	0x2000411c
 8004a70:	20004130 	.word	0x20004130
 8004a74:	20004120 	.word	0x20004120
 8004a78:	20004114 	.word	0x20004114
 8004a7c:	20004124 	.word	0x20004124
 8004a80:	20004128 	.word	0x20004128

08004a84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d04f      	beq.n	8004b36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a96:	2308      	movs	r3, #8
 8004a98:	425b      	negs	r3, r3
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	4b25      	ldr	r3, [pc, #148]	@ (8004b40 <vPortFree+0xbc>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4013      	ands	r3, r2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10b      	bne.n	8004aca <vPortFree+0x46>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	60fb      	str	r3, [r7, #12]
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00b      	beq.n	8004aea <vPortFree+0x66>
	__asm volatile
 8004ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	60bb      	str	r3, [r7, #8]
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop
 8004ae8:	e7fd      	b.n	8004ae6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	4b14      	ldr	r3, [pc, #80]	@ (8004b40 <vPortFree+0xbc>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4013      	ands	r3, r2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01e      	beq.n	8004b36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d11a      	bne.n	8004b36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	4b0e      	ldr	r3, [pc, #56]	@ (8004b40 <vPortFree+0xbc>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	43db      	mvns	r3, r3
 8004b0a:	401a      	ands	r2, r3
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004b10:	f7ff f806 	bl	8003b20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	4b0a      	ldr	r3, [pc, #40]	@ (8004b44 <vPortFree+0xc0>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	4a09      	ldr	r2, [pc, #36]	@ (8004b44 <vPortFree+0xc0>)
 8004b20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b22:	6938      	ldr	r0, [r7, #16]
 8004b24:	f000 f874 	bl	8004c10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004b28:	4b07      	ldr	r3, [pc, #28]	@ (8004b48 <vPortFree+0xc4>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	4a06      	ldr	r2, [pc, #24]	@ (8004b48 <vPortFree+0xc4>)
 8004b30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004b32:	f7ff f803 	bl	8003b3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004b36:	bf00      	nop
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20004130 	.word	0x20004130
 8004b44:	20004120 	.word	0x20004120
 8004b48:	2000412c 	.word	0x2000412c

08004b4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b52:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004b56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004b58:	4b27      	ldr	r3, [pc, #156]	@ (8004bf8 <prvHeapInit+0xac>)
 8004b5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f003 0307 	and.w	r3, r3, #7
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00c      	beq.n	8004b80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3307      	adds	r3, #7
 8004b6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 0307 	bic.w	r3, r3, #7
 8004b72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8004bf8 <prvHeapInit+0xac>)
 8004b7c:	4413      	add	r3, r2
 8004b7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b84:	4a1d      	ldr	r2, [pc, #116]	@ (8004bfc <prvHeapInit+0xb0>)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8004bfc <prvHeapInit+0xb0>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	4413      	add	r3, r2
 8004b96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b98:	2208      	movs	r2, #8
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	1a9b      	subs	r3, r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0307 	bic.w	r3, r3, #7
 8004ba6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4a15      	ldr	r2, [pc, #84]	@ (8004c00 <prvHeapInit+0xb4>)
 8004bac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004bae:	4b14      	ldr	r3, [pc, #80]	@ (8004c00 <prvHeapInit+0xb4>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004bb6:	4b12      	ldr	r3, [pc, #72]	@ (8004c00 <prvHeapInit+0xb4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	1ad2      	subs	r2, r2, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004c00 <prvHeapInit+0xb4>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004c04 <prvHeapInit+0xb8>)
 8004bda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	4a09      	ldr	r2, [pc, #36]	@ (8004c08 <prvHeapInit+0xbc>)
 8004be2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <prvHeapInit+0xc0>)
 8004be6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004bea:	601a      	str	r2, [r3, #0]
}
 8004bec:	bf00      	nop
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	20000514 	.word	0x20000514
 8004bfc:	20004114 	.word	0x20004114
 8004c00:	2000411c 	.word	0x2000411c
 8004c04:	20004124 	.word	0x20004124
 8004c08:	20004120 	.word	0x20004120
 8004c0c:	20004130 	.word	0x20004130

08004c10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c18:	4b28      	ldr	r3, [pc, #160]	@ (8004cbc <prvInsertBlockIntoFreeList+0xac>)
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	e002      	b.n	8004c24 <prvInsertBlockIntoFreeList+0x14>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d8f7      	bhi.n	8004c1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	4413      	add	r3, r2
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d108      	bne.n	8004c52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	441a      	add	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	441a      	add	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d118      	bne.n	8004c98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b15      	ldr	r3, [pc, #84]	@ (8004cc0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d00d      	beq.n	8004c8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	441a      	add	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	e008      	b.n	8004ca0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	e003      	b.n	8004ca0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d002      	beq.n	8004cae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	20004114 	.word	0x20004114
 8004cc0:	2000411c 	.word	0x2000411c

08004cc4 <app_init>:

QueueHandle_t hqueue;

/********************** external functions definition ************************/
void app_init(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af02      	add	r7, sp, #8
  hqueue = xQueueCreate(QUEUE_LENGTH_, QUEUE_ITEM_SIZE_);
 8004cca:	2200      	movs	r2, #0
 8004ccc:	2101      	movs	r1, #1
 8004cce:	2005      	movs	r0, #5
 8004cd0:	f7fe f990 	bl	8002ff4 <xQueueGenericCreate>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	4a25      	ldr	r2, [pc, #148]	@ (8004d6c <app_init+0xa8>)
 8004cd8:	6013      	str	r3, [r2, #0]
  while(NULL == hqueue)
 8004cda:	bf00      	nop
 8004cdc:	4b23      	ldr	r3, [pc, #140]	@ (8004d6c <app_init+0xa8>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0fb      	beq.n	8004cdc <app_init+0x18>
    // error
  }

  BaseType_t status;

  status = xTaskCreate(task_led, "task_led", 128, NULL, tskIDLE_PRIORITY, NULL);
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	9301      	str	r3, [sp, #4]
 8004ce8:	2300      	movs	r3, #0
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	2300      	movs	r3, #0
 8004cee:	2280      	movs	r2, #128	@ 0x80
 8004cf0:	491f      	ldr	r1, [pc, #124]	@ (8004d70 <app_init+0xac>)
 8004cf2:	4820      	ldr	r0, [pc, #128]	@ (8004d74 <app_init+0xb0>)
 8004cf4:	f7fe fd30 	bl	8003758 <xTaskCreate>
 8004cf8:	6078      	str	r0, [r7, #4]
  while (pdPASS != status)
 8004cfa:	bf00      	nop
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d1fc      	bne.n	8004cfc <app_init+0x38>
  {
    // error
  }

  status = xTaskCreate(task_button, "task_button", 128, NULL, tskIDLE_PRIORITY, NULL);
 8004d02:	2300      	movs	r3, #0
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	2300      	movs	r3, #0
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2280      	movs	r2, #128	@ 0x80
 8004d0e:	491a      	ldr	r1, [pc, #104]	@ (8004d78 <app_init+0xb4>)
 8004d10:	481a      	ldr	r0, [pc, #104]	@ (8004d7c <app_init+0xb8>)
 8004d12:	f7fe fd21 	bl	8003758 <xTaskCreate>
 8004d16:	6078      	str	r0, [r7, #4]
  while (pdPASS != status)
 8004d18:	bf00      	nop
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d1fc      	bne.n	8004d1a <app_init+0x56>
  {
    // error
  }

  LOGGER_LOG("tasks init");
 8004d20:	f7ff fd02 	bl	8004728 <vPortEnterCritical>
 8004d24:	4b16      	ldr	r3, [pc, #88]	@ (8004d80 <app_init+0xbc>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a16      	ldr	r2, [pc, #88]	@ (8004d84 <app_init+0xc0>)
 8004d2a:	213f      	movs	r1, #63	@ 0x3f
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fdb9 	bl	80058a4 <sniprintf>
 8004d32:	4603      	mov	r3, r0
 8004d34:	4a14      	ldr	r2, [pc, #80]	@ (8004d88 <app_init+0xc4>)
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	4b11      	ldr	r3, [pc, #68]	@ (8004d80 <app_init+0xbc>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f000 f829 	bl	8004d94 <logger_log_print_>
 8004d42:	f7ff fd23 	bl	800478c <vPortExitCritical>

  cycle_counter_init();
 8004d46:	4b11      	ldr	r3, [pc, #68]	@ (8004d8c <app_init+0xc8>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	4a10      	ldr	r2, [pc, #64]	@ (8004d8c <app_init+0xc8>)
 8004d4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d50:	60d3      	str	r3, [r2, #12]
 8004d52:	4b0f      	ldr	r3, [pc, #60]	@ (8004d90 <app_init+0xcc>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	605a      	str	r2, [r3, #4]
 8004d58:	4b0d      	ldr	r3, [pc, #52]	@ (8004d90 <app_init+0xcc>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8004d90 <app_init+0xcc>)
 8004d5e:	f043 0301 	orr.w	r3, r3, #1
 8004d62:	6013      	str	r3, [r2, #0]
}
 8004d64:	bf00      	nop
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20004134 	.word	0x20004134
 8004d70:	08006820 	.word	0x08006820
 8004d74:	08004f01 	.word	0x08004f01
 8004d78:	0800682c 	.word	0x0800682c
 8004d7c:	08004dbd 	.word	0x08004dbd
 8004d80:	080068a4 	.word	0x080068a4
 8004d84:	08006838 	.word	0x08006838
 8004d88:	20004178 	.word	0x20004178
 8004d8c:	e000edf0 	.word	0xe000edf0
 8004d90:	e0001000 	.word	0xe0001000

08004d94 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
	printf(msg);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 fd6f 	bl	8005880 <iprintf>
	fflush(stdout);
 8004da2:	4b05      	ldr	r3, [pc, #20]	@ (8004db8 <logger_log_print_+0x24>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 fc93 	bl	80056d4 <fflush>
}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20000024 	.word	0x20000024

08004dbc <task_button>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void task_button(void* argument)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  while(true)
  {
    GPIO_PinState button_state;
    button_state = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8004dc4:	2180      	movs	r1, #128	@ 0x80
 8004dc6:	4846      	ldr	r0, [pc, #280]	@ (8004ee0 <task_button+0x124>)
 8004dc8:	f7fc fa6e 	bl	80012a8 <HAL_GPIO_ReadPin>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	73fb      	strb	r3, [r7, #15]

    led_message_t msg;
    if (GPIO_PIN_SET == button_state)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d13b      	bne.n	8004e4e <task_button+0x92>
    {
      msg = LED_MESSAGE_ON;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	73bb      	strb	r3, [r7, #14]
      LOGGER_INFO("button press");
 8004dda:	f7ff fca5 	bl	8004728 <vPortEnterCritical>
 8004dde:	4b41      	ldr	r3, [pc, #260]	@ (8004ee4 <task_button+0x128>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a41      	ldr	r2, [pc, #260]	@ (8004ee8 <task_button+0x12c>)
 8004de4:	213f      	movs	r1, #63	@ 0x3f
 8004de6:	4618      	mov	r0, r3
 8004de8:	f000 fd5c 	bl	80058a4 <sniprintf>
 8004dec:	4603      	mov	r3, r0
 8004dee:	4a3f      	ldr	r2, [pc, #252]	@ (8004eec <task_button+0x130>)
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ee4 <task_button+0x128>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7ff ffcc 	bl	8004d94 <logger_log_print_>
 8004dfc:	f7ff fcc6 	bl	800478c <vPortExitCritical>
 8004e00:	f7ff fc92 	bl	8004728 <vPortEnterCritical>
 8004e04:	4b37      	ldr	r3, [pc, #220]	@ (8004ee4 <task_button+0x128>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a39      	ldr	r2, [pc, #228]	@ (8004ef0 <task_button+0x134>)
 8004e0a:	213f      	movs	r1, #63	@ 0x3f
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 fd49 	bl	80058a4 <sniprintf>
 8004e12:	4603      	mov	r3, r0
 8004e14:	4a35      	ldr	r2, [pc, #212]	@ (8004eec <task_button+0x130>)
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	4b32      	ldr	r3, [pc, #200]	@ (8004ee4 <task_button+0x128>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff ffb9 	bl	8004d94 <logger_log_print_>
 8004e22:	f7ff fcb3 	bl	800478c <vPortExitCritical>
 8004e26:	f7ff fc7f 	bl	8004728 <vPortEnterCritical>
 8004e2a:	4b2e      	ldr	r3, [pc, #184]	@ (8004ee4 <task_button+0x128>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a31      	ldr	r2, [pc, #196]	@ (8004ef4 <task_button+0x138>)
 8004e30:	213f      	movs	r1, #63	@ 0x3f
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 fd36 	bl	80058a4 <sniprintf>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	4a2c      	ldr	r2, [pc, #176]	@ (8004eec <task_button+0x130>)
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	4b29      	ldr	r3, [pc, #164]	@ (8004ee4 <task_button+0x128>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7ff ffa6 	bl	8004d94 <logger_log_print_>
 8004e48:	f7ff fca0 	bl	800478c <vPortExitCritical>
 8004e4c:	e03a      	b.n	8004ec4 <task_button+0x108>
    }
    else
    {
      msg = LED_MESSAGE_OFF;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	73bb      	strb	r3, [r7, #14]
      LOGGER_INFO("button release");
 8004e52:	f7ff fc69 	bl	8004728 <vPortEnterCritical>
 8004e56:	4b23      	ldr	r3, [pc, #140]	@ (8004ee4 <task_button+0x128>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a23      	ldr	r2, [pc, #140]	@ (8004ee8 <task_button+0x12c>)
 8004e5c:	213f      	movs	r1, #63	@ 0x3f
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fd20 	bl	80058a4 <sniprintf>
 8004e64:	4603      	mov	r3, r0
 8004e66:	4a21      	ldr	r2, [pc, #132]	@ (8004eec <task_button+0x130>)
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee4 <task_button+0x128>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ff90 	bl	8004d94 <logger_log_print_>
 8004e74:	f7ff fc8a 	bl	800478c <vPortExitCritical>
 8004e78:	f7ff fc56 	bl	8004728 <vPortEnterCritical>
 8004e7c:	4b19      	ldr	r3, [pc, #100]	@ (8004ee4 <task_button+0x128>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a1d      	ldr	r2, [pc, #116]	@ (8004ef8 <task_button+0x13c>)
 8004e82:	213f      	movs	r1, #63	@ 0x3f
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 fd0d 	bl	80058a4 <sniprintf>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	4a17      	ldr	r2, [pc, #92]	@ (8004eec <task_button+0x130>)
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	4b14      	ldr	r3, [pc, #80]	@ (8004ee4 <task_button+0x128>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff ff7d 	bl	8004d94 <logger_log_print_>
 8004e9a:	f7ff fc77 	bl	800478c <vPortExitCritical>
 8004e9e:	f7ff fc43 	bl	8004728 <vPortEnterCritical>
 8004ea2:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <task_button+0x128>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <task_button+0x138>)
 8004ea8:	213f      	movs	r1, #63	@ 0x3f
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fcfa 	bl	80058a4 <sniprintf>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	4a0e      	ldr	r2, [pc, #56]	@ (8004eec <task_button+0x130>)
 8004eb4:	6013      	str	r3, [r2, #0]
 8004eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <task_button+0x128>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff ff6a 	bl	8004d94 <logger_log_print_>
 8004ec0:	f7ff fc64 	bl	800478c <vPortExitCritical>
    }
    xQueueSend(hqueue, (void*)&msg, 0);
 8004ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8004efc <task_button+0x140>)
 8004ec6:	6818      	ldr	r0, [r3, #0]
 8004ec8:	f107 010e 	add.w	r1, r7, #14
 8004ecc:	2300      	movs	r3, #0
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f7fe f8ee 	bl	80030b0 <xQueueGenericSend>

    vTaskDelay((TickType_t)(TASK_PERIOD_MS_ / portTICK_PERIOD_MS));
 8004ed4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ed8:	f7fe fd88 	bl	80039ec <vTaskDelay>
  {
 8004edc:	e772      	b.n	8004dc4 <task_button+0x8>
 8004ede:	bf00      	nop
 8004ee0:	40020800 	.word	0x40020800
 8004ee4:	080068a4 	.word	0x080068a4
 8004ee8:	08006844 	.word	0x08006844
 8004eec:	20004178 	.word	0x20004178
 8004ef0:	0800684c 	.word	0x0800684c
 8004ef4:	0800685c 	.word	0x0800685c
 8004ef8:	08006860 	.word	0x08006860
 8004efc:	20004134 	.word	0x20004134

08004f00 <task_led>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void task_led(void *argument)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  while (true)
  {
    led_message_t msg;
    if (pdPASS == xQueueReceive(hqueue, &msg, portMAX_DELAY))
 8004f08:	4b46      	ldr	r3, [pc, #280]	@ (8005024 <task_led+0x124>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f107 010e 	add.w	r1, r7, #14
 8004f10:	f04f 32ff 	mov.w	r2, #4294967295
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fe f9cd 	bl	80032b4 <xQueueReceive>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d1f3      	bne.n	8004f08 <task_led+0x8>
    {
      GPIO_PinState led_state;
      if (LED_MESSAGE_ON == msg)
 8004f20:	7bbb      	ldrb	r3, [r7, #14]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d13b      	bne.n	8004f9e <task_led+0x9e>
      {
        led_state = GPIO_PIN_SET;
 8004f26:	2301      	movs	r3, #1
 8004f28:	73fb      	strb	r3, [r7, #15]
        LOGGER_INFO("led on");
 8004f2a:	f7ff fbfd 	bl	8004728 <vPortEnterCritical>
 8004f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8005028 <task_led+0x128>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a3e      	ldr	r2, [pc, #248]	@ (800502c <task_led+0x12c>)
 8004f34:	213f      	movs	r1, #63	@ 0x3f
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fcb4 	bl	80058a4 <sniprintf>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	4a3c      	ldr	r2, [pc, #240]	@ (8005030 <task_led+0x130>)
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <task_led+0x128>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff ff24 	bl	8004d94 <logger_log_print_>
 8004f4c:	f7ff fc1e 	bl	800478c <vPortExitCritical>
 8004f50:	f7ff fbea 	bl	8004728 <vPortEnterCritical>
 8004f54:	4b34      	ldr	r3, [pc, #208]	@ (8005028 <task_led+0x128>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a36      	ldr	r2, [pc, #216]	@ (8005034 <task_led+0x134>)
 8004f5a:	213f      	movs	r1, #63	@ 0x3f
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fca1 	bl	80058a4 <sniprintf>
 8004f62:	4603      	mov	r3, r0
 8004f64:	4a32      	ldr	r2, [pc, #200]	@ (8005030 <task_led+0x130>)
 8004f66:	6013      	str	r3, [r2, #0]
 8004f68:	4b2f      	ldr	r3, [pc, #188]	@ (8005028 <task_led+0x128>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7ff ff11 	bl	8004d94 <logger_log_print_>
 8004f72:	f7ff fc0b 	bl	800478c <vPortExitCritical>
 8004f76:	f7ff fbd7 	bl	8004728 <vPortEnterCritical>
 8004f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8005028 <task_led+0x128>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8005038 <task_led+0x138>)
 8004f80:	213f      	movs	r1, #63	@ 0x3f
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fc8e 	bl	80058a4 <sniprintf>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	4a29      	ldr	r2, [pc, #164]	@ (8005030 <task_led+0x130>)
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	4b26      	ldr	r3, [pc, #152]	@ (8005028 <task_led+0x128>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7ff fefe 	bl	8004d94 <logger_log_print_>
 8004f98:	f7ff fbf8 	bl	800478c <vPortExitCritical>
 8004f9c:	e03a      	b.n	8005014 <task_led+0x114>
      }
      else
      {
        led_state = GPIO_PIN_RESET;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	73fb      	strb	r3, [r7, #15]
        LOGGER_INFO("led off");
 8004fa2:	f7ff fbc1 	bl	8004728 <vPortEnterCritical>
 8004fa6:	4b20      	ldr	r3, [pc, #128]	@ (8005028 <task_led+0x128>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a20      	ldr	r2, [pc, #128]	@ (800502c <task_led+0x12c>)
 8004fac:	213f      	movs	r1, #63	@ 0x3f
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fc78 	bl	80058a4 <sniprintf>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8005030 <task_led+0x130>)
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4b1b      	ldr	r3, [pc, #108]	@ (8005028 <task_led+0x128>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff fee8 	bl	8004d94 <logger_log_print_>
 8004fc4:	f7ff fbe2 	bl	800478c <vPortExitCritical>
 8004fc8:	f7ff fbae 	bl	8004728 <vPortEnterCritical>
 8004fcc:	4b16      	ldr	r3, [pc, #88]	@ (8005028 <task_led+0x128>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800503c <task_led+0x13c>)
 8004fd2:	213f      	movs	r1, #63	@ 0x3f
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fc65 	bl	80058a4 <sniprintf>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	4a14      	ldr	r2, [pc, #80]	@ (8005030 <task_led+0x130>)
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	4b11      	ldr	r3, [pc, #68]	@ (8005028 <task_led+0x128>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7ff fed5 	bl	8004d94 <logger_log_print_>
 8004fea:	f7ff fbcf 	bl	800478c <vPortExitCritical>
 8004fee:	f7ff fb9b 	bl	8004728 <vPortEnterCritical>
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <task_led+0x128>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a10      	ldr	r2, [pc, #64]	@ (8005038 <task_led+0x138>)
 8004ff8:	213f      	movs	r1, #63	@ 0x3f
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fc52 	bl	80058a4 <sniprintf>
 8005000:	4603      	mov	r3, r0
 8005002:	4a0b      	ldr	r2, [pc, #44]	@ (8005030 <task_led+0x130>)
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <task_led+0x128>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4618      	mov	r0, r3
 800500c:	f7ff fec2 	bl	8004d94 <logger_log_print_>
 8005010:	f7ff fbbc 	bl	800478c <vPortExitCritical>
      }
      HAL_GPIO_WritePin(LED_RED_PORT, LED_RED_PIN, led_state);
 8005014:	7bfb      	ldrb	r3, [r7, #15]
 8005016:	461a      	mov	r2, r3
 8005018:	2140      	movs	r1, #64	@ 0x40
 800501a:	4809      	ldr	r0, [pc, #36]	@ (8005040 <task_led+0x140>)
 800501c:	f7fc f95c 	bl	80012d8 <HAL_GPIO_WritePin>
  {
 8005020:	e772      	b.n	8004f08 <task_led+0x8>
 8005022:	bf00      	nop
 8005024:	20004134 	.word	0x20004134
 8005028:	080068a4 	.word	0x080068a4
 800502c:	08006870 	.word	0x08006870
 8005030:	20004178 	.word	0x20004178
 8005034:	08006878 	.word	0x08006878
 8005038:	08006880 	.word	0x08006880
 800503c:	08006884 	.word	0x08006884
 8005040:	40020400 	.word	0x40020400

08005044 <findslot>:
 8005044:	4b0a      	ldr	r3, [pc, #40]	@ (8005070 <findslot+0x2c>)
 8005046:	b510      	push	{r4, lr}
 8005048:	4604      	mov	r4, r0
 800504a:	6818      	ldr	r0, [r3, #0]
 800504c:	b118      	cbz	r0, 8005056 <findslot+0x12>
 800504e:	6a03      	ldr	r3, [r0, #32]
 8005050:	b90b      	cbnz	r3, 8005056 <findslot+0x12>
 8005052:	f000 fbdf 	bl	8005814 <__sinit>
 8005056:	2c13      	cmp	r4, #19
 8005058:	d807      	bhi.n	800506a <findslot+0x26>
 800505a:	4806      	ldr	r0, [pc, #24]	@ (8005074 <findslot+0x30>)
 800505c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8005060:	3201      	adds	r2, #1
 8005062:	d002      	beq.n	800506a <findslot+0x26>
 8005064:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8005068:	bd10      	pop	{r4, pc}
 800506a:	2000      	movs	r0, #0
 800506c:	e7fc      	b.n	8005068 <findslot+0x24>
 800506e:	bf00      	nop
 8005070:	20000024 	.word	0x20000024
 8005074:	20004188 	.word	0x20004188

08005078 <error>:
 8005078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507a:	4604      	mov	r4, r0
 800507c:	f000 fcda 	bl	8005a34 <__errno>
 8005080:	2613      	movs	r6, #19
 8005082:	4605      	mov	r5, r0
 8005084:	2700      	movs	r7, #0
 8005086:	4630      	mov	r0, r6
 8005088:	4639      	mov	r1, r7
 800508a:	beab      	bkpt	0x00ab
 800508c:	4606      	mov	r6, r0
 800508e:	602e      	str	r6, [r5, #0]
 8005090:	4620      	mov	r0, r4
 8005092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005094 <checkerror>:
 8005094:	1c43      	adds	r3, r0, #1
 8005096:	d101      	bne.n	800509c <checkerror+0x8>
 8005098:	f7ff bfee 	b.w	8005078 <error>
 800509c:	4770      	bx	lr

0800509e <_swiread>:
 800509e:	b530      	push	{r4, r5, lr}
 80050a0:	b085      	sub	sp, #20
 80050a2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80050a6:	9203      	str	r2, [sp, #12]
 80050a8:	2406      	movs	r4, #6
 80050aa:	ad01      	add	r5, sp, #4
 80050ac:	4620      	mov	r0, r4
 80050ae:	4629      	mov	r1, r5
 80050b0:	beab      	bkpt	0x00ab
 80050b2:	4604      	mov	r4, r0
 80050b4:	4620      	mov	r0, r4
 80050b6:	f7ff ffed 	bl	8005094 <checkerror>
 80050ba:	b005      	add	sp, #20
 80050bc:	bd30      	pop	{r4, r5, pc}

080050be <_read>:
 80050be:	b570      	push	{r4, r5, r6, lr}
 80050c0:	460e      	mov	r6, r1
 80050c2:	4614      	mov	r4, r2
 80050c4:	f7ff ffbe 	bl	8005044 <findslot>
 80050c8:	4605      	mov	r5, r0
 80050ca:	b930      	cbnz	r0, 80050da <_read+0x1c>
 80050cc:	f000 fcb2 	bl	8005a34 <__errno>
 80050d0:	2309      	movs	r3, #9
 80050d2:	6003      	str	r3, [r0, #0]
 80050d4:	f04f 30ff 	mov.w	r0, #4294967295
 80050d8:	bd70      	pop	{r4, r5, r6, pc}
 80050da:	6800      	ldr	r0, [r0, #0]
 80050dc:	4622      	mov	r2, r4
 80050de:	4631      	mov	r1, r6
 80050e0:	f7ff ffdd 	bl	800509e <_swiread>
 80050e4:	1c43      	adds	r3, r0, #1
 80050e6:	d0f5      	beq.n	80050d4 <_read+0x16>
 80050e8:	686b      	ldr	r3, [r5, #4]
 80050ea:	1a20      	subs	r0, r4, r0
 80050ec:	4403      	add	r3, r0
 80050ee:	606b      	str	r3, [r5, #4]
 80050f0:	e7f2      	b.n	80050d8 <_read+0x1a>

080050f2 <_swilseek>:
 80050f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050f4:	460c      	mov	r4, r1
 80050f6:	4616      	mov	r6, r2
 80050f8:	f7ff ffa4 	bl	8005044 <findslot>
 80050fc:	4605      	mov	r5, r0
 80050fe:	b940      	cbnz	r0, 8005112 <_swilseek+0x20>
 8005100:	f000 fc98 	bl	8005a34 <__errno>
 8005104:	2309      	movs	r3, #9
 8005106:	6003      	str	r3, [r0, #0]
 8005108:	f04f 34ff 	mov.w	r4, #4294967295
 800510c:	4620      	mov	r0, r4
 800510e:	b003      	add	sp, #12
 8005110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005112:	2e02      	cmp	r6, #2
 8005114:	d903      	bls.n	800511e <_swilseek+0x2c>
 8005116:	f000 fc8d 	bl	8005a34 <__errno>
 800511a:	2316      	movs	r3, #22
 800511c:	e7f3      	b.n	8005106 <_swilseek+0x14>
 800511e:	2e01      	cmp	r6, #1
 8005120:	d112      	bne.n	8005148 <_swilseek+0x56>
 8005122:	6843      	ldr	r3, [r0, #4]
 8005124:	18e4      	adds	r4, r4, r3
 8005126:	d4f6      	bmi.n	8005116 <_swilseek+0x24>
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	260a      	movs	r6, #10
 800512c:	e9cd 3400 	strd	r3, r4, [sp]
 8005130:	466f      	mov	r7, sp
 8005132:	4630      	mov	r0, r6
 8005134:	4639      	mov	r1, r7
 8005136:	beab      	bkpt	0x00ab
 8005138:	4606      	mov	r6, r0
 800513a:	4630      	mov	r0, r6
 800513c:	f7ff ffaa 	bl	8005094 <checkerror>
 8005140:	2800      	cmp	r0, #0
 8005142:	dbe1      	blt.n	8005108 <_swilseek+0x16>
 8005144:	606c      	str	r4, [r5, #4]
 8005146:	e7e1      	b.n	800510c <_swilseek+0x1a>
 8005148:	2e02      	cmp	r6, #2
 800514a:	6803      	ldr	r3, [r0, #0]
 800514c:	d1ec      	bne.n	8005128 <_swilseek+0x36>
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	260c      	movs	r6, #12
 8005152:	466f      	mov	r7, sp
 8005154:	4630      	mov	r0, r6
 8005156:	4639      	mov	r1, r7
 8005158:	beab      	bkpt	0x00ab
 800515a:	4606      	mov	r6, r0
 800515c:	4630      	mov	r0, r6
 800515e:	f7ff ff99 	bl	8005094 <checkerror>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	d0d0      	beq.n	8005108 <_swilseek+0x16>
 8005166:	4404      	add	r4, r0
 8005168:	e7de      	b.n	8005128 <_swilseek+0x36>

0800516a <_lseek>:
 800516a:	f7ff bfc2 	b.w	80050f2 <_swilseek>

0800516e <_swiwrite>:
 800516e:	b530      	push	{r4, r5, lr}
 8005170:	b085      	sub	sp, #20
 8005172:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8005176:	9203      	str	r2, [sp, #12]
 8005178:	2405      	movs	r4, #5
 800517a:	ad01      	add	r5, sp, #4
 800517c:	4620      	mov	r0, r4
 800517e:	4629      	mov	r1, r5
 8005180:	beab      	bkpt	0x00ab
 8005182:	4604      	mov	r4, r0
 8005184:	4620      	mov	r0, r4
 8005186:	f7ff ff85 	bl	8005094 <checkerror>
 800518a:	b005      	add	sp, #20
 800518c:	bd30      	pop	{r4, r5, pc}

0800518e <_write>:
 800518e:	b570      	push	{r4, r5, r6, lr}
 8005190:	460e      	mov	r6, r1
 8005192:	4615      	mov	r5, r2
 8005194:	f7ff ff56 	bl	8005044 <findslot>
 8005198:	4604      	mov	r4, r0
 800519a:	b930      	cbnz	r0, 80051aa <_write+0x1c>
 800519c:	f000 fc4a 	bl	8005a34 <__errno>
 80051a0:	2309      	movs	r3, #9
 80051a2:	6003      	str	r3, [r0, #0]
 80051a4:	f04f 30ff 	mov.w	r0, #4294967295
 80051a8:	bd70      	pop	{r4, r5, r6, pc}
 80051aa:	6800      	ldr	r0, [r0, #0]
 80051ac:	462a      	mov	r2, r5
 80051ae:	4631      	mov	r1, r6
 80051b0:	f7ff ffdd 	bl	800516e <_swiwrite>
 80051b4:	1e03      	subs	r3, r0, #0
 80051b6:	dbf5      	blt.n	80051a4 <_write+0x16>
 80051b8:	6862      	ldr	r2, [r4, #4]
 80051ba:	1ae8      	subs	r0, r5, r3
 80051bc:	4402      	add	r2, r0
 80051be:	42ab      	cmp	r3, r5
 80051c0:	6062      	str	r2, [r4, #4]
 80051c2:	d1f1      	bne.n	80051a8 <_write+0x1a>
 80051c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80051c8:	2000      	movs	r0, #0
 80051ca:	f7ff bf55 	b.w	8005078 <error>

080051ce <_swiclose>:
 80051ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80051d0:	2402      	movs	r4, #2
 80051d2:	9001      	str	r0, [sp, #4]
 80051d4:	ad01      	add	r5, sp, #4
 80051d6:	4620      	mov	r0, r4
 80051d8:	4629      	mov	r1, r5
 80051da:	beab      	bkpt	0x00ab
 80051dc:	4604      	mov	r4, r0
 80051de:	4620      	mov	r0, r4
 80051e0:	f7ff ff58 	bl	8005094 <checkerror>
 80051e4:	b003      	add	sp, #12
 80051e6:	bd30      	pop	{r4, r5, pc}

080051e8 <_close>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4605      	mov	r5, r0
 80051ec:	f7ff ff2a 	bl	8005044 <findslot>
 80051f0:	4604      	mov	r4, r0
 80051f2:	b930      	cbnz	r0, 8005202 <_close+0x1a>
 80051f4:	f000 fc1e 	bl	8005a34 <__errno>
 80051f8:	2309      	movs	r3, #9
 80051fa:	6003      	str	r3, [r0, #0]
 80051fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005200:	bd38      	pop	{r3, r4, r5, pc}
 8005202:	3d01      	subs	r5, #1
 8005204:	2d01      	cmp	r5, #1
 8005206:	d809      	bhi.n	800521c <_close+0x34>
 8005208:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <_close+0x48>)
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	429a      	cmp	r2, r3
 8005210:	d104      	bne.n	800521c <_close+0x34>
 8005212:	f04f 33ff 	mov.w	r3, #4294967295
 8005216:	6003      	str	r3, [r0, #0]
 8005218:	2000      	movs	r0, #0
 800521a:	e7f1      	b.n	8005200 <_close+0x18>
 800521c:	6820      	ldr	r0, [r4, #0]
 800521e:	f7ff ffd6 	bl	80051ce <_swiclose>
 8005222:	2800      	cmp	r0, #0
 8005224:	d1ec      	bne.n	8005200 <_close+0x18>
 8005226:	f04f 33ff 	mov.w	r3, #4294967295
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	e7e8      	b.n	8005200 <_close+0x18>
 800522e:	bf00      	nop
 8005230:	20004188 	.word	0x20004188

08005234 <_swistat>:
 8005234:	b570      	push	{r4, r5, r6, lr}
 8005236:	460c      	mov	r4, r1
 8005238:	f7ff ff04 	bl	8005044 <findslot>
 800523c:	4605      	mov	r5, r0
 800523e:	b930      	cbnz	r0, 800524e <_swistat+0x1a>
 8005240:	f000 fbf8 	bl	8005a34 <__errno>
 8005244:	2309      	movs	r3, #9
 8005246:	6003      	str	r3, [r0, #0]
 8005248:	f04f 30ff 	mov.w	r0, #4294967295
 800524c:	bd70      	pop	{r4, r5, r6, pc}
 800524e:	6863      	ldr	r3, [r4, #4]
 8005250:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005254:	6063      	str	r3, [r4, #4]
 8005256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800525a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800525c:	260c      	movs	r6, #12
 800525e:	4630      	mov	r0, r6
 8005260:	4629      	mov	r1, r5
 8005262:	beab      	bkpt	0x00ab
 8005264:	4605      	mov	r5, r0
 8005266:	4628      	mov	r0, r5
 8005268:	f7ff ff14 	bl	8005094 <checkerror>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d0eb      	beq.n	8005248 <_swistat+0x14>
 8005270:	6120      	str	r0, [r4, #16]
 8005272:	2000      	movs	r0, #0
 8005274:	e7ea      	b.n	800524c <_swistat+0x18>

08005276 <_fstat>:
 8005276:	460b      	mov	r3, r1
 8005278:	b510      	push	{r4, lr}
 800527a:	2100      	movs	r1, #0
 800527c:	4604      	mov	r4, r0
 800527e:	2258      	movs	r2, #88	@ 0x58
 8005280:	4618      	mov	r0, r3
 8005282:	f000 fb88 	bl	8005996 <memset>
 8005286:	4601      	mov	r1, r0
 8005288:	4620      	mov	r0, r4
 800528a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800528e:	f7ff bfd1 	b.w	8005234 <_swistat>

08005292 <_stat>:
 8005292:	b538      	push	{r3, r4, r5, lr}
 8005294:	460d      	mov	r5, r1
 8005296:	4604      	mov	r4, r0
 8005298:	2258      	movs	r2, #88	@ 0x58
 800529a:	2100      	movs	r1, #0
 800529c:	4628      	mov	r0, r5
 800529e:	f000 fb7a 	bl	8005996 <memset>
 80052a2:	4620      	mov	r0, r4
 80052a4:	2100      	movs	r1, #0
 80052a6:	f000 f811 	bl	80052cc <_swiopen>
 80052aa:	1c43      	adds	r3, r0, #1
 80052ac:	4604      	mov	r4, r0
 80052ae:	d00b      	beq.n	80052c8 <_stat+0x36>
 80052b0:	686b      	ldr	r3, [r5, #4]
 80052b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80052b6:	606b      	str	r3, [r5, #4]
 80052b8:	4629      	mov	r1, r5
 80052ba:	f7ff ffbb 	bl	8005234 <_swistat>
 80052be:	4605      	mov	r5, r0
 80052c0:	4620      	mov	r0, r4
 80052c2:	f7ff ff91 	bl	80051e8 <_close>
 80052c6:	462c      	mov	r4, r5
 80052c8:	4620      	mov	r0, r4
 80052ca:	bd38      	pop	{r3, r4, r5, pc}

080052cc <_swiopen>:
 80052cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d0:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 800537c <_swiopen+0xb0>
 80052d4:	b096      	sub	sp, #88	@ 0x58
 80052d6:	4607      	mov	r7, r0
 80052d8:	460e      	mov	r6, r1
 80052da:	2400      	movs	r4, #0
 80052dc:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80052e0:	3301      	adds	r3, #1
 80052e2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80052e6:	d032      	beq.n	800534e <_swiopen+0x82>
 80052e8:	3401      	adds	r4, #1
 80052ea:	2c14      	cmp	r4, #20
 80052ec:	d1f6      	bne.n	80052dc <_swiopen+0x10>
 80052ee:	f000 fba1 	bl	8005a34 <__errno>
 80052f2:	2318      	movs	r3, #24
 80052f4:	e03a      	b.n	800536c <_swiopen+0xa0>
 80052f6:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80052fa:	f240 6301 	movw	r3, #1537	@ 0x601
 80052fe:	07b2      	lsls	r2, r6, #30
 8005300:	bf48      	it	mi
 8005302:	f045 0502 	orrmi.w	r5, r5, #2
 8005306:	421e      	tst	r6, r3
 8005308:	bf18      	it	ne
 800530a:	f045 0504 	orrne.w	r5, r5, #4
 800530e:	0733      	lsls	r3, r6, #28
 8005310:	bf48      	it	mi
 8005312:	f025 0504 	bicmi.w	r5, r5, #4
 8005316:	4638      	mov	r0, r7
 8005318:	bf48      	it	mi
 800531a:	f045 0508 	orrmi.w	r5, r5, #8
 800531e:	9700      	str	r7, [sp, #0]
 8005320:	f7fa ff76 	bl	8000210 <strlen>
 8005324:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8005328:	2501      	movs	r5, #1
 800532a:	4628      	mov	r0, r5
 800532c:	4651      	mov	r1, sl
 800532e:	beab      	bkpt	0x00ab
 8005330:	4605      	mov	r5, r0
 8005332:	2d00      	cmp	r5, #0
 8005334:	db06      	blt.n	8005344 <_swiopen+0x78>
 8005336:	44c8      	add	r8, r9
 8005338:	2300      	movs	r3, #0
 800533a:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 800533e:	f8c8 3004 	str.w	r3, [r8, #4]
 8005342:	e016      	b.n	8005372 <_swiopen+0xa6>
 8005344:	4628      	mov	r0, r5
 8005346:	f7ff fe97 	bl	8005078 <error>
 800534a:	4604      	mov	r4, r0
 800534c:	e011      	b.n	8005372 <_swiopen+0xa6>
 800534e:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8005352:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005356:	46ea      	mov	sl, sp
 8005358:	d1cd      	bne.n	80052f6 <_swiopen+0x2a>
 800535a:	4651      	mov	r1, sl
 800535c:	4638      	mov	r0, r7
 800535e:	f7ff ff98 	bl	8005292 <_stat>
 8005362:	3001      	adds	r0, #1
 8005364:	d0c7      	beq.n	80052f6 <_swiopen+0x2a>
 8005366:	f000 fb65 	bl	8005a34 <__errno>
 800536a:	2311      	movs	r3, #17
 800536c:	6003      	str	r3, [r0, #0]
 800536e:	f04f 34ff 	mov.w	r4, #4294967295
 8005372:	4620      	mov	r0, r4
 8005374:	b016      	add	sp, #88	@ 0x58
 8005376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537a:	bf00      	nop
 800537c:	20004188 	.word	0x20004188

08005380 <_get_semihosting_exts>:
 8005380:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005384:	4606      	mov	r6, r0
 8005386:	460f      	mov	r7, r1
 8005388:	4829      	ldr	r0, [pc, #164]	@ (8005430 <_get_semihosting_exts+0xb0>)
 800538a:	2100      	movs	r1, #0
 800538c:	4615      	mov	r5, r2
 800538e:	f7ff ff9d 	bl	80052cc <_swiopen>
 8005392:	462a      	mov	r2, r5
 8005394:	4604      	mov	r4, r0
 8005396:	2100      	movs	r1, #0
 8005398:	4630      	mov	r0, r6
 800539a:	f000 fafc 	bl	8005996 <memset>
 800539e:	1c63      	adds	r3, r4, #1
 80053a0:	d014      	beq.n	80053cc <_get_semihosting_exts+0x4c>
 80053a2:	4620      	mov	r0, r4
 80053a4:	f7ff fe4e 	bl	8005044 <findslot>
 80053a8:	f04f 080c 	mov.w	r8, #12
 80053ac:	4681      	mov	r9, r0
 80053ae:	4640      	mov	r0, r8
 80053b0:	4649      	mov	r1, r9
 80053b2:	beab      	bkpt	0x00ab
 80053b4:	4680      	mov	r8, r0
 80053b6:	4640      	mov	r0, r8
 80053b8:	f7ff fe6c 	bl	8005094 <checkerror>
 80053bc:	2803      	cmp	r0, #3
 80053be:	dd02      	ble.n	80053c6 <_get_semihosting_exts+0x46>
 80053c0:	1ec3      	subs	r3, r0, #3
 80053c2:	42ab      	cmp	r3, r5
 80053c4:	dc07      	bgt.n	80053d6 <_get_semihosting_exts+0x56>
 80053c6:	4620      	mov	r0, r4
 80053c8:	f7ff ff0e 	bl	80051e8 <_close>
 80053cc:	f04f 30ff 	mov.w	r0, #4294967295
 80053d0:	b003      	add	sp, #12
 80053d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053d6:	2204      	movs	r2, #4
 80053d8:	eb0d 0102 	add.w	r1, sp, r2
 80053dc:	4620      	mov	r0, r4
 80053de:	f7ff fe6e 	bl	80050be <_read>
 80053e2:	2803      	cmp	r0, #3
 80053e4:	ddef      	ble.n	80053c6 <_get_semihosting_exts+0x46>
 80053e6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80053ea:	2b53      	cmp	r3, #83	@ 0x53
 80053ec:	d1eb      	bne.n	80053c6 <_get_semihosting_exts+0x46>
 80053ee:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80053f2:	2b48      	cmp	r3, #72	@ 0x48
 80053f4:	d1e7      	bne.n	80053c6 <_get_semihosting_exts+0x46>
 80053f6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80053fa:	2b46      	cmp	r3, #70	@ 0x46
 80053fc:	d1e3      	bne.n	80053c6 <_get_semihosting_exts+0x46>
 80053fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005402:	2b42      	cmp	r3, #66	@ 0x42
 8005404:	d1df      	bne.n	80053c6 <_get_semihosting_exts+0x46>
 8005406:	2201      	movs	r2, #1
 8005408:	4639      	mov	r1, r7
 800540a:	4620      	mov	r0, r4
 800540c:	f7ff fe71 	bl	80050f2 <_swilseek>
 8005410:	2800      	cmp	r0, #0
 8005412:	dbd8      	blt.n	80053c6 <_get_semihosting_exts+0x46>
 8005414:	462a      	mov	r2, r5
 8005416:	4631      	mov	r1, r6
 8005418:	4620      	mov	r0, r4
 800541a:	f7ff fe50 	bl	80050be <_read>
 800541e:	4605      	mov	r5, r0
 8005420:	4620      	mov	r0, r4
 8005422:	f7ff fee1 	bl	80051e8 <_close>
 8005426:	4628      	mov	r0, r5
 8005428:	f7ff fe34 	bl	8005094 <checkerror>
 800542c:	e7d0      	b.n	80053d0 <_get_semihosting_exts+0x50>
 800542e:	bf00      	nop
 8005430:	080068a8 	.word	0x080068a8

08005434 <initialise_semihosting_exts>:
 8005434:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005436:	4d0a      	ldr	r5, [pc, #40]	@ (8005460 <initialise_semihosting_exts+0x2c>)
 8005438:	4c0a      	ldr	r4, [pc, #40]	@ (8005464 <initialise_semihosting_exts+0x30>)
 800543a:	2100      	movs	r1, #0
 800543c:	2201      	movs	r2, #1
 800543e:	a801      	add	r0, sp, #4
 8005440:	6029      	str	r1, [r5, #0]
 8005442:	6022      	str	r2, [r4, #0]
 8005444:	f7ff ff9c 	bl	8005380 <_get_semihosting_exts>
 8005448:	2800      	cmp	r0, #0
 800544a:	dd07      	ble.n	800545c <initialise_semihosting_exts+0x28>
 800544c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005450:	f003 0201 	and.w	r2, r3, #1
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	602a      	str	r2, [r5, #0]
 800545a:	6023      	str	r3, [r4, #0]
 800545c:	b003      	add	sp, #12
 800545e:	bd30      	pop	{r4, r5, pc}
 8005460:	20000014 	.word	0x20000014
 8005464:	20000010 	.word	0x20000010

08005468 <_has_ext_stdout_stderr>:
 8005468:	b510      	push	{r4, lr}
 800546a:	4c04      	ldr	r4, [pc, #16]	@ (800547c <_has_ext_stdout_stderr+0x14>)
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	da01      	bge.n	8005476 <_has_ext_stdout_stderr+0xe>
 8005472:	f7ff ffdf 	bl	8005434 <initialise_semihosting_exts>
 8005476:	6820      	ldr	r0, [r4, #0]
 8005478:	bd10      	pop	{r4, pc}
 800547a:	bf00      	nop
 800547c:	20000010 	.word	0x20000010

08005480 <initialise_monitor_handles>:
 8005480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005484:	b085      	sub	sp, #20
 8005486:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8005538 <initialise_monitor_handles+0xb8>
 800548a:	f8cd 9004 	str.w	r9, [sp, #4]
 800548e:	2303      	movs	r3, #3
 8005490:	2400      	movs	r4, #0
 8005492:	9303      	str	r3, [sp, #12]
 8005494:	af01      	add	r7, sp, #4
 8005496:	9402      	str	r4, [sp, #8]
 8005498:	2501      	movs	r5, #1
 800549a:	4628      	mov	r0, r5
 800549c:	4639      	mov	r1, r7
 800549e:	beab      	bkpt	0x00ab
 80054a0:	4605      	mov	r5, r0
 80054a2:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 800553c <initialise_monitor_handles+0xbc>
 80054a6:	4623      	mov	r3, r4
 80054a8:	4c20      	ldr	r4, [pc, #128]	@ (800552c <initialise_monitor_handles+0xac>)
 80054aa:	f8c8 5000 	str.w	r5, [r8]
 80054ae:	f04f 32ff 	mov.w	r2, #4294967295
 80054b2:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80054b6:	3301      	adds	r3, #1
 80054b8:	2b14      	cmp	r3, #20
 80054ba:	d1fa      	bne.n	80054b2 <initialise_monitor_handles+0x32>
 80054bc:	f7ff ffd4 	bl	8005468 <_has_ext_stdout_stderr>
 80054c0:	4d1b      	ldr	r5, [pc, #108]	@ (8005530 <initialise_monitor_handles+0xb0>)
 80054c2:	b1d0      	cbz	r0, 80054fa <initialise_monitor_handles+0x7a>
 80054c4:	f04f 0a03 	mov.w	sl, #3
 80054c8:	2304      	movs	r3, #4
 80054ca:	f8cd 9004 	str.w	r9, [sp, #4]
 80054ce:	2601      	movs	r6, #1
 80054d0:	f8cd a00c 	str.w	sl, [sp, #12]
 80054d4:	9302      	str	r3, [sp, #8]
 80054d6:	4630      	mov	r0, r6
 80054d8:	4639      	mov	r1, r7
 80054da:	beab      	bkpt	0x00ab
 80054dc:	4683      	mov	fp, r0
 80054de:	4b15      	ldr	r3, [pc, #84]	@ (8005534 <initialise_monitor_handles+0xb4>)
 80054e0:	f8cd 9004 	str.w	r9, [sp, #4]
 80054e4:	f8c3 b000 	str.w	fp, [r3]
 80054e8:	2308      	movs	r3, #8
 80054ea:	f8cd a00c 	str.w	sl, [sp, #12]
 80054ee:	9302      	str	r3, [sp, #8]
 80054f0:	4630      	mov	r0, r6
 80054f2:	4639      	mov	r1, r7
 80054f4:	beab      	bkpt	0x00ab
 80054f6:	4606      	mov	r6, r0
 80054f8:	602e      	str	r6, [r5, #0]
 80054fa:	682b      	ldr	r3, [r5, #0]
 80054fc:	3301      	adds	r3, #1
 80054fe:	bf02      	ittt	eq
 8005500:	4b0c      	ldreq	r3, [pc, #48]	@ (8005534 <initialise_monitor_handles+0xb4>)
 8005502:	681b      	ldreq	r3, [r3, #0]
 8005504:	602b      	streq	r3, [r5, #0]
 8005506:	2600      	movs	r6, #0
 8005508:	f8d8 3000 	ldr.w	r3, [r8]
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	6066      	str	r6, [r4, #4]
 8005510:	f7ff ffaa 	bl	8005468 <_has_ext_stdout_stderr>
 8005514:	b130      	cbz	r0, 8005524 <initialise_monitor_handles+0xa4>
 8005516:	4b07      	ldr	r3, [pc, #28]	@ (8005534 <initialise_monitor_handles+0xb4>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800551e:	682b      	ldr	r3, [r5, #0]
 8005520:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8005524:	b005      	add	sp, #20
 8005526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800552a:	bf00      	nop
 800552c:	20004188 	.word	0x20004188
 8005530:	2000417c 	.word	0x2000417c
 8005534:	20004180 	.word	0x20004180
 8005538:	080068be 	.word	0x080068be
 800553c:	20004184 	.word	0x20004184

08005540 <_isatty>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	f7ff fd7f 	bl	8005044 <findslot>
 8005546:	2409      	movs	r4, #9
 8005548:	4605      	mov	r5, r0
 800554a:	b920      	cbnz	r0, 8005556 <_isatty+0x16>
 800554c:	f000 fa72 	bl	8005a34 <__errno>
 8005550:	6004      	str	r4, [r0, #0]
 8005552:	2000      	movs	r0, #0
 8005554:	bd70      	pop	{r4, r5, r6, pc}
 8005556:	4620      	mov	r0, r4
 8005558:	4629      	mov	r1, r5
 800555a:	beab      	bkpt	0x00ab
 800555c:	4604      	mov	r4, r0
 800555e:	2c01      	cmp	r4, #1
 8005560:	4620      	mov	r0, r4
 8005562:	d0f7      	beq.n	8005554 <_isatty+0x14>
 8005564:	f000 fa66 	bl	8005a34 <__errno>
 8005568:	2513      	movs	r5, #19
 800556a:	4604      	mov	r4, r0
 800556c:	2600      	movs	r6, #0
 800556e:	4628      	mov	r0, r5
 8005570:	4631      	mov	r1, r6
 8005572:	beab      	bkpt	0x00ab
 8005574:	4605      	mov	r5, r0
 8005576:	6025      	str	r5, [r4, #0]
 8005578:	e7eb      	b.n	8005552 <_isatty+0x12>
	...

0800557c <__sflush_r>:
 800557c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005584:	0716      	lsls	r6, r2, #28
 8005586:	4605      	mov	r5, r0
 8005588:	460c      	mov	r4, r1
 800558a:	d454      	bmi.n	8005636 <__sflush_r+0xba>
 800558c:	684b      	ldr	r3, [r1, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	dc02      	bgt.n	8005598 <__sflush_r+0x1c>
 8005592:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005594:	2b00      	cmp	r3, #0
 8005596:	dd48      	ble.n	800562a <__sflush_r+0xae>
 8005598:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800559a:	2e00      	cmp	r6, #0
 800559c:	d045      	beq.n	800562a <__sflush_r+0xae>
 800559e:	2300      	movs	r3, #0
 80055a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80055a4:	682f      	ldr	r7, [r5, #0]
 80055a6:	6a21      	ldr	r1, [r4, #32]
 80055a8:	602b      	str	r3, [r5, #0]
 80055aa:	d030      	beq.n	800560e <__sflush_r+0x92>
 80055ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055ae:	89a3      	ldrh	r3, [r4, #12]
 80055b0:	0759      	lsls	r1, r3, #29
 80055b2:	d505      	bpl.n	80055c0 <__sflush_r+0x44>
 80055b4:	6863      	ldr	r3, [r4, #4]
 80055b6:	1ad2      	subs	r2, r2, r3
 80055b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055ba:	b10b      	cbz	r3, 80055c0 <__sflush_r+0x44>
 80055bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055be:	1ad2      	subs	r2, r2, r3
 80055c0:	2300      	movs	r3, #0
 80055c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055c4:	6a21      	ldr	r1, [r4, #32]
 80055c6:	4628      	mov	r0, r5
 80055c8:	47b0      	blx	r6
 80055ca:	1c43      	adds	r3, r0, #1
 80055cc:	89a3      	ldrh	r3, [r4, #12]
 80055ce:	d106      	bne.n	80055de <__sflush_r+0x62>
 80055d0:	6829      	ldr	r1, [r5, #0]
 80055d2:	291d      	cmp	r1, #29
 80055d4:	d82b      	bhi.n	800562e <__sflush_r+0xb2>
 80055d6:	4a2a      	ldr	r2, [pc, #168]	@ (8005680 <__sflush_r+0x104>)
 80055d8:	40ca      	lsrs	r2, r1
 80055da:	07d6      	lsls	r6, r2, #31
 80055dc:	d527      	bpl.n	800562e <__sflush_r+0xb2>
 80055de:	2200      	movs	r2, #0
 80055e0:	6062      	str	r2, [r4, #4]
 80055e2:	04d9      	lsls	r1, r3, #19
 80055e4:	6922      	ldr	r2, [r4, #16]
 80055e6:	6022      	str	r2, [r4, #0]
 80055e8:	d504      	bpl.n	80055f4 <__sflush_r+0x78>
 80055ea:	1c42      	adds	r2, r0, #1
 80055ec:	d101      	bne.n	80055f2 <__sflush_r+0x76>
 80055ee:	682b      	ldr	r3, [r5, #0]
 80055f0:	b903      	cbnz	r3, 80055f4 <__sflush_r+0x78>
 80055f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80055f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055f6:	602f      	str	r7, [r5, #0]
 80055f8:	b1b9      	cbz	r1, 800562a <__sflush_r+0xae>
 80055fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055fe:	4299      	cmp	r1, r3
 8005600:	d002      	beq.n	8005608 <__sflush_r+0x8c>
 8005602:	4628      	mov	r0, r5
 8005604:	f000 fa52 	bl	8005aac <_free_r>
 8005608:	2300      	movs	r3, #0
 800560a:	6363      	str	r3, [r4, #52]	@ 0x34
 800560c:	e00d      	b.n	800562a <__sflush_r+0xae>
 800560e:	2301      	movs	r3, #1
 8005610:	4628      	mov	r0, r5
 8005612:	47b0      	blx	r6
 8005614:	4602      	mov	r2, r0
 8005616:	1c50      	adds	r0, r2, #1
 8005618:	d1c9      	bne.n	80055ae <__sflush_r+0x32>
 800561a:	682b      	ldr	r3, [r5, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d0c6      	beq.n	80055ae <__sflush_r+0x32>
 8005620:	2b1d      	cmp	r3, #29
 8005622:	d001      	beq.n	8005628 <__sflush_r+0xac>
 8005624:	2b16      	cmp	r3, #22
 8005626:	d11e      	bne.n	8005666 <__sflush_r+0xea>
 8005628:	602f      	str	r7, [r5, #0]
 800562a:	2000      	movs	r0, #0
 800562c:	e022      	b.n	8005674 <__sflush_r+0xf8>
 800562e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005632:	b21b      	sxth	r3, r3
 8005634:	e01b      	b.n	800566e <__sflush_r+0xf2>
 8005636:	690f      	ldr	r7, [r1, #16]
 8005638:	2f00      	cmp	r7, #0
 800563a:	d0f6      	beq.n	800562a <__sflush_r+0xae>
 800563c:	0793      	lsls	r3, r2, #30
 800563e:	680e      	ldr	r6, [r1, #0]
 8005640:	bf08      	it	eq
 8005642:	694b      	ldreq	r3, [r1, #20]
 8005644:	600f      	str	r7, [r1, #0]
 8005646:	bf18      	it	ne
 8005648:	2300      	movne	r3, #0
 800564a:	eba6 0807 	sub.w	r8, r6, r7
 800564e:	608b      	str	r3, [r1, #8]
 8005650:	f1b8 0f00 	cmp.w	r8, #0
 8005654:	dde9      	ble.n	800562a <__sflush_r+0xae>
 8005656:	6a21      	ldr	r1, [r4, #32]
 8005658:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800565a:	4643      	mov	r3, r8
 800565c:	463a      	mov	r2, r7
 800565e:	4628      	mov	r0, r5
 8005660:	47b0      	blx	r6
 8005662:	2800      	cmp	r0, #0
 8005664:	dc08      	bgt.n	8005678 <__sflush_r+0xfc>
 8005666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800566a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800566e:	81a3      	strh	r3, [r4, #12]
 8005670:	f04f 30ff 	mov.w	r0, #4294967295
 8005674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005678:	4407      	add	r7, r0
 800567a:	eba8 0800 	sub.w	r8, r8, r0
 800567e:	e7e7      	b.n	8005650 <__sflush_r+0xd4>
 8005680:	20400001 	.word	0x20400001

08005684 <_fflush_r>:
 8005684:	b538      	push	{r3, r4, r5, lr}
 8005686:	690b      	ldr	r3, [r1, #16]
 8005688:	4605      	mov	r5, r0
 800568a:	460c      	mov	r4, r1
 800568c:	b913      	cbnz	r3, 8005694 <_fflush_r+0x10>
 800568e:	2500      	movs	r5, #0
 8005690:	4628      	mov	r0, r5
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	b118      	cbz	r0, 800569e <_fflush_r+0x1a>
 8005696:	6a03      	ldr	r3, [r0, #32]
 8005698:	b90b      	cbnz	r3, 800569e <_fflush_r+0x1a>
 800569a:	f000 f8bb 	bl	8005814 <__sinit>
 800569e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0f3      	beq.n	800568e <_fflush_r+0xa>
 80056a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80056a8:	07d0      	lsls	r0, r2, #31
 80056aa:	d404      	bmi.n	80056b6 <_fflush_r+0x32>
 80056ac:	0599      	lsls	r1, r3, #22
 80056ae:	d402      	bmi.n	80056b6 <_fflush_r+0x32>
 80056b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056b2:	f000 f9ea 	bl	8005a8a <__retarget_lock_acquire_recursive>
 80056b6:	4628      	mov	r0, r5
 80056b8:	4621      	mov	r1, r4
 80056ba:	f7ff ff5f 	bl	800557c <__sflush_r>
 80056be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056c0:	07da      	lsls	r2, r3, #31
 80056c2:	4605      	mov	r5, r0
 80056c4:	d4e4      	bmi.n	8005690 <_fflush_r+0xc>
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	059b      	lsls	r3, r3, #22
 80056ca:	d4e1      	bmi.n	8005690 <_fflush_r+0xc>
 80056cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056ce:	f000 f9dd 	bl	8005a8c <__retarget_lock_release_recursive>
 80056d2:	e7dd      	b.n	8005690 <_fflush_r+0xc>

080056d4 <fflush>:
 80056d4:	4601      	mov	r1, r0
 80056d6:	b920      	cbnz	r0, 80056e2 <fflush+0xe>
 80056d8:	4a04      	ldr	r2, [pc, #16]	@ (80056ec <fflush+0x18>)
 80056da:	4905      	ldr	r1, [pc, #20]	@ (80056f0 <fflush+0x1c>)
 80056dc:	4805      	ldr	r0, [pc, #20]	@ (80056f4 <fflush+0x20>)
 80056de:	f000 b8b1 	b.w	8005844 <_fwalk_sglue>
 80056e2:	4b05      	ldr	r3, [pc, #20]	@ (80056f8 <fflush+0x24>)
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	f7ff bfcd 	b.w	8005684 <_fflush_r>
 80056ea:	bf00      	nop
 80056ec:	20000018 	.word	0x20000018
 80056f0:	08005685 	.word	0x08005685
 80056f4:	20000028 	.word	0x20000028
 80056f8:	20000024 	.word	0x20000024

080056fc <std>:
 80056fc:	2300      	movs	r3, #0
 80056fe:	b510      	push	{r4, lr}
 8005700:	4604      	mov	r4, r0
 8005702:	e9c0 3300 	strd	r3, r3, [r0]
 8005706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800570a:	6083      	str	r3, [r0, #8]
 800570c:	8181      	strh	r1, [r0, #12]
 800570e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005710:	81c2      	strh	r2, [r0, #14]
 8005712:	6183      	str	r3, [r0, #24]
 8005714:	4619      	mov	r1, r3
 8005716:	2208      	movs	r2, #8
 8005718:	305c      	adds	r0, #92	@ 0x5c
 800571a:	f000 f93c 	bl	8005996 <memset>
 800571e:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <std+0x58>)
 8005720:	6263      	str	r3, [r4, #36]	@ 0x24
 8005722:	4b0d      	ldr	r3, [pc, #52]	@ (8005758 <std+0x5c>)
 8005724:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005726:	4b0d      	ldr	r3, [pc, #52]	@ (800575c <std+0x60>)
 8005728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800572a:	4b0d      	ldr	r3, [pc, #52]	@ (8005760 <std+0x64>)
 800572c:	6323      	str	r3, [r4, #48]	@ 0x30
 800572e:	4b0d      	ldr	r3, [pc, #52]	@ (8005764 <std+0x68>)
 8005730:	6224      	str	r4, [r4, #32]
 8005732:	429c      	cmp	r4, r3
 8005734:	d006      	beq.n	8005744 <std+0x48>
 8005736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800573a:	4294      	cmp	r4, r2
 800573c:	d002      	beq.n	8005744 <std+0x48>
 800573e:	33d0      	adds	r3, #208	@ 0xd0
 8005740:	429c      	cmp	r4, r3
 8005742:	d105      	bne.n	8005750 <std+0x54>
 8005744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800574c:	f000 b99c 	b.w	8005a88 <__retarget_lock_init_recursive>
 8005750:	bd10      	pop	{r4, pc}
 8005752:	bf00      	nop
 8005754:	08005911 	.word	0x08005911
 8005758:	08005933 	.word	0x08005933
 800575c:	0800596b 	.word	0x0800596b
 8005760:	0800598f 	.word	0x0800598f
 8005764:	20004228 	.word	0x20004228

08005768 <stdio_exit_handler>:
 8005768:	4a02      	ldr	r2, [pc, #8]	@ (8005774 <stdio_exit_handler+0xc>)
 800576a:	4903      	ldr	r1, [pc, #12]	@ (8005778 <stdio_exit_handler+0x10>)
 800576c:	4803      	ldr	r0, [pc, #12]	@ (800577c <stdio_exit_handler+0x14>)
 800576e:	f000 b869 	b.w	8005844 <_fwalk_sglue>
 8005772:	bf00      	nop
 8005774:	20000018 	.word	0x20000018
 8005778:	08005685 	.word	0x08005685
 800577c:	20000028 	.word	0x20000028

08005780 <cleanup_stdio>:
 8005780:	6841      	ldr	r1, [r0, #4]
 8005782:	4b0c      	ldr	r3, [pc, #48]	@ (80057b4 <cleanup_stdio+0x34>)
 8005784:	4299      	cmp	r1, r3
 8005786:	b510      	push	{r4, lr}
 8005788:	4604      	mov	r4, r0
 800578a:	d001      	beq.n	8005790 <cleanup_stdio+0x10>
 800578c:	f7ff ff7a 	bl	8005684 <_fflush_r>
 8005790:	68a1      	ldr	r1, [r4, #8]
 8005792:	4b09      	ldr	r3, [pc, #36]	@ (80057b8 <cleanup_stdio+0x38>)
 8005794:	4299      	cmp	r1, r3
 8005796:	d002      	beq.n	800579e <cleanup_stdio+0x1e>
 8005798:	4620      	mov	r0, r4
 800579a:	f7ff ff73 	bl	8005684 <_fflush_r>
 800579e:	68e1      	ldr	r1, [r4, #12]
 80057a0:	4b06      	ldr	r3, [pc, #24]	@ (80057bc <cleanup_stdio+0x3c>)
 80057a2:	4299      	cmp	r1, r3
 80057a4:	d004      	beq.n	80057b0 <cleanup_stdio+0x30>
 80057a6:	4620      	mov	r0, r4
 80057a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057ac:	f7ff bf6a 	b.w	8005684 <_fflush_r>
 80057b0:	bd10      	pop	{r4, pc}
 80057b2:	bf00      	nop
 80057b4:	20004228 	.word	0x20004228
 80057b8:	20004290 	.word	0x20004290
 80057bc:	200042f8 	.word	0x200042f8

080057c0 <global_stdio_init.part.0>:
 80057c0:	b510      	push	{r4, lr}
 80057c2:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <global_stdio_init.part.0+0x30>)
 80057c4:	4c0b      	ldr	r4, [pc, #44]	@ (80057f4 <global_stdio_init.part.0+0x34>)
 80057c6:	4a0c      	ldr	r2, [pc, #48]	@ (80057f8 <global_stdio_init.part.0+0x38>)
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	4620      	mov	r0, r4
 80057cc:	2200      	movs	r2, #0
 80057ce:	2104      	movs	r1, #4
 80057d0:	f7ff ff94 	bl	80056fc <std>
 80057d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057d8:	2201      	movs	r2, #1
 80057da:	2109      	movs	r1, #9
 80057dc:	f7ff ff8e 	bl	80056fc <std>
 80057e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057e4:	2202      	movs	r2, #2
 80057e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057ea:	2112      	movs	r1, #18
 80057ec:	f7ff bf86 	b.w	80056fc <std>
 80057f0:	20004360 	.word	0x20004360
 80057f4:	20004228 	.word	0x20004228
 80057f8:	08005769 	.word	0x08005769

080057fc <__sfp_lock_acquire>:
 80057fc:	4801      	ldr	r0, [pc, #4]	@ (8005804 <__sfp_lock_acquire+0x8>)
 80057fe:	f000 b944 	b.w	8005a8a <__retarget_lock_acquire_recursive>
 8005802:	bf00      	nop
 8005804:	20004369 	.word	0x20004369

08005808 <__sfp_lock_release>:
 8005808:	4801      	ldr	r0, [pc, #4]	@ (8005810 <__sfp_lock_release+0x8>)
 800580a:	f000 b93f 	b.w	8005a8c <__retarget_lock_release_recursive>
 800580e:	bf00      	nop
 8005810:	20004369 	.word	0x20004369

08005814 <__sinit>:
 8005814:	b510      	push	{r4, lr}
 8005816:	4604      	mov	r4, r0
 8005818:	f7ff fff0 	bl	80057fc <__sfp_lock_acquire>
 800581c:	6a23      	ldr	r3, [r4, #32]
 800581e:	b11b      	cbz	r3, 8005828 <__sinit+0x14>
 8005820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005824:	f7ff bff0 	b.w	8005808 <__sfp_lock_release>
 8005828:	4b04      	ldr	r3, [pc, #16]	@ (800583c <__sinit+0x28>)
 800582a:	6223      	str	r3, [r4, #32]
 800582c:	4b04      	ldr	r3, [pc, #16]	@ (8005840 <__sinit+0x2c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1f5      	bne.n	8005820 <__sinit+0xc>
 8005834:	f7ff ffc4 	bl	80057c0 <global_stdio_init.part.0>
 8005838:	e7f2      	b.n	8005820 <__sinit+0xc>
 800583a:	bf00      	nop
 800583c:	08005781 	.word	0x08005781
 8005840:	20004360 	.word	0x20004360

08005844 <_fwalk_sglue>:
 8005844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005848:	4607      	mov	r7, r0
 800584a:	4688      	mov	r8, r1
 800584c:	4614      	mov	r4, r2
 800584e:	2600      	movs	r6, #0
 8005850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005854:	f1b9 0901 	subs.w	r9, r9, #1
 8005858:	d505      	bpl.n	8005866 <_fwalk_sglue+0x22>
 800585a:	6824      	ldr	r4, [r4, #0]
 800585c:	2c00      	cmp	r4, #0
 800585e:	d1f7      	bne.n	8005850 <_fwalk_sglue+0xc>
 8005860:	4630      	mov	r0, r6
 8005862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d907      	bls.n	800587c <_fwalk_sglue+0x38>
 800586c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005870:	3301      	adds	r3, #1
 8005872:	d003      	beq.n	800587c <_fwalk_sglue+0x38>
 8005874:	4629      	mov	r1, r5
 8005876:	4638      	mov	r0, r7
 8005878:	47c0      	blx	r8
 800587a:	4306      	orrs	r6, r0
 800587c:	3568      	adds	r5, #104	@ 0x68
 800587e:	e7e9      	b.n	8005854 <_fwalk_sglue+0x10>

08005880 <iprintf>:
 8005880:	b40f      	push	{r0, r1, r2, r3}
 8005882:	b507      	push	{r0, r1, r2, lr}
 8005884:	4906      	ldr	r1, [pc, #24]	@ (80058a0 <iprintf+0x20>)
 8005886:	ab04      	add	r3, sp, #16
 8005888:	6808      	ldr	r0, [r1, #0]
 800588a:	f853 2b04 	ldr.w	r2, [r3], #4
 800588e:	6881      	ldr	r1, [r0, #8]
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	f000 fb85 	bl	8005fa0 <_vfiprintf_r>
 8005896:	b003      	add	sp, #12
 8005898:	f85d eb04 	ldr.w	lr, [sp], #4
 800589c:	b004      	add	sp, #16
 800589e:	4770      	bx	lr
 80058a0:	20000024 	.word	0x20000024

080058a4 <sniprintf>:
 80058a4:	b40c      	push	{r2, r3}
 80058a6:	b530      	push	{r4, r5, lr}
 80058a8:	4b18      	ldr	r3, [pc, #96]	@ (800590c <sniprintf+0x68>)
 80058aa:	1e0c      	subs	r4, r1, #0
 80058ac:	681d      	ldr	r5, [r3, #0]
 80058ae:	b09d      	sub	sp, #116	@ 0x74
 80058b0:	da08      	bge.n	80058c4 <sniprintf+0x20>
 80058b2:	238b      	movs	r3, #139	@ 0x8b
 80058b4:	602b      	str	r3, [r5, #0]
 80058b6:	f04f 30ff 	mov.w	r0, #4294967295
 80058ba:	b01d      	add	sp, #116	@ 0x74
 80058bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058c0:	b002      	add	sp, #8
 80058c2:	4770      	bx	lr
 80058c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80058c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80058cc:	f04f 0300 	mov.w	r3, #0
 80058d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80058d2:	bf14      	ite	ne
 80058d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80058d8:	4623      	moveq	r3, r4
 80058da:	9304      	str	r3, [sp, #16]
 80058dc:	9307      	str	r3, [sp, #28]
 80058de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80058e2:	9002      	str	r0, [sp, #8]
 80058e4:	9006      	str	r0, [sp, #24]
 80058e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80058ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80058ec:	ab21      	add	r3, sp, #132	@ 0x84
 80058ee:	a902      	add	r1, sp, #8
 80058f0:	4628      	mov	r0, r5
 80058f2:	9301      	str	r3, [sp, #4]
 80058f4:	f000 fa2e 	bl	8005d54 <_svfiprintf_r>
 80058f8:	1c43      	adds	r3, r0, #1
 80058fa:	bfbc      	itt	lt
 80058fc:	238b      	movlt	r3, #139	@ 0x8b
 80058fe:	602b      	strlt	r3, [r5, #0]
 8005900:	2c00      	cmp	r4, #0
 8005902:	d0da      	beq.n	80058ba <sniprintf+0x16>
 8005904:	9b02      	ldr	r3, [sp, #8]
 8005906:	2200      	movs	r2, #0
 8005908:	701a      	strb	r2, [r3, #0]
 800590a:	e7d6      	b.n	80058ba <sniprintf+0x16>
 800590c:	20000024 	.word	0x20000024

08005910 <__sread>:
 8005910:	b510      	push	{r4, lr}
 8005912:	460c      	mov	r4, r1
 8005914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005918:	f000 f868 	bl	80059ec <_read_r>
 800591c:	2800      	cmp	r0, #0
 800591e:	bfab      	itete	ge
 8005920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005922:	89a3      	ldrhlt	r3, [r4, #12]
 8005924:	181b      	addge	r3, r3, r0
 8005926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800592a:	bfac      	ite	ge
 800592c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800592e:	81a3      	strhlt	r3, [r4, #12]
 8005930:	bd10      	pop	{r4, pc}

08005932 <__swrite>:
 8005932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005936:	461f      	mov	r7, r3
 8005938:	898b      	ldrh	r3, [r1, #12]
 800593a:	05db      	lsls	r3, r3, #23
 800593c:	4605      	mov	r5, r0
 800593e:	460c      	mov	r4, r1
 8005940:	4616      	mov	r6, r2
 8005942:	d505      	bpl.n	8005950 <__swrite+0x1e>
 8005944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005948:	2302      	movs	r3, #2
 800594a:	2200      	movs	r2, #0
 800594c:	f000 f83c 	bl	80059c8 <_lseek_r>
 8005950:	89a3      	ldrh	r3, [r4, #12]
 8005952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800595a:	81a3      	strh	r3, [r4, #12]
 800595c:	4632      	mov	r2, r6
 800595e:	463b      	mov	r3, r7
 8005960:	4628      	mov	r0, r5
 8005962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005966:	f000 b853 	b.w	8005a10 <_write_r>

0800596a <__sseek>:
 800596a:	b510      	push	{r4, lr}
 800596c:	460c      	mov	r4, r1
 800596e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005972:	f000 f829 	bl	80059c8 <_lseek_r>
 8005976:	1c43      	adds	r3, r0, #1
 8005978:	89a3      	ldrh	r3, [r4, #12]
 800597a:	bf15      	itete	ne
 800597c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800597e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005982:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005986:	81a3      	strheq	r3, [r4, #12]
 8005988:	bf18      	it	ne
 800598a:	81a3      	strhne	r3, [r4, #12]
 800598c:	bd10      	pop	{r4, pc}

0800598e <__sclose>:
 800598e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005992:	f000 b809 	b.w	80059a8 <_close_r>

08005996 <memset>:
 8005996:	4402      	add	r2, r0
 8005998:	4603      	mov	r3, r0
 800599a:	4293      	cmp	r3, r2
 800599c:	d100      	bne.n	80059a0 <memset+0xa>
 800599e:	4770      	bx	lr
 80059a0:	f803 1b01 	strb.w	r1, [r3], #1
 80059a4:	e7f9      	b.n	800599a <memset+0x4>
	...

080059a8 <_close_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	4d06      	ldr	r5, [pc, #24]	@ (80059c4 <_close_r+0x1c>)
 80059ac:	2300      	movs	r3, #0
 80059ae:	4604      	mov	r4, r0
 80059b0:	4608      	mov	r0, r1
 80059b2:	602b      	str	r3, [r5, #0]
 80059b4:	f7ff fc18 	bl	80051e8 <_close>
 80059b8:	1c43      	adds	r3, r0, #1
 80059ba:	d102      	bne.n	80059c2 <_close_r+0x1a>
 80059bc:	682b      	ldr	r3, [r5, #0]
 80059be:	b103      	cbz	r3, 80059c2 <_close_r+0x1a>
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	20004364 	.word	0x20004364

080059c8 <_lseek_r>:
 80059c8:	b538      	push	{r3, r4, r5, lr}
 80059ca:	4d07      	ldr	r5, [pc, #28]	@ (80059e8 <_lseek_r+0x20>)
 80059cc:	4604      	mov	r4, r0
 80059ce:	4608      	mov	r0, r1
 80059d0:	4611      	mov	r1, r2
 80059d2:	2200      	movs	r2, #0
 80059d4:	602a      	str	r2, [r5, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	f7ff fbc7 	bl	800516a <_lseek>
 80059dc:	1c43      	adds	r3, r0, #1
 80059de:	d102      	bne.n	80059e6 <_lseek_r+0x1e>
 80059e0:	682b      	ldr	r3, [r5, #0]
 80059e2:	b103      	cbz	r3, 80059e6 <_lseek_r+0x1e>
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	bd38      	pop	{r3, r4, r5, pc}
 80059e8:	20004364 	.word	0x20004364

080059ec <_read_r>:
 80059ec:	b538      	push	{r3, r4, r5, lr}
 80059ee:	4d07      	ldr	r5, [pc, #28]	@ (8005a0c <_read_r+0x20>)
 80059f0:	4604      	mov	r4, r0
 80059f2:	4608      	mov	r0, r1
 80059f4:	4611      	mov	r1, r2
 80059f6:	2200      	movs	r2, #0
 80059f8:	602a      	str	r2, [r5, #0]
 80059fa:	461a      	mov	r2, r3
 80059fc:	f7ff fb5f 	bl	80050be <_read>
 8005a00:	1c43      	adds	r3, r0, #1
 8005a02:	d102      	bne.n	8005a0a <_read_r+0x1e>
 8005a04:	682b      	ldr	r3, [r5, #0]
 8005a06:	b103      	cbz	r3, 8005a0a <_read_r+0x1e>
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	bd38      	pop	{r3, r4, r5, pc}
 8005a0c:	20004364 	.word	0x20004364

08005a10 <_write_r>:
 8005a10:	b538      	push	{r3, r4, r5, lr}
 8005a12:	4d07      	ldr	r5, [pc, #28]	@ (8005a30 <_write_r+0x20>)
 8005a14:	4604      	mov	r4, r0
 8005a16:	4608      	mov	r0, r1
 8005a18:	4611      	mov	r1, r2
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	602a      	str	r2, [r5, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	f7ff fbb5 	bl	800518e <_write>
 8005a24:	1c43      	adds	r3, r0, #1
 8005a26:	d102      	bne.n	8005a2e <_write_r+0x1e>
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	b103      	cbz	r3, 8005a2e <_write_r+0x1e>
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	bd38      	pop	{r3, r4, r5, pc}
 8005a30:	20004364 	.word	0x20004364

08005a34 <__errno>:
 8005a34:	4b01      	ldr	r3, [pc, #4]	@ (8005a3c <__errno+0x8>)
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	20000024 	.word	0x20000024

08005a40 <__libc_init_array>:
 8005a40:	b570      	push	{r4, r5, r6, lr}
 8005a42:	4d0d      	ldr	r5, [pc, #52]	@ (8005a78 <__libc_init_array+0x38>)
 8005a44:	4c0d      	ldr	r4, [pc, #52]	@ (8005a7c <__libc_init_array+0x3c>)
 8005a46:	1b64      	subs	r4, r4, r5
 8005a48:	10a4      	asrs	r4, r4, #2
 8005a4a:	2600      	movs	r6, #0
 8005a4c:	42a6      	cmp	r6, r4
 8005a4e:	d109      	bne.n	8005a64 <__libc_init_array+0x24>
 8005a50:	4d0b      	ldr	r5, [pc, #44]	@ (8005a80 <__libc_init_array+0x40>)
 8005a52:	4c0c      	ldr	r4, [pc, #48]	@ (8005a84 <__libc_init_array+0x44>)
 8005a54:	f000 fec0 	bl	80067d8 <_init>
 8005a58:	1b64      	subs	r4, r4, r5
 8005a5a:	10a4      	asrs	r4, r4, #2
 8005a5c:	2600      	movs	r6, #0
 8005a5e:	42a6      	cmp	r6, r4
 8005a60:	d105      	bne.n	8005a6e <__libc_init_array+0x2e>
 8005a62:	bd70      	pop	{r4, r5, r6, pc}
 8005a64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a68:	4798      	blx	r3
 8005a6a:	3601      	adds	r6, #1
 8005a6c:	e7ee      	b.n	8005a4c <__libc_init_array+0xc>
 8005a6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a72:	4798      	blx	r3
 8005a74:	3601      	adds	r6, #1
 8005a76:	e7f2      	b.n	8005a5e <__libc_init_array+0x1e>
 8005a78:	08006900 	.word	0x08006900
 8005a7c:	08006900 	.word	0x08006900
 8005a80:	08006900 	.word	0x08006900
 8005a84:	08006904 	.word	0x08006904

08005a88 <__retarget_lock_init_recursive>:
 8005a88:	4770      	bx	lr

08005a8a <__retarget_lock_acquire_recursive>:
 8005a8a:	4770      	bx	lr

08005a8c <__retarget_lock_release_recursive>:
 8005a8c:	4770      	bx	lr

08005a8e <memcpy>:
 8005a8e:	440a      	add	r2, r1
 8005a90:	4291      	cmp	r1, r2
 8005a92:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a96:	d100      	bne.n	8005a9a <memcpy+0xc>
 8005a98:	4770      	bx	lr
 8005a9a:	b510      	push	{r4, lr}
 8005a9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aa4:	4291      	cmp	r1, r2
 8005aa6:	d1f9      	bne.n	8005a9c <memcpy+0xe>
 8005aa8:	bd10      	pop	{r4, pc}
	...

08005aac <_free_r>:
 8005aac:	b538      	push	{r3, r4, r5, lr}
 8005aae:	4605      	mov	r5, r0
 8005ab0:	2900      	cmp	r1, #0
 8005ab2:	d041      	beq.n	8005b38 <_free_r+0x8c>
 8005ab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ab8:	1f0c      	subs	r4, r1, #4
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	bfb8      	it	lt
 8005abe:	18e4      	addlt	r4, r4, r3
 8005ac0:	f000 f8e0 	bl	8005c84 <__malloc_lock>
 8005ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b3c <_free_r+0x90>)
 8005ac6:	6813      	ldr	r3, [r2, #0]
 8005ac8:	b933      	cbnz	r3, 8005ad8 <_free_r+0x2c>
 8005aca:	6063      	str	r3, [r4, #4]
 8005acc:	6014      	str	r4, [r2, #0]
 8005ace:	4628      	mov	r0, r5
 8005ad0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ad4:	f000 b8dc 	b.w	8005c90 <__malloc_unlock>
 8005ad8:	42a3      	cmp	r3, r4
 8005ada:	d908      	bls.n	8005aee <_free_r+0x42>
 8005adc:	6820      	ldr	r0, [r4, #0]
 8005ade:	1821      	adds	r1, r4, r0
 8005ae0:	428b      	cmp	r3, r1
 8005ae2:	bf01      	itttt	eq
 8005ae4:	6819      	ldreq	r1, [r3, #0]
 8005ae6:	685b      	ldreq	r3, [r3, #4]
 8005ae8:	1809      	addeq	r1, r1, r0
 8005aea:	6021      	streq	r1, [r4, #0]
 8005aec:	e7ed      	b.n	8005aca <_free_r+0x1e>
 8005aee:	461a      	mov	r2, r3
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	b10b      	cbz	r3, 8005af8 <_free_r+0x4c>
 8005af4:	42a3      	cmp	r3, r4
 8005af6:	d9fa      	bls.n	8005aee <_free_r+0x42>
 8005af8:	6811      	ldr	r1, [r2, #0]
 8005afa:	1850      	adds	r0, r2, r1
 8005afc:	42a0      	cmp	r0, r4
 8005afe:	d10b      	bne.n	8005b18 <_free_r+0x6c>
 8005b00:	6820      	ldr	r0, [r4, #0]
 8005b02:	4401      	add	r1, r0
 8005b04:	1850      	adds	r0, r2, r1
 8005b06:	4283      	cmp	r3, r0
 8005b08:	6011      	str	r1, [r2, #0]
 8005b0a:	d1e0      	bne.n	8005ace <_free_r+0x22>
 8005b0c:	6818      	ldr	r0, [r3, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	6053      	str	r3, [r2, #4]
 8005b12:	4408      	add	r0, r1
 8005b14:	6010      	str	r0, [r2, #0]
 8005b16:	e7da      	b.n	8005ace <_free_r+0x22>
 8005b18:	d902      	bls.n	8005b20 <_free_r+0x74>
 8005b1a:	230c      	movs	r3, #12
 8005b1c:	602b      	str	r3, [r5, #0]
 8005b1e:	e7d6      	b.n	8005ace <_free_r+0x22>
 8005b20:	6820      	ldr	r0, [r4, #0]
 8005b22:	1821      	adds	r1, r4, r0
 8005b24:	428b      	cmp	r3, r1
 8005b26:	bf04      	itt	eq
 8005b28:	6819      	ldreq	r1, [r3, #0]
 8005b2a:	685b      	ldreq	r3, [r3, #4]
 8005b2c:	6063      	str	r3, [r4, #4]
 8005b2e:	bf04      	itt	eq
 8005b30:	1809      	addeq	r1, r1, r0
 8005b32:	6021      	streq	r1, [r4, #0]
 8005b34:	6054      	str	r4, [r2, #4]
 8005b36:	e7ca      	b.n	8005ace <_free_r+0x22>
 8005b38:	bd38      	pop	{r3, r4, r5, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20004370 	.word	0x20004370

08005b40 <sbrk_aligned>:
 8005b40:	b570      	push	{r4, r5, r6, lr}
 8005b42:	4e0f      	ldr	r6, [pc, #60]	@ (8005b80 <sbrk_aligned+0x40>)
 8005b44:	460c      	mov	r4, r1
 8005b46:	6831      	ldr	r1, [r6, #0]
 8005b48:	4605      	mov	r5, r0
 8005b4a:	b911      	cbnz	r1, 8005b52 <sbrk_aligned+0x12>
 8005b4c:	f000 fd7a 	bl	8006644 <_sbrk_r>
 8005b50:	6030      	str	r0, [r6, #0]
 8005b52:	4621      	mov	r1, r4
 8005b54:	4628      	mov	r0, r5
 8005b56:	f000 fd75 	bl	8006644 <_sbrk_r>
 8005b5a:	1c43      	adds	r3, r0, #1
 8005b5c:	d103      	bne.n	8005b66 <sbrk_aligned+0x26>
 8005b5e:	f04f 34ff 	mov.w	r4, #4294967295
 8005b62:	4620      	mov	r0, r4
 8005b64:	bd70      	pop	{r4, r5, r6, pc}
 8005b66:	1cc4      	adds	r4, r0, #3
 8005b68:	f024 0403 	bic.w	r4, r4, #3
 8005b6c:	42a0      	cmp	r0, r4
 8005b6e:	d0f8      	beq.n	8005b62 <sbrk_aligned+0x22>
 8005b70:	1a21      	subs	r1, r4, r0
 8005b72:	4628      	mov	r0, r5
 8005b74:	f000 fd66 	bl	8006644 <_sbrk_r>
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d1f2      	bne.n	8005b62 <sbrk_aligned+0x22>
 8005b7c:	e7ef      	b.n	8005b5e <sbrk_aligned+0x1e>
 8005b7e:	bf00      	nop
 8005b80:	2000436c 	.word	0x2000436c

08005b84 <_malloc_r>:
 8005b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b88:	1ccd      	adds	r5, r1, #3
 8005b8a:	f025 0503 	bic.w	r5, r5, #3
 8005b8e:	3508      	adds	r5, #8
 8005b90:	2d0c      	cmp	r5, #12
 8005b92:	bf38      	it	cc
 8005b94:	250c      	movcc	r5, #12
 8005b96:	2d00      	cmp	r5, #0
 8005b98:	4606      	mov	r6, r0
 8005b9a:	db01      	blt.n	8005ba0 <_malloc_r+0x1c>
 8005b9c:	42a9      	cmp	r1, r5
 8005b9e:	d904      	bls.n	8005baa <_malloc_r+0x26>
 8005ba0:	230c      	movs	r3, #12
 8005ba2:	6033      	str	r3, [r6, #0]
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005baa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c80 <_malloc_r+0xfc>
 8005bae:	f000 f869 	bl	8005c84 <__malloc_lock>
 8005bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8005bb6:	461c      	mov	r4, r3
 8005bb8:	bb44      	cbnz	r4, 8005c0c <_malloc_r+0x88>
 8005bba:	4629      	mov	r1, r5
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	f7ff ffbf 	bl	8005b40 <sbrk_aligned>
 8005bc2:	1c43      	adds	r3, r0, #1
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	d158      	bne.n	8005c7a <_malloc_r+0xf6>
 8005bc8:	f8d8 4000 	ldr.w	r4, [r8]
 8005bcc:	4627      	mov	r7, r4
 8005bce:	2f00      	cmp	r7, #0
 8005bd0:	d143      	bne.n	8005c5a <_malloc_r+0xd6>
 8005bd2:	2c00      	cmp	r4, #0
 8005bd4:	d04b      	beq.n	8005c6e <_malloc_r+0xea>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	4639      	mov	r1, r7
 8005bda:	4630      	mov	r0, r6
 8005bdc:	eb04 0903 	add.w	r9, r4, r3
 8005be0:	f000 fd30 	bl	8006644 <_sbrk_r>
 8005be4:	4581      	cmp	r9, r0
 8005be6:	d142      	bne.n	8005c6e <_malloc_r+0xea>
 8005be8:	6821      	ldr	r1, [r4, #0]
 8005bea:	1a6d      	subs	r5, r5, r1
 8005bec:	4629      	mov	r1, r5
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f7ff ffa6 	bl	8005b40 <sbrk_aligned>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d03a      	beq.n	8005c6e <_malloc_r+0xea>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	442b      	add	r3, r5
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	bb62      	cbnz	r2, 8005c60 <_malloc_r+0xdc>
 8005c06:	f8c8 7000 	str.w	r7, [r8]
 8005c0a:	e00f      	b.n	8005c2c <_malloc_r+0xa8>
 8005c0c:	6822      	ldr	r2, [r4, #0]
 8005c0e:	1b52      	subs	r2, r2, r5
 8005c10:	d420      	bmi.n	8005c54 <_malloc_r+0xd0>
 8005c12:	2a0b      	cmp	r2, #11
 8005c14:	d917      	bls.n	8005c46 <_malloc_r+0xc2>
 8005c16:	1961      	adds	r1, r4, r5
 8005c18:	42a3      	cmp	r3, r4
 8005c1a:	6025      	str	r5, [r4, #0]
 8005c1c:	bf18      	it	ne
 8005c1e:	6059      	strne	r1, [r3, #4]
 8005c20:	6863      	ldr	r3, [r4, #4]
 8005c22:	bf08      	it	eq
 8005c24:	f8c8 1000 	streq.w	r1, [r8]
 8005c28:	5162      	str	r2, [r4, r5]
 8005c2a:	604b      	str	r3, [r1, #4]
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	f000 f82f 	bl	8005c90 <__malloc_unlock>
 8005c32:	f104 000b 	add.w	r0, r4, #11
 8005c36:	1d23      	adds	r3, r4, #4
 8005c38:	f020 0007 	bic.w	r0, r0, #7
 8005c3c:	1ac2      	subs	r2, r0, r3
 8005c3e:	bf1c      	itt	ne
 8005c40:	1a1b      	subne	r3, r3, r0
 8005c42:	50a3      	strne	r3, [r4, r2]
 8005c44:	e7af      	b.n	8005ba6 <_malloc_r+0x22>
 8005c46:	6862      	ldr	r2, [r4, #4]
 8005c48:	42a3      	cmp	r3, r4
 8005c4a:	bf0c      	ite	eq
 8005c4c:	f8c8 2000 	streq.w	r2, [r8]
 8005c50:	605a      	strne	r2, [r3, #4]
 8005c52:	e7eb      	b.n	8005c2c <_malloc_r+0xa8>
 8005c54:	4623      	mov	r3, r4
 8005c56:	6864      	ldr	r4, [r4, #4]
 8005c58:	e7ae      	b.n	8005bb8 <_malloc_r+0x34>
 8005c5a:	463c      	mov	r4, r7
 8005c5c:	687f      	ldr	r7, [r7, #4]
 8005c5e:	e7b6      	b.n	8005bce <_malloc_r+0x4a>
 8005c60:	461a      	mov	r2, r3
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	d1fb      	bne.n	8005c60 <_malloc_r+0xdc>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	6053      	str	r3, [r2, #4]
 8005c6c:	e7de      	b.n	8005c2c <_malloc_r+0xa8>
 8005c6e:	230c      	movs	r3, #12
 8005c70:	6033      	str	r3, [r6, #0]
 8005c72:	4630      	mov	r0, r6
 8005c74:	f000 f80c 	bl	8005c90 <__malloc_unlock>
 8005c78:	e794      	b.n	8005ba4 <_malloc_r+0x20>
 8005c7a:	6005      	str	r5, [r0, #0]
 8005c7c:	e7d6      	b.n	8005c2c <_malloc_r+0xa8>
 8005c7e:	bf00      	nop
 8005c80:	20004370 	.word	0x20004370

08005c84 <__malloc_lock>:
 8005c84:	4801      	ldr	r0, [pc, #4]	@ (8005c8c <__malloc_lock+0x8>)
 8005c86:	f7ff bf00 	b.w	8005a8a <__retarget_lock_acquire_recursive>
 8005c8a:	bf00      	nop
 8005c8c:	20004368 	.word	0x20004368

08005c90 <__malloc_unlock>:
 8005c90:	4801      	ldr	r0, [pc, #4]	@ (8005c98 <__malloc_unlock+0x8>)
 8005c92:	f7ff befb 	b.w	8005a8c <__retarget_lock_release_recursive>
 8005c96:	bf00      	nop
 8005c98:	20004368 	.word	0x20004368

08005c9c <__ssputs_r>:
 8005c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca0:	688e      	ldr	r6, [r1, #8]
 8005ca2:	461f      	mov	r7, r3
 8005ca4:	42be      	cmp	r6, r7
 8005ca6:	680b      	ldr	r3, [r1, #0]
 8005ca8:	4682      	mov	sl, r0
 8005caa:	460c      	mov	r4, r1
 8005cac:	4690      	mov	r8, r2
 8005cae:	d82d      	bhi.n	8005d0c <__ssputs_r+0x70>
 8005cb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005cb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005cb8:	d026      	beq.n	8005d08 <__ssputs_r+0x6c>
 8005cba:	6965      	ldr	r5, [r4, #20]
 8005cbc:	6909      	ldr	r1, [r1, #16]
 8005cbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cc2:	eba3 0901 	sub.w	r9, r3, r1
 8005cc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cca:	1c7b      	adds	r3, r7, #1
 8005ccc:	444b      	add	r3, r9
 8005cce:	106d      	asrs	r5, r5, #1
 8005cd0:	429d      	cmp	r5, r3
 8005cd2:	bf38      	it	cc
 8005cd4:	461d      	movcc	r5, r3
 8005cd6:	0553      	lsls	r3, r2, #21
 8005cd8:	d527      	bpl.n	8005d2a <__ssputs_r+0x8e>
 8005cda:	4629      	mov	r1, r5
 8005cdc:	f7ff ff52 	bl	8005b84 <_malloc_r>
 8005ce0:	4606      	mov	r6, r0
 8005ce2:	b360      	cbz	r0, 8005d3e <__ssputs_r+0xa2>
 8005ce4:	6921      	ldr	r1, [r4, #16]
 8005ce6:	464a      	mov	r2, r9
 8005ce8:	f7ff fed1 	bl	8005a8e <memcpy>
 8005cec:	89a3      	ldrh	r3, [r4, #12]
 8005cee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cf6:	81a3      	strh	r3, [r4, #12]
 8005cf8:	6126      	str	r6, [r4, #16]
 8005cfa:	6165      	str	r5, [r4, #20]
 8005cfc:	444e      	add	r6, r9
 8005cfe:	eba5 0509 	sub.w	r5, r5, r9
 8005d02:	6026      	str	r6, [r4, #0]
 8005d04:	60a5      	str	r5, [r4, #8]
 8005d06:	463e      	mov	r6, r7
 8005d08:	42be      	cmp	r6, r7
 8005d0a:	d900      	bls.n	8005d0e <__ssputs_r+0x72>
 8005d0c:	463e      	mov	r6, r7
 8005d0e:	6820      	ldr	r0, [r4, #0]
 8005d10:	4632      	mov	r2, r6
 8005d12:	4641      	mov	r1, r8
 8005d14:	f000 fc7c 	bl	8006610 <memmove>
 8005d18:	68a3      	ldr	r3, [r4, #8]
 8005d1a:	1b9b      	subs	r3, r3, r6
 8005d1c:	60a3      	str	r3, [r4, #8]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	4433      	add	r3, r6
 8005d22:	6023      	str	r3, [r4, #0]
 8005d24:	2000      	movs	r0, #0
 8005d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d2a:	462a      	mov	r2, r5
 8005d2c:	f000 fc9a 	bl	8006664 <_realloc_r>
 8005d30:	4606      	mov	r6, r0
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d1e0      	bne.n	8005cf8 <__ssputs_r+0x5c>
 8005d36:	6921      	ldr	r1, [r4, #16]
 8005d38:	4650      	mov	r0, sl
 8005d3a:	f7ff feb7 	bl	8005aac <_free_r>
 8005d3e:	230c      	movs	r3, #12
 8005d40:	f8ca 3000 	str.w	r3, [sl]
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d4a:	81a3      	strh	r3, [r4, #12]
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	e7e9      	b.n	8005d26 <__ssputs_r+0x8a>
	...

08005d54 <_svfiprintf_r>:
 8005d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d58:	4698      	mov	r8, r3
 8005d5a:	898b      	ldrh	r3, [r1, #12]
 8005d5c:	061b      	lsls	r3, r3, #24
 8005d5e:	b09d      	sub	sp, #116	@ 0x74
 8005d60:	4607      	mov	r7, r0
 8005d62:	460d      	mov	r5, r1
 8005d64:	4614      	mov	r4, r2
 8005d66:	d510      	bpl.n	8005d8a <_svfiprintf_r+0x36>
 8005d68:	690b      	ldr	r3, [r1, #16]
 8005d6a:	b973      	cbnz	r3, 8005d8a <_svfiprintf_r+0x36>
 8005d6c:	2140      	movs	r1, #64	@ 0x40
 8005d6e:	f7ff ff09 	bl	8005b84 <_malloc_r>
 8005d72:	6028      	str	r0, [r5, #0]
 8005d74:	6128      	str	r0, [r5, #16]
 8005d76:	b930      	cbnz	r0, 8005d86 <_svfiprintf_r+0x32>
 8005d78:	230c      	movs	r3, #12
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d80:	b01d      	add	sp, #116	@ 0x74
 8005d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d86:	2340      	movs	r3, #64	@ 0x40
 8005d88:	616b      	str	r3, [r5, #20]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d8e:	2320      	movs	r3, #32
 8005d90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d94:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d98:	2330      	movs	r3, #48	@ 0x30
 8005d9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f38 <_svfiprintf_r+0x1e4>
 8005d9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005da2:	f04f 0901 	mov.w	r9, #1
 8005da6:	4623      	mov	r3, r4
 8005da8:	469a      	mov	sl, r3
 8005daa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dae:	b10a      	cbz	r2, 8005db4 <_svfiprintf_r+0x60>
 8005db0:	2a25      	cmp	r2, #37	@ 0x25
 8005db2:	d1f9      	bne.n	8005da8 <_svfiprintf_r+0x54>
 8005db4:	ebba 0b04 	subs.w	fp, sl, r4
 8005db8:	d00b      	beq.n	8005dd2 <_svfiprintf_r+0x7e>
 8005dba:	465b      	mov	r3, fp
 8005dbc:	4622      	mov	r2, r4
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	4638      	mov	r0, r7
 8005dc2:	f7ff ff6b 	bl	8005c9c <__ssputs_r>
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f000 80a7 	beq.w	8005f1a <_svfiprintf_r+0x1c6>
 8005dcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dce:	445a      	add	r2, fp
 8005dd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dd2:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 809f 	beq.w	8005f1a <_svfiprintf_r+0x1c6>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f04f 32ff 	mov.w	r2, #4294967295
 8005de2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005de6:	f10a 0a01 	add.w	sl, sl, #1
 8005dea:	9304      	str	r3, [sp, #16]
 8005dec:	9307      	str	r3, [sp, #28]
 8005dee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005df2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005df4:	4654      	mov	r4, sl
 8005df6:	2205      	movs	r2, #5
 8005df8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dfc:	484e      	ldr	r0, [pc, #312]	@ (8005f38 <_svfiprintf_r+0x1e4>)
 8005dfe:	f7fa fa0f 	bl	8000220 <memchr>
 8005e02:	9a04      	ldr	r2, [sp, #16]
 8005e04:	b9d8      	cbnz	r0, 8005e3e <_svfiprintf_r+0xea>
 8005e06:	06d0      	lsls	r0, r2, #27
 8005e08:	bf44      	itt	mi
 8005e0a:	2320      	movmi	r3, #32
 8005e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e10:	0711      	lsls	r1, r2, #28
 8005e12:	bf44      	itt	mi
 8005e14:	232b      	movmi	r3, #43	@ 0x2b
 8005e16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8005e1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e20:	d015      	beq.n	8005e4e <_svfiprintf_r+0xfa>
 8005e22:	9a07      	ldr	r2, [sp, #28]
 8005e24:	4654      	mov	r4, sl
 8005e26:	2000      	movs	r0, #0
 8005e28:	f04f 0c0a 	mov.w	ip, #10
 8005e2c:	4621      	mov	r1, r4
 8005e2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e32:	3b30      	subs	r3, #48	@ 0x30
 8005e34:	2b09      	cmp	r3, #9
 8005e36:	d94b      	bls.n	8005ed0 <_svfiprintf_r+0x17c>
 8005e38:	b1b0      	cbz	r0, 8005e68 <_svfiprintf_r+0x114>
 8005e3a:	9207      	str	r2, [sp, #28]
 8005e3c:	e014      	b.n	8005e68 <_svfiprintf_r+0x114>
 8005e3e:	eba0 0308 	sub.w	r3, r0, r8
 8005e42:	fa09 f303 	lsl.w	r3, r9, r3
 8005e46:	4313      	orrs	r3, r2
 8005e48:	9304      	str	r3, [sp, #16]
 8005e4a:	46a2      	mov	sl, r4
 8005e4c:	e7d2      	b.n	8005df4 <_svfiprintf_r+0xa0>
 8005e4e:	9b03      	ldr	r3, [sp, #12]
 8005e50:	1d19      	adds	r1, r3, #4
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	9103      	str	r1, [sp, #12]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	bfbb      	ittet	lt
 8005e5a:	425b      	neglt	r3, r3
 8005e5c:	f042 0202 	orrlt.w	r2, r2, #2
 8005e60:	9307      	strge	r3, [sp, #28]
 8005e62:	9307      	strlt	r3, [sp, #28]
 8005e64:	bfb8      	it	lt
 8005e66:	9204      	strlt	r2, [sp, #16]
 8005e68:	7823      	ldrb	r3, [r4, #0]
 8005e6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e6c:	d10a      	bne.n	8005e84 <_svfiprintf_r+0x130>
 8005e6e:	7863      	ldrb	r3, [r4, #1]
 8005e70:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e72:	d132      	bne.n	8005eda <_svfiprintf_r+0x186>
 8005e74:	9b03      	ldr	r3, [sp, #12]
 8005e76:	1d1a      	adds	r2, r3, #4
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	9203      	str	r2, [sp, #12]
 8005e7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e80:	3402      	adds	r4, #2
 8005e82:	9305      	str	r3, [sp, #20]
 8005e84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005f48 <_svfiprintf_r+0x1f4>
 8005e88:	7821      	ldrb	r1, [r4, #0]
 8005e8a:	2203      	movs	r2, #3
 8005e8c:	4650      	mov	r0, sl
 8005e8e:	f7fa f9c7 	bl	8000220 <memchr>
 8005e92:	b138      	cbz	r0, 8005ea4 <_svfiprintf_r+0x150>
 8005e94:	9b04      	ldr	r3, [sp, #16]
 8005e96:	eba0 000a 	sub.w	r0, r0, sl
 8005e9a:	2240      	movs	r2, #64	@ 0x40
 8005e9c:	4082      	lsls	r2, r0
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	3401      	adds	r4, #1
 8005ea2:	9304      	str	r3, [sp, #16]
 8005ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ea8:	4824      	ldr	r0, [pc, #144]	@ (8005f3c <_svfiprintf_r+0x1e8>)
 8005eaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005eae:	2206      	movs	r2, #6
 8005eb0:	f7fa f9b6 	bl	8000220 <memchr>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d036      	beq.n	8005f26 <_svfiprintf_r+0x1d2>
 8005eb8:	4b21      	ldr	r3, [pc, #132]	@ (8005f40 <_svfiprintf_r+0x1ec>)
 8005eba:	bb1b      	cbnz	r3, 8005f04 <_svfiprintf_r+0x1b0>
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	3307      	adds	r3, #7
 8005ec0:	f023 0307 	bic.w	r3, r3, #7
 8005ec4:	3308      	adds	r3, #8
 8005ec6:	9303      	str	r3, [sp, #12]
 8005ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eca:	4433      	add	r3, r6
 8005ecc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ece:	e76a      	b.n	8005da6 <_svfiprintf_r+0x52>
 8005ed0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	2001      	movs	r0, #1
 8005ed8:	e7a8      	b.n	8005e2c <_svfiprintf_r+0xd8>
 8005eda:	2300      	movs	r3, #0
 8005edc:	3401      	adds	r4, #1
 8005ede:	9305      	str	r3, [sp, #20]
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	f04f 0c0a 	mov.w	ip, #10
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005eec:	3a30      	subs	r2, #48	@ 0x30
 8005eee:	2a09      	cmp	r2, #9
 8005ef0:	d903      	bls.n	8005efa <_svfiprintf_r+0x1a6>
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0c6      	beq.n	8005e84 <_svfiprintf_r+0x130>
 8005ef6:	9105      	str	r1, [sp, #20]
 8005ef8:	e7c4      	b.n	8005e84 <_svfiprintf_r+0x130>
 8005efa:	fb0c 2101 	mla	r1, ip, r1, r2
 8005efe:	4604      	mov	r4, r0
 8005f00:	2301      	movs	r3, #1
 8005f02:	e7f0      	b.n	8005ee6 <_svfiprintf_r+0x192>
 8005f04:	ab03      	add	r3, sp, #12
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	462a      	mov	r2, r5
 8005f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005f44 <_svfiprintf_r+0x1f0>)
 8005f0c:	a904      	add	r1, sp, #16
 8005f0e:	4638      	mov	r0, r7
 8005f10:	f3af 8000 	nop.w
 8005f14:	1c42      	adds	r2, r0, #1
 8005f16:	4606      	mov	r6, r0
 8005f18:	d1d6      	bne.n	8005ec8 <_svfiprintf_r+0x174>
 8005f1a:	89ab      	ldrh	r3, [r5, #12]
 8005f1c:	065b      	lsls	r3, r3, #25
 8005f1e:	f53f af2d 	bmi.w	8005d7c <_svfiprintf_r+0x28>
 8005f22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f24:	e72c      	b.n	8005d80 <_svfiprintf_r+0x2c>
 8005f26:	ab03      	add	r3, sp, #12
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	462a      	mov	r2, r5
 8005f2c:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <_svfiprintf_r+0x1f0>)
 8005f2e:	a904      	add	r1, sp, #16
 8005f30:	4638      	mov	r0, r7
 8005f32:	f000 f9bb 	bl	80062ac <_printf_i>
 8005f36:	e7ed      	b.n	8005f14 <_svfiprintf_r+0x1c0>
 8005f38:	080068c2 	.word	0x080068c2
 8005f3c:	080068cc 	.word	0x080068cc
 8005f40:	00000000 	.word	0x00000000
 8005f44:	08005c9d 	.word	0x08005c9d
 8005f48:	080068c8 	.word	0x080068c8

08005f4c <__sfputc_r>:
 8005f4c:	6893      	ldr	r3, [r2, #8]
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	b410      	push	{r4}
 8005f54:	6093      	str	r3, [r2, #8]
 8005f56:	da08      	bge.n	8005f6a <__sfputc_r+0x1e>
 8005f58:	6994      	ldr	r4, [r2, #24]
 8005f5a:	42a3      	cmp	r3, r4
 8005f5c:	db01      	blt.n	8005f62 <__sfputc_r+0x16>
 8005f5e:	290a      	cmp	r1, #10
 8005f60:	d103      	bne.n	8005f6a <__sfputc_r+0x1e>
 8005f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f66:	f000 babf 	b.w	80064e8 <__swbuf_r>
 8005f6a:	6813      	ldr	r3, [r2, #0]
 8005f6c:	1c58      	adds	r0, r3, #1
 8005f6e:	6010      	str	r0, [r2, #0]
 8005f70:	7019      	strb	r1, [r3, #0]
 8005f72:	4608      	mov	r0, r1
 8005f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <__sfputs_r>:
 8005f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7c:	4606      	mov	r6, r0
 8005f7e:	460f      	mov	r7, r1
 8005f80:	4614      	mov	r4, r2
 8005f82:	18d5      	adds	r5, r2, r3
 8005f84:	42ac      	cmp	r4, r5
 8005f86:	d101      	bne.n	8005f8c <__sfputs_r+0x12>
 8005f88:	2000      	movs	r0, #0
 8005f8a:	e007      	b.n	8005f9c <__sfputs_r+0x22>
 8005f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f90:	463a      	mov	r2, r7
 8005f92:	4630      	mov	r0, r6
 8005f94:	f7ff ffda 	bl	8005f4c <__sfputc_r>
 8005f98:	1c43      	adds	r3, r0, #1
 8005f9a:	d1f3      	bne.n	8005f84 <__sfputs_r+0xa>
 8005f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fa0 <_vfiprintf_r>:
 8005fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa4:	460d      	mov	r5, r1
 8005fa6:	b09d      	sub	sp, #116	@ 0x74
 8005fa8:	4614      	mov	r4, r2
 8005faa:	4698      	mov	r8, r3
 8005fac:	4606      	mov	r6, r0
 8005fae:	b118      	cbz	r0, 8005fb8 <_vfiprintf_r+0x18>
 8005fb0:	6a03      	ldr	r3, [r0, #32]
 8005fb2:	b90b      	cbnz	r3, 8005fb8 <_vfiprintf_r+0x18>
 8005fb4:	f7ff fc2e 	bl	8005814 <__sinit>
 8005fb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fba:	07d9      	lsls	r1, r3, #31
 8005fbc:	d405      	bmi.n	8005fca <_vfiprintf_r+0x2a>
 8005fbe:	89ab      	ldrh	r3, [r5, #12]
 8005fc0:	059a      	lsls	r2, r3, #22
 8005fc2:	d402      	bmi.n	8005fca <_vfiprintf_r+0x2a>
 8005fc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fc6:	f7ff fd60 	bl	8005a8a <__retarget_lock_acquire_recursive>
 8005fca:	89ab      	ldrh	r3, [r5, #12]
 8005fcc:	071b      	lsls	r3, r3, #28
 8005fce:	d501      	bpl.n	8005fd4 <_vfiprintf_r+0x34>
 8005fd0:	692b      	ldr	r3, [r5, #16]
 8005fd2:	b99b      	cbnz	r3, 8005ffc <_vfiprintf_r+0x5c>
 8005fd4:	4629      	mov	r1, r5
 8005fd6:	4630      	mov	r0, r6
 8005fd8:	f000 fac4 	bl	8006564 <__swsetup_r>
 8005fdc:	b170      	cbz	r0, 8005ffc <_vfiprintf_r+0x5c>
 8005fde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fe0:	07dc      	lsls	r4, r3, #31
 8005fe2:	d504      	bpl.n	8005fee <_vfiprintf_r+0x4e>
 8005fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe8:	b01d      	add	sp, #116	@ 0x74
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	89ab      	ldrh	r3, [r5, #12]
 8005ff0:	0598      	lsls	r0, r3, #22
 8005ff2:	d4f7      	bmi.n	8005fe4 <_vfiprintf_r+0x44>
 8005ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ff6:	f7ff fd49 	bl	8005a8c <__retarget_lock_release_recursive>
 8005ffa:	e7f3      	b.n	8005fe4 <_vfiprintf_r+0x44>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006000:	2320      	movs	r3, #32
 8006002:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006006:	f8cd 800c 	str.w	r8, [sp, #12]
 800600a:	2330      	movs	r3, #48	@ 0x30
 800600c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80061bc <_vfiprintf_r+0x21c>
 8006010:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006014:	f04f 0901 	mov.w	r9, #1
 8006018:	4623      	mov	r3, r4
 800601a:	469a      	mov	sl, r3
 800601c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006020:	b10a      	cbz	r2, 8006026 <_vfiprintf_r+0x86>
 8006022:	2a25      	cmp	r2, #37	@ 0x25
 8006024:	d1f9      	bne.n	800601a <_vfiprintf_r+0x7a>
 8006026:	ebba 0b04 	subs.w	fp, sl, r4
 800602a:	d00b      	beq.n	8006044 <_vfiprintf_r+0xa4>
 800602c:	465b      	mov	r3, fp
 800602e:	4622      	mov	r2, r4
 8006030:	4629      	mov	r1, r5
 8006032:	4630      	mov	r0, r6
 8006034:	f7ff ffa1 	bl	8005f7a <__sfputs_r>
 8006038:	3001      	adds	r0, #1
 800603a:	f000 80a7 	beq.w	800618c <_vfiprintf_r+0x1ec>
 800603e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006040:	445a      	add	r2, fp
 8006042:	9209      	str	r2, [sp, #36]	@ 0x24
 8006044:	f89a 3000 	ldrb.w	r3, [sl]
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 809f 	beq.w	800618c <_vfiprintf_r+0x1ec>
 800604e:	2300      	movs	r3, #0
 8006050:	f04f 32ff 	mov.w	r2, #4294967295
 8006054:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006058:	f10a 0a01 	add.w	sl, sl, #1
 800605c:	9304      	str	r3, [sp, #16]
 800605e:	9307      	str	r3, [sp, #28]
 8006060:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006064:	931a      	str	r3, [sp, #104]	@ 0x68
 8006066:	4654      	mov	r4, sl
 8006068:	2205      	movs	r2, #5
 800606a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800606e:	4853      	ldr	r0, [pc, #332]	@ (80061bc <_vfiprintf_r+0x21c>)
 8006070:	f7fa f8d6 	bl	8000220 <memchr>
 8006074:	9a04      	ldr	r2, [sp, #16]
 8006076:	b9d8      	cbnz	r0, 80060b0 <_vfiprintf_r+0x110>
 8006078:	06d1      	lsls	r1, r2, #27
 800607a:	bf44      	itt	mi
 800607c:	2320      	movmi	r3, #32
 800607e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006082:	0713      	lsls	r3, r2, #28
 8006084:	bf44      	itt	mi
 8006086:	232b      	movmi	r3, #43	@ 0x2b
 8006088:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800608c:	f89a 3000 	ldrb.w	r3, [sl]
 8006090:	2b2a      	cmp	r3, #42	@ 0x2a
 8006092:	d015      	beq.n	80060c0 <_vfiprintf_r+0x120>
 8006094:	9a07      	ldr	r2, [sp, #28]
 8006096:	4654      	mov	r4, sl
 8006098:	2000      	movs	r0, #0
 800609a:	f04f 0c0a 	mov.w	ip, #10
 800609e:	4621      	mov	r1, r4
 80060a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060a4:	3b30      	subs	r3, #48	@ 0x30
 80060a6:	2b09      	cmp	r3, #9
 80060a8:	d94b      	bls.n	8006142 <_vfiprintf_r+0x1a2>
 80060aa:	b1b0      	cbz	r0, 80060da <_vfiprintf_r+0x13a>
 80060ac:	9207      	str	r2, [sp, #28]
 80060ae:	e014      	b.n	80060da <_vfiprintf_r+0x13a>
 80060b0:	eba0 0308 	sub.w	r3, r0, r8
 80060b4:	fa09 f303 	lsl.w	r3, r9, r3
 80060b8:	4313      	orrs	r3, r2
 80060ba:	9304      	str	r3, [sp, #16]
 80060bc:	46a2      	mov	sl, r4
 80060be:	e7d2      	b.n	8006066 <_vfiprintf_r+0xc6>
 80060c0:	9b03      	ldr	r3, [sp, #12]
 80060c2:	1d19      	adds	r1, r3, #4
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	9103      	str	r1, [sp, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bfbb      	ittet	lt
 80060cc:	425b      	neglt	r3, r3
 80060ce:	f042 0202 	orrlt.w	r2, r2, #2
 80060d2:	9307      	strge	r3, [sp, #28]
 80060d4:	9307      	strlt	r3, [sp, #28]
 80060d6:	bfb8      	it	lt
 80060d8:	9204      	strlt	r2, [sp, #16]
 80060da:	7823      	ldrb	r3, [r4, #0]
 80060dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80060de:	d10a      	bne.n	80060f6 <_vfiprintf_r+0x156>
 80060e0:	7863      	ldrb	r3, [r4, #1]
 80060e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80060e4:	d132      	bne.n	800614c <_vfiprintf_r+0x1ac>
 80060e6:	9b03      	ldr	r3, [sp, #12]
 80060e8:	1d1a      	adds	r2, r3, #4
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	9203      	str	r2, [sp, #12]
 80060ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060f2:	3402      	adds	r4, #2
 80060f4:	9305      	str	r3, [sp, #20]
 80060f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80061cc <_vfiprintf_r+0x22c>
 80060fa:	7821      	ldrb	r1, [r4, #0]
 80060fc:	2203      	movs	r2, #3
 80060fe:	4650      	mov	r0, sl
 8006100:	f7fa f88e 	bl	8000220 <memchr>
 8006104:	b138      	cbz	r0, 8006116 <_vfiprintf_r+0x176>
 8006106:	9b04      	ldr	r3, [sp, #16]
 8006108:	eba0 000a 	sub.w	r0, r0, sl
 800610c:	2240      	movs	r2, #64	@ 0x40
 800610e:	4082      	lsls	r2, r0
 8006110:	4313      	orrs	r3, r2
 8006112:	3401      	adds	r4, #1
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800611a:	4829      	ldr	r0, [pc, #164]	@ (80061c0 <_vfiprintf_r+0x220>)
 800611c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006120:	2206      	movs	r2, #6
 8006122:	f7fa f87d 	bl	8000220 <memchr>
 8006126:	2800      	cmp	r0, #0
 8006128:	d03f      	beq.n	80061aa <_vfiprintf_r+0x20a>
 800612a:	4b26      	ldr	r3, [pc, #152]	@ (80061c4 <_vfiprintf_r+0x224>)
 800612c:	bb1b      	cbnz	r3, 8006176 <_vfiprintf_r+0x1d6>
 800612e:	9b03      	ldr	r3, [sp, #12]
 8006130:	3307      	adds	r3, #7
 8006132:	f023 0307 	bic.w	r3, r3, #7
 8006136:	3308      	adds	r3, #8
 8006138:	9303      	str	r3, [sp, #12]
 800613a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613c:	443b      	add	r3, r7
 800613e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006140:	e76a      	b.n	8006018 <_vfiprintf_r+0x78>
 8006142:	fb0c 3202 	mla	r2, ip, r2, r3
 8006146:	460c      	mov	r4, r1
 8006148:	2001      	movs	r0, #1
 800614a:	e7a8      	b.n	800609e <_vfiprintf_r+0xfe>
 800614c:	2300      	movs	r3, #0
 800614e:	3401      	adds	r4, #1
 8006150:	9305      	str	r3, [sp, #20]
 8006152:	4619      	mov	r1, r3
 8006154:	f04f 0c0a 	mov.w	ip, #10
 8006158:	4620      	mov	r0, r4
 800615a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800615e:	3a30      	subs	r2, #48	@ 0x30
 8006160:	2a09      	cmp	r2, #9
 8006162:	d903      	bls.n	800616c <_vfiprintf_r+0x1cc>
 8006164:	2b00      	cmp	r3, #0
 8006166:	d0c6      	beq.n	80060f6 <_vfiprintf_r+0x156>
 8006168:	9105      	str	r1, [sp, #20]
 800616a:	e7c4      	b.n	80060f6 <_vfiprintf_r+0x156>
 800616c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006170:	4604      	mov	r4, r0
 8006172:	2301      	movs	r3, #1
 8006174:	e7f0      	b.n	8006158 <_vfiprintf_r+0x1b8>
 8006176:	ab03      	add	r3, sp, #12
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	462a      	mov	r2, r5
 800617c:	4b12      	ldr	r3, [pc, #72]	@ (80061c8 <_vfiprintf_r+0x228>)
 800617e:	a904      	add	r1, sp, #16
 8006180:	4630      	mov	r0, r6
 8006182:	f3af 8000 	nop.w
 8006186:	4607      	mov	r7, r0
 8006188:	1c78      	adds	r0, r7, #1
 800618a:	d1d6      	bne.n	800613a <_vfiprintf_r+0x19a>
 800618c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800618e:	07d9      	lsls	r1, r3, #31
 8006190:	d405      	bmi.n	800619e <_vfiprintf_r+0x1fe>
 8006192:	89ab      	ldrh	r3, [r5, #12]
 8006194:	059a      	lsls	r2, r3, #22
 8006196:	d402      	bmi.n	800619e <_vfiprintf_r+0x1fe>
 8006198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800619a:	f7ff fc77 	bl	8005a8c <__retarget_lock_release_recursive>
 800619e:	89ab      	ldrh	r3, [r5, #12]
 80061a0:	065b      	lsls	r3, r3, #25
 80061a2:	f53f af1f 	bmi.w	8005fe4 <_vfiprintf_r+0x44>
 80061a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061a8:	e71e      	b.n	8005fe8 <_vfiprintf_r+0x48>
 80061aa:	ab03      	add	r3, sp, #12
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	462a      	mov	r2, r5
 80061b0:	4b05      	ldr	r3, [pc, #20]	@ (80061c8 <_vfiprintf_r+0x228>)
 80061b2:	a904      	add	r1, sp, #16
 80061b4:	4630      	mov	r0, r6
 80061b6:	f000 f879 	bl	80062ac <_printf_i>
 80061ba:	e7e4      	b.n	8006186 <_vfiprintf_r+0x1e6>
 80061bc:	080068c2 	.word	0x080068c2
 80061c0:	080068cc 	.word	0x080068cc
 80061c4:	00000000 	.word	0x00000000
 80061c8:	08005f7b 	.word	0x08005f7b
 80061cc:	080068c8 	.word	0x080068c8

080061d0 <_printf_common>:
 80061d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061d4:	4616      	mov	r6, r2
 80061d6:	4698      	mov	r8, r3
 80061d8:	688a      	ldr	r2, [r1, #8]
 80061da:	690b      	ldr	r3, [r1, #16]
 80061dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061e0:	4293      	cmp	r3, r2
 80061e2:	bfb8      	it	lt
 80061e4:	4613      	movlt	r3, r2
 80061e6:	6033      	str	r3, [r6, #0]
 80061e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061ec:	4607      	mov	r7, r0
 80061ee:	460c      	mov	r4, r1
 80061f0:	b10a      	cbz	r2, 80061f6 <_printf_common+0x26>
 80061f2:	3301      	adds	r3, #1
 80061f4:	6033      	str	r3, [r6, #0]
 80061f6:	6823      	ldr	r3, [r4, #0]
 80061f8:	0699      	lsls	r1, r3, #26
 80061fa:	bf42      	ittt	mi
 80061fc:	6833      	ldrmi	r3, [r6, #0]
 80061fe:	3302      	addmi	r3, #2
 8006200:	6033      	strmi	r3, [r6, #0]
 8006202:	6825      	ldr	r5, [r4, #0]
 8006204:	f015 0506 	ands.w	r5, r5, #6
 8006208:	d106      	bne.n	8006218 <_printf_common+0x48>
 800620a:	f104 0a19 	add.w	sl, r4, #25
 800620e:	68e3      	ldr	r3, [r4, #12]
 8006210:	6832      	ldr	r2, [r6, #0]
 8006212:	1a9b      	subs	r3, r3, r2
 8006214:	42ab      	cmp	r3, r5
 8006216:	dc26      	bgt.n	8006266 <_printf_common+0x96>
 8006218:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800621c:	6822      	ldr	r2, [r4, #0]
 800621e:	3b00      	subs	r3, #0
 8006220:	bf18      	it	ne
 8006222:	2301      	movne	r3, #1
 8006224:	0692      	lsls	r2, r2, #26
 8006226:	d42b      	bmi.n	8006280 <_printf_common+0xb0>
 8006228:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800622c:	4641      	mov	r1, r8
 800622e:	4638      	mov	r0, r7
 8006230:	47c8      	blx	r9
 8006232:	3001      	adds	r0, #1
 8006234:	d01e      	beq.n	8006274 <_printf_common+0xa4>
 8006236:	6823      	ldr	r3, [r4, #0]
 8006238:	6922      	ldr	r2, [r4, #16]
 800623a:	f003 0306 	and.w	r3, r3, #6
 800623e:	2b04      	cmp	r3, #4
 8006240:	bf02      	ittt	eq
 8006242:	68e5      	ldreq	r5, [r4, #12]
 8006244:	6833      	ldreq	r3, [r6, #0]
 8006246:	1aed      	subeq	r5, r5, r3
 8006248:	68a3      	ldr	r3, [r4, #8]
 800624a:	bf0c      	ite	eq
 800624c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006250:	2500      	movne	r5, #0
 8006252:	4293      	cmp	r3, r2
 8006254:	bfc4      	itt	gt
 8006256:	1a9b      	subgt	r3, r3, r2
 8006258:	18ed      	addgt	r5, r5, r3
 800625a:	2600      	movs	r6, #0
 800625c:	341a      	adds	r4, #26
 800625e:	42b5      	cmp	r5, r6
 8006260:	d11a      	bne.n	8006298 <_printf_common+0xc8>
 8006262:	2000      	movs	r0, #0
 8006264:	e008      	b.n	8006278 <_printf_common+0xa8>
 8006266:	2301      	movs	r3, #1
 8006268:	4652      	mov	r2, sl
 800626a:	4641      	mov	r1, r8
 800626c:	4638      	mov	r0, r7
 800626e:	47c8      	blx	r9
 8006270:	3001      	adds	r0, #1
 8006272:	d103      	bne.n	800627c <_printf_common+0xac>
 8006274:	f04f 30ff 	mov.w	r0, #4294967295
 8006278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627c:	3501      	adds	r5, #1
 800627e:	e7c6      	b.n	800620e <_printf_common+0x3e>
 8006280:	18e1      	adds	r1, r4, r3
 8006282:	1c5a      	adds	r2, r3, #1
 8006284:	2030      	movs	r0, #48	@ 0x30
 8006286:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800628a:	4422      	add	r2, r4
 800628c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006290:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006294:	3302      	adds	r3, #2
 8006296:	e7c7      	b.n	8006228 <_printf_common+0x58>
 8006298:	2301      	movs	r3, #1
 800629a:	4622      	mov	r2, r4
 800629c:	4641      	mov	r1, r8
 800629e:	4638      	mov	r0, r7
 80062a0:	47c8      	blx	r9
 80062a2:	3001      	adds	r0, #1
 80062a4:	d0e6      	beq.n	8006274 <_printf_common+0xa4>
 80062a6:	3601      	adds	r6, #1
 80062a8:	e7d9      	b.n	800625e <_printf_common+0x8e>
	...

080062ac <_printf_i>:
 80062ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062b0:	7e0f      	ldrb	r7, [r1, #24]
 80062b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062b4:	2f78      	cmp	r7, #120	@ 0x78
 80062b6:	4691      	mov	r9, r2
 80062b8:	4680      	mov	r8, r0
 80062ba:	460c      	mov	r4, r1
 80062bc:	469a      	mov	sl, r3
 80062be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062c2:	d807      	bhi.n	80062d4 <_printf_i+0x28>
 80062c4:	2f62      	cmp	r7, #98	@ 0x62
 80062c6:	d80a      	bhi.n	80062de <_printf_i+0x32>
 80062c8:	2f00      	cmp	r7, #0
 80062ca:	f000 80d1 	beq.w	8006470 <_printf_i+0x1c4>
 80062ce:	2f58      	cmp	r7, #88	@ 0x58
 80062d0:	f000 80b8 	beq.w	8006444 <_printf_i+0x198>
 80062d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062dc:	e03a      	b.n	8006354 <_printf_i+0xa8>
 80062de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062e2:	2b15      	cmp	r3, #21
 80062e4:	d8f6      	bhi.n	80062d4 <_printf_i+0x28>
 80062e6:	a101      	add	r1, pc, #4	@ (adr r1, 80062ec <_printf_i+0x40>)
 80062e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062ec:	08006345 	.word	0x08006345
 80062f0:	08006359 	.word	0x08006359
 80062f4:	080062d5 	.word	0x080062d5
 80062f8:	080062d5 	.word	0x080062d5
 80062fc:	080062d5 	.word	0x080062d5
 8006300:	080062d5 	.word	0x080062d5
 8006304:	08006359 	.word	0x08006359
 8006308:	080062d5 	.word	0x080062d5
 800630c:	080062d5 	.word	0x080062d5
 8006310:	080062d5 	.word	0x080062d5
 8006314:	080062d5 	.word	0x080062d5
 8006318:	08006457 	.word	0x08006457
 800631c:	08006383 	.word	0x08006383
 8006320:	08006411 	.word	0x08006411
 8006324:	080062d5 	.word	0x080062d5
 8006328:	080062d5 	.word	0x080062d5
 800632c:	08006479 	.word	0x08006479
 8006330:	080062d5 	.word	0x080062d5
 8006334:	08006383 	.word	0x08006383
 8006338:	080062d5 	.word	0x080062d5
 800633c:	080062d5 	.word	0x080062d5
 8006340:	08006419 	.word	0x08006419
 8006344:	6833      	ldr	r3, [r6, #0]
 8006346:	1d1a      	adds	r2, r3, #4
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6032      	str	r2, [r6, #0]
 800634c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006350:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006354:	2301      	movs	r3, #1
 8006356:	e09c      	b.n	8006492 <_printf_i+0x1e6>
 8006358:	6833      	ldr	r3, [r6, #0]
 800635a:	6820      	ldr	r0, [r4, #0]
 800635c:	1d19      	adds	r1, r3, #4
 800635e:	6031      	str	r1, [r6, #0]
 8006360:	0606      	lsls	r6, r0, #24
 8006362:	d501      	bpl.n	8006368 <_printf_i+0xbc>
 8006364:	681d      	ldr	r5, [r3, #0]
 8006366:	e003      	b.n	8006370 <_printf_i+0xc4>
 8006368:	0645      	lsls	r5, r0, #25
 800636a:	d5fb      	bpl.n	8006364 <_printf_i+0xb8>
 800636c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006370:	2d00      	cmp	r5, #0
 8006372:	da03      	bge.n	800637c <_printf_i+0xd0>
 8006374:	232d      	movs	r3, #45	@ 0x2d
 8006376:	426d      	negs	r5, r5
 8006378:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800637c:	4858      	ldr	r0, [pc, #352]	@ (80064e0 <_printf_i+0x234>)
 800637e:	230a      	movs	r3, #10
 8006380:	e011      	b.n	80063a6 <_printf_i+0xfa>
 8006382:	6821      	ldr	r1, [r4, #0]
 8006384:	6833      	ldr	r3, [r6, #0]
 8006386:	0608      	lsls	r0, r1, #24
 8006388:	f853 5b04 	ldr.w	r5, [r3], #4
 800638c:	d402      	bmi.n	8006394 <_printf_i+0xe8>
 800638e:	0649      	lsls	r1, r1, #25
 8006390:	bf48      	it	mi
 8006392:	b2ad      	uxthmi	r5, r5
 8006394:	2f6f      	cmp	r7, #111	@ 0x6f
 8006396:	4852      	ldr	r0, [pc, #328]	@ (80064e0 <_printf_i+0x234>)
 8006398:	6033      	str	r3, [r6, #0]
 800639a:	bf14      	ite	ne
 800639c:	230a      	movne	r3, #10
 800639e:	2308      	moveq	r3, #8
 80063a0:	2100      	movs	r1, #0
 80063a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063a6:	6866      	ldr	r6, [r4, #4]
 80063a8:	60a6      	str	r6, [r4, #8]
 80063aa:	2e00      	cmp	r6, #0
 80063ac:	db05      	blt.n	80063ba <_printf_i+0x10e>
 80063ae:	6821      	ldr	r1, [r4, #0]
 80063b0:	432e      	orrs	r6, r5
 80063b2:	f021 0104 	bic.w	r1, r1, #4
 80063b6:	6021      	str	r1, [r4, #0]
 80063b8:	d04b      	beq.n	8006452 <_printf_i+0x1a6>
 80063ba:	4616      	mov	r6, r2
 80063bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80063c0:	fb03 5711 	mls	r7, r3, r1, r5
 80063c4:	5dc7      	ldrb	r7, [r0, r7]
 80063c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063ca:	462f      	mov	r7, r5
 80063cc:	42bb      	cmp	r3, r7
 80063ce:	460d      	mov	r5, r1
 80063d0:	d9f4      	bls.n	80063bc <_printf_i+0x110>
 80063d2:	2b08      	cmp	r3, #8
 80063d4:	d10b      	bne.n	80063ee <_printf_i+0x142>
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	07df      	lsls	r7, r3, #31
 80063da:	d508      	bpl.n	80063ee <_printf_i+0x142>
 80063dc:	6923      	ldr	r3, [r4, #16]
 80063de:	6861      	ldr	r1, [r4, #4]
 80063e0:	4299      	cmp	r1, r3
 80063e2:	bfde      	ittt	le
 80063e4:	2330      	movle	r3, #48	@ 0x30
 80063e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063ee:	1b92      	subs	r2, r2, r6
 80063f0:	6122      	str	r2, [r4, #16]
 80063f2:	f8cd a000 	str.w	sl, [sp]
 80063f6:	464b      	mov	r3, r9
 80063f8:	aa03      	add	r2, sp, #12
 80063fa:	4621      	mov	r1, r4
 80063fc:	4640      	mov	r0, r8
 80063fe:	f7ff fee7 	bl	80061d0 <_printf_common>
 8006402:	3001      	adds	r0, #1
 8006404:	d14a      	bne.n	800649c <_printf_i+0x1f0>
 8006406:	f04f 30ff 	mov.w	r0, #4294967295
 800640a:	b004      	add	sp, #16
 800640c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	f043 0320 	orr.w	r3, r3, #32
 8006416:	6023      	str	r3, [r4, #0]
 8006418:	4832      	ldr	r0, [pc, #200]	@ (80064e4 <_printf_i+0x238>)
 800641a:	2778      	movs	r7, #120	@ 0x78
 800641c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	6831      	ldr	r1, [r6, #0]
 8006424:	061f      	lsls	r7, r3, #24
 8006426:	f851 5b04 	ldr.w	r5, [r1], #4
 800642a:	d402      	bmi.n	8006432 <_printf_i+0x186>
 800642c:	065f      	lsls	r7, r3, #25
 800642e:	bf48      	it	mi
 8006430:	b2ad      	uxthmi	r5, r5
 8006432:	6031      	str	r1, [r6, #0]
 8006434:	07d9      	lsls	r1, r3, #31
 8006436:	bf44      	itt	mi
 8006438:	f043 0320 	orrmi.w	r3, r3, #32
 800643c:	6023      	strmi	r3, [r4, #0]
 800643e:	b11d      	cbz	r5, 8006448 <_printf_i+0x19c>
 8006440:	2310      	movs	r3, #16
 8006442:	e7ad      	b.n	80063a0 <_printf_i+0xf4>
 8006444:	4826      	ldr	r0, [pc, #152]	@ (80064e0 <_printf_i+0x234>)
 8006446:	e7e9      	b.n	800641c <_printf_i+0x170>
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	f023 0320 	bic.w	r3, r3, #32
 800644e:	6023      	str	r3, [r4, #0]
 8006450:	e7f6      	b.n	8006440 <_printf_i+0x194>
 8006452:	4616      	mov	r6, r2
 8006454:	e7bd      	b.n	80063d2 <_printf_i+0x126>
 8006456:	6833      	ldr	r3, [r6, #0]
 8006458:	6825      	ldr	r5, [r4, #0]
 800645a:	6961      	ldr	r1, [r4, #20]
 800645c:	1d18      	adds	r0, r3, #4
 800645e:	6030      	str	r0, [r6, #0]
 8006460:	062e      	lsls	r6, r5, #24
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	d501      	bpl.n	800646a <_printf_i+0x1be>
 8006466:	6019      	str	r1, [r3, #0]
 8006468:	e002      	b.n	8006470 <_printf_i+0x1c4>
 800646a:	0668      	lsls	r0, r5, #25
 800646c:	d5fb      	bpl.n	8006466 <_printf_i+0x1ba>
 800646e:	8019      	strh	r1, [r3, #0]
 8006470:	2300      	movs	r3, #0
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	4616      	mov	r6, r2
 8006476:	e7bc      	b.n	80063f2 <_printf_i+0x146>
 8006478:	6833      	ldr	r3, [r6, #0]
 800647a:	1d1a      	adds	r2, r3, #4
 800647c:	6032      	str	r2, [r6, #0]
 800647e:	681e      	ldr	r6, [r3, #0]
 8006480:	6862      	ldr	r2, [r4, #4]
 8006482:	2100      	movs	r1, #0
 8006484:	4630      	mov	r0, r6
 8006486:	f7f9 fecb 	bl	8000220 <memchr>
 800648a:	b108      	cbz	r0, 8006490 <_printf_i+0x1e4>
 800648c:	1b80      	subs	r0, r0, r6
 800648e:	6060      	str	r0, [r4, #4]
 8006490:	6863      	ldr	r3, [r4, #4]
 8006492:	6123      	str	r3, [r4, #16]
 8006494:	2300      	movs	r3, #0
 8006496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800649a:	e7aa      	b.n	80063f2 <_printf_i+0x146>
 800649c:	6923      	ldr	r3, [r4, #16]
 800649e:	4632      	mov	r2, r6
 80064a0:	4649      	mov	r1, r9
 80064a2:	4640      	mov	r0, r8
 80064a4:	47d0      	blx	sl
 80064a6:	3001      	adds	r0, #1
 80064a8:	d0ad      	beq.n	8006406 <_printf_i+0x15a>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	079b      	lsls	r3, r3, #30
 80064ae:	d413      	bmi.n	80064d8 <_printf_i+0x22c>
 80064b0:	68e0      	ldr	r0, [r4, #12]
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	4298      	cmp	r0, r3
 80064b6:	bfb8      	it	lt
 80064b8:	4618      	movlt	r0, r3
 80064ba:	e7a6      	b.n	800640a <_printf_i+0x15e>
 80064bc:	2301      	movs	r3, #1
 80064be:	4632      	mov	r2, r6
 80064c0:	4649      	mov	r1, r9
 80064c2:	4640      	mov	r0, r8
 80064c4:	47d0      	blx	sl
 80064c6:	3001      	adds	r0, #1
 80064c8:	d09d      	beq.n	8006406 <_printf_i+0x15a>
 80064ca:	3501      	adds	r5, #1
 80064cc:	68e3      	ldr	r3, [r4, #12]
 80064ce:	9903      	ldr	r1, [sp, #12]
 80064d0:	1a5b      	subs	r3, r3, r1
 80064d2:	42ab      	cmp	r3, r5
 80064d4:	dcf2      	bgt.n	80064bc <_printf_i+0x210>
 80064d6:	e7eb      	b.n	80064b0 <_printf_i+0x204>
 80064d8:	2500      	movs	r5, #0
 80064da:	f104 0619 	add.w	r6, r4, #25
 80064de:	e7f5      	b.n	80064cc <_printf_i+0x220>
 80064e0:	080068d3 	.word	0x080068d3
 80064e4:	080068e4 	.word	0x080068e4

080064e8 <__swbuf_r>:
 80064e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ea:	460e      	mov	r6, r1
 80064ec:	4614      	mov	r4, r2
 80064ee:	4605      	mov	r5, r0
 80064f0:	b118      	cbz	r0, 80064fa <__swbuf_r+0x12>
 80064f2:	6a03      	ldr	r3, [r0, #32]
 80064f4:	b90b      	cbnz	r3, 80064fa <__swbuf_r+0x12>
 80064f6:	f7ff f98d 	bl	8005814 <__sinit>
 80064fa:	69a3      	ldr	r3, [r4, #24]
 80064fc:	60a3      	str	r3, [r4, #8]
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	071a      	lsls	r2, r3, #28
 8006502:	d501      	bpl.n	8006508 <__swbuf_r+0x20>
 8006504:	6923      	ldr	r3, [r4, #16]
 8006506:	b943      	cbnz	r3, 800651a <__swbuf_r+0x32>
 8006508:	4621      	mov	r1, r4
 800650a:	4628      	mov	r0, r5
 800650c:	f000 f82a 	bl	8006564 <__swsetup_r>
 8006510:	b118      	cbz	r0, 800651a <__swbuf_r+0x32>
 8006512:	f04f 37ff 	mov.w	r7, #4294967295
 8006516:	4638      	mov	r0, r7
 8006518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	6922      	ldr	r2, [r4, #16]
 800651e:	1a98      	subs	r0, r3, r2
 8006520:	6963      	ldr	r3, [r4, #20]
 8006522:	b2f6      	uxtb	r6, r6
 8006524:	4283      	cmp	r3, r0
 8006526:	4637      	mov	r7, r6
 8006528:	dc05      	bgt.n	8006536 <__swbuf_r+0x4e>
 800652a:	4621      	mov	r1, r4
 800652c:	4628      	mov	r0, r5
 800652e:	f7ff f8a9 	bl	8005684 <_fflush_r>
 8006532:	2800      	cmp	r0, #0
 8006534:	d1ed      	bne.n	8006512 <__swbuf_r+0x2a>
 8006536:	68a3      	ldr	r3, [r4, #8]
 8006538:	3b01      	subs	r3, #1
 800653a:	60a3      	str	r3, [r4, #8]
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	6022      	str	r2, [r4, #0]
 8006542:	701e      	strb	r6, [r3, #0]
 8006544:	6962      	ldr	r2, [r4, #20]
 8006546:	1c43      	adds	r3, r0, #1
 8006548:	429a      	cmp	r2, r3
 800654a:	d004      	beq.n	8006556 <__swbuf_r+0x6e>
 800654c:	89a3      	ldrh	r3, [r4, #12]
 800654e:	07db      	lsls	r3, r3, #31
 8006550:	d5e1      	bpl.n	8006516 <__swbuf_r+0x2e>
 8006552:	2e0a      	cmp	r6, #10
 8006554:	d1df      	bne.n	8006516 <__swbuf_r+0x2e>
 8006556:	4621      	mov	r1, r4
 8006558:	4628      	mov	r0, r5
 800655a:	f7ff f893 	bl	8005684 <_fflush_r>
 800655e:	2800      	cmp	r0, #0
 8006560:	d0d9      	beq.n	8006516 <__swbuf_r+0x2e>
 8006562:	e7d6      	b.n	8006512 <__swbuf_r+0x2a>

08006564 <__swsetup_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4b29      	ldr	r3, [pc, #164]	@ (800660c <__swsetup_r+0xa8>)
 8006568:	4605      	mov	r5, r0
 800656a:	6818      	ldr	r0, [r3, #0]
 800656c:	460c      	mov	r4, r1
 800656e:	b118      	cbz	r0, 8006578 <__swsetup_r+0x14>
 8006570:	6a03      	ldr	r3, [r0, #32]
 8006572:	b90b      	cbnz	r3, 8006578 <__swsetup_r+0x14>
 8006574:	f7ff f94e 	bl	8005814 <__sinit>
 8006578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800657c:	0719      	lsls	r1, r3, #28
 800657e:	d422      	bmi.n	80065c6 <__swsetup_r+0x62>
 8006580:	06da      	lsls	r2, r3, #27
 8006582:	d407      	bmi.n	8006594 <__swsetup_r+0x30>
 8006584:	2209      	movs	r2, #9
 8006586:	602a      	str	r2, [r5, #0]
 8006588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800658c:	81a3      	strh	r3, [r4, #12]
 800658e:	f04f 30ff 	mov.w	r0, #4294967295
 8006592:	e033      	b.n	80065fc <__swsetup_r+0x98>
 8006594:	0758      	lsls	r0, r3, #29
 8006596:	d512      	bpl.n	80065be <__swsetup_r+0x5a>
 8006598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800659a:	b141      	cbz	r1, 80065ae <__swsetup_r+0x4a>
 800659c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065a0:	4299      	cmp	r1, r3
 80065a2:	d002      	beq.n	80065aa <__swsetup_r+0x46>
 80065a4:	4628      	mov	r0, r5
 80065a6:	f7ff fa81 	bl	8005aac <_free_r>
 80065aa:	2300      	movs	r3, #0
 80065ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80065ae:	89a3      	ldrh	r3, [r4, #12]
 80065b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80065b4:	81a3      	strh	r3, [r4, #12]
 80065b6:	2300      	movs	r3, #0
 80065b8:	6063      	str	r3, [r4, #4]
 80065ba:	6923      	ldr	r3, [r4, #16]
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	89a3      	ldrh	r3, [r4, #12]
 80065c0:	f043 0308 	orr.w	r3, r3, #8
 80065c4:	81a3      	strh	r3, [r4, #12]
 80065c6:	6923      	ldr	r3, [r4, #16]
 80065c8:	b94b      	cbnz	r3, 80065de <__swsetup_r+0x7a>
 80065ca:	89a3      	ldrh	r3, [r4, #12]
 80065cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80065d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065d4:	d003      	beq.n	80065de <__swsetup_r+0x7a>
 80065d6:	4621      	mov	r1, r4
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 f897 	bl	800670c <__smakebuf_r>
 80065de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e2:	f013 0201 	ands.w	r2, r3, #1
 80065e6:	d00a      	beq.n	80065fe <__swsetup_r+0x9a>
 80065e8:	2200      	movs	r2, #0
 80065ea:	60a2      	str	r2, [r4, #8]
 80065ec:	6962      	ldr	r2, [r4, #20]
 80065ee:	4252      	negs	r2, r2
 80065f0:	61a2      	str	r2, [r4, #24]
 80065f2:	6922      	ldr	r2, [r4, #16]
 80065f4:	b942      	cbnz	r2, 8006608 <__swsetup_r+0xa4>
 80065f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80065fa:	d1c5      	bne.n	8006588 <__swsetup_r+0x24>
 80065fc:	bd38      	pop	{r3, r4, r5, pc}
 80065fe:	0799      	lsls	r1, r3, #30
 8006600:	bf58      	it	pl
 8006602:	6962      	ldrpl	r2, [r4, #20]
 8006604:	60a2      	str	r2, [r4, #8]
 8006606:	e7f4      	b.n	80065f2 <__swsetup_r+0x8e>
 8006608:	2000      	movs	r0, #0
 800660a:	e7f7      	b.n	80065fc <__swsetup_r+0x98>
 800660c:	20000024 	.word	0x20000024

08006610 <memmove>:
 8006610:	4288      	cmp	r0, r1
 8006612:	b510      	push	{r4, lr}
 8006614:	eb01 0402 	add.w	r4, r1, r2
 8006618:	d902      	bls.n	8006620 <memmove+0x10>
 800661a:	4284      	cmp	r4, r0
 800661c:	4623      	mov	r3, r4
 800661e:	d807      	bhi.n	8006630 <memmove+0x20>
 8006620:	1e43      	subs	r3, r0, #1
 8006622:	42a1      	cmp	r1, r4
 8006624:	d008      	beq.n	8006638 <memmove+0x28>
 8006626:	f811 2b01 	ldrb.w	r2, [r1], #1
 800662a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800662e:	e7f8      	b.n	8006622 <memmove+0x12>
 8006630:	4402      	add	r2, r0
 8006632:	4601      	mov	r1, r0
 8006634:	428a      	cmp	r2, r1
 8006636:	d100      	bne.n	800663a <memmove+0x2a>
 8006638:	bd10      	pop	{r4, pc}
 800663a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800663e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006642:	e7f7      	b.n	8006634 <memmove+0x24>

08006644 <_sbrk_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d06      	ldr	r5, [pc, #24]	@ (8006660 <_sbrk_r+0x1c>)
 8006648:	2300      	movs	r3, #0
 800664a:	4604      	mov	r4, r0
 800664c:	4608      	mov	r0, r1
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	f7fa fb00 	bl	8000c54 <_sbrk>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_sbrk_r+0x1a>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_sbrk_r+0x1a>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	20004364 	.word	0x20004364

08006664 <_realloc_r>:
 8006664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006668:	4607      	mov	r7, r0
 800666a:	4614      	mov	r4, r2
 800666c:	460d      	mov	r5, r1
 800666e:	b921      	cbnz	r1, 800667a <_realloc_r+0x16>
 8006670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006674:	4611      	mov	r1, r2
 8006676:	f7ff ba85 	b.w	8005b84 <_malloc_r>
 800667a:	b92a      	cbnz	r2, 8006688 <_realloc_r+0x24>
 800667c:	f7ff fa16 	bl	8005aac <_free_r>
 8006680:	4625      	mov	r5, r4
 8006682:	4628      	mov	r0, r5
 8006684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006688:	f000 f89e 	bl	80067c8 <_malloc_usable_size_r>
 800668c:	4284      	cmp	r4, r0
 800668e:	4606      	mov	r6, r0
 8006690:	d802      	bhi.n	8006698 <_realloc_r+0x34>
 8006692:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006696:	d8f4      	bhi.n	8006682 <_realloc_r+0x1e>
 8006698:	4621      	mov	r1, r4
 800669a:	4638      	mov	r0, r7
 800669c:	f7ff fa72 	bl	8005b84 <_malloc_r>
 80066a0:	4680      	mov	r8, r0
 80066a2:	b908      	cbnz	r0, 80066a8 <_realloc_r+0x44>
 80066a4:	4645      	mov	r5, r8
 80066a6:	e7ec      	b.n	8006682 <_realloc_r+0x1e>
 80066a8:	42b4      	cmp	r4, r6
 80066aa:	4622      	mov	r2, r4
 80066ac:	4629      	mov	r1, r5
 80066ae:	bf28      	it	cs
 80066b0:	4632      	movcs	r2, r6
 80066b2:	f7ff f9ec 	bl	8005a8e <memcpy>
 80066b6:	4629      	mov	r1, r5
 80066b8:	4638      	mov	r0, r7
 80066ba:	f7ff f9f7 	bl	8005aac <_free_r>
 80066be:	e7f1      	b.n	80066a4 <_realloc_r+0x40>

080066c0 <__swhatbuf_r>:
 80066c0:	b570      	push	{r4, r5, r6, lr}
 80066c2:	460c      	mov	r4, r1
 80066c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066c8:	2900      	cmp	r1, #0
 80066ca:	b096      	sub	sp, #88	@ 0x58
 80066cc:	4615      	mov	r5, r2
 80066ce:	461e      	mov	r6, r3
 80066d0:	da0d      	bge.n	80066ee <__swhatbuf_r+0x2e>
 80066d2:	89a3      	ldrh	r3, [r4, #12]
 80066d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066d8:	f04f 0100 	mov.w	r1, #0
 80066dc:	bf14      	ite	ne
 80066de:	2340      	movne	r3, #64	@ 0x40
 80066e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066e4:	2000      	movs	r0, #0
 80066e6:	6031      	str	r1, [r6, #0]
 80066e8:	602b      	str	r3, [r5, #0]
 80066ea:	b016      	add	sp, #88	@ 0x58
 80066ec:	bd70      	pop	{r4, r5, r6, pc}
 80066ee:	466a      	mov	r2, sp
 80066f0:	f000 f848 	bl	8006784 <_fstat_r>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	dbec      	blt.n	80066d2 <__swhatbuf_r+0x12>
 80066f8:	9901      	ldr	r1, [sp, #4]
 80066fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006702:	4259      	negs	r1, r3
 8006704:	4159      	adcs	r1, r3
 8006706:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800670a:	e7eb      	b.n	80066e4 <__swhatbuf_r+0x24>

0800670c <__smakebuf_r>:
 800670c:	898b      	ldrh	r3, [r1, #12]
 800670e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006710:	079d      	lsls	r5, r3, #30
 8006712:	4606      	mov	r6, r0
 8006714:	460c      	mov	r4, r1
 8006716:	d507      	bpl.n	8006728 <__smakebuf_r+0x1c>
 8006718:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800671c:	6023      	str	r3, [r4, #0]
 800671e:	6123      	str	r3, [r4, #16]
 8006720:	2301      	movs	r3, #1
 8006722:	6163      	str	r3, [r4, #20]
 8006724:	b003      	add	sp, #12
 8006726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006728:	ab01      	add	r3, sp, #4
 800672a:	466a      	mov	r2, sp
 800672c:	f7ff ffc8 	bl	80066c0 <__swhatbuf_r>
 8006730:	9f00      	ldr	r7, [sp, #0]
 8006732:	4605      	mov	r5, r0
 8006734:	4639      	mov	r1, r7
 8006736:	4630      	mov	r0, r6
 8006738:	f7ff fa24 	bl	8005b84 <_malloc_r>
 800673c:	b948      	cbnz	r0, 8006752 <__smakebuf_r+0x46>
 800673e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006742:	059a      	lsls	r2, r3, #22
 8006744:	d4ee      	bmi.n	8006724 <__smakebuf_r+0x18>
 8006746:	f023 0303 	bic.w	r3, r3, #3
 800674a:	f043 0302 	orr.w	r3, r3, #2
 800674e:	81a3      	strh	r3, [r4, #12]
 8006750:	e7e2      	b.n	8006718 <__smakebuf_r+0xc>
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	6020      	str	r0, [r4, #0]
 8006756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800675a:	81a3      	strh	r3, [r4, #12]
 800675c:	9b01      	ldr	r3, [sp, #4]
 800675e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006762:	b15b      	cbz	r3, 800677c <__smakebuf_r+0x70>
 8006764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006768:	4630      	mov	r0, r6
 800676a:	f000 f81d 	bl	80067a8 <_isatty_r>
 800676e:	b128      	cbz	r0, 800677c <__smakebuf_r+0x70>
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	f023 0303 	bic.w	r3, r3, #3
 8006776:	f043 0301 	orr.w	r3, r3, #1
 800677a:	81a3      	strh	r3, [r4, #12]
 800677c:	89a3      	ldrh	r3, [r4, #12]
 800677e:	431d      	orrs	r5, r3
 8006780:	81a5      	strh	r5, [r4, #12]
 8006782:	e7cf      	b.n	8006724 <__smakebuf_r+0x18>

08006784 <_fstat_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	4d07      	ldr	r5, [pc, #28]	@ (80067a4 <_fstat_r+0x20>)
 8006788:	2300      	movs	r3, #0
 800678a:	4604      	mov	r4, r0
 800678c:	4608      	mov	r0, r1
 800678e:	4611      	mov	r1, r2
 8006790:	602b      	str	r3, [r5, #0]
 8006792:	f7fe fd70 	bl	8005276 <_fstat>
 8006796:	1c43      	adds	r3, r0, #1
 8006798:	d102      	bne.n	80067a0 <_fstat_r+0x1c>
 800679a:	682b      	ldr	r3, [r5, #0]
 800679c:	b103      	cbz	r3, 80067a0 <_fstat_r+0x1c>
 800679e:	6023      	str	r3, [r4, #0]
 80067a0:	bd38      	pop	{r3, r4, r5, pc}
 80067a2:	bf00      	nop
 80067a4:	20004364 	.word	0x20004364

080067a8 <_isatty_r>:
 80067a8:	b538      	push	{r3, r4, r5, lr}
 80067aa:	4d06      	ldr	r5, [pc, #24]	@ (80067c4 <_isatty_r+0x1c>)
 80067ac:	2300      	movs	r3, #0
 80067ae:	4604      	mov	r4, r0
 80067b0:	4608      	mov	r0, r1
 80067b2:	602b      	str	r3, [r5, #0]
 80067b4:	f7fe fec4 	bl	8005540 <_isatty>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	d102      	bne.n	80067c2 <_isatty_r+0x1a>
 80067bc:	682b      	ldr	r3, [r5, #0]
 80067be:	b103      	cbz	r3, 80067c2 <_isatty_r+0x1a>
 80067c0:	6023      	str	r3, [r4, #0]
 80067c2:	bd38      	pop	{r3, r4, r5, pc}
 80067c4:	20004364 	.word	0x20004364

080067c8 <_malloc_usable_size_r>:
 80067c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067cc:	1f18      	subs	r0, r3, #4
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	bfbc      	itt	lt
 80067d2:	580b      	ldrlt	r3, [r1, r0]
 80067d4:	18c0      	addlt	r0, r0, r3
 80067d6:	4770      	bx	lr

080067d8 <_init>:
 80067d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067da:	bf00      	nop
 80067dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067de:	bc08      	pop	{r3}
 80067e0:	469e      	mov	lr, r3
 80067e2:	4770      	bx	lr

080067e4 <_fini>:
 80067e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e6:	bf00      	nop
 80067e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ea:	bc08      	pop	{r3}
 80067ec:	469e      	mov	lr, r3
 80067ee:	4770      	bx	lr
