// Seed: 3757523258
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  assign id_3 = id_3;
  wire id_4;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  wire id_30;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2
);
  always @(posedge id_0 or posedge 1) begin : LABEL_0
    id_4 <= 1 < 1;
    id_4 <= id_1 - 1;
  end
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_5[""] = 1;
  wire id_6;
endmodule
