# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:59 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:29:00 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:00 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:29:00 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:00 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module alarm_clk_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_avalon_st_adapter
# End time: 22:29:00 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:00 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module alarm_clk_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_rsp_mux_001
# End time: 22:29:01 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:01 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:29:01 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:01 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module alarm_clk_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_rsp_mux
# End time: 22:29:01 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:01 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:29:01 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:02 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module alarm_clk_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_rsp_demux_003
# End time: 22:29:02 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:02 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module alarm_clk_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_rsp_demux
# End time: 22:29:02 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:02 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module alarm_clk_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_cmd_mux_003
# End time: 22:29:02 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:02 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:29:02 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:03 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module alarm_clk_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_cmd_mux
# End time: 22:29:03 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:03 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:29:03 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:03 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module alarm_clk_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_cmd_demux_001
# End time: 22:29:03 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:03 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module alarm_clk_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_cmd_demux
# End time: 22:29:03 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:04 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_router_005.sv -L altera_common_sv_packages -work router_005 
# -- Compiling module alarm_clk_mm_interconnect_0_router_005_default_decode
# -- Compiling module alarm_clk_mm_interconnect_0_router_005
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_router_005
# End time: 22:29:04 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:04 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module alarm_clk_mm_interconnect_0_router_002_default_decode
# -- Compiling module alarm_clk_mm_interconnect_0_router_002
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_router_002
# End time: 22:29:04 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:04 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module alarm_clk_mm_interconnect_0_router_001_default_decode
# -- Compiling module alarm_clk_mm_interconnect_0_router_001
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_router_001
# End time: 22:29:04 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:04 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module alarm_clk_mm_interconnect_0_router_default_decode
# -- Compiling module alarm_clk_mm_interconnect_0_router
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0_router
# End time: 22:29:05 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:05 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_avalon_sc_fifo.v -work UART_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:29:05 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:05 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work UART_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:29:05 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:05 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work UART_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:29:06 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:06 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work CPU_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:29:06 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:06 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work UART_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:29:06 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:06 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work CPU_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:29:06 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:06 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v -work cpu 
# -- Compiling module alarm_clk_CPU_cpu_register_bank_a_module
# -- Compiling module alarm_clk_CPU_cpu_register_bank_b_module
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_debug
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_break
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_xbrk
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_dbrk
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_itrace
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_td_mode
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_dtrace
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_fifo
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_pib
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci_im
# -- Compiling module alarm_clk_CPU_cpu_nios2_performance_monitors
# -- Compiling module alarm_clk_CPU_cpu_nios2_avalon_reg
# -- Compiling module alarm_clk_CPU_cpu_ociram_sp_ram_module
# -- Compiling module alarm_clk_CPU_cpu_nios2_ocimem
# -- Compiling module alarm_clk_CPU_cpu_nios2_oci
# -- Compiling module alarm_clk_CPU_cpu
# 
# Top level modules:
# 	alarm_clk_CPU_cpu_nios2_performance_monitors
# 	alarm_clk_CPU_cpu
# End time: 22:29:07 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:07 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module alarm_clk_CPU_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	alarm_clk_CPU_cpu_debug_slave_sysclk
# End time: 22:29:07 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:07 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module alarm_clk_CPU_cpu_debug_slave_tck
# 
# Top level modules:
# 	alarm_clk_CPU_cpu_debug_slave_tck
# End time: 22:29:07 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:07 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module alarm_clk_CPU_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	alarm_clk_CPU_cpu_debug_slave_wrapper
# End time: 22:29:08 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu_test_bench.v -work cpu 
# -- Compiling module alarm_clk_CPU_cpu_test_bench
# 
# Top level modules:
# 	alarm_clk_CPU_cpu_test_bench
# End time: 22:29:08 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:29:08 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:29:08 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module alarm_clk_irq_mapper
# 
# Top level modules:
# 	alarm_clk_irq_mapper
# End time: 22:29:08 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:09 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module alarm_clk_mm_interconnect_0
# 
# Top level modules:
# 	alarm_clk_mm_interconnect_0
# End time: 22:29:09 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:09 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_UART.v -work UART 
# -- Compiling module alarm_clk_UART_sim_scfifo_w
# -- Compiling module alarm_clk_UART_scfifo_w
# -- Compiling module alarm_clk_UART_sim_scfifo_r
# -- Compiling module alarm_clk_UART_scfifo_r
# -- Compiling module alarm_clk_UART
# 
# Top level modules:
# 	alarm_clk_UART
# End time: 22:29:09 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:09 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_TIMER.v -work TIMER 
# -- Compiling module alarm_clk_TIMER
# 
# Top level modules:
# 	alarm_clk_TIMER
# End time: 22:29:09 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:09 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v -work RAM 
# -- Compiling module alarm_clk_RAM
# 
# Top level modules:
# 	alarm_clk_RAM
# End time: 22:29:10 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:10 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_H0.v -work H0 
# -- Compiling module alarm_clk_H0
# 
# Top level modules:
# 	alarm_clk_H0
# End time: 22:29:10 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:10 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU.v -work CPU 
# -- Compiling module alarm_clk_CPU
# 
# Top level modules:
# 	alarm_clk_CPU
# End time: 22:29:10 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:10 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_BTN_DOWN.v -work BTN_DOWN 
# -- Compiling module alarm_clk_BTN_DOWN
# 
# Top level modules:
# 	alarm_clk_BTN_DOWN
# End time: 22:29:10 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:10 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_ALARM.v -work ALARM 
# -- Compiling module alarm_clk_ALARM
# 
# Top level modules:
# 	alarm_clk_ALARM
# End time: 22:29:10 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:11 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work alarm_clk_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 22:29:11 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:11 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_conduit_bfm_0003.sv -L altera_common_sv_packages -work alarm_clk_inst_display_h0_bfm 
# -- Compiling module altera_conduit_bfm_0003
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0003
# End time: 22:29:11 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:11 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work alarm_clk_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 22:29:11 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:11 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_conduit_bfm_0002.sv -L altera_common_sv_packages -work alarm_clk_inst_btn_down_bfm 
# -- Compiling module altera_conduit_bfm_0002
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0002
# End time: 22:29:12 on Oct 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Oct 04,2022
# vlog -reportprogress 300 -sv C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work alarm_clk_inst_alarm_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 22:29:12 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk.v -work alarm_clk_inst 
# -- Compiling module alarm_clk
# 
# Top level modules:
# 	alarm_clk
# End time: 22:29:12 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Oct 04,2022
# vlog -reportprogress 300 C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/alarm_clk_tb.v 
# -- Compiling module alarm_clk_tb
# 
# Top level modules:
# 	alarm_clk_tb
# End time: 22:29:12 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_003 -L rsp_demux -L cmd_mux_003 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L router_005 -L router_002 -L router_001 -L router -L UART_avalon_jtag_slave_agent_rsp_fifo -L UART_avalon_jtag_slave_agent -L CPU_data_master_agent -L UART_avalon_jtag_slave_translator -L CPU_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L UART -L TIMER -L RAM -L H0 -L CPU -L BTN_DOWN -L ALARM -L alarm_clk_inst_reset_bfm -L alarm_clk_inst_display_h0_bfm -L alarm_clk_inst_clk_bfm -L alarm_clk_inst_btn_down_bfm -L alarm_clk_inst_alarm_bfm -L alarm_clk_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver alarm_clk_tb 
# Start time: 22:29:14 on Oct 04,2022
# Loading work.alarm_clk_tb
# Loading alarm_clk_inst.alarm_clk
# Loading ALARM.alarm_clk_ALARM
# Loading BTN_DOWN.alarm_clk_BTN_DOWN
# Loading CPU.alarm_clk_CPU
# Loading CPU.alarm_clk_CPU_cpu
# Loading CPU.alarm_clk_CPU_cpu_test_bench
# Loading CPU.alarm_clk_CPU_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading CPU.alarm_clk_CPU_cpu_register_bank_b_module
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_break
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_xbrk
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_dbrk
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_itrace
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_dtrace
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_td_mode
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_fifo
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_pib
# Loading CPU.alarm_clk_CPU_cpu_nios2_oci_im
# Loading CPU.alarm_clk_CPU_cpu_nios2_avalon_reg
# Loading CPU.alarm_clk_CPU_cpu_nios2_ocimem
# Loading CPU.alarm_clk_CPU_cpu_ociram_sp_ram_module
# Loading CPU.alarm_clk_CPU_cpu_debug_slave_wrapper
# Loading CPU.alarm_clk_CPU_cpu_debug_slave_tck
# Loading CPU.alarm_clk_CPU_cpu_debug_slave_sysclk
# Loading H0.alarm_clk_H0
# Loading RAM.alarm_clk_RAM
# Loading TIMER.alarm_clk_TIMER
# Loading UART.alarm_clk_UART
# Loading UART.alarm_clk_UART_scfifo_w
# Loading UART.alarm_clk_UART_sim_scfifo_w
# Loading UART.alarm_clk_UART_scfifo_r
# Loading UART.alarm_clk_UART_sim_scfifo_r
# Loading mm_interconnect_0.alarm_clk_mm_interconnect_0
# Loading sv_std.std
# Loading CPU_data_master_translator.altera_merlin_master_translator
# Loading UART_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading CPU_data_master_agent.altera_merlin_master_agent
# Loading UART_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading UART_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading UART_avalon_jtag_slave_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.alarm_clk_mm_interconnect_0_router
# Loading router.alarm_clk_mm_interconnect_0_router_default_decode
# Loading router_001.alarm_clk_mm_interconnect_0_router_001
# Loading router_001.alarm_clk_mm_interconnect_0_router_001_default_decode
# Loading router_002.alarm_clk_mm_interconnect_0_router_002
# Loading router_002.alarm_clk_mm_interconnect_0_router_002_default_decode
# Loading router_005.alarm_clk_mm_interconnect_0_router_005
# Loading router_005.alarm_clk_mm_interconnect_0_router_005_default_decode
# Loading cmd_demux.alarm_clk_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.alarm_clk_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.alarm_clk_mm_interconnect_0_cmd_mux
# Loading cmd_mux.altera_merlin_arbitrator
# Loading cmd_mux.altera_merlin_arb_adder
# Loading cmd_mux_003.alarm_clk_mm_interconnect_0_cmd_mux_003
# Loading rsp_demux.alarm_clk_mm_interconnect_0_rsp_demux
# Loading rsp_demux_003.alarm_clk_mm_interconnect_0_rsp_demux_003
# Loading rsp_mux.alarm_clk_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.alarm_clk_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading avalon_st_adapter.alarm_clk_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.alarm_clk_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading alarm_clk_inst_alarm_bfm.altera_conduit_bfm
# Loading alarm_clk_inst_btn_down_bfm.altera_conduit_bfm_0002
# Loading alarm_clk_inst_clk_bfm.altera_avalon_clock_source
# Loading alarm_clk_inst_display_h0_bfm.altera_conduit_bfm_0003
# Loading alarm_clk_inst_reset_bfm.altera_avalon_reset_source
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/cpu/cpu/alarm_clk_CPU_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/cpu/cpu/alarm_clk_CPU_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/cpu/cpu/the_alarm_clk_CPU_cpu_nios2_oci/the_alarm_clk_CPU_cpu_nios2_oci_itrace File: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v
# ** Warning: (vsim-3017) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/cpu/cpu/the_alarm_clk_CPU_cpu_nios2_oci/the_alarm_clk_CPU_cpu_nios2_ocimem/alarm_clk_CPU_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_CPU_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_RAM.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk.v(284): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /alarm_clk_tb/alarm_clk_inst/uart File: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk_UART.v
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk.v(284): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/alarm_clk.v(284): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 10722 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_clk_bfm_clk_clk
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_alarm_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_btn_down_bfm_conduit_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_btn_set_bfm_conduit_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_btn_up_bfm_conduit_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_h0_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_h1_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_m0_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_m1_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_s0_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_display_s1_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_swc_activate_bfm_conduit_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_swc_sel_bfm_conduit_export
add wave -position end  sim:/alarm_clk_tb/alarm_clk_inst_reset_bfm_reset_reset
run 1ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: alarm_clk_tb.alarm_clk_inst.cpu.cpu.the_alarm_clk_CPU_cpu_nios2_oci.the_alarm_clk_CPU_cpu_nios2_ocimem.alarm_clk_CPU_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: alarm_clk_tb.alarm_clk_inst.ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: alarm_clk_tb.alarm_clk_inst_reset_bfm.reset_deassert: Reset deasserted
# Welcome to the Alarm Clock
# buttons have been initialized
# 219230 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# 0 0 : 0 0 : 0 1
# 376870 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# 0 0 : 0 0 : 0 2
# 534510 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# 0 0 : 0 0 : 0 3
# 692150 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# 0 0 : 0 0 : 0 4
# 849790 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# 0 0 : 0 0 : 0 5
# A bookmark named "bookmark0" has been added for window "Wave"
# Bookmarks will be automatically saved and restored
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
force -freeze sim:/alarm_clk_tb/alarm_clk_inst_display_s1_export 55 0
# Invalid binary digit: 5.
# ** Error: (vsim-4011) Invalid force value: 55 0.
# 
force -freeze sim:/alarm_clk_tb/alarm_clk_inst_display_s1_export 0005 0
# Invalid binary digit: 5.
# ** Error: (vsim-4011) Invalid force value: 0005 0.
# 
force -freeze sim:/alarm_clk_tb/alarm_clk_inst_swc_sel_bfm_conduit_export St1 0
run 100us
# 1007430 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
0 0 : 0 0 run 100us
# : 0 6
# 1165070 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
0force -freeze sim:/alarm_clk_tb/alarm_clk_inst_swc_sel_bfm_conduit_export St0 0
run 200us
#  0 : 0 0 : 0 7
# 1322710 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
0 0 : 0force -freeze sim:/alarm_clk_tb/alarm_clk_inst_btn_set_bfm_conduit_export St1 0
run 100us
#  0 : 0 8
# 1480350 ns: WARNING: alarm_clk_CPU_cpu_test_bench/av_ld_data_aligned_unfiltered is 'x'
# End time: 01:27:20 on Oct 05,2022, Elapsed time: 2:58:06
# Errors: 2, Warnings: 76
# Bookmarks have been exported to: C:/quartus_embebidos/alarm_4_10/software/alarm_clk/obj/default/runtime/sim/mentor/bookmarks.do
