-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_Frame_Cont[0] is CCD_Capture:u3|Frame_Cont[0]
D1_Frame_Cont[0] = DFFEAS(D1L3, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[1] is CCD_Capture:u3|Frame_Cont[1]
D1_Frame_Cont[1] = DFFEAS(D1L6, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[2] is CCD_Capture:u3|Frame_Cont[2]
D1_Frame_Cont[2] = DFFEAS(D1L9, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[3] is CCD_Capture:u3|Frame_Cont[3]
D1_Frame_Cont[3] = DFFEAS(D1L12, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S1L1 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[0]~70
S1L1 = D1_Frame_Cont[2] & !D1_Frame_Cont[1] & (D1_Frame_Cont[0] $ !D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ !D1_Frame_Cont[3]);


--S1L2 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[1]~71
S1L2 = D1_Frame_Cont[1] & (D1_Frame_Cont[0] & (D1_Frame_Cont[3]) # !D1_Frame_Cont[0] & D1_Frame_Cont[2]) # !D1_Frame_Cont[1] & D1_Frame_Cont[2] & (D1_Frame_Cont[0] $ D1_Frame_Cont[3]);


--S1L3 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[2]~72
S1L3 = D1_Frame_Cont[2] & D1_Frame_Cont[3] & (D1_Frame_Cont[1] # !D1_Frame_Cont[0]) # !D1_Frame_Cont[2] & !D1_Frame_Cont[0] & D1_Frame_Cont[1] & !D1_Frame_Cont[3];


--S1L4 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[3]~73
S1L4 = D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ !D1_Frame_Cont[2]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[1] & !D1_Frame_Cont[2] & D1_Frame_Cont[3] # !D1_Frame_Cont[1] & D1_Frame_Cont[2] & !D1_Frame_Cont[3]);


--S1L5 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[4]~74
S1L5 = D1_Frame_Cont[1] & D1_Frame_Cont[0] & (!D1_Frame_Cont[3]) # !D1_Frame_Cont[1] & (D1_Frame_Cont[2] & (!D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0]);


--S1L6 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[5]~75
S1L6 = D1_Frame_Cont[0] & (D1_Frame_Cont[3] $ (D1_Frame_Cont[1] # !D1_Frame_Cont[2])) # !D1_Frame_Cont[0] & D1_Frame_Cont[1] & !D1_Frame_Cont[2] & !D1_Frame_Cont[3];


--S1L7 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[6]~76
S1L7 = D1_Frame_Cont[0] & (D1_Frame_Cont[3] # D1_Frame_Cont[1] $ D1_Frame_Cont[2]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[1] # D1_Frame_Cont[2] $ D1_Frame_Cont[3]);


--D1_Frame_Cont[4] is CCD_Capture:u3|Frame_Cont[4]
D1_Frame_Cont[4] = DFFEAS(D1L15, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[5] is CCD_Capture:u3|Frame_Cont[5]
D1_Frame_Cont[5] = DFFEAS(D1L18, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[6] is CCD_Capture:u3|Frame_Cont[6]
D1_Frame_Cont[6] = DFFEAS(D1L21, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[7] is CCD_Capture:u3|Frame_Cont[7]
D1_Frame_Cont[7] = DFFEAS(D1L24, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S2L1 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[0]~70
S2L1 = D1_Frame_Cont[6] & !D1_Frame_Cont[5] & (D1_Frame_Cont[4] $ !D1_Frame_Cont[7]) # !D1_Frame_Cont[6] & D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ !D1_Frame_Cont[7]);


--S2L2 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[1]~71
S2L2 = D1_Frame_Cont[5] & (D1_Frame_Cont[4] & (D1_Frame_Cont[7]) # !D1_Frame_Cont[4] & D1_Frame_Cont[6]) # !D1_Frame_Cont[5] & D1_Frame_Cont[6] & (D1_Frame_Cont[4] $ D1_Frame_Cont[7]);


--S2L3 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[2]~72
S2L3 = D1_Frame_Cont[6] & D1_Frame_Cont[7] & (D1_Frame_Cont[5] # !D1_Frame_Cont[4]) # !D1_Frame_Cont[6] & !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[7];


--S2L4 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[3]~73
S2L4 = D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ !D1_Frame_Cont[6]) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] & !D1_Frame_Cont[6] & D1_Frame_Cont[7] # !D1_Frame_Cont[5] & D1_Frame_Cont[6] & !D1_Frame_Cont[7]);


--S2L5 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[4]~74
S2L5 = D1_Frame_Cont[5] & D1_Frame_Cont[4] & (!D1_Frame_Cont[7]) # !D1_Frame_Cont[5] & (D1_Frame_Cont[6] & (!D1_Frame_Cont[7]) # !D1_Frame_Cont[6] & D1_Frame_Cont[4]);


--S2L6 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[5]~75
S2L6 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] $ (D1_Frame_Cont[5] # !D1_Frame_Cont[6])) # !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[6] & !D1_Frame_Cont[7];


--S2L7 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[6]~76
S2L7 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] # D1_Frame_Cont[5] $ D1_Frame_Cont[6]) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] # D1_Frame_Cont[6] $ D1_Frame_Cont[7]);


--D1_Frame_Cont[8] is CCD_Capture:u3|Frame_Cont[8]
D1_Frame_Cont[8] = DFFEAS(D1L27, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[9] is CCD_Capture:u3|Frame_Cont[9]
D1_Frame_Cont[9] = DFFEAS(D1L30, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[10] is CCD_Capture:u3|Frame_Cont[10]
D1_Frame_Cont[10] = DFFEAS(D1L33, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[11] is CCD_Capture:u3|Frame_Cont[11]
D1_Frame_Cont[11] = DFFEAS(D1L36, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S3L1 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[0]~70
S3L1 = D1_Frame_Cont[10] & !D1_Frame_Cont[9] & (D1_Frame_Cont[8] $ !D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8] & (D1_Frame_Cont[9] $ !D1_Frame_Cont[11]);


--S3L2 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[1]~71
S3L2 = D1_Frame_Cont[9] & (D1_Frame_Cont[8] & (D1_Frame_Cont[11]) # !D1_Frame_Cont[8] & D1_Frame_Cont[10]) # !D1_Frame_Cont[9] & D1_Frame_Cont[10] & (D1_Frame_Cont[8] $ D1_Frame_Cont[11]);


--S3L3 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[2]~72
S3L3 = D1_Frame_Cont[10] & D1_Frame_Cont[11] & (D1_Frame_Cont[9] # !D1_Frame_Cont[8]) # !D1_Frame_Cont[10] & !D1_Frame_Cont[8] & D1_Frame_Cont[9] & !D1_Frame_Cont[11];


--S3L4 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[3]~73
S3L4 = D1_Frame_Cont[8] & (D1_Frame_Cont[9] $ !D1_Frame_Cont[10]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[9] & !D1_Frame_Cont[10] & D1_Frame_Cont[11] # !D1_Frame_Cont[9] & D1_Frame_Cont[10] & !D1_Frame_Cont[11]);


--S3L5 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[4]~74
S3L5 = D1_Frame_Cont[9] & D1_Frame_Cont[8] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[9] & (D1_Frame_Cont[10] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8]);


--S3L6 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[5]~75
S3L6 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] $ (D1_Frame_Cont[9] # !D1_Frame_Cont[10])) # !D1_Frame_Cont[8] & D1_Frame_Cont[9] & !D1_Frame_Cont[10] & !D1_Frame_Cont[11];


--S3L7 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[6]~76
S3L7 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] # D1_Frame_Cont[9] $ D1_Frame_Cont[10]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[9] # D1_Frame_Cont[10] $ D1_Frame_Cont[11]);


--D1_Frame_Cont[12] is CCD_Capture:u3|Frame_Cont[12]
D1_Frame_Cont[12] = DFFEAS(D1L39, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[13] is CCD_Capture:u3|Frame_Cont[13]
D1_Frame_Cont[13] = DFFEAS(D1L42, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[14] is CCD_Capture:u3|Frame_Cont[14]
D1_Frame_Cont[14] = DFFEAS(D1L45, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[15] is CCD_Capture:u3|Frame_Cont[15]
D1_Frame_Cont[15] = DFFEAS(D1L48, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S4L1 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[0]~70
S4L1 = D1_Frame_Cont[14] & !D1_Frame_Cont[13] & (D1_Frame_Cont[12] $ !D1_Frame_Cont[15]) # !D1_Frame_Cont[14] & D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ !D1_Frame_Cont[15]);


--S4L2 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[1]~71
S4L2 = D1_Frame_Cont[13] & (D1_Frame_Cont[12] & (D1_Frame_Cont[15]) # !D1_Frame_Cont[12] & D1_Frame_Cont[14]) # !D1_Frame_Cont[13] & D1_Frame_Cont[14] & (D1_Frame_Cont[12] $ D1_Frame_Cont[15]);


--S4L3 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[2]~72
S4L3 = D1_Frame_Cont[14] & D1_Frame_Cont[15] & (D1_Frame_Cont[13] # !D1_Frame_Cont[12]) # !D1_Frame_Cont[14] & !D1_Frame_Cont[12] & D1_Frame_Cont[13] & !D1_Frame_Cont[15];


--S4L4 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[3]~73
S4L4 = D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ !D1_Frame_Cont[14]) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] & !D1_Frame_Cont[14] & D1_Frame_Cont[15] # !D1_Frame_Cont[13] & D1_Frame_Cont[14] & !D1_Frame_Cont[15]);


--S4L5 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[4]~74
S4L5 = D1_Frame_Cont[13] & D1_Frame_Cont[12] & (!D1_Frame_Cont[15]) # !D1_Frame_Cont[13] & (D1_Frame_Cont[14] & (!D1_Frame_Cont[15]) # !D1_Frame_Cont[14] & D1_Frame_Cont[12]);


--S4L6 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[5]~75
S4L6 = D1_Frame_Cont[12] & (D1_Frame_Cont[15] $ (D1_Frame_Cont[13] # !D1_Frame_Cont[14])) # !D1_Frame_Cont[12] & D1_Frame_Cont[13] & !D1_Frame_Cont[14] & !D1_Frame_Cont[15];


--S4L7 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[6]~76
S4L7 = D1_Frame_Cont[12] & (D1_Frame_Cont[15] # D1_Frame_Cont[13] $ D1_Frame_Cont[14]) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] # D1_Frame_Cont[14] $ D1_Frame_Cont[15]);


--D1_Frame_Cont[16] is CCD_Capture:u3|Frame_Cont[16]
D1_Frame_Cont[16] = DFFEAS(D1L51, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[17] is CCD_Capture:u3|Frame_Cont[17]
D1_Frame_Cont[17] = DFFEAS(D1L54, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[18] is CCD_Capture:u3|Frame_Cont[18]
D1_Frame_Cont[18] = DFFEAS(D1L57, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[19] is CCD_Capture:u3|Frame_Cont[19]
D1_Frame_Cont[19] = DFFEAS(D1L60, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S5L1 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[0]~70
S5L1 = D1_Frame_Cont[18] & !D1_Frame_Cont[17] & (D1_Frame_Cont[16] $ !D1_Frame_Cont[19]) # !D1_Frame_Cont[18] & D1_Frame_Cont[16] & (D1_Frame_Cont[17] $ !D1_Frame_Cont[19]);


--S5L2 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[1]~71
S5L2 = D1_Frame_Cont[17] & (D1_Frame_Cont[16] & (D1_Frame_Cont[19]) # !D1_Frame_Cont[16] & D1_Frame_Cont[18]) # !D1_Frame_Cont[17] & D1_Frame_Cont[18] & (D1_Frame_Cont[16] $ D1_Frame_Cont[19]);


--S5L3 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[2]~72
S5L3 = D1_Frame_Cont[18] & D1_Frame_Cont[19] & (D1_Frame_Cont[17] # !D1_Frame_Cont[16]) # !D1_Frame_Cont[18] & !D1_Frame_Cont[16] & D1_Frame_Cont[17] & !D1_Frame_Cont[19];


--S5L4 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[3]~73
S5L4 = D1_Frame_Cont[16] & (D1_Frame_Cont[17] $ !D1_Frame_Cont[18]) # !D1_Frame_Cont[16] & (D1_Frame_Cont[17] & !D1_Frame_Cont[18] & D1_Frame_Cont[19] # !D1_Frame_Cont[17] & D1_Frame_Cont[18] & !D1_Frame_Cont[19]);


--S5L5 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[4]~74
S5L5 = D1_Frame_Cont[17] & D1_Frame_Cont[16] & (!D1_Frame_Cont[19]) # !D1_Frame_Cont[17] & (D1_Frame_Cont[18] & (!D1_Frame_Cont[19]) # !D1_Frame_Cont[18] & D1_Frame_Cont[16]);


--S5L6 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[5]~75
S5L6 = D1_Frame_Cont[16] & (D1_Frame_Cont[19] $ (D1_Frame_Cont[17] # !D1_Frame_Cont[18])) # !D1_Frame_Cont[16] & D1_Frame_Cont[17] & !D1_Frame_Cont[18] & !D1_Frame_Cont[19];


--S5L7 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[6]~76
S5L7 = D1_Frame_Cont[16] & (D1_Frame_Cont[19] # D1_Frame_Cont[17] $ D1_Frame_Cont[18]) # !D1_Frame_Cont[16] & (D1_Frame_Cont[17] # D1_Frame_Cont[18] $ D1_Frame_Cont[19]);


--D1_Frame_Cont[20] is CCD_Capture:u3|Frame_Cont[20]
D1_Frame_Cont[20] = DFFEAS(D1L63, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[21] is CCD_Capture:u3|Frame_Cont[21]
D1_Frame_Cont[21] = DFFEAS(D1L66, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[22] is CCD_Capture:u3|Frame_Cont[22]
D1_Frame_Cont[22] = DFFEAS(D1L69, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[23] is CCD_Capture:u3|Frame_Cont[23]
D1_Frame_Cont[23] = DFFEAS(D1L72, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S6L1 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[0]~70
S6L1 = D1_Frame_Cont[22] & !D1_Frame_Cont[21] & (D1_Frame_Cont[20] $ !D1_Frame_Cont[23]) # !D1_Frame_Cont[22] & D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[23]);


--S6L2 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[1]~71
S6L2 = D1_Frame_Cont[21] & (D1_Frame_Cont[20] & (D1_Frame_Cont[23]) # !D1_Frame_Cont[20] & D1_Frame_Cont[22]) # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & (D1_Frame_Cont[20] $ D1_Frame_Cont[23]);


--S6L3 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[2]~72
S6L3 = D1_Frame_Cont[22] & D1_Frame_Cont[23] & (D1_Frame_Cont[21] # !D1_Frame_Cont[20]) # !D1_Frame_Cont[22] & !D1_Frame_Cont[20] & D1_Frame_Cont[21] & !D1_Frame_Cont[23];


--S6L4 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[3]~73
S6L4 = D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] & !D1_Frame_Cont[22] & D1_Frame_Cont[23] # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & !D1_Frame_Cont[23]);


--S6L5 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[4]~74
S6L5 = D1_Frame_Cont[21] & D1_Frame_Cont[20] & (!D1_Frame_Cont[23]) # !D1_Frame_Cont[21] & (D1_Frame_Cont[22] & (!D1_Frame_Cont[23]) # !D1_Frame_Cont[22] & D1_Frame_Cont[20]);


--S6L6 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[5]~75
S6L6 = D1_Frame_Cont[20] & (D1_Frame_Cont[23] $ (D1_Frame_Cont[21] # !D1_Frame_Cont[22])) # !D1_Frame_Cont[20] & D1_Frame_Cont[21] & !D1_Frame_Cont[22] & !D1_Frame_Cont[23];


--S6L7 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[6]~76
S6L7 = D1_Frame_Cont[20] & (D1_Frame_Cont[23] # D1_Frame_Cont[21] $ D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] # D1_Frame_Cont[22] $ D1_Frame_Cont[23]);


--D1_Frame_Cont[24] is CCD_Capture:u3|Frame_Cont[24]
D1_Frame_Cont[24] = DFFEAS(D1L75, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[25] is CCD_Capture:u3|Frame_Cont[25]
D1_Frame_Cont[25] = DFFEAS(D1L78, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[26] is CCD_Capture:u3|Frame_Cont[26]
D1_Frame_Cont[26] = DFFEAS(D1L81, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[27] is CCD_Capture:u3|Frame_Cont[27]
D1_Frame_Cont[27] = DFFEAS(D1L84, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S7L1 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[0]~70
S7L1 = D1_Frame_Cont[26] & !D1_Frame_Cont[25] & (D1_Frame_Cont[24] $ !D1_Frame_Cont[27]) # !D1_Frame_Cont[26] & D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[27]);


--S7L2 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[1]~71
S7L2 = D1_Frame_Cont[25] & (D1_Frame_Cont[24] & (D1_Frame_Cont[27]) # !D1_Frame_Cont[24] & D1_Frame_Cont[26]) # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & (D1_Frame_Cont[24] $ D1_Frame_Cont[27]);


--S7L3 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[2]~72
S7L3 = D1_Frame_Cont[26] & D1_Frame_Cont[27] & (D1_Frame_Cont[25] # !D1_Frame_Cont[24]) # !D1_Frame_Cont[26] & !D1_Frame_Cont[24] & D1_Frame_Cont[25] & !D1_Frame_Cont[27];


--S7L4 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[3]~73
S7L4 = D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] & !D1_Frame_Cont[26] & D1_Frame_Cont[27] # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & !D1_Frame_Cont[27]);


--S7L5 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[4]~74
S7L5 = D1_Frame_Cont[25] & D1_Frame_Cont[24] & (!D1_Frame_Cont[27]) # !D1_Frame_Cont[25] & (D1_Frame_Cont[26] & (!D1_Frame_Cont[27]) # !D1_Frame_Cont[26] & D1_Frame_Cont[24]);


--S7L6 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[5]~75
S7L6 = D1_Frame_Cont[24] & (D1_Frame_Cont[27] $ (D1_Frame_Cont[25] # !D1_Frame_Cont[26])) # !D1_Frame_Cont[24] & D1_Frame_Cont[25] & !D1_Frame_Cont[26] & !D1_Frame_Cont[27];


--S7L7 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[6]~76
S7L7 = D1_Frame_Cont[24] & (D1_Frame_Cont[27] # D1_Frame_Cont[25] $ D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] # D1_Frame_Cont[26] $ D1_Frame_Cont[27]);


--D1_Frame_Cont[28] is CCD_Capture:u3|Frame_Cont[28]
D1_Frame_Cont[28] = DFFEAS(D1L87, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[29] is CCD_Capture:u3|Frame_Cont[29]
D1_Frame_Cont[29] = DFFEAS(D1L90, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[30] is CCD_Capture:u3|Frame_Cont[30]
D1_Frame_Cont[30] = DFFEAS(D1L93, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[31] is CCD_Capture:u3|Frame_Cont[31]
D1_Frame_Cont[31] = DFFEAS(D1L96, CCD1_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--S8L1 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[0]~70
S8L1 = D1_Frame_Cont[30] & !D1_Frame_Cont[29] & (D1_Frame_Cont[28] $ !D1_Frame_Cont[31]) # !D1_Frame_Cont[30] & D1_Frame_Cont[28] & (D1_Frame_Cont[29] $ !D1_Frame_Cont[31]);


--S8L2 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[1]~71
S8L2 = D1_Frame_Cont[29] & (D1_Frame_Cont[28] & (D1_Frame_Cont[31]) # !D1_Frame_Cont[28] & D1_Frame_Cont[30]) # !D1_Frame_Cont[29] & D1_Frame_Cont[30] & (D1_Frame_Cont[28] $ D1_Frame_Cont[31]);


--S8L3 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[2]~72
S8L3 = D1_Frame_Cont[30] & D1_Frame_Cont[31] & (D1_Frame_Cont[29] # !D1_Frame_Cont[28]) # !D1_Frame_Cont[30] & !D1_Frame_Cont[28] & D1_Frame_Cont[29] & !D1_Frame_Cont[31];


--S8L4 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[3]~73
S8L4 = D1_Frame_Cont[28] & (D1_Frame_Cont[29] $ !D1_Frame_Cont[30]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[29] & !D1_Frame_Cont[30] & D1_Frame_Cont[31] # !D1_Frame_Cont[29] & D1_Frame_Cont[30] & !D1_Frame_Cont[31]);


--S8L5 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[4]~74
S8L5 = D1_Frame_Cont[29] & D1_Frame_Cont[28] & (!D1_Frame_Cont[31]) # !D1_Frame_Cont[29] & (D1_Frame_Cont[30] & (!D1_Frame_Cont[31]) # !D1_Frame_Cont[30] & D1_Frame_Cont[28]);


--S8L6 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[5]~75
S8L6 = D1_Frame_Cont[28] & (D1_Frame_Cont[31] $ (D1_Frame_Cont[29] # !D1_Frame_Cont[30])) # !D1_Frame_Cont[28] & D1_Frame_Cont[29] & !D1_Frame_Cont[30] & !D1_Frame_Cont[31];


--S8L7 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[6]~76
S8L7 = D1_Frame_Cont[28] & (D1_Frame_Cont[31] # D1_Frame_Cont[29] $ D1_Frame_Cont[30]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[29] # D1_Frame_Cont[30] $ D1_Frame_Cont[31]);


--D1_Y_Cont[0] is CCD_Capture:u3|Y_Cont[0]
D1_Y_Cont[0] = DFFEAS(D1L140, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[1] is CCD_Capture:u3|Y_Cont[1]
D1_Y_Cont[1] = DFFEAS(D1L144, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[2] is CCD_Capture:u3|Y_Cont[2]
D1_Y_Cont[2] = DFFEAS(D1L147, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[3] is CCD_Capture:u3|Y_Cont[3]
D1_Y_Cont[3] = DFFEAS(D1L150, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[4] is CCD_Capture:u3|Y_Cont[4]
D1_Y_Cont[4] = DFFEAS(D1L153, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[5] is CCD_Capture:u3|Y_Cont[5]
D1_Y_Cont[5] = DFFEAS(D1L156, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[6] is CCD_Capture:u3|Y_Cont[6]
D1_Y_Cont[6] = DFFEAS(D1L159, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[7] is CCD_Capture:u3|Y_Cont[7]
D1_Y_Cont[7] = DFFEAS(D1L162, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[8] is CCD_Capture:u3|Y_Cont[8]
D1_Y_Cont[8] = DFFEAS(D1L165, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--G1_SA[0] is Sdram_Control_4Port:u6|SA[0]
G1_SA[0] = DFFEAS(G1L76, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[1] is Sdram_Control_4Port:u6|SA[1]
G1_SA[1] = DFFEAS(G1L77, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[2] is Sdram_Control_4Port:u6|SA[2]
G1_SA[2] = DFFEAS(G1L78, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[3] is Sdram_Control_4Port:u6|SA[3]
G1_SA[3] = DFFEAS(G1L79, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[4] is Sdram_Control_4Port:u6|SA[4]
G1_SA[4] = DFFEAS(G1L80, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[5] is Sdram_Control_4Port:u6|SA[5]
G1_SA[5] = DFFEAS(G1L81, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[6] is Sdram_Control_4Port:u6|SA[6]
G1_SA[6] = DFFEAS(G1L82, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[7] is Sdram_Control_4Port:u6|SA[7]
G1_SA[7] = DFFEAS(G1L83, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[8] is Sdram_Control_4Port:u6|SA[8]
G1_SA[8] = DFFEAS(G1L84, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[9] is Sdram_Control_4Port:u6|SA[9]
G1_SA[9] = DFFEAS(G1L85, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[10] is Sdram_Control_4Port:u6|SA[10]
G1_SA[10] = DFFEAS(G1L86, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[11] is Sdram_Control_4Port:u6|SA[11]
G1_SA[11] = DFFEAS(G1L87, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_DQM[1] is Sdram_Control_4Port:u6|DQM[1]
G1_DQM[1] = DFFEAS(G1L14, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_WE_N is Sdram_Control_4Port:u6|WE_N
G1_WE_N = DFFEAS(G1L116, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_CAS_N is Sdram_Control_4Port:u6|CAS_N
G1_CAS_N = DFFEAS(G1L5, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_RAS_N is Sdram_Control_4Port:u6|RAS_N
G1_RAS_N = DFFEAS(G1L50, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_CS_N[0] is Sdram_Control_4Port:u6|CS_N[0]
G1_CS_N[0] = DFFEAS(T1_CS_N[0], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_BA[0] is Sdram_Control_4Port:u6|BA[0]
G1_BA[0] = DFFEAS(T1_BA[0], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_BA[1] is Sdram_Control_4Port:u6|BA[1]
G1_BA[1] = DFFEAS(T1_BA[1], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--MB1__clk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
MB1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());

--MB1__clk1 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1
MB1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());


--CCD1_MCLK is CCD1_MCLK
CCD1_MCLK = DFFEAS(A1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--B1_oVGA_H_SYNC is VGA_Controller:u1|oVGA_H_SYNC
B1_oVGA_H_SYNC = DFFEAS(B1L43, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--B1_oVGA_V_SYNC is VGA_Controller:u1|oVGA_V_SYNC
B1_oVGA_V_SYNC = DFFEAS(B1L158, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--B1_oVGA_BLANK is VGA_Controller:u1|oVGA_BLANK
B1_oVGA_BLANK = B1_oVGA_H_SYNC & B1_oVGA_V_SYNC;


--B1_H_Cont[4] is VGA_Controller:u1|H_Cont[4]
B1_H_Cont[4] = DFFEAS(B1L20, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[5] is VGA_Controller:u1|H_Cont[5]
B1_H_Cont[5] = DFFEAS(B1L23, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[6] is VGA_Controller:u1|H_Cont[6]
B1_H_Cont[6] = DFFEAS(B1L27, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1L1 is VGA_Controller:u1|Equal~115
B1L1 = !B1_H_Cont[4] & !B1_H_Cont[5] & !B1_H_Cont[6];


--B1_H_Cont[7] is VGA_Controller:u1|H_Cont[7]
B1_H_Cont[7] = DFFEAS(B1L30, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[8] is VGA_Controller:u1|H_Cont[8]
B1_H_Cont[8] = DFFEAS(B1L33, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[9] is VGA_Controller:u1|H_Cont[9]
B1_H_Cont[9] = DFFEAS(B1L36, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1L155 is VGA_Controller:u1|oVGA_R~876
B1L155 = B1_H_Cont[8] & (B1L1 & !B1_H_Cont[7] # !B1_H_Cont[9]) # !B1_H_Cont[8] & (B1_H_Cont[9] # !B1L1 & B1_H_Cont[7]);


--B1_V_Cont[9] is VGA_Controller:u1|V_Cont[9]
B1_V_Cont[9] = DFFEAS(B1L77, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[1] is VGA_Controller:u1|V_Cont[1]
B1_V_Cont[1] = DFFEAS(B1L53, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[2] is VGA_Controller:u1|V_Cont[2]
B1_V_Cont[2] = DFFEAS(B1L56, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[3] is VGA_Controller:u1|V_Cont[3]
B1_V_Cont[3] = DFFEAS(B1L59, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[6] is VGA_Controller:u1|V_Cont[6]
B1_V_Cont[6] = DFFEAS(B1L68, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[7] is VGA_Controller:u1|V_Cont[7]
B1_V_Cont[7] = DFFEAS(B1L71, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[8] is VGA_Controller:u1|V_Cont[8]
B1_V_Cont[8] = DFFEAS(B1L74, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1L38 is VGA_Controller:u1|LessThan~1087
B1L38 = !B1_V_Cont[6] & !B1_V_Cont[7] & !B1_V_Cont[8];


--B1_V_Cont[4] is VGA_Controller:u1|V_Cont[4]
B1_V_Cont[4] = DFFEAS(B1L62, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[5] is VGA_Controller:u1|V_Cont[5]
B1_V_Cont[5] = DFFEAS(B1L65, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1L39 is VGA_Controller:u1|LessThan~1088
B1L39 = B1L38 & !B1_V_Cont[4] & !B1_V_Cont[5];


--B1L40 is VGA_Controller:u1|LessThan~1089
B1L40 = B1_V_Cont[1] # B1_V_Cont[2] # B1_V_Cont[3] # !B1L39;


--B1L41 is VGA_Controller:u1|LessThan~1090
B1L41 = !B1_V_Cont[4] & !B1_V_Cont[1] & !B1_V_Cont[2] & !B1_V_Cont[3];


--B1L42 is VGA_Controller:u1|LessThan~1091
B1L42 = B1L38 & !B1_V_Cont[9] & (B1L41 # !B1_V_Cont[5]);


--B1L156 is VGA_Controller:u1|oVGA_R~877
B1L156 = B1L155 & !B1L42 & (!B1L40 # !B1_V_Cont[9]);


--JB4_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[10]_PORT_A_data_in = VCC;
JB4_q_a[10]_PORT_A_data_in_reg = DFFE(JB4_q_a[10]_PORT_A_data_in, JB4_q_a[10]_clock_0, , , JB4_q_a[10]_clock_enable_0);
JB4_q_a[10]_PORT_B_data_in = G1_mDATAOUT[10];
JB4_q_a[10]_PORT_B_data_in_reg = DFFE(JB4_q_a[10]_PORT_B_data_in, JB4_q_a[10]_clock_1, , , JB4_q_a[10]_clock_enable_1);
JB4_q_a[10]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[10]_PORT_A_address_reg = DFFE(JB4_q_a[10]_PORT_A_address, JB4_q_a[10]_clock_0, , , JB4_q_a[10]_clock_enable_0);
JB4_q_a[10]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[10]_PORT_B_address_reg = DFFE(JB4_q_a[10]_PORT_B_address, JB4_q_a[10]_clock_1, , , JB4_q_a[10]_clock_enable_1);
JB4_q_a[10]_PORT_A_write_enable = GND;
JB4_q_a[10]_PORT_A_write_enable_reg = DFFE(JB4_q_a[10]_PORT_A_write_enable, JB4_q_a[10]_clock_0, , , JB4_q_a[10]_clock_enable_0);
JB4_q_a[10]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[10]_PORT_B_write_enable_reg = DFFE(JB4_q_a[10]_PORT_B_write_enable, JB4_q_a[10]_clock_1, , , JB4_q_a[10]_clock_enable_1);
JB4_q_a[10]_clock_0 = CCD1_MCLK;
JB4_q_a[10]_clock_1 = MB1__clk0;
JB4_q_a[10]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[10]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[10]_clear_1 = !C1_oRST_0;
JB4_q_a[10]_PORT_A_data_out = MEMORY(JB4_q_a[10]_PORT_A_data_in_reg, JB4_q_a[10]_PORT_B_data_in_reg, JB4_q_a[10]_PORT_A_address_reg, JB4_q_a[10]_PORT_B_address_reg, JB4_q_a[10]_PORT_A_write_enable_reg, JB4_q_a[10]_PORT_B_write_enable_reg, , , JB4_q_a[10]_clock_0, JB4_q_a[10]_clock_1, JB4_q_a[10]_clock_enable_0, JB4_q_a[10]_clock_enable_1, , JB4_q_a[10]_clear_1);
JB4_q_a[10]_PORT_A_data_out_reg = DFFE(JB4_q_a[10]_PORT_A_data_out, JB4_q_a[10]_clock_0, JB4_q_a[10]_clear_1, , JB4_q_a[10]_clock_enable_0);
JB4_q_a[10] = JB4_q_a[10]_PORT_A_data_out_reg[0];


--JB3_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[10]_PORT_A_data_in = VCC;
JB3_q_a[10]_PORT_A_data_in_reg = DFFE(JB3_q_a[10]_PORT_A_data_in, JB3_q_a[10]_clock_0, , , JB3_q_a[10]_clock_enable_0);
JB3_q_a[10]_PORT_B_data_in = G1_mDATAOUT[10];
JB3_q_a[10]_PORT_B_data_in_reg = DFFE(JB3_q_a[10]_PORT_B_data_in, JB3_q_a[10]_clock_1, , , JB3_q_a[10]_clock_enable_1);
JB3_q_a[10]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[10]_PORT_A_address_reg = DFFE(JB3_q_a[10]_PORT_A_address, JB3_q_a[10]_clock_0, , , JB3_q_a[10]_clock_enable_0);
JB3_q_a[10]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[10]_PORT_B_address_reg = DFFE(JB3_q_a[10]_PORT_B_address, JB3_q_a[10]_clock_1, , , JB3_q_a[10]_clock_enable_1);
JB3_q_a[10]_PORT_A_write_enable = GND;
JB3_q_a[10]_PORT_A_write_enable_reg = DFFE(JB3_q_a[10]_PORT_A_write_enable, JB3_q_a[10]_clock_0, , , JB3_q_a[10]_clock_enable_0);
JB3_q_a[10]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[10]_PORT_B_write_enable_reg = DFFE(JB3_q_a[10]_PORT_B_write_enable, JB3_q_a[10]_clock_1, , , JB3_q_a[10]_clock_enable_1);
JB3_q_a[10]_clock_0 = CCD1_MCLK;
JB3_q_a[10]_clock_1 = MB1__clk0;
JB3_q_a[10]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[10]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[10]_clear_1 = !C1_oRST_0;
JB3_q_a[10]_PORT_A_data_out = MEMORY(JB3_q_a[10]_PORT_A_data_in_reg, JB3_q_a[10]_PORT_B_data_in_reg, JB3_q_a[10]_PORT_A_address_reg, JB3_q_a[10]_PORT_B_address_reg, JB3_q_a[10]_PORT_A_write_enable_reg, JB3_q_a[10]_PORT_B_write_enable_reg, , , JB3_q_a[10]_clock_0, JB3_q_a[10]_clock_1, JB3_q_a[10]_clock_enable_0, JB3_q_a[10]_clock_enable_1, , JB3_q_a[10]_clear_1);
JB3_q_a[10]_PORT_A_data_out_reg = DFFE(JB3_q_a[10]_PORT_A_data_out, JB3_q_a[10]_clock_0, JB3_q_a[10]_clear_1, , JB3_q_a[10]_clock_enable_0);
JB3_q_a[10] = JB3_q_a[10]_PORT_A_data_out_reg[0];


--B1_oCoord_Y[9] is VGA_Controller:u1|oCoord_Y[9]
B1_oCoord_Y[9] = DFFEAS(B1L135, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[6] is VGA_Controller:u1|oCoord_Y[6]
B1_oCoord_Y[6] = DFFEAS(B1L126, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[7] is VGA_Controller:u1|oCoord_Y[7]
B1_oCoord_Y[7] = DFFEAS(B1L129, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--Z4L32 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~68
Z4L32 = B1_oCoord_Y[6] & B1_oCoord_Y[7];


--B1_oCoord_Y[8] is VGA_Controller:u1|oCoord_Y[8]
B1_oCoord_Y[8] = DFFEAS(B1L132, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[4] is VGA_Controller:u1|oCoord_Y[4]
B1_oCoord_Y[4] = DFFEAS(B1L120, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[5] is VGA_Controller:u1|oCoord_Y[5]
B1_oCoord_Y[5] = DFFEAS(B1L123, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[1] is VGA_Controller:u1|oCoord_Y[1]
B1_oCoord_Y[1] = DFFEAS(B1L111, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[2] is VGA_Controller:u1|oCoord_Y[2]
B1_oCoord_Y[2] = DFFEAS(B1L114, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[3] is VGA_Controller:u1|oCoord_Y[3]
B1_oCoord_Y[3] = DFFEAS(B1L117, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--Z4L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~69
Z4L33 = B1_oCoord_Y[3] # B1_oCoord_Y[1] & B1_oCoord_Y[2];


--Z4L34 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~70
Z4L34 = B1_oCoord_Y[8] & (B1_oCoord_Y[5] # B1_oCoord_Y[4] & Z4L33) # !B1_oCoord_Y[8] & B1_oCoord_Y[5] & (B1_oCoord_Y[4] # Z4L33);


--Z4L35 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~71
Z4L35 = !B1_oCoord_Y[9] & (B1_oCoord_Y[8] $ (Z4L32 & Z4L34));


--B1_oCoord_X[9] is VGA_Controller:u1|oCoord_X[9]
B1_oCoord_X[9] = DFFEAS(B1L107, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[8] is VGA_Controller:u1|oCoord_X[8]
B1_oCoord_X[8] = DFFEAS(B1L104, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[7] is VGA_Controller:u1|oCoord_X[7]
B1_oCoord_X[7] = DFFEAS(B1L101, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L345 is LessThan~972
A1L345 = !B1_oCoord_X[8] & !B1_oCoord_X[7];


--B1_oCoord_X[6] is VGA_Controller:u1|oCoord_X[6]
B1_oCoord_X[6] = DFFEAS(B1L98, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[3] is VGA_Controller:u1|oCoord_X[3]
B1_oCoord_X[3] = DFFEAS(B1L89, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[4] is VGA_Controller:u1|oCoord_X[4]
B1_oCoord_X[4] = DFFEAS(B1L92, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[5] is VGA_Controller:u1|oCoord_X[5]
B1_oCoord_X[5] = DFFEAS(B1L95, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L384 is Pre_Read~186
A1L384 = B1_oCoord_X[3] & B1_oCoord_X[4] & B1_oCoord_X[5];


--A1L385 is Pre_Read~187
A1L385 = B1_oCoord_X[9] & A1L345 & (!A1L384 # !B1_oCoord_X[6]);


--A1L346 is LessThan~973
A1L346 = !B1_oCoord_X[6] & !B1_oCoord_X[7];


--A1L386 is Pre_Read~188
A1L386 = B1_oCoord_X[8] & !B1_oCoord_X[9] & (A1L384 # !A1L346);


--A1L387 is Pre_Read~189
A1L387 = Z4L35 & (A1L385 # A1L386);


--B1L150 is VGA_Controller:u1|oVGA_R[5]~878
B1L150 = B1L156 & (A1L387 & JB4_q_a[10] # !A1L387 & (JB3_q_a[10]));


--JB4_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[11]_PORT_A_data_in = VCC;
JB4_q_a[11]_PORT_A_data_in_reg = DFFE(JB4_q_a[11]_PORT_A_data_in, JB4_q_a[11]_clock_0, , , JB4_q_a[11]_clock_enable_0);
JB4_q_a[11]_PORT_B_data_in = G1_mDATAOUT[11];
JB4_q_a[11]_PORT_B_data_in_reg = DFFE(JB4_q_a[11]_PORT_B_data_in, JB4_q_a[11]_clock_1, , , JB4_q_a[11]_clock_enable_1);
JB4_q_a[11]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[11]_PORT_A_address_reg = DFFE(JB4_q_a[11]_PORT_A_address, JB4_q_a[11]_clock_0, , , JB4_q_a[11]_clock_enable_0);
JB4_q_a[11]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[11]_PORT_B_address_reg = DFFE(JB4_q_a[11]_PORT_B_address, JB4_q_a[11]_clock_1, , , JB4_q_a[11]_clock_enable_1);
JB4_q_a[11]_PORT_A_write_enable = GND;
JB4_q_a[11]_PORT_A_write_enable_reg = DFFE(JB4_q_a[11]_PORT_A_write_enable, JB4_q_a[11]_clock_0, , , JB4_q_a[11]_clock_enable_0);
JB4_q_a[11]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[11]_PORT_B_write_enable_reg = DFFE(JB4_q_a[11]_PORT_B_write_enable, JB4_q_a[11]_clock_1, , , JB4_q_a[11]_clock_enable_1);
JB4_q_a[11]_clock_0 = CCD1_MCLK;
JB4_q_a[11]_clock_1 = MB1__clk0;
JB4_q_a[11]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[11]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[11]_clear_1 = !C1_oRST_0;
JB4_q_a[11]_PORT_A_data_out = MEMORY(JB4_q_a[11]_PORT_A_data_in_reg, JB4_q_a[11]_PORT_B_data_in_reg, JB4_q_a[11]_PORT_A_address_reg, JB4_q_a[11]_PORT_B_address_reg, JB4_q_a[11]_PORT_A_write_enable_reg, JB4_q_a[11]_PORT_B_write_enable_reg, , , JB4_q_a[11]_clock_0, JB4_q_a[11]_clock_1, JB4_q_a[11]_clock_enable_0, JB4_q_a[11]_clock_enable_1, , JB4_q_a[11]_clear_1);
JB4_q_a[11]_PORT_A_data_out_reg = DFFE(JB4_q_a[11]_PORT_A_data_out, JB4_q_a[11]_clock_0, JB4_q_a[11]_clear_1, , JB4_q_a[11]_clock_enable_0);
JB4_q_a[11] = JB4_q_a[11]_PORT_A_data_out_reg[0];


--JB3_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[11]_PORT_A_data_in = VCC;
JB3_q_a[11]_PORT_A_data_in_reg = DFFE(JB3_q_a[11]_PORT_A_data_in, JB3_q_a[11]_clock_0, , , JB3_q_a[11]_clock_enable_0);
JB3_q_a[11]_PORT_B_data_in = G1_mDATAOUT[11];
JB3_q_a[11]_PORT_B_data_in_reg = DFFE(JB3_q_a[11]_PORT_B_data_in, JB3_q_a[11]_clock_1, , , JB3_q_a[11]_clock_enable_1);
JB3_q_a[11]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[11]_PORT_A_address_reg = DFFE(JB3_q_a[11]_PORT_A_address, JB3_q_a[11]_clock_0, , , JB3_q_a[11]_clock_enable_0);
JB3_q_a[11]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[11]_PORT_B_address_reg = DFFE(JB3_q_a[11]_PORT_B_address, JB3_q_a[11]_clock_1, , , JB3_q_a[11]_clock_enable_1);
JB3_q_a[11]_PORT_A_write_enable = GND;
JB3_q_a[11]_PORT_A_write_enable_reg = DFFE(JB3_q_a[11]_PORT_A_write_enable, JB3_q_a[11]_clock_0, , , JB3_q_a[11]_clock_enable_0);
JB3_q_a[11]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[11]_PORT_B_write_enable_reg = DFFE(JB3_q_a[11]_PORT_B_write_enable, JB3_q_a[11]_clock_1, , , JB3_q_a[11]_clock_enable_1);
JB3_q_a[11]_clock_0 = CCD1_MCLK;
JB3_q_a[11]_clock_1 = MB1__clk0;
JB3_q_a[11]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[11]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[11]_clear_1 = !C1_oRST_0;
JB3_q_a[11]_PORT_A_data_out = MEMORY(JB3_q_a[11]_PORT_A_data_in_reg, JB3_q_a[11]_PORT_B_data_in_reg, JB3_q_a[11]_PORT_A_address_reg, JB3_q_a[11]_PORT_B_address_reg, JB3_q_a[11]_PORT_A_write_enable_reg, JB3_q_a[11]_PORT_B_write_enable_reg, , , JB3_q_a[11]_clock_0, JB3_q_a[11]_clock_1, JB3_q_a[11]_clock_enable_0, JB3_q_a[11]_clock_enable_1, , JB3_q_a[11]_clear_1);
JB3_q_a[11]_PORT_A_data_out_reg = DFFE(JB3_q_a[11]_PORT_A_data_out, JB3_q_a[11]_clock_0, JB3_q_a[11]_clear_1, , JB3_q_a[11]_clock_enable_0);
JB3_q_a[11] = JB3_q_a[11]_PORT_A_data_out_reg[0];


--B1L151 is VGA_Controller:u1|oVGA_R[6]~879
B1L151 = B1L156 & (A1L387 & JB4_q_a[11] # !A1L387 & (JB3_q_a[11]));


--JB4_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[12]_PORT_A_data_in = VCC;
JB4_q_a[12]_PORT_A_data_in_reg = DFFE(JB4_q_a[12]_PORT_A_data_in, JB4_q_a[12]_clock_0, , , JB4_q_a[12]_clock_enable_0);
JB4_q_a[12]_PORT_B_data_in = G1_mDATAOUT[12];
JB4_q_a[12]_PORT_B_data_in_reg = DFFE(JB4_q_a[12]_PORT_B_data_in, JB4_q_a[12]_clock_1, , , JB4_q_a[12]_clock_enable_1);
JB4_q_a[12]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[12]_PORT_A_address_reg = DFFE(JB4_q_a[12]_PORT_A_address, JB4_q_a[12]_clock_0, , , JB4_q_a[12]_clock_enable_0);
JB4_q_a[12]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[12]_PORT_B_address_reg = DFFE(JB4_q_a[12]_PORT_B_address, JB4_q_a[12]_clock_1, , , JB4_q_a[12]_clock_enable_1);
JB4_q_a[12]_PORT_A_write_enable = GND;
JB4_q_a[12]_PORT_A_write_enable_reg = DFFE(JB4_q_a[12]_PORT_A_write_enable, JB4_q_a[12]_clock_0, , , JB4_q_a[12]_clock_enable_0);
JB4_q_a[12]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[12]_PORT_B_write_enable_reg = DFFE(JB4_q_a[12]_PORT_B_write_enable, JB4_q_a[12]_clock_1, , , JB4_q_a[12]_clock_enable_1);
JB4_q_a[12]_clock_0 = CCD1_MCLK;
JB4_q_a[12]_clock_1 = MB1__clk0;
JB4_q_a[12]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[12]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[12]_clear_1 = !C1_oRST_0;
JB4_q_a[12]_PORT_A_data_out = MEMORY(JB4_q_a[12]_PORT_A_data_in_reg, JB4_q_a[12]_PORT_B_data_in_reg, JB4_q_a[12]_PORT_A_address_reg, JB4_q_a[12]_PORT_B_address_reg, JB4_q_a[12]_PORT_A_write_enable_reg, JB4_q_a[12]_PORT_B_write_enable_reg, , , JB4_q_a[12]_clock_0, JB4_q_a[12]_clock_1, JB4_q_a[12]_clock_enable_0, JB4_q_a[12]_clock_enable_1, , JB4_q_a[12]_clear_1);
JB4_q_a[12]_PORT_A_data_out_reg = DFFE(JB4_q_a[12]_PORT_A_data_out, JB4_q_a[12]_clock_0, JB4_q_a[12]_clear_1, , JB4_q_a[12]_clock_enable_0);
JB4_q_a[12] = JB4_q_a[12]_PORT_A_data_out_reg[0];


--JB3_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[12]_PORT_A_data_in = VCC;
JB3_q_a[12]_PORT_A_data_in_reg = DFFE(JB3_q_a[12]_PORT_A_data_in, JB3_q_a[12]_clock_0, , , JB3_q_a[12]_clock_enable_0);
JB3_q_a[12]_PORT_B_data_in = G1_mDATAOUT[12];
JB3_q_a[12]_PORT_B_data_in_reg = DFFE(JB3_q_a[12]_PORT_B_data_in, JB3_q_a[12]_clock_1, , , JB3_q_a[12]_clock_enable_1);
JB3_q_a[12]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[12]_PORT_A_address_reg = DFFE(JB3_q_a[12]_PORT_A_address, JB3_q_a[12]_clock_0, , , JB3_q_a[12]_clock_enable_0);
JB3_q_a[12]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[12]_PORT_B_address_reg = DFFE(JB3_q_a[12]_PORT_B_address, JB3_q_a[12]_clock_1, , , JB3_q_a[12]_clock_enable_1);
JB3_q_a[12]_PORT_A_write_enable = GND;
JB3_q_a[12]_PORT_A_write_enable_reg = DFFE(JB3_q_a[12]_PORT_A_write_enable, JB3_q_a[12]_clock_0, , , JB3_q_a[12]_clock_enable_0);
JB3_q_a[12]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[12]_PORT_B_write_enable_reg = DFFE(JB3_q_a[12]_PORT_B_write_enable, JB3_q_a[12]_clock_1, , , JB3_q_a[12]_clock_enable_1);
JB3_q_a[12]_clock_0 = CCD1_MCLK;
JB3_q_a[12]_clock_1 = MB1__clk0;
JB3_q_a[12]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[12]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[12]_clear_1 = !C1_oRST_0;
JB3_q_a[12]_PORT_A_data_out = MEMORY(JB3_q_a[12]_PORT_A_data_in_reg, JB3_q_a[12]_PORT_B_data_in_reg, JB3_q_a[12]_PORT_A_address_reg, JB3_q_a[12]_PORT_B_address_reg, JB3_q_a[12]_PORT_A_write_enable_reg, JB3_q_a[12]_PORT_B_write_enable_reg, , , JB3_q_a[12]_clock_0, JB3_q_a[12]_clock_1, JB3_q_a[12]_clock_enable_0, JB3_q_a[12]_clock_enable_1, , JB3_q_a[12]_clear_1);
JB3_q_a[12]_PORT_A_data_out_reg = DFFE(JB3_q_a[12]_PORT_A_data_out, JB3_q_a[12]_clock_0, JB3_q_a[12]_clear_1, , JB3_q_a[12]_clock_enable_0);
JB3_q_a[12] = JB3_q_a[12]_PORT_A_data_out_reg[0];


--B1L152 is VGA_Controller:u1|oVGA_R[7]~880
B1L152 = B1L156 & (A1L387 & JB4_q_a[12] # !A1L387 & (JB3_q_a[12]));


--JB4_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[13]_PORT_A_data_in = VCC;
JB4_q_a[13]_PORT_A_data_in_reg = DFFE(JB4_q_a[13]_PORT_A_data_in, JB4_q_a[13]_clock_0, , , JB4_q_a[13]_clock_enable_0);
JB4_q_a[13]_PORT_B_data_in = G1_mDATAOUT[13];
JB4_q_a[13]_PORT_B_data_in_reg = DFFE(JB4_q_a[13]_PORT_B_data_in, JB4_q_a[13]_clock_1, , , JB4_q_a[13]_clock_enable_1);
JB4_q_a[13]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[13]_PORT_A_address_reg = DFFE(JB4_q_a[13]_PORT_A_address, JB4_q_a[13]_clock_0, , , JB4_q_a[13]_clock_enable_0);
JB4_q_a[13]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[13]_PORT_B_address_reg = DFFE(JB4_q_a[13]_PORT_B_address, JB4_q_a[13]_clock_1, , , JB4_q_a[13]_clock_enable_1);
JB4_q_a[13]_PORT_A_write_enable = GND;
JB4_q_a[13]_PORT_A_write_enable_reg = DFFE(JB4_q_a[13]_PORT_A_write_enable, JB4_q_a[13]_clock_0, , , JB4_q_a[13]_clock_enable_0);
JB4_q_a[13]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[13]_PORT_B_write_enable_reg = DFFE(JB4_q_a[13]_PORT_B_write_enable, JB4_q_a[13]_clock_1, , , JB4_q_a[13]_clock_enable_1);
JB4_q_a[13]_clock_0 = CCD1_MCLK;
JB4_q_a[13]_clock_1 = MB1__clk0;
JB4_q_a[13]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[13]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[13]_clear_1 = !C1_oRST_0;
JB4_q_a[13]_PORT_A_data_out = MEMORY(JB4_q_a[13]_PORT_A_data_in_reg, JB4_q_a[13]_PORT_B_data_in_reg, JB4_q_a[13]_PORT_A_address_reg, JB4_q_a[13]_PORT_B_address_reg, JB4_q_a[13]_PORT_A_write_enable_reg, JB4_q_a[13]_PORT_B_write_enable_reg, , , JB4_q_a[13]_clock_0, JB4_q_a[13]_clock_1, JB4_q_a[13]_clock_enable_0, JB4_q_a[13]_clock_enable_1, , JB4_q_a[13]_clear_1);
JB4_q_a[13]_PORT_A_data_out_reg = DFFE(JB4_q_a[13]_PORT_A_data_out, JB4_q_a[13]_clock_0, JB4_q_a[13]_clear_1, , JB4_q_a[13]_clock_enable_0);
JB4_q_a[13] = JB4_q_a[13]_PORT_A_data_out_reg[0];


--JB3_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[13]_PORT_A_data_in = VCC;
JB3_q_a[13]_PORT_A_data_in_reg = DFFE(JB3_q_a[13]_PORT_A_data_in, JB3_q_a[13]_clock_0, , , JB3_q_a[13]_clock_enable_0);
JB3_q_a[13]_PORT_B_data_in = G1_mDATAOUT[13];
JB3_q_a[13]_PORT_B_data_in_reg = DFFE(JB3_q_a[13]_PORT_B_data_in, JB3_q_a[13]_clock_1, , , JB3_q_a[13]_clock_enable_1);
JB3_q_a[13]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[13]_PORT_A_address_reg = DFFE(JB3_q_a[13]_PORT_A_address, JB3_q_a[13]_clock_0, , , JB3_q_a[13]_clock_enable_0);
JB3_q_a[13]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[13]_PORT_B_address_reg = DFFE(JB3_q_a[13]_PORT_B_address, JB3_q_a[13]_clock_1, , , JB3_q_a[13]_clock_enable_1);
JB3_q_a[13]_PORT_A_write_enable = GND;
JB3_q_a[13]_PORT_A_write_enable_reg = DFFE(JB3_q_a[13]_PORT_A_write_enable, JB3_q_a[13]_clock_0, , , JB3_q_a[13]_clock_enable_0);
JB3_q_a[13]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[13]_PORT_B_write_enable_reg = DFFE(JB3_q_a[13]_PORT_B_write_enable, JB3_q_a[13]_clock_1, , , JB3_q_a[13]_clock_enable_1);
JB3_q_a[13]_clock_0 = CCD1_MCLK;
JB3_q_a[13]_clock_1 = MB1__clk0;
JB3_q_a[13]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[13]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[13]_clear_1 = !C1_oRST_0;
JB3_q_a[13]_PORT_A_data_out = MEMORY(JB3_q_a[13]_PORT_A_data_in_reg, JB3_q_a[13]_PORT_B_data_in_reg, JB3_q_a[13]_PORT_A_address_reg, JB3_q_a[13]_PORT_B_address_reg, JB3_q_a[13]_PORT_A_write_enable_reg, JB3_q_a[13]_PORT_B_write_enable_reg, , , JB3_q_a[13]_clock_0, JB3_q_a[13]_clock_1, JB3_q_a[13]_clock_enable_0, JB3_q_a[13]_clock_enable_1, , JB3_q_a[13]_clear_1);
JB3_q_a[13]_PORT_A_data_out_reg = DFFE(JB3_q_a[13]_PORT_A_data_out, JB3_q_a[13]_clock_0, JB3_q_a[13]_clear_1, , JB3_q_a[13]_clock_enable_0);
JB3_q_a[13] = JB3_q_a[13]_PORT_A_data_out_reg[0];


--B1L153 is VGA_Controller:u1|oVGA_R[8]~881
B1L153 = B1L156 & (A1L387 & JB4_q_a[13] # !A1L387 & (JB3_q_a[13]));


--JB4_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[14]_PORT_A_data_in = VCC;
JB4_q_a[14]_PORT_A_data_in_reg = DFFE(JB4_q_a[14]_PORT_A_data_in, JB4_q_a[14]_clock_0, , , JB4_q_a[14]_clock_enable_0);
JB4_q_a[14]_PORT_B_data_in = G1_mDATAOUT[14];
JB4_q_a[14]_PORT_B_data_in_reg = DFFE(JB4_q_a[14]_PORT_B_data_in, JB4_q_a[14]_clock_1, , , JB4_q_a[14]_clock_enable_1);
JB4_q_a[14]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[14]_PORT_A_address_reg = DFFE(JB4_q_a[14]_PORT_A_address, JB4_q_a[14]_clock_0, , , JB4_q_a[14]_clock_enable_0);
JB4_q_a[14]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[14]_PORT_B_address_reg = DFFE(JB4_q_a[14]_PORT_B_address, JB4_q_a[14]_clock_1, , , JB4_q_a[14]_clock_enable_1);
JB4_q_a[14]_PORT_A_write_enable = GND;
JB4_q_a[14]_PORT_A_write_enable_reg = DFFE(JB4_q_a[14]_PORT_A_write_enable, JB4_q_a[14]_clock_0, , , JB4_q_a[14]_clock_enable_0);
JB4_q_a[14]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[14]_PORT_B_write_enable_reg = DFFE(JB4_q_a[14]_PORT_B_write_enable, JB4_q_a[14]_clock_1, , , JB4_q_a[14]_clock_enable_1);
JB4_q_a[14]_clock_0 = CCD1_MCLK;
JB4_q_a[14]_clock_1 = MB1__clk0;
JB4_q_a[14]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[14]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[14]_clear_1 = !C1_oRST_0;
JB4_q_a[14]_PORT_A_data_out = MEMORY(JB4_q_a[14]_PORT_A_data_in_reg, JB4_q_a[14]_PORT_B_data_in_reg, JB4_q_a[14]_PORT_A_address_reg, JB4_q_a[14]_PORT_B_address_reg, JB4_q_a[14]_PORT_A_write_enable_reg, JB4_q_a[14]_PORT_B_write_enable_reg, , , JB4_q_a[14]_clock_0, JB4_q_a[14]_clock_1, JB4_q_a[14]_clock_enable_0, JB4_q_a[14]_clock_enable_1, , JB4_q_a[14]_clear_1);
JB4_q_a[14]_PORT_A_data_out_reg = DFFE(JB4_q_a[14]_PORT_A_data_out, JB4_q_a[14]_clock_0, JB4_q_a[14]_clear_1, , JB4_q_a[14]_clock_enable_0);
JB4_q_a[14] = JB4_q_a[14]_PORT_A_data_out_reg[0];


--JB3_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[14]_PORT_A_data_in = VCC;
JB3_q_a[14]_PORT_A_data_in_reg = DFFE(JB3_q_a[14]_PORT_A_data_in, JB3_q_a[14]_clock_0, , , JB3_q_a[14]_clock_enable_0);
JB3_q_a[14]_PORT_B_data_in = G1_mDATAOUT[14];
JB3_q_a[14]_PORT_B_data_in_reg = DFFE(JB3_q_a[14]_PORT_B_data_in, JB3_q_a[14]_clock_1, , , JB3_q_a[14]_clock_enable_1);
JB3_q_a[14]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[14]_PORT_A_address_reg = DFFE(JB3_q_a[14]_PORT_A_address, JB3_q_a[14]_clock_0, , , JB3_q_a[14]_clock_enable_0);
JB3_q_a[14]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[14]_PORT_B_address_reg = DFFE(JB3_q_a[14]_PORT_B_address, JB3_q_a[14]_clock_1, , , JB3_q_a[14]_clock_enable_1);
JB3_q_a[14]_PORT_A_write_enable = GND;
JB3_q_a[14]_PORT_A_write_enable_reg = DFFE(JB3_q_a[14]_PORT_A_write_enable, JB3_q_a[14]_clock_0, , , JB3_q_a[14]_clock_enable_0);
JB3_q_a[14]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[14]_PORT_B_write_enable_reg = DFFE(JB3_q_a[14]_PORT_B_write_enable, JB3_q_a[14]_clock_1, , , JB3_q_a[14]_clock_enable_1);
JB3_q_a[14]_clock_0 = CCD1_MCLK;
JB3_q_a[14]_clock_1 = MB1__clk0;
JB3_q_a[14]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[14]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[14]_clear_1 = !C1_oRST_0;
JB3_q_a[14]_PORT_A_data_out = MEMORY(JB3_q_a[14]_PORT_A_data_in_reg, JB3_q_a[14]_PORT_B_data_in_reg, JB3_q_a[14]_PORT_A_address_reg, JB3_q_a[14]_PORT_B_address_reg, JB3_q_a[14]_PORT_A_write_enable_reg, JB3_q_a[14]_PORT_B_write_enable_reg, , , JB3_q_a[14]_clock_0, JB3_q_a[14]_clock_1, JB3_q_a[14]_clock_enable_0, JB3_q_a[14]_clock_enable_1, , JB3_q_a[14]_clear_1);
JB3_q_a[14]_PORT_A_data_out_reg = DFFE(JB3_q_a[14]_PORT_A_data_out, JB3_q_a[14]_clock_0, JB3_q_a[14]_clear_1, , JB3_q_a[14]_clock_enable_0);
JB3_q_a[14] = JB3_q_a[14]_PORT_A_data_out_reg[0];


--B1L154 is VGA_Controller:u1|oVGA_R[9]~882
B1L154 = B1L156 & (A1L387 & JB4_q_a[14] # !A1L387 & (JB3_q_a[14]));


--JB4_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[5]_PORT_A_data_in = VCC;
JB4_q_a[5]_PORT_A_data_in_reg = DFFE(JB4_q_a[5]_PORT_A_data_in, JB4_q_a[5]_clock_0, , , JB4_q_a[5]_clock_enable_0);
JB4_q_a[5]_PORT_B_data_in = G1_mDATAOUT[5];
JB4_q_a[5]_PORT_B_data_in_reg = DFFE(JB4_q_a[5]_PORT_B_data_in, JB4_q_a[5]_clock_1, , , JB4_q_a[5]_clock_enable_1);
JB4_q_a[5]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[5]_PORT_A_address_reg = DFFE(JB4_q_a[5]_PORT_A_address, JB4_q_a[5]_clock_0, , , JB4_q_a[5]_clock_enable_0);
JB4_q_a[5]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[5]_PORT_B_address_reg = DFFE(JB4_q_a[5]_PORT_B_address, JB4_q_a[5]_clock_1, , , JB4_q_a[5]_clock_enable_1);
JB4_q_a[5]_PORT_A_write_enable = GND;
JB4_q_a[5]_PORT_A_write_enable_reg = DFFE(JB4_q_a[5]_PORT_A_write_enable, JB4_q_a[5]_clock_0, , , JB4_q_a[5]_clock_enable_0);
JB4_q_a[5]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[5]_PORT_B_write_enable_reg = DFFE(JB4_q_a[5]_PORT_B_write_enable, JB4_q_a[5]_clock_1, , , JB4_q_a[5]_clock_enable_1);
JB4_q_a[5]_clock_0 = CCD1_MCLK;
JB4_q_a[5]_clock_1 = MB1__clk0;
JB4_q_a[5]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[5]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[5]_clear_1 = !C1_oRST_0;
JB4_q_a[5]_PORT_A_data_out = MEMORY(JB4_q_a[5]_PORT_A_data_in_reg, JB4_q_a[5]_PORT_B_data_in_reg, JB4_q_a[5]_PORT_A_address_reg, JB4_q_a[5]_PORT_B_address_reg, JB4_q_a[5]_PORT_A_write_enable_reg, JB4_q_a[5]_PORT_B_write_enable_reg, , , JB4_q_a[5]_clock_0, JB4_q_a[5]_clock_1, JB4_q_a[5]_clock_enable_0, JB4_q_a[5]_clock_enable_1, , JB4_q_a[5]_clear_1);
JB4_q_a[5]_PORT_A_data_out_reg = DFFE(JB4_q_a[5]_PORT_A_data_out, JB4_q_a[5]_clock_0, JB4_q_a[5]_clear_1, , JB4_q_a[5]_clock_enable_0);
JB4_q_a[5] = JB4_q_a[5]_PORT_A_data_out_reg[0];


--JB3_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[5]_PORT_A_data_in = VCC;
JB3_q_a[5]_PORT_A_data_in_reg = DFFE(JB3_q_a[5]_PORT_A_data_in, JB3_q_a[5]_clock_0, , , JB3_q_a[5]_clock_enable_0);
JB3_q_a[5]_PORT_B_data_in = G1_mDATAOUT[5];
JB3_q_a[5]_PORT_B_data_in_reg = DFFE(JB3_q_a[5]_PORT_B_data_in, JB3_q_a[5]_clock_1, , , JB3_q_a[5]_clock_enable_1);
JB3_q_a[5]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[5]_PORT_A_address_reg = DFFE(JB3_q_a[5]_PORT_A_address, JB3_q_a[5]_clock_0, , , JB3_q_a[5]_clock_enable_0);
JB3_q_a[5]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[5]_PORT_B_address_reg = DFFE(JB3_q_a[5]_PORT_B_address, JB3_q_a[5]_clock_1, , , JB3_q_a[5]_clock_enable_1);
JB3_q_a[5]_PORT_A_write_enable = GND;
JB3_q_a[5]_PORT_A_write_enable_reg = DFFE(JB3_q_a[5]_PORT_A_write_enable, JB3_q_a[5]_clock_0, , , JB3_q_a[5]_clock_enable_0);
JB3_q_a[5]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[5]_PORT_B_write_enable_reg = DFFE(JB3_q_a[5]_PORT_B_write_enable, JB3_q_a[5]_clock_1, , , JB3_q_a[5]_clock_enable_1);
JB3_q_a[5]_clock_0 = CCD1_MCLK;
JB3_q_a[5]_clock_1 = MB1__clk0;
JB3_q_a[5]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[5]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[5]_clear_1 = !C1_oRST_0;
JB3_q_a[5]_PORT_A_data_out = MEMORY(JB3_q_a[5]_PORT_A_data_in_reg, JB3_q_a[5]_PORT_B_data_in_reg, JB3_q_a[5]_PORT_A_address_reg, JB3_q_a[5]_PORT_B_address_reg, JB3_q_a[5]_PORT_A_write_enable_reg, JB3_q_a[5]_PORT_B_write_enable_reg, , , JB3_q_a[5]_clock_0, JB3_q_a[5]_clock_1, JB3_q_a[5]_clock_enable_0, JB3_q_a[5]_clock_enable_1, , JB3_q_a[5]_clear_1);
JB3_q_a[5]_PORT_A_data_out_reg = DFFE(JB3_q_a[5]_PORT_A_data_out, JB3_q_a[5]_clock_0, JB3_q_a[5]_clear_1, , JB3_q_a[5]_clock_enable_0);
JB3_q_a[5] = JB3_q_a[5]_PORT_A_data_out_reg[0];


--B1L144 is VGA_Controller:u1|oVGA_G[5]~720
B1L144 = B1L156 & (A1L387 & JB4_q_a[5] # !A1L387 & (JB3_q_a[5]));


--JB4_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[6]_PORT_A_data_in = VCC;
JB4_q_a[6]_PORT_A_data_in_reg = DFFE(JB4_q_a[6]_PORT_A_data_in, JB4_q_a[6]_clock_0, , , JB4_q_a[6]_clock_enable_0);
JB4_q_a[6]_PORT_B_data_in = G1_mDATAOUT[6];
JB4_q_a[6]_PORT_B_data_in_reg = DFFE(JB4_q_a[6]_PORT_B_data_in, JB4_q_a[6]_clock_1, , , JB4_q_a[6]_clock_enable_1);
JB4_q_a[6]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[6]_PORT_A_address_reg = DFFE(JB4_q_a[6]_PORT_A_address, JB4_q_a[6]_clock_0, , , JB4_q_a[6]_clock_enable_0);
JB4_q_a[6]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[6]_PORT_B_address_reg = DFFE(JB4_q_a[6]_PORT_B_address, JB4_q_a[6]_clock_1, , , JB4_q_a[6]_clock_enable_1);
JB4_q_a[6]_PORT_A_write_enable = GND;
JB4_q_a[6]_PORT_A_write_enable_reg = DFFE(JB4_q_a[6]_PORT_A_write_enable, JB4_q_a[6]_clock_0, , , JB4_q_a[6]_clock_enable_0);
JB4_q_a[6]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[6]_PORT_B_write_enable_reg = DFFE(JB4_q_a[6]_PORT_B_write_enable, JB4_q_a[6]_clock_1, , , JB4_q_a[6]_clock_enable_1);
JB4_q_a[6]_clock_0 = CCD1_MCLK;
JB4_q_a[6]_clock_1 = MB1__clk0;
JB4_q_a[6]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[6]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[6]_clear_1 = !C1_oRST_0;
JB4_q_a[6]_PORT_A_data_out = MEMORY(JB4_q_a[6]_PORT_A_data_in_reg, JB4_q_a[6]_PORT_B_data_in_reg, JB4_q_a[6]_PORT_A_address_reg, JB4_q_a[6]_PORT_B_address_reg, JB4_q_a[6]_PORT_A_write_enable_reg, JB4_q_a[6]_PORT_B_write_enable_reg, , , JB4_q_a[6]_clock_0, JB4_q_a[6]_clock_1, JB4_q_a[6]_clock_enable_0, JB4_q_a[6]_clock_enable_1, , JB4_q_a[6]_clear_1);
JB4_q_a[6]_PORT_A_data_out_reg = DFFE(JB4_q_a[6]_PORT_A_data_out, JB4_q_a[6]_clock_0, JB4_q_a[6]_clear_1, , JB4_q_a[6]_clock_enable_0);
JB4_q_a[6] = JB4_q_a[6]_PORT_A_data_out_reg[0];


--JB3_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[6]_PORT_A_data_in = VCC;
JB3_q_a[6]_PORT_A_data_in_reg = DFFE(JB3_q_a[6]_PORT_A_data_in, JB3_q_a[6]_clock_0, , , JB3_q_a[6]_clock_enable_0);
JB3_q_a[6]_PORT_B_data_in = G1_mDATAOUT[6];
JB3_q_a[6]_PORT_B_data_in_reg = DFFE(JB3_q_a[6]_PORT_B_data_in, JB3_q_a[6]_clock_1, , , JB3_q_a[6]_clock_enable_1);
JB3_q_a[6]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[6]_PORT_A_address_reg = DFFE(JB3_q_a[6]_PORT_A_address, JB3_q_a[6]_clock_0, , , JB3_q_a[6]_clock_enable_0);
JB3_q_a[6]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[6]_PORT_B_address_reg = DFFE(JB3_q_a[6]_PORT_B_address, JB3_q_a[6]_clock_1, , , JB3_q_a[6]_clock_enable_1);
JB3_q_a[6]_PORT_A_write_enable = GND;
JB3_q_a[6]_PORT_A_write_enable_reg = DFFE(JB3_q_a[6]_PORT_A_write_enable, JB3_q_a[6]_clock_0, , , JB3_q_a[6]_clock_enable_0);
JB3_q_a[6]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[6]_PORT_B_write_enable_reg = DFFE(JB3_q_a[6]_PORT_B_write_enable, JB3_q_a[6]_clock_1, , , JB3_q_a[6]_clock_enable_1);
JB3_q_a[6]_clock_0 = CCD1_MCLK;
JB3_q_a[6]_clock_1 = MB1__clk0;
JB3_q_a[6]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[6]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[6]_clear_1 = !C1_oRST_0;
JB3_q_a[6]_PORT_A_data_out = MEMORY(JB3_q_a[6]_PORT_A_data_in_reg, JB3_q_a[6]_PORT_B_data_in_reg, JB3_q_a[6]_PORT_A_address_reg, JB3_q_a[6]_PORT_B_address_reg, JB3_q_a[6]_PORT_A_write_enable_reg, JB3_q_a[6]_PORT_B_write_enable_reg, , , JB3_q_a[6]_clock_0, JB3_q_a[6]_clock_1, JB3_q_a[6]_clock_enable_0, JB3_q_a[6]_clock_enable_1, , JB3_q_a[6]_clear_1);
JB3_q_a[6]_PORT_A_data_out_reg = DFFE(JB3_q_a[6]_PORT_A_data_out, JB3_q_a[6]_clock_0, JB3_q_a[6]_clear_1, , JB3_q_a[6]_clock_enable_0);
JB3_q_a[6] = JB3_q_a[6]_PORT_A_data_out_reg[0];


--B1L145 is VGA_Controller:u1|oVGA_G[6]~721
B1L145 = B1L156 & (A1L387 & JB4_q_a[6] # !A1L387 & (JB3_q_a[6]));


--JB4_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[7]_PORT_A_data_in = VCC;
JB4_q_a[7]_PORT_A_data_in_reg = DFFE(JB4_q_a[7]_PORT_A_data_in, JB4_q_a[7]_clock_0, , , JB4_q_a[7]_clock_enable_0);
JB4_q_a[7]_PORT_B_data_in = G1_mDATAOUT[7];
JB4_q_a[7]_PORT_B_data_in_reg = DFFE(JB4_q_a[7]_PORT_B_data_in, JB4_q_a[7]_clock_1, , , JB4_q_a[7]_clock_enable_1);
JB4_q_a[7]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[7]_PORT_A_address_reg = DFFE(JB4_q_a[7]_PORT_A_address, JB4_q_a[7]_clock_0, , , JB4_q_a[7]_clock_enable_0);
JB4_q_a[7]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[7]_PORT_B_address_reg = DFFE(JB4_q_a[7]_PORT_B_address, JB4_q_a[7]_clock_1, , , JB4_q_a[7]_clock_enable_1);
JB4_q_a[7]_PORT_A_write_enable = GND;
JB4_q_a[7]_PORT_A_write_enable_reg = DFFE(JB4_q_a[7]_PORT_A_write_enable, JB4_q_a[7]_clock_0, , , JB4_q_a[7]_clock_enable_0);
JB4_q_a[7]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[7]_PORT_B_write_enable_reg = DFFE(JB4_q_a[7]_PORT_B_write_enable, JB4_q_a[7]_clock_1, , , JB4_q_a[7]_clock_enable_1);
JB4_q_a[7]_clock_0 = CCD1_MCLK;
JB4_q_a[7]_clock_1 = MB1__clk0;
JB4_q_a[7]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[7]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[7]_clear_1 = !C1_oRST_0;
JB4_q_a[7]_PORT_A_data_out = MEMORY(JB4_q_a[7]_PORT_A_data_in_reg, JB4_q_a[7]_PORT_B_data_in_reg, JB4_q_a[7]_PORT_A_address_reg, JB4_q_a[7]_PORT_B_address_reg, JB4_q_a[7]_PORT_A_write_enable_reg, JB4_q_a[7]_PORT_B_write_enable_reg, , , JB4_q_a[7]_clock_0, JB4_q_a[7]_clock_1, JB4_q_a[7]_clock_enable_0, JB4_q_a[7]_clock_enable_1, , JB4_q_a[7]_clear_1);
JB4_q_a[7]_PORT_A_data_out_reg = DFFE(JB4_q_a[7]_PORT_A_data_out, JB4_q_a[7]_clock_0, JB4_q_a[7]_clear_1, , JB4_q_a[7]_clock_enable_0);
JB4_q_a[7] = JB4_q_a[7]_PORT_A_data_out_reg[0];


--JB3_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[7]_PORT_A_data_in = VCC;
JB3_q_a[7]_PORT_A_data_in_reg = DFFE(JB3_q_a[7]_PORT_A_data_in, JB3_q_a[7]_clock_0, , , JB3_q_a[7]_clock_enable_0);
JB3_q_a[7]_PORT_B_data_in = G1_mDATAOUT[7];
JB3_q_a[7]_PORT_B_data_in_reg = DFFE(JB3_q_a[7]_PORT_B_data_in, JB3_q_a[7]_clock_1, , , JB3_q_a[7]_clock_enable_1);
JB3_q_a[7]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[7]_PORT_A_address_reg = DFFE(JB3_q_a[7]_PORT_A_address, JB3_q_a[7]_clock_0, , , JB3_q_a[7]_clock_enable_0);
JB3_q_a[7]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[7]_PORT_B_address_reg = DFFE(JB3_q_a[7]_PORT_B_address, JB3_q_a[7]_clock_1, , , JB3_q_a[7]_clock_enable_1);
JB3_q_a[7]_PORT_A_write_enable = GND;
JB3_q_a[7]_PORT_A_write_enable_reg = DFFE(JB3_q_a[7]_PORT_A_write_enable, JB3_q_a[7]_clock_0, , , JB3_q_a[7]_clock_enable_0);
JB3_q_a[7]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[7]_PORT_B_write_enable_reg = DFFE(JB3_q_a[7]_PORT_B_write_enable, JB3_q_a[7]_clock_1, , , JB3_q_a[7]_clock_enable_1);
JB3_q_a[7]_clock_0 = CCD1_MCLK;
JB3_q_a[7]_clock_1 = MB1__clk0;
JB3_q_a[7]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[7]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[7]_clear_1 = !C1_oRST_0;
JB3_q_a[7]_PORT_A_data_out = MEMORY(JB3_q_a[7]_PORT_A_data_in_reg, JB3_q_a[7]_PORT_B_data_in_reg, JB3_q_a[7]_PORT_A_address_reg, JB3_q_a[7]_PORT_B_address_reg, JB3_q_a[7]_PORT_A_write_enable_reg, JB3_q_a[7]_PORT_B_write_enable_reg, , , JB3_q_a[7]_clock_0, JB3_q_a[7]_clock_1, JB3_q_a[7]_clock_enable_0, JB3_q_a[7]_clock_enable_1, , JB3_q_a[7]_clear_1);
JB3_q_a[7]_PORT_A_data_out_reg = DFFE(JB3_q_a[7]_PORT_A_data_out, JB3_q_a[7]_clock_0, JB3_q_a[7]_clear_1, , JB3_q_a[7]_clock_enable_0);
JB3_q_a[7] = JB3_q_a[7]_PORT_A_data_out_reg[0];


--B1L146 is VGA_Controller:u1|oVGA_G[7]~722
B1L146 = B1L156 & (A1L387 & JB4_q_a[7] # !A1L387 & (JB3_q_a[7]));


--JB4_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[8]_PORT_A_data_in = VCC;
JB4_q_a[8]_PORT_A_data_in_reg = DFFE(JB4_q_a[8]_PORT_A_data_in, JB4_q_a[8]_clock_0, , , JB4_q_a[8]_clock_enable_0);
JB4_q_a[8]_PORT_B_data_in = G1_mDATAOUT[8];
JB4_q_a[8]_PORT_B_data_in_reg = DFFE(JB4_q_a[8]_PORT_B_data_in, JB4_q_a[8]_clock_1, , , JB4_q_a[8]_clock_enable_1);
JB4_q_a[8]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[8]_PORT_A_address_reg = DFFE(JB4_q_a[8]_PORT_A_address, JB4_q_a[8]_clock_0, , , JB4_q_a[8]_clock_enable_0);
JB4_q_a[8]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[8]_PORT_B_address_reg = DFFE(JB4_q_a[8]_PORT_B_address, JB4_q_a[8]_clock_1, , , JB4_q_a[8]_clock_enable_1);
JB4_q_a[8]_PORT_A_write_enable = GND;
JB4_q_a[8]_PORT_A_write_enable_reg = DFFE(JB4_q_a[8]_PORT_A_write_enable, JB4_q_a[8]_clock_0, , , JB4_q_a[8]_clock_enable_0);
JB4_q_a[8]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[8]_PORT_B_write_enable_reg = DFFE(JB4_q_a[8]_PORT_B_write_enable, JB4_q_a[8]_clock_1, , , JB4_q_a[8]_clock_enable_1);
JB4_q_a[8]_clock_0 = CCD1_MCLK;
JB4_q_a[8]_clock_1 = MB1__clk0;
JB4_q_a[8]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[8]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[8]_clear_1 = !C1_oRST_0;
JB4_q_a[8]_PORT_A_data_out = MEMORY(JB4_q_a[8]_PORT_A_data_in_reg, JB4_q_a[8]_PORT_B_data_in_reg, JB4_q_a[8]_PORT_A_address_reg, JB4_q_a[8]_PORT_B_address_reg, JB4_q_a[8]_PORT_A_write_enable_reg, JB4_q_a[8]_PORT_B_write_enable_reg, , , JB4_q_a[8]_clock_0, JB4_q_a[8]_clock_1, JB4_q_a[8]_clock_enable_0, JB4_q_a[8]_clock_enable_1, , JB4_q_a[8]_clear_1);
JB4_q_a[8]_PORT_A_data_out_reg = DFFE(JB4_q_a[8]_PORT_A_data_out, JB4_q_a[8]_clock_0, JB4_q_a[8]_clear_1, , JB4_q_a[8]_clock_enable_0);
JB4_q_a[8] = JB4_q_a[8]_PORT_A_data_out_reg[0];


--JB3_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[8]_PORT_A_data_in = VCC;
JB3_q_a[8]_PORT_A_data_in_reg = DFFE(JB3_q_a[8]_PORT_A_data_in, JB3_q_a[8]_clock_0, , , JB3_q_a[8]_clock_enable_0);
JB3_q_a[8]_PORT_B_data_in = G1_mDATAOUT[8];
JB3_q_a[8]_PORT_B_data_in_reg = DFFE(JB3_q_a[8]_PORT_B_data_in, JB3_q_a[8]_clock_1, , , JB3_q_a[8]_clock_enable_1);
JB3_q_a[8]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[8]_PORT_A_address_reg = DFFE(JB3_q_a[8]_PORT_A_address, JB3_q_a[8]_clock_0, , , JB3_q_a[8]_clock_enable_0);
JB3_q_a[8]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[8]_PORT_B_address_reg = DFFE(JB3_q_a[8]_PORT_B_address, JB3_q_a[8]_clock_1, , , JB3_q_a[8]_clock_enable_1);
JB3_q_a[8]_PORT_A_write_enable = GND;
JB3_q_a[8]_PORT_A_write_enable_reg = DFFE(JB3_q_a[8]_PORT_A_write_enable, JB3_q_a[8]_clock_0, , , JB3_q_a[8]_clock_enable_0);
JB3_q_a[8]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[8]_PORT_B_write_enable_reg = DFFE(JB3_q_a[8]_PORT_B_write_enable, JB3_q_a[8]_clock_1, , , JB3_q_a[8]_clock_enable_1);
JB3_q_a[8]_clock_0 = CCD1_MCLK;
JB3_q_a[8]_clock_1 = MB1__clk0;
JB3_q_a[8]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[8]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[8]_clear_1 = !C1_oRST_0;
JB3_q_a[8]_PORT_A_data_out = MEMORY(JB3_q_a[8]_PORT_A_data_in_reg, JB3_q_a[8]_PORT_B_data_in_reg, JB3_q_a[8]_PORT_A_address_reg, JB3_q_a[8]_PORT_B_address_reg, JB3_q_a[8]_PORT_A_write_enable_reg, JB3_q_a[8]_PORT_B_write_enable_reg, , , JB3_q_a[8]_clock_0, JB3_q_a[8]_clock_1, JB3_q_a[8]_clock_enable_0, JB3_q_a[8]_clock_enable_1, , JB3_q_a[8]_clear_1);
JB3_q_a[8]_PORT_A_data_out_reg = DFFE(JB3_q_a[8]_PORT_A_data_out, JB3_q_a[8]_clock_0, JB3_q_a[8]_clear_1, , JB3_q_a[8]_clock_enable_0);
JB3_q_a[8] = JB3_q_a[8]_PORT_A_data_out_reg[0];


--B1L147 is VGA_Controller:u1|oVGA_G[8]~723
B1L147 = B1L156 & (A1L387 & JB4_q_a[8] # !A1L387 & (JB3_q_a[8]));


--JB4_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[9]_PORT_A_data_in = VCC;
JB4_q_a[9]_PORT_A_data_in_reg = DFFE(JB4_q_a[9]_PORT_A_data_in, JB4_q_a[9]_clock_0, , , JB4_q_a[9]_clock_enable_0);
JB4_q_a[9]_PORT_B_data_in = G1_mDATAOUT[9];
JB4_q_a[9]_PORT_B_data_in_reg = DFFE(JB4_q_a[9]_PORT_B_data_in, JB4_q_a[9]_clock_1, , , JB4_q_a[9]_clock_enable_1);
JB4_q_a[9]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[9]_PORT_A_address_reg = DFFE(JB4_q_a[9]_PORT_A_address, JB4_q_a[9]_clock_0, , , JB4_q_a[9]_clock_enable_0);
JB4_q_a[9]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[9]_PORT_B_address_reg = DFFE(JB4_q_a[9]_PORT_B_address, JB4_q_a[9]_clock_1, , , JB4_q_a[9]_clock_enable_1);
JB4_q_a[9]_PORT_A_write_enable = GND;
JB4_q_a[9]_PORT_A_write_enable_reg = DFFE(JB4_q_a[9]_PORT_A_write_enable, JB4_q_a[9]_clock_0, , , JB4_q_a[9]_clock_enable_0);
JB4_q_a[9]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[9]_PORT_B_write_enable_reg = DFFE(JB4_q_a[9]_PORT_B_write_enable, JB4_q_a[9]_clock_1, , , JB4_q_a[9]_clock_enable_1);
JB4_q_a[9]_clock_0 = CCD1_MCLK;
JB4_q_a[9]_clock_1 = MB1__clk0;
JB4_q_a[9]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[9]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[9]_clear_1 = !C1_oRST_0;
JB4_q_a[9]_PORT_A_data_out = MEMORY(JB4_q_a[9]_PORT_A_data_in_reg, JB4_q_a[9]_PORT_B_data_in_reg, JB4_q_a[9]_PORT_A_address_reg, JB4_q_a[9]_PORT_B_address_reg, JB4_q_a[9]_PORT_A_write_enable_reg, JB4_q_a[9]_PORT_B_write_enable_reg, , , JB4_q_a[9]_clock_0, JB4_q_a[9]_clock_1, JB4_q_a[9]_clock_enable_0, JB4_q_a[9]_clock_enable_1, , JB4_q_a[9]_clear_1);
JB4_q_a[9]_PORT_A_data_out_reg = DFFE(JB4_q_a[9]_PORT_A_data_out, JB4_q_a[9]_clock_0, JB4_q_a[9]_clear_1, , JB4_q_a[9]_clock_enable_0);
JB4_q_a[9] = JB4_q_a[9]_PORT_A_data_out_reg[0];


--JB3_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[9]_PORT_A_data_in = VCC;
JB3_q_a[9]_PORT_A_data_in_reg = DFFE(JB3_q_a[9]_PORT_A_data_in, JB3_q_a[9]_clock_0, , , JB3_q_a[9]_clock_enable_0);
JB3_q_a[9]_PORT_B_data_in = G1_mDATAOUT[9];
JB3_q_a[9]_PORT_B_data_in_reg = DFFE(JB3_q_a[9]_PORT_B_data_in, JB3_q_a[9]_clock_1, , , JB3_q_a[9]_clock_enable_1);
JB3_q_a[9]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[9]_PORT_A_address_reg = DFFE(JB3_q_a[9]_PORT_A_address, JB3_q_a[9]_clock_0, , , JB3_q_a[9]_clock_enable_0);
JB3_q_a[9]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[9]_PORT_B_address_reg = DFFE(JB3_q_a[9]_PORT_B_address, JB3_q_a[9]_clock_1, , , JB3_q_a[9]_clock_enable_1);
JB3_q_a[9]_PORT_A_write_enable = GND;
JB3_q_a[9]_PORT_A_write_enable_reg = DFFE(JB3_q_a[9]_PORT_A_write_enable, JB3_q_a[9]_clock_0, , , JB3_q_a[9]_clock_enable_0);
JB3_q_a[9]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[9]_PORT_B_write_enable_reg = DFFE(JB3_q_a[9]_PORT_B_write_enable, JB3_q_a[9]_clock_1, , , JB3_q_a[9]_clock_enable_1);
JB3_q_a[9]_clock_0 = CCD1_MCLK;
JB3_q_a[9]_clock_1 = MB1__clk0;
JB3_q_a[9]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[9]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[9]_clear_1 = !C1_oRST_0;
JB3_q_a[9]_PORT_A_data_out = MEMORY(JB3_q_a[9]_PORT_A_data_in_reg, JB3_q_a[9]_PORT_B_data_in_reg, JB3_q_a[9]_PORT_A_address_reg, JB3_q_a[9]_PORT_B_address_reg, JB3_q_a[9]_PORT_A_write_enable_reg, JB3_q_a[9]_PORT_B_write_enable_reg, , , JB3_q_a[9]_clock_0, JB3_q_a[9]_clock_1, JB3_q_a[9]_clock_enable_0, JB3_q_a[9]_clock_enable_1, , JB3_q_a[9]_clear_1);
JB3_q_a[9]_PORT_A_data_out_reg = DFFE(JB3_q_a[9]_PORT_A_data_out, JB3_q_a[9]_clock_0, JB3_q_a[9]_clear_1, , JB3_q_a[9]_clock_enable_0);
JB3_q_a[9] = JB3_q_a[9]_PORT_A_data_out_reg[0];


--B1L148 is VGA_Controller:u1|oVGA_G[9]~724
B1L148 = B1L156 & (A1L387 & JB4_q_a[9] # !A1L387 & (JB3_q_a[9]));


--JB4_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[0]_PORT_A_data_in = VCC;
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = G1_mDATAOUT[0];
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = CCD1_MCLK;
JB4_q_a[0]_clock_1 = MB1__clk0;
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !C1_oRST_0;
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0] = JB4_q_a[0]_PORT_A_data_out_reg[0];


--JB3_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[0]_PORT_A_data_in = VCC;
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = G1_mDATAOUT[0];
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = CCD1_MCLK;
JB3_q_a[0]_clock_1 = MB1__clk0;
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !C1_oRST_0;
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0] = JB3_q_a[0]_PORT_A_data_out_reg[0];


--B1L139 is VGA_Controller:u1|oVGA_B[5]~720
B1L139 = B1L156 & (A1L387 & JB4_q_a[0] # !A1L387 & (JB3_q_a[0]));


--JB4_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[1]_PORT_A_data_in = VCC;
JB4_q_a[1]_PORT_A_data_in_reg = DFFE(JB4_q_a[1]_PORT_A_data_in, JB4_q_a[1]_clock_0, , , JB4_q_a[1]_clock_enable_0);
JB4_q_a[1]_PORT_B_data_in = G1_mDATAOUT[1];
JB4_q_a[1]_PORT_B_data_in_reg = DFFE(JB4_q_a[1]_PORT_B_data_in, JB4_q_a[1]_clock_1, , , JB4_q_a[1]_clock_enable_1);
JB4_q_a[1]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[1]_PORT_A_address_reg = DFFE(JB4_q_a[1]_PORT_A_address, JB4_q_a[1]_clock_0, , , JB4_q_a[1]_clock_enable_0);
JB4_q_a[1]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[1]_PORT_B_address_reg = DFFE(JB4_q_a[1]_PORT_B_address, JB4_q_a[1]_clock_1, , , JB4_q_a[1]_clock_enable_1);
JB4_q_a[1]_PORT_A_write_enable = GND;
JB4_q_a[1]_PORT_A_write_enable_reg = DFFE(JB4_q_a[1]_PORT_A_write_enable, JB4_q_a[1]_clock_0, , , JB4_q_a[1]_clock_enable_0);
JB4_q_a[1]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[1]_PORT_B_write_enable_reg = DFFE(JB4_q_a[1]_PORT_B_write_enable, JB4_q_a[1]_clock_1, , , JB4_q_a[1]_clock_enable_1);
JB4_q_a[1]_clock_0 = CCD1_MCLK;
JB4_q_a[1]_clock_1 = MB1__clk0;
JB4_q_a[1]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[1]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[1]_clear_1 = !C1_oRST_0;
JB4_q_a[1]_PORT_A_data_out = MEMORY(JB4_q_a[1]_PORT_A_data_in_reg, JB4_q_a[1]_PORT_B_data_in_reg, JB4_q_a[1]_PORT_A_address_reg, JB4_q_a[1]_PORT_B_address_reg, JB4_q_a[1]_PORT_A_write_enable_reg, JB4_q_a[1]_PORT_B_write_enable_reg, , , JB4_q_a[1]_clock_0, JB4_q_a[1]_clock_1, JB4_q_a[1]_clock_enable_0, JB4_q_a[1]_clock_enable_1, , JB4_q_a[1]_clear_1);
JB4_q_a[1]_PORT_A_data_out_reg = DFFE(JB4_q_a[1]_PORT_A_data_out, JB4_q_a[1]_clock_0, JB4_q_a[1]_clear_1, , JB4_q_a[1]_clock_enable_0);
JB4_q_a[1] = JB4_q_a[1]_PORT_A_data_out_reg[0];


--JB3_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[1]_PORT_A_data_in = VCC;
JB3_q_a[1]_PORT_A_data_in_reg = DFFE(JB3_q_a[1]_PORT_A_data_in, JB3_q_a[1]_clock_0, , , JB3_q_a[1]_clock_enable_0);
JB3_q_a[1]_PORT_B_data_in = G1_mDATAOUT[1];
JB3_q_a[1]_PORT_B_data_in_reg = DFFE(JB3_q_a[1]_PORT_B_data_in, JB3_q_a[1]_clock_1, , , JB3_q_a[1]_clock_enable_1);
JB3_q_a[1]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[1]_PORT_A_address_reg = DFFE(JB3_q_a[1]_PORT_A_address, JB3_q_a[1]_clock_0, , , JB3_q_a[1]_clock_enable_0);
JB3_q_a[1]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[1]_PORT_B_address_reg = DFFE(JB3_q_a[1]_PORT_B_address, JB3_q_a[1]_clock_1, , , JB3_q_a[1]_clock_enable_1);
JB3_q_a[1]_PORT_A_write_enable = GND;
JB3_q_a[1]_PORT_A_write_enable_reg = DFFE(JB3_q_a[1]_PORT_A_write_enable, JB3_q_a[1]_clock_0, , , JB3_q_a[1]_clock_enable_0);
JB3_q_a[1]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[1]_PORT_B_write_enable_reg = DFFE(JB3_q_a[1]_PORT_B_write_enable, JB3_q_a[1]_clock_1, , , JB3_q_a[1]_clock_enable_1);
JB3_q_a[1]_clock_0 = CCD1_MCLK;
JB3_q_a[1]_clock_1 = MB1__clk0;
JB3_q_a[1]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[1]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[1]_clear_1 = !C1_oRST_0;
JB3_q_a[1]_PORT_A_data_out = MEMORY(JB3_q_a[1]_PORT_A_data_in_reg, JB3_q_a[1]_PORT_B_data_in_reg, JB3_q_a[1]_PORT_A_address_reg, JB3_q_a[1]_PORT_B_address_reg, JB3_q_a[1]_PORT_A_write_enable_reg, JB3_q_a[1]_PORT_B_write_enable_reg, , , JB3_q_a[1]_clock_0, JB3_q_a[1]_clock_1, JB3_q_a[1]_clock_enable_0, JB3_q_a[1]_clock_enable_1, , JB3_q_a[1]_clear_1);
JB3_q_a[1]_PORT_A_data_out_reg = DFFE(JB3_q_a[1]_PORT_A_data_out, JB3_q_a[1]_clock_0, JB3_q_a[1]_clear_1, , JB3_q_a[1]_clock_enable_0);
JB3_q_a[1] = JB3_q_a[1]_PORT_A_data_out_reg[0];


--B1L140 is VGA_Controller:u1|oVGA_B[6]~721
B1L140 = B1L156 & (A1L387 & JB4_q_a[1] # !A1L387 & (JB3_q_a[1]));


--JB4_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[2]_PORT_A_data_in = VCC;
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = G1_mDATAOUT[2];
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = CCD1_MCLK;
JB4_q_a[2]_clock_1 = MB1__clk0;
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !C1_oRST_0;
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2] = JB4_q_a[2]_PORT_A_data_out_reg[0];


--JB3_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[2]_PORT_A_data_in = VCC;
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = G1_mDATAOUT[2];
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = CCD1_MCLK;
JB3_q_a[2]_clock_1 = MB1__clk0;
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !C1_oRST_0;
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2] = JB3_q_a[2]_PORT_A_data_out_reg[0];


--B1L141 is VGA_Controller:u1|oVGA_B[7]~722
B1L141 = B1L156 & (A1L387 & JB4_q_a[2] # !A1L387 & (JB3_q_a[2]));


--JB4_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[3]_PORT_A_data_in = VCC;
JB4_q_a[3]_PORT_A_data_in_reg = DFFE(JB4_q_a[3]_PORT_A_data_in, JB4_q_a[3]_clock_0, , , JB4_q_a[3]_clock_enable_0);
JB4_q_a[3]_PORT_B_data_in = G1_mDATAOUT[3];
JB4_q_a[3]_PORT_B_data_in_reg = DFFE(JB4_q_a[3]_PORT_B_data_in, JB4_q_a[3]_clock_1, , , JB4_q_a[3]_clock_enable_1);
JB4_q_a[3]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[3]_PORT_A_address_reg = DFFE(JB4_q_a[3]_PORT_A_address, JB4_q_a[3]_clock_0, , , JB4_q_a[3]_clock_enable_0);
JB4_q_a[3]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[3]_PORT_B_address_reg = DFFE(JB4_q_a[3]_PORT_B_address, JB4_q_a[3]_clock_1, , , JB4_q_a[3]_clock_enable_1);
JB4_q_a[3]_PORT_A_write_enable = GND;
JB4_q_a[3]_PORT_A_write_enable_reg = DFFE(JB4_q_a[3]_PORT_A_write_enable, JB4_q_a[3]_clock_0, , , JB4_q_a[3]_clock_enable_0);
JB4_q_a[3]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[3]_PORT_B_write_enable_reg = DFFE(JB4_q_a[3]_PORT_B_write_enable, JB4_q_a[3]_clock_1, , , JB4_q_a[3]_clock_enable_1);
JB4_q_a[3]_clock_0 = CCD1_MCLK;
JB4_q_a[3]_clock_1 = MB1__clk0;
JB4_q_a[3]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[3]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[3]_clear_1 = !C1_oRST_0;
JB4_q_a[3]_PORT_A_data_out = MEMORY(JB4_q_a[3]_PORT_A_data_in_reg, JB4_q_a[3]_PORT_B_data_in_reg, JB4_q_a[3]_PORT_A_address_reg, JB4_q_a[3]_PORT_B_address_reg, JB4_q_a[3]_PORT_A_write_enable_reg, JB4_q_a[3]_PORT_B_write_enable_reg, , , JB4_q_a[3]_clock_0, JB4_q_a[3]_clock_1, JB4_q_a[3]_clock_enable_0, JB4_q_a[3]_clock_enable_1, , JB4_q_a[3]_clear_1);
JB4_q_a[3]_PORT_A_data_out_reg = DFFE(JB4_q_a[3]_PORT_A_data_out, JB4_q_a[3]_clock_0, JB4_q_a[3]_clear_1, , JB4_q_a[3]_clock_enable_0);
JB4_q_a[3] = JB4_q_a[3]_PORT_A_data_out_reg[0];


--JB3_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[3]_PORT_A_data_in = VCC;
JB3_q_a[3]_PORT_A_data_in_reg = DFFE(JB3_q_a[3]_PORT_A_data_in, JB3_q_a[3]_clock_0, , , JB3_q_a[3]_clock_enable_0);
JB3_q_a[3]_PORT_B_data_in = G1_mDATAOUT[3];
JB3_q_a[3]_PORT_B_data_in_reg = DFFE(JB3_q_a[3]_PORT_B_data_in, JB3_q_a[3]_clock_1, , , JB3_q_a[3]_clock_enable_1);
JB3_q_a[3]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[3]_PORT_A_address_reg = DFFE(JB3_q_a[3]_PORT_A_address, JB3_q_a[3]_clock_0, , , JB3_q_a[3]_clock_enable_0);
JB3_q_a[3]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[3]_PORT_B_address_reg = DFFE(JB3_q_a[3]_PORT_B_address, JB3_q_a[3]_clock_1, , , JB3_q_a[3]_clock_enable_1);
JB3_q_a[3]_PORT_A_write_enable = GND;
JB3_q_a[3]_PORT_A_write_enable_reg = DFFE(JB3_q_a[3]_PORT_A_write_enable, JB3_q_a[3]_clock_0, , , JB3_q_a[3]_clock_enable_0);
JB3_q_a[3]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[3]_PORT_B_write_enable_reg = DFFE(JB3_q_a[3]_PORT_B_write_enable, JB3_q_a[3]_clock_1, , , JB3_q_a[3]_clock_enable_1);
JB3_q_a[3]_clock_0 = CCD1_MCLK;
JB3_q_a[3]_clock_1 = MB1__clk0;
JB3_q_a[3]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[3]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[3]_clear_1 = !C1_oRST_0;
JB3_q_a[3]_PORT_A_data_out = MEMORY(JB3_q_a[3]_PORT_A_data_in_reg, JB3_q_a[3]_PORT_B_data_in_reg, JB3_q_a[3]_PORT_A_address_reg, JB3_q_a[3]_PORT_B_address_reg, JB3_q_a[3]_PORT_A_write_enable_reg, JB3_q_a[3]_PORT_B_write_enable_reg, , , JB3_q_a[3]_clock_0, JB3_q_a[3]_clock_1, JB3_q_a[3]_clock_enable_0, JB3_q_a[3]_clock_enable_1, , JB3_q_a[3]_clear_1);
JB3_q_a[3]_PORT_A_data_out_reg = DFFE(JB3_q_a[3]_PORT_A_data_out, JB3_q_a[3]_clock_0, JB3_q_a[3]_clear_1, , JB3_q_a[3]_clock_enable_0);
JB3_q_a[3] = JB3_q_a[3]_PORT_A_data_out_reg[0];


--B1L142 is VGA_Controller:u1|oVGA_B[8]~723
B1L142 = B1L156 & (A1L387 & JB4_q_a[3] # !A1L387 & (JB3_q_a[3]));


--JB4_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[4]_PORT_A_data_in = VCC;
JB4_q_a[4]_PORT_A_data_in_reg = DFFE(JB4_q_a[4]_PORT_A_data_in, JB4_q_a[4]_clock_0, , , JB4_q_a[4]_clock_enable_0);
JB4_q_a[4]_PORT_B_data_in = G1_mDATAOUT[4];
JB4_q_a[4]_PORT_B_data_in_reg = DFFE(JB4_q_a[4]_PORT_B_data_in, JB4_q_a[4]_clock_1, , , JB4_q_a[4]_clock_enable_1);
JB4_q_a[4]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[4]_PORT_A_address_reg = DFFE(JB4_q_a[4]_PORT_A_address, JB4_q_a[4]_clock_0, , , JB4_q_a[4]_clock_enable_0);
JB4_q_a[4]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[4]_PORT_B_address_reg = DFFE(JB4_q_a[4]_PORT_B_address, JB4_q_a[4]_clock_1, , , JB4_q_a[4]_clock_enable_1);
JB4_q_a[4]_PORT_A_write_enable = GND;
JB4_q_a[4]_PORT_A_write_enable_reg = DFFE(JB4_q_a[4]_PORT_A_write_enable, JB4_q_a[4]_clock_0, , , JB4_q_a[4]_clock_enable_0);
JB4_q_a[4]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[4]_PORT_B_write_enable_reg = DFFE(JB4_q_a[4]_PORT_B_write_enable, JB4_q_a[4]_clock_1, , , JB4_q_a[4]_clock_enable_1);
JB4_q_a[4]_clock_0 = CCD1_MCLK;
JB4_q_a[4]_clock_1 = MB1__clk0;
JB4_q_a[4]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[4]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[4]_clear_1 = !C1_oRST_0;
JB4_q_a[4]_PORT_A_data_out = MEMORY(JB4_q_a[4]_PORT_A_data_in_reg, JB4_q_a[4]_PORT_B_data_in_reg, JB4_q_a[4]_PORT_A_address_reg, JB4_q_a[4]_PORT_B_address_reg, JB4_q_a[4]_PORT_A_write_enable_reg, JB4_q_a[4]_PORT_B_write_enable_reg, , , JB4_q_a[4]_clock_0, JB4_q_a[4]_clock_1, JB4_q_a[4]_clock_enable_0, JB4_q_a[4]_clock_enable_1, , JB4_q_a[4]_clear_1);
JB4_q_a[4]_PORT_A_data_out_reg = DFFE(JB4_q_a[4]_PORT_A_data_out, JB4_q_a[4]_clock_0, JB4_q_a[4]_clear_1, , JB4_q_a[4]_clock_enable_0);
JB4_q_a[4] = JB4_q_a[4]_PORT_A_data_out_reg[0];


--JB3_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[4]_PORT_A_data_in = VCC;
JB3_q_a[4]_PORT_A_data_in_reg = DFFE(JB3_q_a[4]_PORT_A_data_in, JB3_q_a[4]_clock_0, , , JB3_q_a[4]_clock_enable_0);
JB3_q_a[4]_PORT_B_data_in = G1_mDATAOUT[4];
JB3_q_a[4]_PORT_B_data_in_reg = DFFE(JB3_q_a[4]_PORT_B_data_in, JB3_q_a[4]_clock_1, , , JB3_q_a[4]_clock_enable_1);
JB3_q_a[4]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[4]_PORT_A_address_reg = DFFE(JB3_q_a[4]_PORT_A_address, JB3_q_a[4]_clock_0, , , JB3_q_a[4]_clock_enable_0);
JB3_q_a[4]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[4]_PORT_B_address_reg = DFFE(JB3_q_a[4]_PORT_B_address, JB3_q_a[4]_clock_1, , , JB3_q_a[4]_clock_enable_1);
JB3_q_a[4]_PORT_A_write_enable = GND;
JB3_q_a[4]_PORT_A_write_enable_reg = DFFE(JB3_q_a[4]_PORT_A_write_enable, JB3_q_a[4]_clock_0, , , JB3_q_a[4]_clock_enable_0);
JB3_q_a[4]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[4]_PORT_B_write_enable_reg = DFFE(JB3_q_a[4]_PORT_B_write_enable, JB3_q_a[4]_clock_1, , , JB3_q_a[4]_clock_enable_1);
JB3_q_a[4]_clock_0 = CCD1_MCLK;
JB3_q_a[4]_clock_1 = MB1__clk0;
JB3_q_a[4]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[4]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[4]_clear_1 = !C1_oRST_0;
JB3_q_a[4]_PORT_A_data_out = MEMORY(JB3_q_a[4]_PORT_A_data_in_reg, JB3_q_a[4]_PORT_B_data_in_reg, JB3_q_a[4]_PORT_A_address_reg, JB3_q_a[4]_PORT_B_address_reg, JB3_q_a[4]_PORT_A_write_enable_reg, JB3_q_a[4]_PORT_B_write_enable_reg, , , JB3_q_a[4]_clock_0, JB3_q_a[4]_clock_1, JB3_q_a[4]_clock_enable_0, JB3_q_a[4]_clock_enable_1, , JB3_q_a[4]_clear_1);
JB3_q_a[4]_PORT_A_data_out_reg = DFFE(JB3_q_a[4]_PORT_A_data_out, JB3_q_a[4]_clock_0, JB3_q_a[4]_clear_1, , JB3_q_a[4]_clock_enable_0);
JB3_q_a[4] = JB3_q_a[4]_PORT_A_data_out_reg[0];


--B1L143 is VGA_Controller:u1|oVGA_B[9]~724
B1L143 = B1L156 & (A1L387 & JB4_q_a[4] # !A1L387 & (JB3_q_a[4]));


--D1L3 is CCD_Capture:u3|Frame_Cont[0]~1192
D1L3 = D1_Frame_Cont[0] $ VCC;

--D1L4 is CCD_Capture:u3|Frame_Cont[0]~1193
D1L4 = CARRY(D1_Frame_Cont[0]);


--C1_oRST_1 is Reset_Delay:u2|oRST_1
C1_oRST_1 = DFFEAS(C1L79, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1_mSTART is CCD_Capture:u3|mSTART
D1_mSTART = DFFEAS(KEY[2], CCD1_PIXCLK, C1_oRST_1,  , D1L183,  ,  ,  ,  );


--rCCD1_FVAL is rCCD1_FVAL
rCCD1_FVAL = DFFEAS(A1L194, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--D1_Pre_FVAL is CCD_Capture:u3|Pre_FVAL
D1_Pre_FVAL = DFFEAS(rCCD1_FVAL, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1L167 is CCD_Capture:u3|always2~28
D1L167 = D1_mSTART & rCCD1_FVAL & !D1_Pre_FVAL;


--D1L6 is CCD_Capture:u3|Frame_Cont[1]~1194
D1L6 = D1_Frame_Cont[1] & !D1L4 # !D1_Frame_Cont[1] & (D1L4 # GND);

--D1L7 is CCD_Capture:u3|Frame_Cont[1]~1195
D1L7 = CARRY(!D1L4 # !D1_Frame_Cont[1]);


--D1L9 is CCD_Capture:u3|Frame_Cont[2]~1196
D1L9 = D1_Frame_Cont[2] & (D1L7 $ GND) # !D1_Frame_Cont[2] & !D1L7 & VCC;

--D1L10 is CCD_Capture:u3|Frame_Cont[2]~1197
D1L10 = CARRY(D1_Frame_Cont[2] & !D1L7);


--D1L12 is CCD_Capture:u3|Frame_Cont[3]~1198
D1L12 = D1_Frame_Cont[3] & !D1L10 # !D1_Frame_Cont[3] & (D1L10 # GND);

--D1L13 is CCD_Capture:u3|Frame_Cont[3]~1199
D1L13 = CARRY(!D1L10 # !D1_Frame_Cont[3]);


--D1L15 is CCD_Capture:u3|Frame_Cont[4]~1200
D1L15 = D1_Frame_Cont[4] & (D1L13 $ GND) # !D1_Frame_Cont[4] & !D1L13 & VCC;

--D1L16 is CCD_Capture:u3|Frame_Cont[4]~1201
D1L16 = CARRY(D1_Frame_Cont[4] & !D1L13);


--D1L18 is CCD_Capture:u3|Frame_Cont[5]~1202
D1L18 = D1_Frame_Cont[5] & !D1L16 # !D1_Frame_Cont[5] & (D1L16 # GND);

--D1L19 is CCD_Capture:u3|Frame_Cont[5]~1203
D1L19 = CARRY(!D1L16 # !D1_Frame_Cont[5]);


--D1L21 is CCD_Capture:u3|Frame_Cont[6]~1204
D1L21 = D1_Frame_Cont[6] & (D1L19 $ GND) # !D1_Frame_Cont[6] & !D1L19 & VCC;

--D1L22 is CCD_Capture:u3|Frame_Cont[6]~1205
D1L22 = CARRY(D1_Frame_Cont[6] & !D1L19);


--D1L24 is CCD_Capture:u3|Frame_Cont[7]~1206
D1L24 = D1_Frame_Cont[7] & !D1L22 # !D1_Frame_Cont[7] & (D1L22 # GND);

--D1L25 is CCD_Capture:u3|Frame_Cont[7]~1207
D1L25 = CARRY(!D1L22 # !D1_Frame_Cont[7]);


--D1L27 is CCD_Capture:u3|Frame_Cont[8]~1208
D1L27 = D1_Frame_Cont[8] & (D1L25 $ GND) # !D1_Frame_Cont[8] & !D1L25 & VCC;

--D1L28 is CCD_Capture:u3|Frame_Cont[8]~1209
D1L28 = CARRY(D1_Frame_Cont[8] & !D1L25);


--D1L30 is CCD_Capture:u3|Frame_Cont[9]~1210
D1L30 = D1_Frame_Cont[9] & !D1L28 # !D1_Frame_Cont[9] & (D1L28 # GND);

--D1L31 is CCD_Capture:u3|Frame_Cont[9]~1211
D1L31 = CARRY(!D1L28 # !D1_Frame_Cont[9]);


--D1L33 is CCD_Capture:u3|Frame_Cont[10]~1212
D1L33 = D1_Frame_Cont[10] & (D1L31 $ GND) # !D1_Frame_Cont[10] & !D1L31 & VCC;

--D1L34 is CCD_Capture:u3|Frame_Cont[10]~1213
D1L34 = CARRY(D1_Frame_Cont[10] & !D1L31);


--D1L36 is CCD_Capture:u3|Frame_Cont[11]~1214
D1L36 = D1_Frame_Cont[11] & !D1L34 # !D1_Frame_Cont[11] & (D1L34 # GND);

--D1L37 is CCD_Capture:u3|Frame_Cont[11]~1215
D1L37 = CARRY(!D1L34 # !D1_Frame_Cont[11]);


--D1L39 is CCD_Capture:u3|Frame_Cont[12]~1216
D1L39 = D1_Frame_Cont[12] & (D1L37 $ GND) # !D1_Frame_Cont[12] & !D1L37 & VCC;

--D1L40 is CCD_Capture:u3|Frame_Cont[12]~1217
D1L40 = CARRY(D1_Frame_Cont[12] & !D1L37);


--D1L42 is CCD_Capture:u3|Frame_Cont[13]~1218
D1L42 = D1_Frame_Cont[13] & !D1L40 # !D1_Frame_Cont[13] & (D1L40 # GND);

--D1L43 is CCD_Capture:u3|Frame_Cont[13]~1219
D1L43 = CARRY(!D1L40 # !D1_Frame_Cont[13]);


--D1L45 is CCD_Capture:u3|Frame_Cont[14]~1220
D1L45 = D1_Frame_Cont[14] & (D1L43 $ GND) # !D1_Frame_Cont[14] & !D1L43 & VCC;

--D1L46 is CCD_Capture:u3|Frame_Cont[14]~1221
D1L46 = CARRY(D1_Frame_Cont[14] & !D1L43);


--D1L48 is CCD_Capture:u3|Frame_Cont[15]~1222
D1L48 = D1_Frame_Cont[15] & !D1L46 # !D1_Frame_Cont[15] & (D1L46 # GND);

--D1L49 is CCD_Capture:u3|Frame_Cont[15]~1223
D1L49 = CARRY(!D1L46 # !D1_Frame_Cont[15]);


--D1L51 is CCD_Capture:u3|Frame_Cont[16]~1224
D1L51 = D1_Frame_Cont[16] & (D1L49 $ GND) # !D1_Frame_Cont[16] & !D1L49 & VCC;

--D1L52 is CCD_Capture:u3|Frame_Cont[16]~1225
D1L52 = CARRY(D1_Frame_Cont[16] & !D1L49);


--D1L54 is CCD_Capture:u3|Frame_Cont[17]~1226
D1L54 = D1_Frame_Cont[17] & !D1L52 # !D1_Frame_Cont[17] & (D1L52 # GND);

--D1L55 is CCD_Capture:u3|Frame_Cont[17]~1227
D1L55 = CARRY(!D1L52 # !D1_Frame_Cont[17]);


--D1L57 is CCD_Capture:u3|Frame_Cont[18]~1228
D1L57 = D1_Frame_Cont[18] & (D1L55 $ GND) # !D1_Frame_Cont[18] & !D1L55 & VCC;

--D1L58 is CCD_Capture:u3|Frame_Cont[18]~1229
D1L58 = CARRY(D1_Frame_Cont[18] & !D1L55);


--D1L60 is CCD_Capture:u3|Frame_Cont[19]~1230
D1L60 = D1_Frame_Cont[19] & !D1L58 # !D1_Frame_Cont[19] & (D1L58 # GND);

--D1L61 is CCD_Capture:u3|Frame_Cont[19]~1231
D1L61 = CARRY(!D1L58 # !D1_Frame_Cont[19]);


--D1L63 is CCD_Capture:u3|Frame_Cont[20]~1232
D1L63 = D1_Frame_Cont[20] & (D1L61 $ GND) # !D1_Frame_Cont[20] & !D1L61 & VCC;

--D1L64 is CCD_Capture:u3|Frame_Cont[20]~1233
D1L64 = CARRY(D1_Frame_Cont[20] & !D1L61);


--D1L66 is CCD_Capture:u3|Frame_Cont[21]~1234
D1L66 = D1_Frame_Cont[21] & !D1L64 # !D1_Frame_Cont[21] & (D1L64 # GND);

--D1L67 is CCD_Capture:u3|Frame_Cont[21]~1235
D1L67 = CARRY(!D1L64 # !D1_Frame_Cont[21]);


--D1L69 is CCD_Capture:u3|Frame_Cont[22]~1236
D1L69 = D1_Frame_Cont[22] & (D1L67 $ GND) # !D1_Frame_Cont[22] & !D1L67 & VCC;

--D1L70 is CCD_Capture:u3|Frame_Cont[22]~1237
D1L70 = CARRY(D1_Frame_Cont[22] & !D1L67);


--D1L72 is CCD_Capture:u3|Frame_Cont[23]~1238
D1L72 = D1_Frame_Cont[23] & !D1L70 # !D1_Frame_Cont[23] & (D1L70 # GND);

--D1L73 is CCD_Capture:u3|Frame_Cont[23]~1239
D1L73 = CARRY(!D1L70 # !D1_Frame_Cont[23]);


--D1L75 is CCD_Capture:u3|Frame_Cont[24]~1240
D1L75 = D1_Frame_Cont[24] & (D1L73 $ GND) # !D1_Frame_Cont[24] & !D1L73 & VCC;

--D1L76 is CCD_Capture:u3|Frame_Cont[24]~1241
D1L76 = CARRY(D1_Frame_Cont[24] & !D1L73);


--D1L78 is CCD_Capture:u3|Frame_Cont[25]~1242
D1L78 = D1_Frame_Cont[25] & !D1L76 # !D1_Frame_Cont[25] & (D1L76 # GND);

--D1L79 is CCD_Capture:u3|Frame_Cont[25]~1243
D1L79 = CARRY(!D1L76 # !D1_Frame_Cont[25]);


--D1L81 is CCD_Capture:u3|Frame_Cont[26]~1244
D1L81 = D1_Frame_Cont[26] & (D1L79 $ GND) # !D1_Frame_Cont[26] & !D1L79 & VCC;

--D1L82 is CCD_Capture:u3|Frame_Cont[26]~1245
D1L82 = CARRY(D1_Frame_Cont[26] & !D1L79);


--D1L84 is CCD_Capture:u3|Frame_Cont[27]~1246
D1L84 = D1_Frame_Cont[27] & !D1L82 # !D1_Frame_Cont[27] & (D1L82 # GND);

--D1L85 is CCD_Capture:u3|Frame_Cont[27]~1247
D1L85 = CARRY(!D1L82 # !D1_Frame_Cont[27]);


--D1L87 is CCD_Capture:u3|Frame_Cont[28]~1248
D1L87 = D1_Frame_Cont[28] & (D1L85 $ GND) # !D1_Frame_Cont[28] & !D1L85 & VCC;

--D1L88 is CCD_Capture:u3|Frame_Cont[28]~1249
D1L88 = CARRY(D1_Frame_Cont[28] & !D1L85);


--D1L90 is CCD_Capture:u3|Frame_Cont[29]~1250
D1L90 = D1_Frame_Cont[29] & !D1L88 # !D1_Frame_Cont[29] & (D1L88 # GND);

--D1L91 is CCD_Capture:u3|Frame_Cont[29]~1251
D1L91 = CARRY(!D1L88 # !D1_Frame_Cont[29]);


--D1L93 is CCD_Capture:u3|Frame_Cont[30]~1252
D1L93 = D1_Frame_Cont[30] & (D1L91 $ GND) # !D1_Frame_Cont[30] & !D1L91 & VCC;

--D1L94 is CCD_Capture:u3|Frame_Cont[30]~1253
D1L94 = CARRY(D1_Frame_Cont[30] & !D1L91);


--D1L96 is CCD_Capture:u3|Frame_Cont[31]~1254
D1L96 = D1_Frame_Cont[31] $ D1L94;


--D1_X_Cont[8] is CCD_Capture:u3|X_Cont[8]
D1_X_Cont[8] = DFFEAS(D1L129, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[9] is CCD_Capture:u3|X_Cont[9]
D1_X_Cont[9] = DFFEAS(D1L132, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1L98 is CCD_Capture:u3|LessThan~137
D1L98 = !D1_X_Cont[8] & !D1_X_Cont[9];


--D1_X_Cont[0] is CCD_Capture:u3|X_Cont[0]
D1_X_Cont[0] = DFFEAS(D1L105, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[1] is CCD_Capture:u3|X_Cont[1]
D1_X_Cont[1] = DFFEAS(D1L108, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[2] is CCD_Capture:u3|X_Cont[2]
D1_X_Cont[2] = DFFEAS(D1L111, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[3] is CCD_Capture:u3|X_Cont[3]
D1_X_Cont[3] = DFFEAS(D1L114, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1L99 is CCD_Capture:u3|LessThan~138
D1L99 = !D1_X_Cont[3] # !D1_X_Cont[2] # !D1_X_Cont[1] # !D1_X_Cont[0];


--D1_X_Cont[4] is CCD_Capture:u3|X_Cont[4]
D1_X_Cont[4] = DFFEAS(D1L117, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[5] is CCD_Capture:u3|X_Cont[5]
D1_X_Cont[5] = DFFEAS(D1L120, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[6] is CCD_Capture:u3|X_Cont[6]
D1_X_Cont[6] = DFFEAS(D1L123, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[7] is CCD_Capture:u3|X_Cont[7]
D1_X_Cont[7] = DFFEAS(D1L126, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1L100 is CCD_Capture:u3|LessThan~139
D1L100 = !D1_X_Cont[7] # !D1_X_Cont[6] # !D1_X_Cont[5] # !D1_X_Cont[4];


--D1_X_Cont[10] is CCD_Capture:u3|X_Cont[10]
D1_X_Cont[10] = DFFEAS(D1L136, CCD1_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L135,  );


--D1L101 is CCD_Capture:u3|LessThan~140
D1L101 = D1L98 & (D1L99 # D1L100) # !D1_X_Cont[10];


--D1L140 is CCD_Capture:u3|Y_Cont[0]~822
D1L140 = D1L101 & D1_Y_Cont[0] & VCC # !D1L101 & (D1_Y_Cont[0] $ VCC);

--D1L141 is CCD_Capture:u3|Y_Cont[0]~823
D1L141 = CARRY(!D1L101 & D1_Y_Cont[0]);


--D1_mCCD_FVAL is CCD_Capture:u3|mCCD_FVAL
D1_mCCD_FVAL = DFFEAS(D1L180, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_LVAL is CCD_Capture:u3|mCCD_LVAL
D1_mCCD_LVAL = DFFEAS(rCCD1_LVAL, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1L142 is CCD_Capture:u3|Y_Cont[0]~824
D1L142 = D1_mCCD_LVAL # !D1_mCCD_FVAL;


--D1L144 is CCD_Capture:u3|Y_Cont[1]~825
D1L144 = D1_Y_Cont[1] & !D1L141 # !D1_Y_Cont[1] & (D1L141 # GND);

--D1L145 is CCD_Capture:u3|Y_Cont[1]~826
D1L145 = CARRY(!D1L141 # !D1_Y_Cont[1]);


--D1L147 is CCD_Capture:u3|Y_Cont[2]~827
D1L147 = D1_Y_Cont[2] & (D1L145 $ GND) # !D1_Y_Cont[2] & !D1L145 & VCC;

--D1L148 is CCD_Capture:u3|Y_Cont[2]~828
D1L148 = CARRY(D1_Y_Cont[2] & !D1L145);


--D1L150 is CCD_Capture:u3|Y_Cont[3]~829
D1L150 = D1_Y_Cont[3] & !D1L148 # !D1_Y_Cont[3] & (D1L148 # GND);

--D1L151 is CCD_Capture:u3|Y_Cont[3]~830
D1L151 = CARRY(!D1L148 # !D1_Y_Cont[3]);


--D1L153 is CCD_Capture:u3|Y_Cont[4]~831
D1L153 = D1_Y_Cont[4] & (D1L151 $ GND) # !D1_Y_Cont[4] & !D1L151 & VCC;

--D1L154 is CCD_Capture:u3|Y_Cont[4]~832
D1L154 = CARRY(D1_Y_Cont[4] & !D1L151);


--D1L156 is CCD_Capture:u3|Y_Cont[5]~833
D1L156 = D1_Y_Cont[5] & !D1L154 # !D1_Y_Cont[5] & (D1L154 # GND);

--D1L157 is CCD_Capture:u3|Y_Cont[5]~834
D1L157 = CARRY(!D1L154 # !D1_Y_Cont[5]);


--D1L159 is CCD_Capture:u3|Y_Cont[6]~835
D1L159 = D1_Y_Cont[6] & (D1L157 $ GND) # !D1_Y_Cont[6] & !D1L157 & VCC;

--D1L160 is CCD_Capture:u3|Y_Cont[6]~836
D1L160 = CARRY(D1_Y_Cont[6] & !D1L157);


--D1L162 is CCD_Capture:u3|Y_Cont[7]~837
D1L162 = D1_Y_Cont[7] & !D1L160 # !D1_Y_Cont[7] & (D1L160 # GND);

--D1L163 is CCD_Capture:u3|Y_Cont[7]~838
D1L163 = CARRY(!D1L160 # !D1_Y_Cont[7]);


--D1L165 is CCD_Capture:u3|Y_Cont[8]~839
D1L165 = D1_Y_Cont[8] $ !D1L163;


--T1_SA[0] is Sdram_Control_4Port:u6|command:command1|SA[0]
T1_SA[0] = DFFEAS(T1L33, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[2] is Sdram_Control_4Port:u6|ST[2]
G1_ST[2] = DFFEAS(G1L98, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[0] is Sdram_Control_4Port:u6|ST[0]
G1_ST[0] = DFFEAS(G1L91, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[9] is Sdram_Control_4Port:u6|ST[9]
G1_ST[9] = DFFEAS(G1L112, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[7] is Sdram_Control_4Port:u6|ST[7]
G1_ST[7] = DFFEAS(G1L108, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[6] is Sdram_Control_4Port:u6|ST[6]
G1_ST[6] = DFFEAS(G1L106, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[5] is Sdram_Control_4Port:u6|ST[5]
G1_ST[5] = DFFEAS(G1L104, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L15 is Sdram_Control_4Port:u6|Equal~1115
G1L15 = !G1_ST[9] & !G1_ST[7] & !G1_ST[6] & !G1_ST[5];


--G1_ST[4] is Sdram_Control_4Port:u6|ST[4]
G1_ST[4] = DFFEAS(G1L102, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[3] is Sdram_Control_4Port:u6|ST[3]
G1_ST[3] = DFFEAS(G1L100, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L16 is Sdram_Control_4Port:u6|Equal~1116
G1L16 = !G1_ST[4] & !G1_ST[3];


--G1_ST[8] is Sdram_Control_4Port:u6|ST[8]
G1_ST[8] = DFFEAS(G1L110, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[1] is Sdram_Control_4Port:u6|ST[1]
G1_ST[1] = DFFEAS(G1L96, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L17 is Sdram_Control_4Port:u6|Equal~1117
G1L17 = G1L15 & G1L16 & G1_ST[8] & G1_ST[1];


--G1L76 is Sdram_Control_4Port:u6|SA~484
G1L76 = T1_SA[0] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[1] is Sdram_Control_4Port:u6|command:command1|SA[1]
T1_SA[1] = DFFEAS(T1L34, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L77 is Sdram_Control_4Port:u6|SA~485
G1L77 = T1_SA[1] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[2] is Sdram_Control_4Port:u6|command:command1|SA[2]
T1_SA[2] = DFFEAS(T1L35, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L78 is Sdram_Control_4Port:u6|SA~486
G1L78 = T1_SA[2] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[3] is Sdram_Control_4Port:u6|command:command1|SA[3]
T1_SA[3] = DFFEAS(T1L36, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L79 is Sdram_Control_4Port:u6|SA~487
G1L79 = T1_SA[3] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[4] is Sdram_Control_4Port:u6|command:command1|SA[4]
T1_SA[4] = DFFEAS(T1L37, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L80 is Sdram_Control_4Port:u6|SA~488
G1L80 = T1_SA[4] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[5] is Sdram_Control_4Port:u6|command:command1|SA[5]
T1_SA[5] = DFFEAS(T1L38, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L81 is Sdram_Control_4Port:u6|SA~489
G1L81 = T1_SA[5] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[6] is Sdram_Control_4Port:u6|command:command1|SA[6]
T1_SA[6] = DFFEAS(T1L39, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L82 is Sdram_Control_4Port:u6|SA~490
G1L82 = T1_SA[6] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[7] is Sdram_Control_4Port:u6|command:command1|SA[7]
T1_SA[7] = DFFEAS(T1L40, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L83 is Sdram_Control_4Port:u6|SA~491
G1L83 = T1_SA[7] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[8] is Sdram_Control_4Port:u6|command:command1|SA[8]
T1_SA[8] = DFFEAS(T1L41, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L84 is Sdram_Control_4Port:u6|SA~492
G1L84 = T1_SA[8] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[9] is Sdram_Control_4Port:u6|command:command1|SA[9]
T1_SA[9] = DFFEAS(T1L42, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L85 is Sdram_Control_4Port:u6|SA~493
G1L85 = T1_SA[9] # G1_ST[0] & G1L17 & !G1_ST[2];


--T1_SA[10] is Sdram_Control_4Port:u6|command:command1|SA[10]
T1_SA[10] = DFFEAS(T1L43, MB1__clk0,  ,  ,  ,  ,  , T1_do_load_mode,  );


--G1L86 is Sdram_Control_4Port:u6|SA~494
G1L86 = T1_SA[10] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_SA[11] is Sdram_Control_4Port:u6|command:command1|SA[11]
T1_SA[11] = DFFEAS(T1L44, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L87 is Sdram_Control_4Port:u6|SA~495
G1L87 = T1_SA[11] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--G1L18 is Sdram_Control_4Port:u6|Equal~1118
G1L18 = G1L15 & !G1_ST[4] & !G1_ST[3];


--G1L32 is Sdram_Control_4Port:u6|LessThan~1264
G1L32 = G1_ST[0] & G1_ST[1];


--G1L33 is Sdram_Control_4Port:u6|LessThan~1265
G1L33 = G1L18 & !G1_ST[2] & !G1_ST[8] & !G1L32;


--G1L19 is Sdram_Control_4Port:u6|Equal~1119
G1L19 = G1_ST[0] & G1L17 & !G1_ST[2];


--G1_Write is Sdram_Control_4Port:u6|Write
G1_Write = DFFEAS(G1L125, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_Read is Sdram_Control_4Port:u6|Read
G1_Read = DFFEAS(G1L62, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L14 is Sdram_Control_4Port:u6|DQM~82
G1L14 = G1L33 # G1_Write & G1L19 # !G1_Write & (!G1_Read);


--T1_WE_N is Sdram_Control_4Port:u6|command:command1|WE_N
T1_WE_N = DFFEAS(T1L47, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L116 is Sdram_Control_4Port:u6|WE_N~43
G1L116 = T1_WE_N & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_CAS_N is Sdram_Control_4Port:u6|command:command1|CAS_N
T1_CAS_N = DFFEAS(T1L7, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L5 is Sdram_Control_4Port:u6|CAS_N~9
G1L5 = T1_CAS_N # G1_ST[0] & G1L17 & !G1_ST[2];


--T1_RAS_N is Sdram_Control_4Port:u6|command:command1|RAS_N
T1_RAS_N = DFFEAS(T1L16, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L50 is Sdram_Control_4Port:u6|RAS_N~43
G1L50 = T1_RAS_N & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--T1_CS_N[0] is Sdram_Control_4Port:u6|command:command1|CS_N[0]
T1_CS_N[0] = DFFEAS(T1L12, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_BA[0] is Sdram_Control_4Port:u6|command:command1|BA[0]
T1_BA[0] = DFFEAS(T1L4, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_BA[1] is Sdram_Control_4Port:u6|command:command1|BA[1]
T1_BA[1] = DFFEAS(T1L5, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--B1L2 is VGA_Controller:u1|Equal~116
B1L2 = !B1_H_Cont[8] & !B1_H_Cont[9];


--B1L43 is VGA_Controller:u1|LessThan~1092
B1L43 = B1_H_Cont[7] # B1_H_Cont[5] & B1_H_Cont[6] # !B1L2;


--C1_oRST_2 is Reset_Delay:u2|oRST_2
C1_oRST_2 = DFFEAS(C1L81, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--B1_H_Cont[0] is VGA_Controller:u1|H_Cont[0]
B1_H_Cont[0] = DFFEAS(B1L8, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[1] is VGA_Controller:u1|H_Cont[1]
B1_H_Cont[1] = DFFEAS(B1L11, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1L3 is VGA_Controller:u1|Equal~117
B1L3 = !B1_H_Cont[8] & !B1_H_Cont[9] & !B1_H_Cont[0] & !B1_H_Cont[1];


--B1_H_Cont[2] is VGA_Controller:u1|H_Cont[2]
B1_H_Cont[2] = DFFEAS(B1L14, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1_H_Cont[3] is VGA_Controller:u1|H_Cont[3]
B1_H_Cont[3] = DFFEAS(B1L17, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  , B1L44,  );


--B1L4 is VGA_Controller:u1|Equal~118
B1L4 = !B1_H_Cont[2] & !B1_H_Cont[3];


--B1L5 is VGA_Controller:u1|Equal~119
B1L5 = B1L1 & B1L3 & B1L4 & !B1_H_Cont[7];


--B1L158 is VGA_Controller:u1|oVGA_V_SYNC~174
B1L158 = B1L5 & (B1_V_Cont[9] # B1L40) # !B1L5 & B1_oVGA_V_SYNC;


--B1L8 is VGA_Controller:u1|H_Cont[0]~246
B1L8 = B1_H_Cont[0] $ VCC;

--B1L9 is VGA_Controller:u1|H_Cont[0]~247
B1L9 = CARRY(B1_H_Cont[0]);


--B1L11 is VGA_Controller:u1|H_Cont[1]~248
B1L11 = B1_H_Cont[1] & !B1L9 # !B1_H_Cont[1] & (B1L9 # GND);

--B1L12 is VGA_Controller:u1|H_Cont[1]~249
B1L12 = CARRY(!B1L9 # !B1_H_Cont[1]);


--B1L14 is VGA_Controller:u1|H_Cont[2]~250
B1L14 = B1_H_Cont[2] & (B1L12 $ GND) # !B1_H_Cont[2] & !B1L12 & VCC;

--B1L15 is VGA_Controller:u1|H_Cont[2]~251
B1L15 = CARRY(B1_H_Cont[2] & !B1L12);


--B1L17 is VGA_Controller:u1|H_Cont[3]~252
B1L17 = B1_H_Cont[3] & !B1L15 # !B1_H_Cont[3] & (B1L15 # GND);

--B1L18 is VGA_Controller:u1|H_Cont[3]~253
B1L18 = CARRY(!B1L15 # !B1_H_Cont[3]);


--B1L20 is VGA_Controller:u1|H_Cont[4]~254
B1L20 = B1_H_Cont[4] & (B1L18 $ GND) # !B1_H_Cont[4] & !B1L18 & VCC;

--B1L21 is VGA_Controller:u1|H_Cont[4]~255
B1L21 = CARRY(B1_H_Cont[4] & !B1L18);


--B1L26 is VGA_Controller:u1|H_Cont[6]~256
B1L26 = !B1_H_Cont[5] & !B1_H_Cont[6];


--B1L44 is VGA_Controller:u1|LessThan~1093
B1L44 = B1_H_Cont[8] & B1_H_Cont[9] & (B1_H_Cont[7] # !B1L26);


--B1L23 is VGA_Controller:u1|H_Cont[5]~257
B1L23 = B1_H_Cont[5] & !B1L21 # !B1_H_Cont[5] & (B1L21 # GND);

--B1L24 is VGA_Controller:u1|H_Cont[5]~258
B1L24 = CARRY(!B1L21 # !B1_H_Cont[5]);


--B1L27 is VGA_Controller:u1|H_Cont[6]~259
B1L27 = B1_H_Cont[6] & (B1L24 $ GND) # !B1_H_Cont[6] & !B1L24 & VCC;

--B1L28 is VGA_Controller:u1|H_Cont[6]~260
B1L28 = CARRY(B1_H_Cont[6] & !B1L24);


--B1L30 is VGA_Controller:u1|H_Cont[7]~261
B1L30 = B1_H_Cont[7] & !B1L28 # !B1_H_Cont[7] & (B1L28 # GND);

--B1L31 is VGA_Controller:u1|H_Cont[7]~262
B1L31 = CARRY(!B1L28 # !B1_H_Cont[7]);


--B1L33 is VGA_Controller:u1|H_Cont[8]~263
B1L33 = B1_H_Cont[8] & (B1L31 $ GND) # !B1_H_Cont[8] & !B1L31 & VCC;

--B1L34 is VGA_Controller:u1|H_Cont[8]~264
B1L34 = CARRY(B1_H_Cont[8] & !B1L31);


--B1L36 is VGA_Controller:u1|H_Cont[9]~265
B1L36 = B1_H_Cont[9] $ B1L34;


--B1_V_Cont[0] is VGA_Controller:u1|V_Cont[0]
B1_V_Cont[0] = DFFEAS(B1L50, CCD1_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L46,  );


--B1L50 is VGA_Controller:u1|V_Cont[0]~900
B1L50 = B1_V_Cont[0] $ VCC;

--B1L51 is VGA_Controller:u1|V_Cont[0]~901
B1L51 = CARRY(B1_V_Cont[0]);


--B1L53 is VGA_Controller:u1|V_Cont[1]~902
B1L53 = B1_V_Cont[1] & !B1L51 # !B1_V_Cont[1] & (B1L51 # GND);

--B1L54 is VGA_Controller:u1|V_Cont[1]~903
B1L54 = CARRY(!B1L51 # !B1_V_Cont[1]);


--B1L56 is VGA_Controller:u1|V_Cont[2]~904
B1L56 = B1_V_Cont[2] & (B1L54 $ GND) # !B1_V_Cont[2] & !B1L54 & VCC;

--B1L57 is VGA_Controller:u1|V_Cont[2]~905
B1L57 = CARRY(B1_V_Cont[2] & !B1L54);


--B1L59 is VGA_Controller:u1|V_Cont[3]~906
B1L59 = B1_V_Cont[3] & !B1L57 # !B1_V_Cont[3] & (B1L57 # GND);

--B1L60 is VGA_Controller:u1|V_Cont[3]~907
B1L60 = CARRY(!B1L57 # !B1_V_Cont[3]);


--B1L62 is VGA_Controller:u1|V_Cont[4]~908
B1L62 = B1_V_Cont[4] & (B1L60 $ GND) # !B1_V_Cont[4] & !B1L60 & VCC;

--B1L63 is VGA_Controller:u1|V_Cont[4]~909
B1L63 = CARRY(B1_V_Cont[4] & !B1L60);


--B1L65 is VGA_Controller:u1|V_Cont[5]~910
B1L65 = B1_V_Cont[5] & !B1L63 # !B1_V_Cont[5] & (B1L63 # GND);

--B1L66 is VGA_Controller:u1|V_Cont[5]~911
B1L66 = CARRY(!B1L63 # !B1_V_Cont[5]);


--B1L68 is VGA_Controller:u1|V_Cont[6]~912
B1L68 = B1_V_Cont[6] & (B1L66 $ GND) # !B1_V_Cont[6] & !B1L66 & VCC;

--B1L69 is VGA_Controller:u1|V_Cont[6]~913
B1L69 = CARRY(B1_V_Cont[6] & !B1L66);


--B1L71 is VGA_Controller:u1|V_Cont[7]~914
B1L71 = B1_V_Cont[7] & !B1L69 # !B1_V_Cont[7] & (B1L69 # GND);

--B1L72 is VGA_Controller:u1|V_Cont[7]~915
B1L72 = CARRY(!B1L69 # !B1_V_Cont[7]);


--B1L74 is VGA_Controller:u1|V_Cont[8]~916
B1L74 = B1_V_Cont[8] & (B1L72 $ GND) # !B1_V_Cont[8] & !B1L72 & VCC;

--B1L75 is VGA_Controller:u1|V_Cont[8]~917
B1L75 = CARRY(B1_V_Cont[8] & !B1L72);


--B1L77 is VGA_Controller:u1|V_Cont[9]~918
B1L77 = B1_V_Cont[9] $ B1L75;


--B1L45 is VGA_Controller:u1|LessThan~1094
B1L45 = !B1_V_Cont[1] & !B1_V_Cont[0] # !B1_V_Cont[3] # !B1_V_Cont[2];


--B1L46 is VGA_Controller:u1|LessThan~1095
B1L46 = B1_V_Cont[9] & (!B1L45 # !B1L39);


--B1_oCoord_X[1] is VGA_Controller:u1|oCoord_X[1]
B1_oCoord_X[1] = DFFEAS(B1L83, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[2] is VGA_Controller:u1|oCoord_X[2]
B1_oCoord_X[2] = DFFEAS(B1L86, CCD1_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L347 is LessThan~974
A1L347 = B1_oCoord_X[4] & B1_oCoord_X[5];


--A1L348 is LessThan~975
A1L348 = !B1_oCoord_X[3] & (!B1_oCoord_X[2] # !B1_oCoord_X[1]) # !A1L347;


--A1L349 is LessThan~976
A1L349 = A1L345 & (A1L348 # !B1_oCoord_X[6]) # !B1_oCoord_X[9];


--Z4L36 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~72
Z4L36 = B1_oCoord_X[9] # B1_oCoord_X[8] & (!A1L348 # !A1L346);


--Z4_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
Z4_rdptr_g[0] = DFFEAS(BB4_power_modified_counter_values[0], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
Z4_rdptr_g[2] = DFFEAS(BB4_power_modified_counter_values[2], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
KB4_dffe7a[2] = DFFEAS(Z4_delayed_wrptr_g[2], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB4_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
KB4_dffe7a[0] = DFFEAS(Z4_delayed_wrptr_g[0], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
Z4L16 = Z4_rdptr_g[0] & KB4_dffe7a[0] & (Z4_rdptr_g[2] $ !KB4_dffe7a[2]) # !Z4_rdptr_g[0] & !KB4_dffe7a[0] & (Z4_rdptr_g[2] $ !KB4_dffe7a[2]);


--Z4_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
Z4_rdptr_g[6] = DFFEAS(BB4_power_modified_counter_values[6], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
Z4_rdptr_g[1] = DFFEAS(BB4_power_modified_counter_values[1], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
KB4_dffe7a[1] = DFFEAS(Z4_delayed_wrptr_g[1], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB4_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
KB4_dffe7a[6] = DFFEAS(Z4_delayed_wrptr_g[6], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
Z4L17 = Z4_rdptr_g[6] & KB4_dffe7a[6] & (Z4_rdptr_g[1] $ !KB4_dffe7a[1]) # !Z4_rdptr_g[6] & !KB4_dffe7a[6] & (Z4_rdptr_g[1] $ !KB4_dffe7a[1]);


--Z4_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
Z4_rdptr_g[3] = DFFEAS(BB4_power_modified_counter_values[3], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
Z4_rdptr_g[8] = DFFEAS(BB4_power_modified_counter_values[8], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
KB4_dffe7a[8] = DFFEAS(Z4_delayed_wrptr_g[8], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB4_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
KB4_dffe7a[3] = DFFEAS(Z4_delayed_wrptr_g[3], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
Z4L18 = Z4_rdptr_g[3] & KB4_dffe7a[3] & (Z4_rdptr_g[8] $ !KB4_dffe7a[8]) # !Z4_rdptr_g[3] & !KB4_dffe7a[3] & (Z4_rdptr_g[8] $ !KB4_dffe7a[8]);


--Z4_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
Z4_rdptr_g[5] = DFFEAS(BB4_power_modified_counter_values[5], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
Z4_rdptr_g[4] = DFFEAS(BB4_power_modified_counter_values[4], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
KB4_dffe7a[4] = DFFEAS(Z4_delayed_wrptr_g[4], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB4_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
KB4_dffe7a[5] = DFFEAS(Z4_delayed_wrptr_g[5], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
Z4L19 = Z4_rdptr_g[5] & KB4_dffe7a[5] & (Z4_rdptr_g[4] $ !KB4_dffe7a[4]) # !Z4_rdptr_g[5] & !KB4_dffe7a[5] & (Z4_rdptr_g[4] $ !KB4_dffe7a[4]);


--Z4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59
Z4L20 = Z4L16 & Z4L17 & Z4L18 & Z4L19;


--Z4_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
Z4_rdptr_g[7] = DFFEAS(BB4_power_modified_counter_values[7], CCD1_MCLK, C1_oRST_0,  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
KB4_dffe7a[7] = DFFEAS(Z4_delayed_wrptr_g[7], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~0
Z4L15 = Z4L20 & (Z4_rdptr_g[7] $ !KB4_dffe7a[7]);


--Z4_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
Z4_valid_rdreq = Z4L35 & A1L349 & Z4L36 & !Z4L15;


--Z4_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr
Z4_p0addr = DFFEAS(VCC, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--Z4_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
Z4_rdcnt_addr_ena = Z4_valid_rdreq # !Z4_p0addr;


--G1_OUT_VALID is Sdram_Control_4Port:u6|OUT_VALID
G1_OUT_VALID = DFFEAS(G1L45, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_RD_MASK[1] is Sdram_Control_4Port:u6|RD_MASK[1]
G1_RD_MASK[1] = DFFEAS(G1L58, MB1__clk0,  ,  , G1L57,  ,  ,  ,  );


--LB4_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
LB4_dffe9a[7] = DFFEAS(Z4_rdptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
GB4_power_modified_counter_values[7] = DFFEAS(GB4_countera7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16
Z4L1 = LB4_dffe9a[7] $ GB4_power_modified_counter_values[7];


--LB4_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
LB4_dffe9a[2] = DFFEAS(Z4_rdptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
GB4_power_modified_counter_values[2] = DFFEAS(GB4_countera2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
LB4_dffe9a[0] = DFFEAS(Z4_rdptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
GB4_counter_ffa[0] = DFFEAS(GB4_countera0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L38 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
Z4L38 = LB4_dffe9a[2] & GB4_power_modified_counter_values[2] & (LB4_dffe9a[0] $ GB4_counter_ffa[0]) # !LB4_dffe9a[2] & !GB4_power_modified_counter_values[2] & (LB4_dffe9a[0] $ GB4_counter_ffa[0]);


--LB4_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
LB4_dffe9a[6] = DFFEAS(Z4_rdptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
LB4_dffe9a[1] = DFFEAS(Z4_rdptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
GB4_power_modified_counter_values[1] = DFFEAS(GB4_countera1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
GB4_power_modified_counter_values[6] = DFFEAS(GB4_countera6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L39 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
Z4L39 = LB4_dffe9a[6] & GB4_power_modified_counter_values[6] & (LB4_dffe9a[1] $ !GB4_power_modified_counter_values[1]) # !LB4_dffe9a[6] & !GB4_power_modified_counter_values[6] & (LB4_dffe9a[1] $ !GB4_power_modified_counter_values[1]);


--LB4_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
LB4_dffe9a[3] = DFFEAS(Z4_rdptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
LB4_dffe9a[8] = DFFEAS(Z4_rdptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
GB4_power_modified_counter_values[8] = DFFEAS(GB4_countera8, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
GB4_power_modified_counter_values[3] = DFFEAS(GB4_countera3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L40 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
Z4L40 = LB4_dffe9a[3] & GB4_power_modified_counter_values[3] & (LB4_dffe9a[8] $ !GB4_power_modified_counter_values[8]) # !LB4_dffe9a[3] & !GB4_power_modified_counter_values[3] & (LB4_dffe9a[8] $ !GB4_power_modified_counter_values[8]);


--LB4_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
LB4_dffe9a[5] = DFFEAS(Z4_rdptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
LB4_dffe9a[4] = DFFEAS(Z4_rdptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
GB4_power_modified_counter_values[4] = DFFEAS(GB4_countera4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
GB4_power_modified_counter_values[5] = DFFEAS(GB4_countera5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4L41 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
Z4L41 = LB4_dffe9a[5] & GB4_power_modified_counter_values[5] & (LB4_dffe9a[4] $ !GB4_power_modified_counter_values[4]) # !LB4_dffe9a[5] & !GB4_power_modified_counter_values[5] & (LB4_dffe9a[4] $ !GB4_power_modified_counter_values[4]);


--Z4L42 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59
Z4L42 = Z4L38 & Z4L39 & Z4L40 & Z4L41;


--Z4_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
Z4_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[1] & (Z4L1 # !Z4L42);


--C1_oRST_0 is Reset_Delay:u2|oRST_0
C1_oRST_0 = DFFEAS(C1L77, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
BB4_power_modified_counter_values[0] = DFFEAS(BB4_countera0, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
BB4_power_modified_counter_values[1] = DFFEAS(BB4_countera1, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
BB4_power_modified_counter_values[2] = DFFEAS(BB4_countera2, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
BB4_power_modified_counter_values[3] = DFFEAS(BB4_countera3, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
BB4_power_modified_counter_values[4] = DFFEAS(BB4_countera4, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
BB4_power_modified_counter_values[5] = DFFEAS(BB4_countera5, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
BB4_power_modified_counter_values[6] = DFFEAS(BB4_countera6, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
BB4_power_modified_counter_values[7] = DFFEAS(BB4_countera7, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
BB4_power_modified_counter_values[8] = DFFEAS(BB4_countera8, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[10] is Sdram_Control_4Port:u6|mDATAOUT[10]
G1_mDATAOUT[10] = DFFEAS(A1L56, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--Z4_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
Z4_wrptr_g[0] = DFFEAS(Z4L45, MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
Z4_wrptr_g[1] = DFFEAS(GB4_power_modified_counter_values[1], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
Z4_wrptr_g[2] = DFFEAS(GB4_power_modified_counter_values[2], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
Z4_wrptr_g[3] = DFFEAS(GB4_power_modified_counter_values[3], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
Z4_wrptr_g[4] = DFFEAS(GB4_power_modified_counter_values[4], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
Z4_wrptr_g[5] = DFFEAS(GB4_power_modified_counter_values[5], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
Z4_wrptr_g[6] = DFFEAS(GB4_power_modified_counter_values[6], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
Z4_wrptr_g[7] = DFFEAS(GB4_power_modified_counter_values[7], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
Z4_wrptr_g[8] = DFFEAS(GB4_power_modified_counter_values[8], MB1__clk0, C1_oRST_0,  , Z4_valid_wrreq,  ,  ,  ,  );


--B1_oRequest is VGA_Controller:u1|oRequest
B1_oRequest = DFFEAS(B1L80, CCD1_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--Z3_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
Z3_rdptr_g[7] = DFFEAS(BB3_power_modified_counter_values[7], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
KB3_dffe7a[7] = DFFEAS(Z3_delayed_wrptr_g[7], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
Z3_rdptr_g[0] = DFFEAS(BB3_power_modified_counter_values[0], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
Z3_rdptr_g[2] = DFFEAS(BB3_power_modified_counter_values[2], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
KB3_dffe7a[2] = DFFEAS(Z3_delayed_wrptr_g[2], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB3_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
KB3_dffe7a[0] = DFFEAS(Z3_delayed_wrptr_g[0], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~54
Z3L13 = Z3_rdptr_g[0] & KB3_dffe7a[0] & (Z3_rdptr_g[2] $ !KB3_dffe7a[2]) # !Z3_rdptr_g[0] & !KB3_dffe7a[0] & (Z3_rdptr_g[2] $ !KB3_dffe7a[2]);


--Z3_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
Z3_rdptr_g[6] = DFFEAS(BB3_power_modified_counter_values[6], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
Z3_rdptr_g[1] = DFFEAS(BB3_power_modified_counter_values[1], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
KB3_dffe7a[1] = DFFEAS(Z3_delayed_wrptr_g[1], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB3_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
KB3_dffe7a[6] = DFFEAS(Z3_delayed_wrptr_g[6], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
Z3L14 = Z3_rdptr_g[6] & KB3_dffe7a[6] & (Z3_rdptr_g[1] $ !KB3_dffe7a[1]) # !Z3_rdptr_g[6] & !KB3_dffe7a[6] & (Z3_rdptr_g[1] $ !KB3_dffe7a[1]);


--Z3_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
Z3_rdptr_g[3] = DFFEAS(BB3_power_modified_counter_values[3], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
Z3_rdptr_g[8] = DFFEAS(BB3_power_modified_counter_values[8], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
KB3_dffe7a[8] = DFFEAS(Z3_delayed_wrptr_g[8], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB3_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
KB3_dffe7a[3] = DFFEAS(Z3_delayed_wrptr_g[3], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
Z3L15 = Z3_rdptr_g[3] & KB3_dffe7a[3] & (Z3_rdptr_g[8] $ !KB3_dffe7a[8]) # !Z3_rdptr_g[3] & !KB3_dffe7a[3] & (Z3_rdptr_g[8] $ !KB3_dffe7a[8]);


--Z3_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
Z3_rdptr_g[5] = DFFEAS(BB3_power_modified_counter_values[5], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
Z3_rdptr_g[4] = DFFEAS(BB3_power_modified_counter_values[4], CCD1_MCLK, C1_oRST_0,  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
KB3_dffe7a[4] = DFFEAS(Z3_delayed_wrptr_g[4], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--KB3_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
KB3_dffe7a[5] = DFFEAS(Z3_delayed_wrptr_g[5], CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
Z3L16 = Z3_rdptr_g[5] & KB3_dffe7a[5] & (Z3_rdptr_g[4] $ !KB3_dffe7a[4]) # !Z3_rdptr_g[5] & !KB3_dffe7a[5] & (Z3_rdptr_g[4] $ !KB3_dffe7a[4]);


--Z3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
Z3L17 = Z3L13 & Z3L14 & Z3L15 & Z3L16;


--Z3_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
Z3_valid_rdreq = B1_oRequest & (Z3_rdptr_g[7] $ KB3_dffe7a[7] # !Z3L17);


--Z3_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
Z3_rdcnt_addr_ena = Z3_valid_rdreq # !Z4_p0addr;


--G1_RD_MASK[0] is Sdram_Control_4Port:u6|RD_MASK[0]
G1_RD_MASK[0] = DFFEAS(G1L59, MB1__clk0,  ,  , G1L57,  ,  ,  ,  );


--LB3_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
LB3_dffe9a[7] = DFFEAS(Z3_rdptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
GB3_power_modified_counter_values[7] = DFFEAS(GB3_countera7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16
Z3L1 = LB3_dffe9a[7] $ GB3_power_modified_counter_values[7];


--LB3_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
LB3_dffe9a[2] = DFFEAS(Z3_rdptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
GB3_power_modified_counter_values[2] = DFFEAS(GB3_countera2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
LB3_dffe9a[0] = DFFEAS(Z3_rdptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
GB3_counter_ffa[0] = DFFEAS(GB3_countera0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L30 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
Z3L30 = LB3_dffe9a[2] & GB3_power_modified_counter_values[2] & (LB3_dffe9a[0] $ GB3_counter_ffa[0]) # !LB3_dffe9a[2] & !GB3_power_modified_counter_values[2] & (LB3_dffe9a[0] $ GB3_counter_ffa[0]);


--LB3_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
LB3_dffe9a[6] = DFFEAS(Z3_rdptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
LB3_dffe9a[1] = DFFEAS(Z3_rdptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
GB3_power_modified_counter_values[1] = DFFEAS(GB3_countera1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
GB3_power_modified_counter_values[6] = DFFEAS(GB3_countera6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
Z3L31 = LB3_dffe9a[6] & GB3_power_modified_counter_values[6] & (LB3_dffe9a[1] $ !GB3_power_modified_counter_values[1]) # !LB3_dffe9a[6] & !GB3_power_modified_counter_values[6] & (LB3_dffe9a[1] $ !GB3_power_modified_counter_values[1]);


--LB3_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
LB3_dffe9a[3] = DFFEAS(Z3_rdptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
LB3_dffe9a[8] = DFFEAS(Z3_rdptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
GB3_power_modified_counter_values[8] = DFFEAS(GB3_countera8, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
GB3_power_modified_counter_values[3] = DFFEAS(GB3_countera3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L32 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
Z3L32 = LB3_dffe9a[3] & GB3_power_modified_counter_values[3] & (LB3_dffe9a[8] $ !GB3_power_modified_counter_values[8]) # !LB3_dffe9a[3] & !GB3_power_modified_counter_values[3] & (LB3_dffe9a[8] $ !GB3_power_modified_counter_values[8]);


--LB3_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
LB3_dffe9a[5] = DFFEAS(Z3_rdptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
LB3_dffe9a[4] = DFFEAS(Z3_rdptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
GB3_power_modified_counter_values[4] = DFFEAS(GB3_countera4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
GB3_power_modified_counter_values[5] = DFFEAS(GB3_countera5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
Z3L33 = LB3_dffe9a[5] & GB3_power_modified_counter_values[5] & (LB3_dffe9a[4] $ !GB3_power_modified_counter_values[4]) # !LB3_dffe9a[5] & !GB3_power_modified_counter_values[5] & (LB3_dffe9a[4] $ !GB3_power_modified_counter_values[4]);


--Z3L34 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59
Z3L34 = Z3L30 & Z3L31 & Z3L32 & Z3L33;


--Z3_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
Z3_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[0] & (Z3L1 # !Z3L34);


--BB3_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
BB3_power_modified_counter_values[0] = DFFEAS(BB3_countera0, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
BB3_power_modified_counter_values[1] = DFFEAS(BB3_countera1, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
BB3_power_modified_counter_values[2] = DFFEAS(BB3_countera2, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
BB3_power_modified_counter_values[3] = DFFEAS(BB3_countera3, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
BB3_power_modified_counter_values[4] = DFFEAS(BB3_countera4, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
BB3_power_modified_counter_values[5] = DFFEAS(BB3_countera5, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
BB3_power_modified_counter_values[6] = DFFEAS(BB3_countera6, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
BB3_power_modified_counter_values[7] = DFFEAS(BB3_countera7, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
BB3_power_modified_counter_values[8] = DFFEAS(BB3_countera8, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--Z3_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
Z3_wrptr_g[0] = DFFEAS(Z3L37, MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
Z3_wrptr_g[1] = DFFEAS(GB3_power_modified_counter_values[1], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
Z3_wrptr_g[2] = DFFEAS(GB3_power_modified_counter_values[2], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
Z3_wrptr_g[3] = DFFEAS(GB3_power_modified_counter_values[3], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
Z3_wrptr_g[4] = DFFEAS(GB3_power_modified_counter_values[4], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
Z3_wrptr_g[5] = DFFEAS(GB3_power_modified_counter_values[5], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
Z3_wrptr_g[6] = DFFEAS(GB3_power_modified_counter_values[6], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
Z3_wrptr_g[7] = DFFEAS(GB3_power_modified_counter_values[7], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
Z3_wrptr_g[8] = DFFEAS(GB3_power_modified_counter_values[8], MB1__clk0, C1_oRST_0,  , Z3_valid_wrreq,  ,  ,  ,  );


--B1L111 is VGA_Controller:u1|oCoord_Y[1]~127
B1L111 = B1_V_Cont[1] $ VCC;

--B1L112 is VGA_Controller:u1|oCoord_Y[1]~128
B1L112 = CARRY(B1_V_Cont[1]);


--B1L114 is VGA_Controller:u1|oCoord_Y[2]~129
B1L114 = B1_V_Cont[2] & B1L112 & VCC # !B1_V_Cont[2] & !B1L112;

--B1L115 is VGA_Controller:u1|oCoord_Y[2]~130
B1L115 = CARRY(!B1_V_Cont[2] & !B1L112);


--B1L117 is VGA_Controller:u1|oCoord_Y[3]~131
B1L117 = B1_V_Cont[3] & (GND # !B1L115) # !B1_V_Cont[3] & (B1L115 $ GND);

--B1L118 is VGA_Controller:u1|oCoord_Y[3]~132
B1L118 = CARRY(B1_V_Cont[3] # !B1L115);


--B1L120 is VGA_Controller:u1|oCoord_Y[4]~133
B1L120 = B1_V_Cont[4] & B1L118 & VCC # !B1_V_Cont[4] & !B1L118;

--B1L121 is VGA_Controller:u1|oCoord_Y[4]~134
B1L121 = CARRY(!B1_V_Cont[4] & !B1L118);


--B1L123 is VGA_Controller:u1|oCoord_Y[5]~135
B1L123 = B1_V_Cont[5] & (B1L121 $ GND) # !B1_V_Cont[5] & !B1L121 & VCC;

--B1L124 is VGA_Controller:u1|oCoord_Y[5]~136
B1L124 = CARRY(B1_V_Cont[5] & !B1L121);


--B1L126 is VGA_Controller:u1|oCoord_Y[6]~137
B1L126 = B1_V_Cont[6] & B1L124 & VCC # !B1_V_Cont[6] & !B1L124;

--B1L127 is VGA_Controller:u1|oCoord_Y[6]~138
B1L127 = CARRY(!B1_V_Cont[6] & !B1L124);


--B1L129 is VGA_Controller:u1|oCoord_Y[7]~139
B1L129 = B1_V_Cont[7] & (GND # !B1L127) # !B1_V_Cont[7] & (B1L127 $ GND);

--B1L130 is VGA_Controller:u1|oCoord_Y[7]~140
B1L130 = CARRY(B1_V_Cont[7] # !B1L127);


--B1L132 is VGA_Controller:u1|oCoord_Y[8]~141
B1L132 = B1_V_Cont[8] & B1L130 & VCC # !B1_V_Cont[8] & !B1L130;

--B1L133 is VGA_Controller:u1|oCoord_Y[8]~142
B1L133 = CARRY(!B1_V_Cont[8] & !B1L130);


--B1L135 is VGA_Controller:u1|oCoord_Y[9]~143
B1L135 = B1_V_Cont[9] $ B1L133;


--B1L47 is VGA_Controller:u1|LessThan~1096
B1L47 = B1L1 & (!B1_H_Cont[3] # !B1_H_Cont[2] # !B1_H_Cont[1]);


--B1L79 is VGA_Controller:u1|always0~225
B1L79 = B1_H_Cont[8] & (B1L47 & !B1_H_Cont[7] # !B1_H_Cont[9]) # !B1_H_Cont[8] & (B1_H_Cont[9] # !B1L47 & B1_H_Cont[7]);


--B1L80 is VGA_Controller:u1|always0~226
B1L80 = B1L79 & !B1L42 & (!B1L40 # !B1_V_Cont[9]);


--B1L83 is VGA_Controller:u1|oCoord_X[1]~890
B1L83 = B1_H_Cont[1] $ VCC;

--B1L84 is VGA_Controller:u1|oCoord_X[1]~891
B1L84 = CARRY(B1_H_Cont[1]);


--B1L86 is VGA_Controller:u1|oCoord_X[2]~892
B1L86 = B1_H_Cont[2] & !B1L84 # !B1_H_Cont[2] & (B1L84 # GND);

--B1L87 is VGA_Controller:u1|oCoord_X[2]~893
B1L87 = CARRY(!B1L84 # !B1_H_Cont[2]);


--B1L89 is VGA_Controller:u1|oCoord_X[3]~894
B1L89 = B1_H_Cont[3] & (B1L87 $ GND) # !B1_H_Cont[3] & !B1L87 & VCC;

--B1L90 is VGA_Controller:u1|oCoord_X[3]~895
B1L90 = CARRY(B1_H_Cont[3] & !B1L87);


--B1L92 is VGA_Controller:u1|oCoord_X[4]~896
B1L92 = B1_H_Cont[4] & B1L90 & VCC # !B1_H_Cont[4] & !B1L90;

--B1L93 is VGA_Controller:u1|oCoord_X[4]~897
B1L93 = CARRY(!B1_H_Cont[4] & !B1L90);


--B1L95 is VGA_Controller:u1|oCoord_X[5]~898
B1L95 = B1_H_Cont[5] & (GND # !B1L93) # !B1_H_Cont[5] & (B1L93 $ GND);

--B1L96 is VGA_Controller:u1|oCoord_X[5]~899
B1L96 = CARRY(B1_H_Cont[5] # !B1L93);


--B1L98 is VGA_Controller:u1|oCoord_X[6]~900
B1L98 = B1_H_Cont[6] & B1L96 & VCC # !B1_H_Cont[6] & !B1L96;

--B1L99 is VGA_Controller:u1|oCoord_X[6]~901
B1L99 = CARRY(!B1_H_Cont[6] & !B1L96);


--B1L101 is VGA_Controller:u1|oCoord_X[7]~902
B1L101 = B1_H_Cont[7] & (B1L99 $ GND) # !B1_H_Cont[7] & !B1L99 & VCC;

--B1L102 is VGA_Controller:u1|oCoord_X[7]~903
B1L102 = CARRY(B1_H_Cont[7] & !B1L99);


--B1L104 is VGA_Controller:u1|oCoord_X[8]~904
B1L104 = B1_H_Cont[8] & B1L102 & VCC # !B1_H_Cont[8] & !B1L102;

--B1L105 is VGA_Controller:u1|oCoord_X[8]~905
B1L105 = CARRY(!B1_H_Cont[8] & !B1L102);


--B1L107 is VGA_Controller:u1|oCoord_X[9]~906
B1L107 = B1_H_Cont[9] $ B1L105;


--G1_mDATAOUT[11] is Sdram_Control_4Port:u6|mDATAOUT[11]
G1_mDATAOUT[11] = DFFEAS(A1L58, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[12] is Sdram_Control_4Port:u6|mDATAOUT[12]
G1_mDATAOUT[12] = DFFEAS(A1L60, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[13] is Sdram_Control_4Port:u6|mDATAOUT[13]
G1_mDATAOUT[13] = DFFEAS(A1L62, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[14] is Sdram_Control_4Port:u6|mDATAOUT[14]
G1_mDATAOUT[14] = DFFEAS(A1L64, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[5] is Sdram_Control_4Port:u6|mDATAOUT[5]
G1_mDATAOUT[5] = DFFEAS(A1L46, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[6] is Sdram_Control_4Port:u6|mDATAOUT[6]
G1_mDATAOUT[6] = DFFEAS(A1L48, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[7] is Sdram_Control_4Port:u6|mDATAOUT[7]
G1_mDATAOUT[7] = DFFEAS(A1L50, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[8] is Sdram_Control_4Port:u6|mDATAOUT[8]
G1_mDATAOUT[8] = DFFEAS(A1L52, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[9] is Sdram_Control_4Port:u6|mDATAOUT[9]
G1_mDATAOUT[9] = DFFEAS(A1L54, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[0] is Sdram_Control_4Port:u6|mDATAOUT[0]
G1_mDATAOUT[0] = DFFEAS(A1L36, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[1] is Sdram_Control_4Port:u6|mDATAOUT[1]
G1_mDATAOUT[1] = DFFEAS(A1L38, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[2] is Sdram_Control_4Port:u6|mDATAOUT[2]
G1_mDATAOUT[2] = DFFEAS(A1L40, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[3] is Sdram_Control_4Port:u6|mDATAOUT[3]
G1_mDATAOUT[3] = DFFEAS(A1L42, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[4] is Sdram_Control_4Port:u6|mDATAOUT[4]
G1_mDATAOUT[4] = DFFEAS(A1L44, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--C1_Cont[21] is Reset_Delay:u2|Cont[21]
C1_Cont[21] = DFFEAS(C1L66, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[20] is Reset_Delay:u2|Cont[20]
C1_Cont[20] = DFFEAS(C1L63, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[0] is Reset_Delay:u2|Cont[0]
C1_Cont[0] = DFFEAS(C1L3, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[1] is Reset_Delay:u2|Cont[1]
C1_Cont[1] = DFFEAS(C1L6, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L68 is Reset_Delay:u2|Equal~199
C1L68 = C1_Cont[0] & C1_Cont[1];


--C1_Cont[2] is Reset_Delay:u2|Cont[2]
C1_Cont[2] = DFFEAS(C1L9, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[3] is Reset_Delay:u2|Cont[3]
C1_Cont[3] = DFFEAS(C1L12, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[4] is Reset_Delay:u2|Cont[4]
C1_Cont[4] = DFFEAS(C1L15, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[5] is Reset_Delay:u2|Cont[5]
C1_Cont[5] = DFFEAS(C1L18, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[6] is Reset_Delay:u2|Cont[6]
C1_Cont[6] = DFFEAS(C1L21, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[7] is Reset_Delay:u2|Cont[7]
C1_Cont[7] = DFFEAS(C1L24, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L69 is Reset_Delay:u2|Equal~200
C1L69 = C1_Cont[4] & C1_Cont[5] & C1_Cont[6] & C1_Cont[7];


--C1L70 is Reset_Delay:u2|Equal~201
C1L70 = C1L68 & C1_Cont[2] & C1_Cont[3] & C1L69;


--C1_Cont[8] is Reset_Delay:u2|Cont[8]
C1_Cont[8] = DFFEAS(C1L27, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[9] is Reset_Delay:u2|Cont[9]
C1_Cont[9] = DFFEAS(C1L30, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[10] is Reset_Delay:u2|Cont[10]
C1_Cont[10] = DFFEAS(C1L33, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[11] is Reset_Delay:u2|Cont[11]
C1_Cont[11] = DFFEAS(C1L36, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L71 is Reset_Delay:u2|Equal~202
C1L71 = C1_Cont[8] & C1_Cont[9] & C1_Cont[10] & C1_Cont[11];


--C1_Cont[12] is Reset_Delay:u2|Cont[12]
C1_Cont[12] = DFFEAS(C1L39, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[13] is Reset_Delay:u2|Cont[13]
C1_Cont[13] = DFFEAS(C1L42, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[14] is Reset_Delay:u2|Cont[14]
C1_Cont[14] = DFFEAS(C1L45, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[15] is Reset_Delay:u2|Cont[15]
C1_Cont[15] = DFFEAS(C1L48, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L72 is Reset_Delay:u2|Equal~203
C1L72 = C1_Cont[12] & C1_Cont[13] & C1_Cont[14] & C1_Cont[15];


--C1_Cont[16] is Reset_Delay:u2|Cont[16]
C1_Cont[16] = DFFEAS(C1L51, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[17] is Reset_Delay:u2|Cont[17]
C1_Cont[17] = DFFEAS(C1L54, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[18] is Reset_Delay:u2|Cont[18]
C1_Cont[18] = DFFEAS(C1L57, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[19] is Reset_Delay:u2|Cont[19]
C1_Cont[19] = DFFEAS(C1L60, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L73 is Reset_Delay:u2|Equal~204
C1L73 = C1_Cont[16] & C1_Cont[17] & C1_Cont[18] & C1_Cont[19];


--C1L74 is Reset_Delay:u2|Equal~205
C1L74 = C1L70 & C1L71 & C1L72 & C1L73;


--C1L79 is Reset_Delay:u2|oRST_1~54
C1L79 = C1_oRST_1 # C1_Cont[21] & (C1_Cont[20] # C1L74);


--D1L183 is CCD_Capture:u3|mSTART~563
D1L183 = !KEY[3] # !KEY[2];


--D1L105 is CCD_Capture:u3|X_Cont[0]~934
D1L105 = D1_X_Cont[0] $ VCC;

--D1L106 is CCD_Capture:u3|X_Cont[0]~935
D1L106 = CARRY(D1_X_Cont[0]);


--D1L108 is CCD_Capture:u3|X_Cont[1]~936
D1L108 = D1_X_Cont[1] & !D1L106 # !D1_X_Cont[1] & (D1L106 # GND);

--D1L109 is CCD_Capture:u3|X_Cont[1]~937
D1L109 = CARRY(!D1L106 # !D1_X_Cont[1]);


--D1L111 is CCD_Capture:u3|X_Cont[2]~938
D1L111 = D1_X_Cont[2] & (D1L109 $ GND) # !D1_X_Cont[2] & !D1L109 & VCC;

--D1L112 is CCD_Capture:u3|X_Cont[2]~939
D1L112 = CARRY(D1_X_Cont[2] & !D1L109);


--D1L114 is CCD_Capture:u3|X_Cont[3]~940
D1L114 = D1_X_Cont[3] & !D1L112 # !D1_X_Cont[3] & (D1L112 # GND);

--D1L115 is CCD_Capture:u3|X_Cont[3]~941
D1L115 = CARRY(!D1L112 # !D1_X_Cont[3]);


--D1L117 is CCD_Capture:u3|X_Cont[4]~942
D1L117 = D1_X_Cont[4] & (D1L115 $ GND) # !D1_X_Cont[4] & !D1L115 & VCC;

--D1L118 is CCD_Capture:u3|X_Cont[4]~943
D1L118 = CARRY(D1_X_Cont[4] & !D1L115);


--D1L120 is CCD_Capture:u3|X_Cont[5]~944
D1L120 = D1_X_Cont[5] & !D1L118 # !D1_X_Cont[5] & (D1L118 # GND);

--D1L121 is CCD_Capture:u3|X_Cont[5]~945
D1L121 = CARRY(!D1L118 # !D1_X_Cont[5]);


--D1L123 is CCD_Capture:u3|X_Cont[6]~946
D1L123 = D1_X_Cont[6] & (D1L121 $ GND) # !D1_X_Cont[6] & !D1L121 & VCC;

--D1L124 is CCD_Capture:u3|X_Cont[6]~947
D1L124 = CARRY(D1_X_Cont[6] & !D1L121);


--D1L126 is CCD_Capture:u3|X_Cont[7]~948
D1L126 = D1_X_Cont[7] & !D1L124 # !D1_X_Cont[7] & (D1L124 # GND);

--D1L127 is CCD_Capture:u3|X_Cont[7]~949
D1L127 = CARRY(!D1L124 # !D1_X_Cont[7]);


--D1L129 is CCD_Capture:u3|X_Cont[8]~950
D1L129 = D1_X_Cont[8] & (D1L127 $ GND) # !D1_X_Cont[8] & !D1L127 & VCC;

--D1L130 is CCD_Capture:u3|X_Cont[8]~951
D1L130 = CARRY(D1_X_Cont[8] & !D1L127);


--D1L135 is CCD_Capture:u3|X_Cont[10]~952
D1L135 = !D1_mCCD_FVAL # !D1L101;


--D1L132 is CCD_Capture:u3|X_Cont[9]~953
D1L132 = D1_X_Cont[9] & !D1L130 # !D1_X_Cont[9] & (D1L130 # GND);

--D1L133 is CCD_Capture:u3|X_Cont[9]~954
D1L133 = CARRY(!D1L130 # !D1_X_Cont[9]);


--D1L136 is CCD_Capture:u3|X_Cont[10]~955
D1L136 = D1_X_Cont[10] $ !D1L133;


--D1L180 is CCD_Capture:u3|mCCD_FVAL~40
D1L180 = D1_mCCD_FVAL & (rCCD1_FVAL # !D1_Pre_FVAL) # !D1_mCCD_FVAL & rCCD1_FVAL & D1_mSTART & !D1_Pre_FVAL;


--rCCD1_LVAL is rCCD1_LVAL
rCCD1_LVAL = DFFEAS(A1L192, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--T1_do_load_mode is Sdram_Control_4Port:u6|command:command1|do_load_mode
T1_do_load_mode = DFFEAS(T1L50, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--U1_SADDR[8] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]
U1_SADDR[8] = DFFEAS(G1_mADDR[8], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_do_writea is Sdram_Control_4Port:u6|command:command1|do_writea
T1_do_writea = DFFEAS(T1L86, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_do_reada is Sdram_Control_4Port:u6|command:command1|do_reada
T1_do_reada = DFFEAS(T1L81, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L33 is Sdram_Control_4Port:u6|command:command1|SA~489
T1L33 = T1_do_load_mode # U1_SADDR[8] & (T1_do_writea # T1_do_reada);


--G1L20 is Sdram_Control_4Port:u6|Equal~1120
G1L20 = G1L15 & G1L16 & !G1_ST[2] & !G1_ST[8];


--G1L21 is Sdram_Control_4Port:u6|Equal~1121
G1L21 = G1_ST[8] & G1_ST[1];


--G1L22 is Sdram_Control_4Port:u6|Equal~1122
G1L22 = G1_ST[2] & G1L15 & G1L16 & G1L21;


--G1L93 is Sdram_Control_4Port:u6|ST[1]~2688
G1L93 = G1_ST[0] & (!G1L22) # !G1_ST[0] & (G1_ST[1] # !G1L20);


--G1L126 is Sdram_Control_4Port:u6|add~2849
G1L126 = G1_ST[0] $ VCC;

--G1L127 is Sdram_Control_4Port:u6|add~2850
G1L127 = CARRY(G1_ST[0]);


--G1L128 is Sdram_Control_4Port:u6|add~2851
G1L128 = G1_ST[1] & !G1L127 # !G1_ST[1] & (G1L127 # GND);

--G1L129 is Sdram_Control_4Port:u6|add~2852
G1L129 = CARRY(!G1L127 # !G1_ST[1]);


--G1L130 is Sdram_Control_4Port:u6|add~2853
G1L130 = G1_ST[2] & (G1L129 $ GND) # !G1_ST[2] & !G1L129 & VCC;

--G1L131 is Sdram_Control_4Port:u6|add~2854
G1L131 = CARRY(G1_ST[2] & !G1L129);


--G1L23 is Sdram_Control_4Port:u6|Equal~1123
G1L23 = G1_ST[0] & G1L20 & !G1_ST[1];


--G1L24 is Sdram_Control_4Port:u6|Equal~1124
G1L24 = G1L20 & !G1_ST[0] & !G1_ST[1];


--G1_Pre_RD is Sdram_Control_4Port:u6|Pre_RD
G1_Pre_RD = DFFEAS(G1_mRD, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_Pre_WR is Sdram_Control_4Port:u6|Pre_WR
G1_Pre_WR = DFFEAS(G1_mWR, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mWR is Sdram_Control_4Port:u6|mWR
G1_mWR = DFFEAS(G1L264, MB1__clk0,  ,  , G1L265,  ,  ,  ,  );


--G1_mRD is Sdram_Control_4Port:u6|mRD
G1_mRD = DFFEAS(G1L258, MB1__clk0,  ,  , G1L57,  ,  ,  ,  );


--G1L94 is Sdram_Control_4Port:u6|ST[1]~2689
G1L94 = G1_Pre_RD & (G1_Pre_WR # !G1_mWR) # !G1_Pre_RD & !G1_mRD & (G1_Pre_WR # !G1_mWR);


--U1_CMD_ACK is Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK
U1_CMD_ACK = DFFEAS(U1L51, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L95 is Sdram_Control_4Port:u6|ST[1]~2690
G1L95 = G1L24 & (G1L94 # G1L23 & !U1_CMD_ACK) # !G1L24 & (G1L23 & !U1_CMD_ACK);


--G1L98 is Sdram_Control_4Port:u6|ST[2]~2691
G1L98 = G1L93 & G1L130 & !G1L23 & !G1L95;


--G1L90 is Sdram_Control_4Port:u6|ST[0]~2692
G1L90 = G1L24 # G1L126 & (!G1L22 # !G1_ST[0]);


--G1L91 is Sdram_Control_4Port:u6|ST[0]~2693
G1L91 = G1L95 & G1_ST[0] # !G1L95 & (G1L90 & !G1L23);


--G1L132 is Sdram_Control_4Port:u6|add~2855
G1L132 = G1_ST[3] & !G1L131 # !G1_ST[3] & (G1L131 # GND);

--G1L133 is Sdram_Control_4Port:u6|add~2856
G1L133 = CARRY(!G1L131 # !G1_ST[3]);


--G1L134 is Sdram_Control_4Port:u6|add~2857
G1L134 = G1_ST[4] & (G1L133 $ GND) # !G1_ST[4] & !G1L133 & VCC;

--G1L135 is Sdram_Control_4Port:u6|add~2858
G1L135 = CARRY(G1_ST[4] & !G1L133);


--G1L136 is Sdram_Control_4Port:u6|add~2859
G1L136 = G1_ST[5] & !G1L135 # !G1_ST[5] & (G1L135 # GND);

--G1L137 is Sdram_Control_4Port:u6|add~2860
G1L137 = CARRY(!G1L135 # !G1_ST[5]);


--G1L138 is Sdram_Control_4Port:u6|add~2861
G1L138 = G1_ST[6] & (G1L137 $ GND) # !G1_ST[6] & !G1L137 & VCC;

--G1L139 is Sdram_Control_4Port:u6|add~2862
G1L139 = CARRY(G1_ST[6] & !G1L137);


--G1L140 is Sdram_Control_4Port:u6|add~2863
G1L140 = G1_ST[7] & !G1L139 # !G1_ST[7] & (G1L139 # GND);

--G1L141 is Sdram_Control_4Port:u6|add~2864
G1L141 = CARRY(!G1L139 # !G1_ST[7]);


--G1L142 is Sdram_Control_4Port:u6|add~2865
G1L142 = G1_ST[8] & (G1L141 $ GND) # !G1_ST[8] & !G1L141 & VCC;

--G1L143 is Sdram_Control_4Port:u6|add~2866
G1L143 = CARRY(G1_ST[8] & !G1L141);


--G1L144 is Sdram_Control_4Port:u6|add~2867
G1L144 = G1_ST[9] $ G1L143;


--G1L112 is Sdram_Control_4Port:u6|ST[9]~2694
G1L112 = G1L144 & G1L93 & !G1L23 & !G1L95;


--G1L108 is Sdram_Control_4Port:u6|ST[7]~2695
G1L108 = G1L93 & G1L140 & !G1L23 & !G1L95;


--G1L106 is Sdram_Control_4Port:u6|ST[6]~2696
G1L106 = G1L93 & G1L138 & !G1L23 & !G1L95;


--G1L104 is Sdram_Control_4Port:u6|ST[5]~2697
G1L104 = G1L93 & G1L136 & !G1L23 & !G1L95;


--G1L102 is Sdram_Control_4Port:u6|ST[4]~2698
G1L102 = G1L93 & G1L134 & !G1L23 & !G1L95;


--G1L100 is Sdram_Control_4Port:u6|ST[3]~2699
G1L100 = G1L93 & G1L132 & !G1L23 & !G1L95;


--G1L110 is Sdram_Control_4Port:u6|ST[8]~2700
G1L110 = G1L93 & G1L142 & !G1L23 & !G1L95;


--G1L96 is Sdram_Control_4Port:u6|ST[1]~2701
G1L96 = !G1L95 & (G1L23 # G1L93 & G1L128);


--U1_SADDR[9] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]
U1_SADDR[9] = DFFEAS(G1_mADDR[9], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L34 is Sdram_Control_4Port:u6|command:command1|SA~490
T1L34 = T1_do_load_mode # U1_SADDR[9] & (T1_do_writea # T1_do_reada);


--U1_SADDR[10] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]
U1_SADDR[10] = DFFEAS(G1_mADDR[10], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L35 is Sdram_Control_4Port:u6|command:command1|SA~491
T1L35 = T1_do_load_mode # U1_SADDR[10] & (T1_do_writea # T1_do_reada);


--U1_SADDR[11] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]
U1_SADDR[11] = DFFEAS(G1_mADDR[11], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L36 is Sdram_Control_4Port:u6|command:command1|SA~492
T1L36 = U1_SADDR[11] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[12] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]
U1_SADDR[12] = DFFEAS(G1_mADDR[12], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L37 is Sdram_Control_4Port:u6|command:command1|SA~493
T1L37 = T1_do_load_mode # U1_SADDR[12] & (T1_do_writea # T1_do_reada);


--U1_SADDR[13] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]
U1_SADDR[13] = DFFEAS(G1_mADDR[13], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L38 is Sdram_Control_4Port:u6|command:command1|SA~494
T1L38 = T1_do_load_mode # U1_SADDR[13] & (T1_do_writea # T1_do_reada);


--U1_SADDR[14] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]
U1_SADDR[14] = DFFEAS(G1_mADDR[14], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L39 is Sdram_Control_4Port:u6|command:command1|SA~495
T1L39 = U1_SADDR[14] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[15] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]
U1_SADDR[15] = DFFEAS(G1_mADDR[15], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L40 is Sdram_Control_4Port:u6|command:command1|SA~496
T1L40 = U1_SADDR[15] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[16] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]
U1_SADDR[16] = DFFEAS(G1_mADDR[16], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L41 is Sdram_Control_4Port:u6|command:command1|SA~497
T1L41 = U1_SADDR[16] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[17] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]
U1_SADDR[17] = DFFEAS(G1_mADDR[17], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L42 is Sdram_Control_4Port:u6|command:command1|SA~498
T1L42 = U1_SADDR[17] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--T1L57 is Sdram_Control_4Port:u6|command:command1|always4~0
T1L57 = T1_do_writea # T1_do_reada;


--U1_SADDR[18] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]
U1_SADDR[18] = DFFEAS(G1_mADDR[18], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_do_precharge is Sdram_Control_4Port:u6|command:command1|do_precharge
T1_do_precharge = DFFEAS(T1L53, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1_do_rw is Sdram_Control_4Port:u6|command:command1|do_rw
T1_do_rw = DFFEAS(T1L84, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L43 is Sdram_Control_4Port:u6|command:command1|SA~499
T1L43 = T1L57 & U1_SADDR[18] & !T1_do_precharge & !T1_do_rw;


--U1_SADDR[19] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]
U1_SADDR[19] = DFFEAS(G1_mADDR[19], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L44 is Sdram_Control_4Port:u6|command:command1|SA~500
T1L44 = U1_SADDR[19] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--G1L25 is Sdram_Control_4Port:u6|Equal~1125
G1L25 = G1_mRD & !G1_Pre_RD;


--G1L61 is Sdram_Control_4Port:u6|Read~463
G1L61 = G1L20 & G1L25 & !G1_ST[0] & !G1_ST[1];


--G1L123 is Sdram_Control_4Port:u6|Write~320
G1L123 = G1_Write & !G1L61 & (G1_ST[0] # !G1L22);


--G1L124 is Sdram_Control_4Port:u6|Write~321
G1L124 = G1L24 & G1_mWR & !G1_Pre_WR;


--G1L125 is Sdram_Control_4Port:u6|Write~322
G1L125 = G1L123 # G1L124 & !G1_Write & !G1L25;


--G1L26 is Sdram_Control_4Port:u6|Equal~1126
G1L26 = !G1L21 # !G1L18 # !G1_ST[2] # !G1_ST[0];


--G1L62 is Sdram_Control_4Port:u6|Read~464
G1L62 = G1_Read & (G1L26 $ (!G1L61 & G1L124)) # !G1_Read & G1L61;


--T1_do_refresh is Sdram_Control_4Port:u6|command:command1|do_refresh
T1_do_refresh = DFFEAS(T1L55, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L109 is Sdram_Control_4Port:u6|command:command1|rw_flag~24
T1L109 = !T1_do_load_mode & !T1_do_precharge;


--T1_rw_flag is Sdram_Control_4Port:u6|command:command1|rw_flag
T1_rw_flag = DFFEAS(T1L110, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L46 is Sdram_Control_4Port:u6|command:command1|WE_N~73
T1L46 = T1_do_rw & !T1_do_writea & !T1_do_reada;


--T1L47 is Sdram_Control_4Port:u6|command:command1|WE_N~74
T1L47 = T1_do_refresh # T1L109 & (T1_rw_flag # !T1L46);


--T1L7 is Sdram_Control_4Port:u6|command:command1|CAS_N~114
T1L7 = !T1_do_refresh & (T1_do_precharge # !T1_do_load_mode & !T1L46);


--T1_oe4 is Sdram_Control_4Port:u6|command:command1|oe4
T1_oe4 = DFFEAS(T1L93, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L15 is Sdram_Control_4Port:u6|command:command1|RAS_N~164
T1L15 = T1_do_precharge & (T1_rw_flag # T1_oe4);


--T1L16 is Sdram_Control_4Port:u6|command:command1|RAS_N~165
T1L16 = !T1_do_refresh & (T1L15 # T1L109 & !T1L57);


--U1_SADDR[22] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]
U1_SADDR[22] = DFFEAS(G1_mADDR[22], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_do_initial is Sdram_Control_4Port:u6|command:command1|do_initial
T1_do_initial = DFFEAS(U1_INIT_REQ, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L12 is Sdram_Control_4Port:u6|command:command1|CS_N~22
T1L12 = T1L109 & U1_SADDR[22] & !T1_do_refresh & !T1_do_initial;


--U1_SADDR[20] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]
U1_SADDR[20] = DFFEAS(G1_mADDR[20], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L4 is Sdram_Control_4Port:u6|command:command1|BA~32
T1L4 = U1_SADDR[20] & !T1_do_load_mode & !T1_do_precharge;


--U1_SADDR[21] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]
U1_SADDR[21] = DFFEAS(G1_mADDR[21], MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L5 is Sdram_Control_4Port:u6|command:command1|BA~33
T1L5 = U1_SADDR[21] & !T1_do_load_mode & !T1_do_precharge;


--C1L81 is Reset_Delay:u2|oRST_2~15
C1L81 = C1_oRST_2 # C1_Cont[21] & C1_Cont[20] & C1L74;


--Z4_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
Z4_delayed_wrptr_g[2] = DFFEAS(Z4_wrptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
Z4_delayed_wrptr_g[0] = DFFEAS(Z4_wrptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
Z4_delayed_wrptr_g[1] = DFFEAS(Z4_wrptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
Z4_delayed_wrptr_g[6] = DFFEAS(Z4_wrptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
Z4_delayed_wrptr_g[8] = DFFEAS(Z4_wrptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
Z4_delayed_wrptr_g[3] = DFFEAS(Z4_wrptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
Z4_delayed_wrptr_g[4] = DFFEAS(Z4_wrptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
Z4_delayed_wrptr_g[5] = DFFEAS(Z4_wrptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
Z4_delayed_wrptr_g[7] = DFFEAS(Z4_wrptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z4_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr
Z4_rdaclr = DFFEAS(VCC, !CCD1_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--G1L27 is Sdram_Control_4Port:u6|Equal~1127
G1L27 = G1_ST[2] & G1L18 & G1L32 & !G1_ST[8];


--G1L45 is Sdram_Control_4Port:u6|OUT_VALID~138
G1L45 = G1_Read & (G1L27 # G1_OUT_VALID & G1L26) # !G1_Read & G1_OUT_VALID;


--EB11_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8]
EB11_dffe5a[8] = DFFEAS(LB3_dffe9a[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
Z3_delayed_wrptr_g[8] = DFFEAS(Z3_wrptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]
EB12_dffe5a[7] = DFFEAS(CB11_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]
EB11_dffe5a[7] = DFFEAS(CB12_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]
EB12_dffe5a[6] = DFFEAS(CB11_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]
EB11_dffe5a[6] = DFFEAS(CB12_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]
EB12_dffe5a[5] = DFFEAS(CB11_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]
EB11_dffe5a[5] = DFFEAS(CB12_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]
EB12_dffe5a[4] = DFFEAS(CB11_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]
EB11_dffe5a[4] = DFFEAS(CB12_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]
EB12_dffe5a[3] = DFFEAS(CB11_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]
EB11_dffe5a[3] = DFFEAS(CB12_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]
EB12_dffe5a[2] = DFFEAS(CB11_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]
EB11_dffe5a[2] = DFFEAS(CB12_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]
EB12_dffe5a[1] = DFFEAS(CB11_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]
EB11_dffe5a[1] = DFFEAS(CB12_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB12_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]
EB12_dffe5a[0] = DFFEAS(CB11_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB11_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]
EB11_dffe5a[0] = DFFEAS(CB12_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~260
DB6L2 = CARRY(EB12_dffe5a[0] # !EB11_dffe5a[0]);


--DB6L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~262
DB6L4 = CARRY(EB12_dffe5a[1] & EB11_dffe5a[1] & !DB6L2 # !EB12_dffe5a[1] & (EB11_dffe5a[1] # !DB6L2));


--DB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~264
DB6L6 = CARRY(EB12_dffe5a[2] & (!DB6L4 # !EB11_dffe5a[2]) # !EB12_dffe5a[2] & !EB11_dffe5a[2] & !DB6L4);


--DB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~266
DB6L8 = CARRY(EB12_dffe5a[3] & EB11_dffe5a[3] & !DB6L6 # !EB12_dffe5a[3] & (EB11_dffe5a[3] # !DB6L6));


--DB6L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~268
DB6L10 = CARRY(EB12_dffe5a[4] & (!DB6L8 # !EB11_dffe5a[4]) # !EB12_dffe5a[4] & !EB11_dffe5a[4] & !DB6L8);


--DB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~270
DB6L12 = CARRY(EB12_dffe5a[5] & EB11_dffe5a[5] & !DB6L10 # !EB12_dffe5a[5] & (EB11_dffe5a[5] # !DB6L10));


--DB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~272
DB6L14 = CARRY(EB12_dffe5a[6] & (!DB6L12 # !EB11_dffe5a[6]) # !EB12_dffe5a[6] & !EB11_dffe5a[6] & !DB6L12);


--DB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~274
DB6L16 = CARRY(EB12_dffe5a[7] & EB11_dffe5a[7] & !DB6L14 # !EB12_dffe5a[7] & (EB11_dffe5a[7] # !DB6L14));


--DB6L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~275
DB6L17 = EB11_dffe5a[8] $ Z3_delayed_wrptr_g[8] $ !DB6L16;


--EB2_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8]
EB2_dffe5a[8] = DFFEAS(KB1_dffe7a[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8]
EB1_dffe5a[8] = DFFEAS(Z1_rdptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]
EB2_dffe5a[7] = DFFEAS(CB2_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]
EB1_dffe5a[7] = DFFEAS(CB1_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]
EB2_dffe5a[6] = DFFEAS(CB2_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]
EB1_dffe5a[6] = DFFEAS(CB1_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]
EB2_dffe5a[5] = DFFEAS(CB2_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]
EB1_dffe5a[5] = DFFEAS(CB1_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4]
EB2_dffe5a[4] = DFFEAS(CB2_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4]
EB1_dffe5a[4] = DFFEAS(CB1_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]
EB2_dffe5a[3] = DFFEAS(CB2_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3]
EB1_dffe5a[3] = DFFEAS(CB1_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2]
EB2_dffe5a[2] = DFFEAS(CB2_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]
EB1_dffe5a[2] = DFFEAS(CB1_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1]
EB2_dffe5a[1] = DFFEAS(CB2_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1]
EB1_dffe5a[1] = DFFEAS(CB1_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB2_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]
EB2_dffe5a[0] = DFFEAS(CB2_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0]
EB1_dffe5a[0] = DFFEAS(CB1_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~274
DB1L2 = CARRY(EB2_dffe5a[0] # !EB1_dffe5a[0]);


--DB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~276
DB1L4 = CARRY(EB2_dffe5a[1] & EB1_dffe5a[1] & !DB1L2 # !EB2_dffe5a[1] & (EB1_dffe5a[1] # !DB1L2));


--DB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~278
DB1L6 = CARRY(EB2_dffe5a[2] & (!DB1L4 # !EB1_dffe5a[2]) # !EB2_dffe5a[2] & !EB1_dffe5a[2] & !DB1L4);


--DB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~280
DB1L8 = CARRY(EB2_dffe5a[3] & EB1_dffe5a[3] & !DB1L6 # !EB2_dffe5a[3] & (EB1_dffe5a[3] # !DB1L6));


--DB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~282
DB1L10 = CARRY(EB2_dffe5a[4] & (!DB1L8 # !EB1_dffe5a[4]) # !EB2_dffe5a[4] & !EB1_dffe5a[4] & !DB1L8);


--DB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~284
DB1L12 = CARRY(EB2_dffe5a[5] & EB1_dffe5a[5] & !DB1L10 # !EB2_dffe5a[5] & (EB1_dffe5a[5] # !DB1L10));


--DB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~286
DB1L14 = CARRY(EB2_dffe5a[6] & (!DB1L12 # !EB1_dffe5a[6]) # !EB2_dffe5a[6] & !EB1_dffe5a[6] & !DB1L12);


--DB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~288
DB1L16 = CARRY(EB2_dffe5a[7] & EB1_dffe5a[7] & !DB1L14 # !EB2_dffe5a[7] & (EB1_dffe5a[7] # !DB1L14));


--DB1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~289
DB1L17 = EB2_dffe5a[8] $ EB1_dffe5a[8] $ DB1L16;


--G1_mRD_DONE is Sdram_Control_4Port:u6|mRD_DONE
G1_mRD_DONE = DFFEAS(G1L257, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8]
EB6_dffe5a[8] = DFFEAS(KB2_dffe7a[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8]
EB5_dffe5a[8] = DFFEAS(Z2_rdptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]
EB6_dffe5a[7] = DFFEAS(CB6_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]
EB5_dffe5a[7] = DFFEAS(CB5_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]
EB6_dffe5a[6] = DFFEAS(CB6_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]
EB5_dffe5a[6] = DFFEAS(CB5_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]
EB6_dffe5a[5] = DFFEAS(CB6_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]
EB5_dffe5a[5] = DFFEAS(CB5_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4]
EB6_dffe5a[4] = DFFEAS(CB6_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4]
EB5_dffe5a[4] = DFFEAS(CB5_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]
EB6_dffe5a[3] = DFFEAS(CB6_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3]
EB5_dffe5a[3] = DFFEAS(CB5_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2]
EB6_dffe5a[2] = DFFEAS(CB6_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]
EB5_dffe5a[2] = DFFEAS(CB5_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1]
EB6_dffe5a[1] = DFFEAS(CB6_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1]
EB5_dffe5a[1] = DFFEAS(CB5_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]
EB6_dffe5a[0] = DFFEAS(CB6_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB5_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0]
EB5_dffe5a[0] = DFFEAS(CB5_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~267
DB3L2 = CARRY(EB6_dffe5a[0] # !EB5_dffe5a[0]);


--DB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~269
DB3L4 = CARRY(EB6_dffe5a[1] & EB5_dffe5a[1] & !DB3L2 # !EB6_dffe5a[1] & (EB5_dffe5a[1] # !DB3L2));


--DB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~271
DB3L6 = CARRY(EB6_dffe5a[2] & (!DB3L4 # !EB5_dffe5a[2]) # !EB6_dffe5a[2] & !EB5_dffe5a[2] & !DB3L4);


--DB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~273
DB3L8 = CARRY(EB6_dffe5a[3] & EB5_dffe5a[3] & !DB3L6 # !EB6_dffe5a[3] & (EB5_dffe5a[3] # !DB3L6));


--DB3L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~275
DB3L10 = CARRY(EB6_dffe5a[4] & (!DB3L8 # !EB5_dffe5a[4]) # !EB6_dffe5a[4] & !EB5_dffe5a[4] & !DB3L8);


--DB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~277
DB3L12 = CARRY(EB6_dffe5a[5] & EB5_dffe5a[5] & !DB3L10 # !EB6_dffe5a[5] & (EB5_dffe5a[5] # !DB3L10));


--DB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~279
DB3L14 = CARRY(EB6_dffe5a[6] & (!DB3L12 # !EB5_dffe5a[6]) # !EB6_dffe5a[6] & !EB5_dffe5a[6] & !DB3L12);


--DB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~281
DB3L16 = CARRY(EB6_dffe5a[7] & EB5_dffe5a[7] & !DB3L14 # !EB6_dffe5a[7] & (EB5_dffe5a[7] # !DB3L14));


--DB3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~282
DB3L17 = EB6_dffe5a[8] $ EB5_dffe5a[8] $ !DB3L16;


--G1L58 is Sdram_Control_4Port:u6|RD_MASK~239
G1L58 = !DB6L17 & !DB1L17 & !G1_mRD_DONE & DB3L17;


--EB15_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8]
EB15_dffe5a[8] = DFFEAS(LB4_dffe9a[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]
EB16_dffe5a[7] = DFFEAS(CB15_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]
EB15_dffe5a[7] = DFFEAS(CB16_xor7, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]
EB16_dffe5a[6] = DFFEAS(CB15_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]
EB15_dffe5a[6] = DFFEAS(CB16_xor6, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]
EB16_dffe5a[5] = DFFEAS(CB15_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]
EB15_dffe5a[5] = DFFEAS(CB16_xor5, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]
EB16_dffe5a[4] = DFFEAS(CB15_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]
EB15_dffe5a[4] = DFFEAS(CB16_xor4, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]
EB16_dffe5a[3] = DFFEAS(CB15_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]
EB15_dffe5a[3] = DFFEAS(CB16_xor3, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]
EB16_dffe5a[2] = DFFEAS(CB15_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]
EB15_dffe5a[2] = DFFEAS(CB16_xor2, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]
EB16_dffe5a[1] = DFFEAS(CB15_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]
EB15_dffe5a[1] = DFFEAS(CB16_xor1, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB16_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]
EB16_dffe5a[0] = DFFEAS(CB15_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB15_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]
EB15_dffe5a[0] = DFFEAS(CB16_xor0, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~331
DB8L2 = CARRY(EB16_dffe5a[0] # !EB15_dffe5a[0]);


--DB8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~333
DB8L4 = CARRY(EB16_dffe5a[1] & EB15_dffe5a[1] & !DB8L2 # !EB16_dffe5a[1] & (EB15_dffe5a[1] # !DB8L2));


--DB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~335
DB8L6 = CARRY(EB16_dffe5a[2] & (!DB8L4 # !EB15_dffe5a[2]) # !EB16_dffe5a[2] & !EB15_dffe5a[2] & !DB8L4);


--DB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~337
DB8L8 = CARRY(EB16_dffe5a[3] & EB15_dffe5a[3] & !DB8L6 # !EB16_dffe5a[3] & (EB15_dffe5a[3] # !DB8L6));


--DB8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~339
DB8L10 = CARRY(EB16_dffe5a[4] & (!DB8L8 # !EB15_dffe5a[4]) # !EB16_dffe5a[4] & !EB15_dffe5a[4] & !DB8L8);


--DB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~341
DB8L12 = CARRY(EB16_dffe5a[5] & EB15_dffe5a[5] & !DB8L10 # !EB16_dffe5a[5] & (EB15_dffe5a[5] # !DB8L10));


--DB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~343
DB8L14 = CARRY(EB16_dffe5a[6] & (!DB8L12 # !EB15_dffe5a[6]) # !EB16_dffe5a[6] & !EB15_dffe5a[6] & !DB8L12);


--DB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~345
DB8L16 = CARRY(EB16_dffe5a[7] & EB15_dffe5a[7] & !DB8L14 # !EB16_dffe5a[7] & (EB15_dffe5a[7] # !DB8L14));


--DB8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~346
DB8L17 = EB15_dffe5a[8] $ Z4_delayed_wrptr_g[8] $ DB8L16;


--DB8L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348
DB8L19 = DB3L17 & DB8L17 & !DB6L17 & !DB1L17;


--G1L54 is Sdram_Control_4Port:u6|RD_MASK[1]~240
G1L54 = G1_RD_MASK[1] # G1_RD_MASK[0] # G1_mWR # !C1_oRST_0;


--G1_WR_MASK[1] is Sdram_Control_4Port:u6|WR_MASK[1]
G1_WR_MASK[1] = DFFEAS(G1L120, MB1__clk0,  ,  , G1L265,  ,  ,  ,  );


--G1_WR_MASK[0] is Sdram_Control_4Port:u6|WR_MASK[0]
G1_WR_MASK[0] = DFFEAS(G1L121, MB1__clk0,  ,  , G1L265,  ,  ,  ,  );


--G1L55 is Sdram_Control_4Port:u6|RD_MASK[1]~241
G1L55 = G1_mRD # G1_WR_MASK[1] # G1_WR_MASK[0];


--G1L56 is Sdram_Control_4Port:u6|RD_MASK[1]~242
G1L56 = !DB8L19 & !G1L54 & !G1L55 & G1L24;


--G1L57 is Sdram_Control_4Port:u6|RD_MASK[1]~243
G1L57 = G1L56 # G1_mRD_DONE;


--GB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
GB4_parity_ff = DFFEAS(GB4_parity, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
GB4_parity = Z4_valid_wrreq & !GB4_parity_ff # !Z4_valid_wrreq & GB4_parity_ff & VCC;

--GB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
GB4L31 = CARRY(Z4_valid_wrreq & !GB4_parity_ff);


--GB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
GB4_countera0 = Z4_valid_wrreq & (GB4L31 $ (GND # !GB4_counter_ffa[0])) # !Z4_valid_wrreq & (GB4_counter_ffa[0] # GND);

--GB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
GB4L12 = CARRY(!GB4L31 # !Z4_valid_wrreq);


--GB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
GB4_countera1 = GB4L12 & (GB4_power_modified_counter_values[1] & VCC) # !GB4L12 & (GB4_counter_ffa[0] $ (!GB4_power_modified_counter_values[1] & VCC));

--GB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
GB4L14 = CARRY(GB4_counter_ffa[0] & !GB4L12);


--GB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
GB4_countera2 = GB4L14 & (GB4_power_modified_counter_values[1] $ (GB4_power_modified_counter_values[2] & VCC)) # !GB4L14 & (GB4_power_modified_counter_values[2] # GND);

--GB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
GB4L16 = CARRY(GB4_power_modified_counter_values[1] # !GB4L14);


--GB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
GB4_countera3 = GB4L16 & (GB4_power_modified_counter_values[3] & VCC) # !GB4L16 & (GB4_power_modified_counter_values[2] $ (GB4_power_modified_counter_values[3] # GND));

--GB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
GB4L18 = CARRY(!GB4_power_modified_counter_values[2] & !GB4L16);


--GB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
GB4_countera4 = GB4L18 & (GB4_power_modified_counter_values[3] $ (GB4_power_modified_counter_values[4] & VCC)) # !GB4L18 & (GB4_power_modified_counter_values[4] # GND);

--GB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
GB4L20 = CARRY(GB4_power_modified_counter_values[3] # !GB4L18);


--GB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
GB4_countera5 = GB4L20 & (GB4_power_modified_counter_values[5] & VCC) # !GB4L20 & (GB4_power_modified_counter_values[4] $ (GB4_power_modified_counter_values[5] # GND));

--GB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
GB4L22 = CARRY(!GB4_power_modified_counter_values[4] & !GB4L20);


--GB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
GB4_countera6 = GB4L22 & (GB4_power_modified_counter_values[5] $ (GB4_power_modified_counter_values[6] & VCC)) # !GB4L22 & (GB4_power_modified_counter_values[6] # GND);

--GB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
GB4L24 = CARRY(GB4_power_modified_counter_values[5] # !GB4L22);


--GB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
GB4_countera7 = GB4L24 & (GB4_power_modified_counter_values[7] & VCC) # !GB4L24 & (GB4_power_modified_counter_values[6] $ (GB4_power_modified_counter_values[7] # GND));

--GB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
GB4L26 = CARRY(!GB4_power_modified_counter_values[6] & !GB4L24);


--GB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
GB4_countera8 = GB4_power_modified_counter_values[8] $ GB4L26;


--C1L77 is Reset_Delay:u2|oRST_0~31
C1L77 = C1_oRST_0 # C1_Cont[21] # C1_Cont[20] & C1L74;


--BB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
BB4_parity_ff = DFFEAS(BB4_parity, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
BB4_parity = Z4_rdcnt_addr_ena & (BB4_parity_ff $ VCC) # !Z4_rdcnt_addr_ena & BB4_parity_ff & VCC;

--BB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
BB4L31 = CARRY(Z4_rdcnt_addr_ena & BB4_parity_ff);


--BB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
BB4_countera0 = Z4_rdcnt_addr_ena & (BB4L31 $ (GND # !BB4_power_modified_counter_values[0])) # !Z4_rdcnt_addr_ena & (BB4_power_modified_counter_values[0] # GND);

--BB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
BB4L12 = CARRY(!BB4L31 # !Z4_rdcnt_addr_ena);


--BB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
BB4_countera1 = BB4L12 & (BB4_power_modified_counter_values[1] & VCC) # !BB4L12 & (BB4_power_modified_counter_values[0] $ (BB4_power_modified_counter_values[1] # GND));

--BB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
BB4L14 = CARRY(!BB4_power_modified_counter_values[0] & !BB4L12);


--BB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
BB4_countera2 = BB4L14 & (BB4_power_modified_counter_values[1] $ (BB4_power_modified_counter_values[2] & VCC)) # !BB4L14 & (BB4_power_modified_counter_values[2] # GND);

--BB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
BB4L16 = CARRY(BB4_power_modified_counter_values[1] # !BB4L14);


--BB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
BB4_countera3 = BB4L16 & (BB4_power_modified_counter_values[3] & VCC) # !BB4L16 & (BB4_power_modified_counter_values[2] $ (BB4_power_modified_counter_values[3] # GND));

--BB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
BB4L18 = CARRY(!BB4_power_modified_counter_values[2] & !BB4L16);


--BB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
BB4_countera4 = BB4L18 & (BB4_power_modified_counter_values[3] $ (BB4_power_modified_counter_values[4] & VCC)) # !BB4L18 & (BB4_power_modified_counter_values[4] # GND);

--BB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
BB4L20 = CARRY(BB4_power_modified_counter_values[3] # !BB4L18);


--BB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
BB4_countera5 = BB4L20 & (BB4_power_modified_counter_values[5] & VCC) # !BB4L20 & (BB4_power_modified_counter_values[4] $ (BB4_power_modified_counter_values[5] # GND));

--BB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
BB4L22 = CARRY(!BB4_power_modified_counter_values[4] & !BB4L20);


--BB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
BB4_countera6 = BB4L22 & (BB4_power_modified_counter_values[5] $ (BB4_power_modified_counter_values[6] & VCC)) # !BB4L22 & (BB4_power_modified_counter_values[6] # GND);

--BB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
BB4L24 = CARRY(BB4_power_modified_counter_values[5] # !BB4L22);


--BB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
BB4_countera7 = BB4L24 & (BB4_power_modified_counter_values[7] & VCC) # !BB4L24 & (BB4_power_modified_counter_values[6] $ (BB4_power_modified_counter_values[7] # GND));

--BB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
BB4L26 = CARRY(!BB4_power_modified_counter_values[6] & !BB4L24);


--BB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
BB4_countera8 = BB4_power_modified_counter_values[8] $ BB4L26;


--Z3_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
Z3_delayed_wrptr_g[7] = DFFEAS(Z3_wrptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
Z3_delayed_wrptr_g[2] = DFFEAS(Z3_wrptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
Z3_delayed_wrptr_g[0] = DFFEAS(Z3_wrptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
Z3_delayed_wrptr_g[1] = DFFEAS(Z3_wrptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
Z3_delayed_wrptr_g[6] = DFFEAS(Z3_wrptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
Z3_delayed_wrptr_g[3] = DFFEAS(Z3_wrptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
Z3_delayed_wrptr_g[4] = DFFEAS(Z3_wrptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
Z3_delayed_wrptr_g[5] = DFFEAS(Z3_wrptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--G1L59 is Sdram_Control_4Port:u6|RD_MASK~244
G1L59 = DB6L17 & DB3L17 & !DB1L17 & !G1_mRD_DONE;


--GB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
GB3_parity_ff = DFFEAS(GB3_parity, MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
GB3_parity = Z3_valid_wrreq & !GB3_parity_ff # !Z3_valid_wrreq & GB3_parity_ff & VCC;

--GB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
GB3L31 = CARRY(Z3_valid_wrreq & !GB3_parity_ff);


--GB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
GB3_countera0 = Z3_valid_wrreq & (GB3L31 $ (GND # !GB3_counter_ffa[0])) # !Z3_valid_wrreq & (GB3_counter_ffa[0] # GND);

--GB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
GB3L12 = CARRY(!GB3L31 # !Z3_valid_wrreq);


--GB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
GB3_countera1 = GB3L12 & (GB3_power_modified_counter_values[1] & VCC) # !GB3L12 & (GB3_counter_ffa[0] $ (!GB3_power_modified_counter_values[1] & VCC));

--GB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
GB3L14 = CARRY(GB3_counter_ffa[0] & !GB3L12);


--GB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
GB3_countera2 = GB3L14 & (GB3_power_modified_counter_values[1] $ (GB3_power_modified_counter_values[2] & VCC)) # !GB3L14 & (GB3_power_modified_counter_values[2] # GND);

--GB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
GB3L16 = CARRY(GB3_power_modified_counter_values[1] # !GB3L14);


--GB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
GB3_countera3 = GB3L16 & (GB3_power_modified_counter_values[3] & VCC) # !GB3L16 & (GB3_power_modified_counter_values[2] $ (GB3_power_modified_counter_values[3] # GND));

--GB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
GB3L18 = CARRY(!GB3_power_modified_counter_values[2] & !GB3L16);


--GB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
GB3_countera4 = GB3L18 & (GB3_power_modified_counter_values[3] $ (GB3_power_modified_counter_values[4] & VCC)) # !GB3L18 & (GB3_power_modified_counter_values[4] # GND);

--GB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
GB3L20 = CARRY(GB3_power_modified_counter_values[3] # !GB3L18);


--GB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
GB3_countera5 = GB3L20 & (GB3_power_modified_counter_values[5] & VCC) # !GB3L20 & (GB3_power_modified_counter_values[4] $ (GB3_power_modified_counter_values[5] # GND));

--GB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
GB3L22 = CARRY(!GB3_power_modified_counter_values[4] & !GB3L20);


--GB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
GB3_countera6 = GB3L22 & (GB3_power_modified_counter_values[5] $ (GB3_power_modified_counter_values[6] & VCC)) # !GB3L22 & (GB3_power_modified_counter_values[6] # GND);

--GB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
GB3L24 = CARRY(GB3_power_modified_counter_values[5] # !GB3L22);


--GB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
GB3_countera7 = GB3L24 & (GB3_power_modified_counter_values[7] & VCC) # !GB3L24 & (GB3_power_modified_counter_values[6] $ (GB3_power_modified_counter_values[7] # GND));

--GB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
GB3L26 = CARRY(!GB3_power_modified_counter_values[6] & !GB3L24);


--GB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
GB3_countera8 = GB3_power_modified_counter_values[8] $ GB3L26;


--BB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
BB3_parity_ff = DFFEAS(BB3_parity, CCD1_MCLK, Z4_rdaclr,  ,  ,  ,  ,  ,  );


--BB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
BB3_parity = Z3_rdcnt_addr_ena & (BB3_parity_ff $ VCC) # !Z3_rdcnt_addr_ena & BB3_parity_ff & VCC;

--BB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
BB3L31 = CARRY(Z3_rdcnt_addr_ena & BB3_parity_ff);


--BB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
BB3_countera0 = Z3_rdcnt_addr_ena & (BB3L31 $ (GND # !BB3_power_modified_counter_values[0])) # !Z3_rdcnt_addr_ena & (BB3_power_modified_counter_values[0] # GND);

--BB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
BB3L12 = CARRY(!BB3L31 # !Z3_rdcnt_addr_ena);


--BB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
BB3_countera1 = BB3L12 & (BB3_power_modified_counter_values[1] & VCC) # !BB3L12 & (BB3_power_modified_counter_values[0] $ (BB3_power_modified_counter_values[1] # GND));

--BB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
BB3L14 = CARRY(!BB3_power_modified_counter_values[0] & !BB3L12);


--BB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
BB3_countera2 = BB3L14 & (BB3_power_modified_counter_values[1] $ (BB3_power_modified_counter_values[2] & VCC)) # !BB3L14 & (BB3_power_modified_counter_values[2] # GND);

--BB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
BB3L16 = CARRY(BB3_power_modified_counter_values[1] # !BB3L14);


--BB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
BB3_countera3 = BB3L16 & (BB3_power_modified_counter_values[3] & VCC) # !BB3L16 & (BB3_power_modified_counter_values[2] $ (BB3_power_modified_counter_values[3] # GND));

--BB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
BB3L18 = CARRY(!BB3_power_modified_counter_values[2] & !BB3L16);


--BB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
BB3_countera4 = BB3L18 & (BB3_power_modified_counter_values[3] $ (BB3_power_modified_counter_values[4] & VCC)) # !BB3L18 & (BB3_power_modified_counter_values[4] # GND);

--BB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
BB3L20 = CARRY(BB3_power_modified_counter_values[3] # !BB3L18);


--BB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
BB3_countera5 = BB3L20 & (BB3_power_modified_counter_values[5] & VCC) # !BB3L20 & (BB3_power_modified_counter_values[4] $ (BB3_power_modified_counter_values[5] # GND));

--BB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
BB3L22 = CARRY(!BB3_power_modified_counter_values[4] & !BB3L20);


--BB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
BB3_countera6 = BB3L22 & (BB3_power_modified_counter_values[5] $ (BB3_power_modified_counter_values[6] & VCC)) # !BB3L22 & (BB3_power_modified_counter_values[6] # GND);

--BB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
BB3L24 = CARRY(BB3_power_modified_counter_values[5] # !BB3L22);


--BB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
BB3_countera7 = BB3L24 & (BB3_power_modified_counter_values[7] & VCC) # !BB3L24 & (BB3_power_modified_counter_values[6] $ (BB3_power_modified_counter_values[7] # GND));

--BB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
BB3L26 = CARRY(!BB3_power_modified_counter_values[6] & !BB3L24);


--BB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
BB3_countera8 = BB3_power_modified_counter_values[8] $ BB3L26;


--JB1_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[0]_PORT_A_data_in = VCC;
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = RB3_q_b[5];
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = MB1__clk0;
JB1_q_a[0]_clock_1 = CCD1_PIXCLK;
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !C1_oRST_0;
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0] = JB1_q_a[0]_PORT_A_data_out_reg[0];


--JB2_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[0]_PORT_A_data_in = VCC;
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = TB3_q_b[5];
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = MB1__clk0;
JB2_q_a[0]_clock_1 = CCD2_PIXCLK;
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !C1_oRST_0;
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0] = JB2_q_a[0]_PORT_A_data_out_reg[0];


--G1L223 is Sdram_Control_4Port:u6|mDATAIN[0]~160
G1L223 = G1_WR_MASK[0] & JB1_q_a[0] # !G1_WR_MASK[0] & (JB2_q_a[0]);


--T1_OE is Sdram_Control_4Port:u6|command:command1|OE
T1_OE = DFFEAS(T1_oe4, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--JB1_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[1]_PORT_A_data_in = VCC;
JB1_q_a[1]_PORT_A_data_in_reg = DFFE(JB1_q_a[1]_PORT_A_data_in, JB1_q_a[1]_clock_0, , , JB1_q_a[1]_clock_enable_0);
JB1_q_a[1]_PORT_B_data_in = RB3_q_b[6];
JB1_q_a[1]_PORT_B_data_in_reg = DFFE(JB1_q_a[1]_PORT_B_data_in, JB1_q_a[1]_clock_1, , , JB1_q_a[1]_clock_enable_1);
JB1_q_a[1]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[1]_PORT_A_address_reg = DFFE(JB1_q_a[1]_PORT_A_address, JB1_q_a[1]_clock_0, , , JB1_q_a[1]_clock_enable_0);
JB1_q_a[1]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[1]_PORT_B_address_reg = DFFE(JB1_q_a[1]_PORT_B_address, JB1_q_a[1]_clock_1, , , JB1_q_a[1]_clock_enable_1);
JB1_q_a[1]_PORT_A_write_enable = GND;
JB1_q_a[1]_PORT_A_write_enable_reg = DFFE(JB1_q_a[1]_PORT_A_write_enable, JB1_q_a[1]_clock_0, , , JB1_q_a[1]_clock_enable_0);
JB1_q_a[1]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[1]_PORT_B_write_enable_reg = DFFE(JB1_q_a[1]_PORT_B_write_enable, JB1_q_a[1]_clock_1, , , JB1_q_a[1]_clock_enable_1);
JB1_q_a[1]_clock_0 = MB1__clk0;
JB1_q_a[1]_clock_1 = CCD1_PIXCLK;
JB1_q_a[1]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[1]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[1]_clear_1 = !C1_oRST_0;
JB1_q_a[1]_PORT_A_data_out = MEMORY(JB1_q_a[1]_PORT_A_data_in_reg, JB1_q_a[1]_PORT_B_data_in_reg, JB1_q_a[1]_PORT_A_address_reg, JB1_q_a[1]_PORT_B_address_reg, JB1_q_a[1]_PORT_A_write_enable_reg, JB1_q_a[1]_PORT_B_write_enable_reg, , , JB1_q_a[1]_clock_0, JB1_q_a[1]_clock_1, JB1_q_a[1]_clock_enable_0, JB1_q_a[1]_clock_enable_1, , JB1_q_a[1]_clear_1);
JB1_q_a[1]_PORT_A_data_out_reg = DFFE(JB1_q_a[1]_PORT_A_data_out, JB1_q_a[1]_clock_0, JB1_q_a[1]_clear_1, , JB1_q_a[1]_clock_enable_0);
JB1_q_a[1] = JB1_q_a[1]_PORT_A_data_out_reg[0];


--JB2_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[1]_PORT_A_data_in = VCC;
JB2_q_a[1]_PORT_A_data_in_reg = DFFE(JB2_q_a[1]_PORT_A_data_in, JB2_q_a[1]_clock_0, , , JB2_q_a[1]_clock_enable_0);
JB2_q_a[1]_PORT_B_data_in = TB3_q_b[6];
JB2_q_a[1]_PORT_B_data_in_reg = DFFE(JB2_q_a[1]_PORT_B_data_in, JB2_q_a[1]_clock_1, , , JB2_q_a[1]_clock_enable_1);
JB2_q_a[1]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[1]_PORT_A_address_reg = DFFE(JB2_q_a[1]_PORT_A_address, JB2_q_a[1]_clock_0, , , JB2_q_a[1]_clock_enable_0);
JB2_q_a[1]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[1]_PORT_B_address_reg = DFFE(JB2_q_a[1]_PORT_B_address, JB2_q_a[1]_clock_1, , , JB2_q_a[1]_clock_enable_1);
JB2_q_a[1]_PORT_A_write_enable = GND;
JB2_q_a[1]_PORT_A_write_enable_reg = DFFE(JB2_q_a[1]_PORT_A_write_enable, JB2_q_a[1]_clock_0, , , JB2_q_a[1]_clock_enable_0);
JB2_q_a[1]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[1]_PORT_B_write_enable_reg = DFFE(JB2_q_a[1]_PORT_B_write_enable, JB2_q_a[1]_clock_1, , , JB2_q_a[1]_clock_enable_1);
JB2_q_a[1]_clock_0 = MB1__clk0;
JB2_q_a[1]_clock_1 = CCD2_PIXCLK;
JB2_q_a[1]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[1]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[1]_clear_1 = !C1_oRST_0;
JB2_q_a[1]_PORT_A_data_out = MEMORY(JB2_q_a[1]_PORT_A_data_in_reg, JB2_q_a[1]_PORT_B_data_in_reg, JB2_q_a[1]_PORT_A_address_reg, JB2_q_a[1]_PORT_B_address_reg, JB2_q_a[1]_PORT_A_write_enable_reg, JB2_q_a[1]_PORT_B_write_enable_reg, , , JB2_q_a[1]_clock_0, JB2_q_a[1]_clock_1, JB2_q_a[1]_clock_enable_0, JB2_q_a[1]_clock_enable_1, , JB2_q_a[1]_clear_1);
JB2_q_a[1]_PORT_A_data_out_reg = DFFE(JB2_q_a[1]_PORT_A_data_out, JB2_q_a[1]_clock_0, JB2_q_a[1]_clear_1, , JB2_q_a[1]_clock_enable_0);
JB2_q_a[1] = JB2_q_a[1]_PORT_A_data_out_reg[0];


--G1L224 is Sdram_Control_4Port:u6|mDATAIN[1]~161
G1L224 = G1_WR_MASK[0] & JB1_q_a[1] # !G1_WR_MASK[0] & (JB2_q_a[1]);


--JB1_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[2]_PORT_A_data_in = VCC;
JB1_q_a[2]_PORT_A_data_in_reg = DFFE(JB1_q_a[2]_PORT_A_data_in, JB1_q_a[2]_clock_0, , , JB1_q_a[2]_clock_enable_0);
JB1_q_a[2]_PORT_B_data_in = RB3_q_b[7];
JB1_q_a[2]_PORT_B_data_in_reg = DFFE(JB1_q_a[2]_PORT_B_data_in, JB1_q_a[2]_clock_1, , , JB1_q_a[2]_clock_enable_1);
JB1_q_a[2]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[2]_PORT_A_address_reg = DFFE(JB1_q_a[2]_PORT_A_address, JB1_q_a[2]_clock_0, , , JB1_q_a[2]_clock_enable_0);
JB1_q_a[2]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[2]_PORT_B_address_reg = DFFE(JB1_q_a[2]_PORT_B_address, JB1_q_a[2]_clock_1, , , JB1_q_a[2]_clock_enable_1);
JB1_q_a[2]_PORT_A_write_enable = GND;
JB1_q_a[2]_PORT_A_write_enable_reg = DFFE(JB1_q_a[2]_PORT_A_write_enable, JB1_q_a[2]_clock_0, , , JB1_q_a[2]_clock_enable_0);
JB1_q_a[2]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[2]_PORT_B_write_enable_reg = DFFE(JB1_q_a[2]_PORT_B_write_enable, JB1_q_a[2]_clock_1, , , JB1_q_a[2]_clock_enable_1);
JB1_q_a[2]_clock_0 = MB1__clk0;
JB1_q_a[2]_clock_1 = CCD1_PIXCLK;
JB1_q_a[2]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[2]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[2]_clear_1 = !C1_oRST_0;
JB1_q_a[2]_PORT_A_data_out = MEMORY(JB1_q_a[2]_PORT_A_data_in_reg, JB1_q_a[2]_PORT_B_data_in_reg, JB1_q_a[2]_PORT_A_address_reg, JB1_q_a[2]_PORT_B_address_reg, JB1_q_a[2]_PORT_A_write_enable_reg, JB1_q_a[2]_PORT_B_write_enable_reg, , , JB1_q_a[2]_clock_0, JB1_q_a[2]_clock_1, JB1_q_a[2]_clock_enable_0, JB1_q_a[2]_clock_enable_1, , JB1_q_a[2]_clear_1);
JB1_q_a[2]_PORT_A_data_out_reg = DFFE(JB1_q_a[2]_PORT_A_data_out, JB1_q_a[2]_clock_0, JB1_q_a[2]_clear_1, , JB1_q_a[2]_clock_enable_0);
JB1_q_a[2] = JB1_q_a[2]_PORT_A_data_out_reg[0];


--JB2_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[2]_PORT_A_data_in = VCC;
JB2_q_a[2]_PORT_A_data_in_reg = DFFE(JB2_q_a[2]_PORT_A_data_in, JB2_q_a[2]_clock_0, , , JB2_q_a[2]_clock_enable_0);
JB2_q_a[2]_PORT_B_data_in = TB3_q_b[7];
JB2_q_a[2]_PORT_B_data_in_reg = DFFE(JB2_q_a[2]_PORT_B_data_in, JB2_q_a[2]_clock_1, , , JB2_q_a[2]_clock_enable_1);
JB2_q_a[2]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[2]_PORT_A_address_reg = DFFE(JB2_q_a[2]_PORT_A_address, JB2_q_a[2]_clock_0, , , JB2_q_a[2]_clock_enable_0);
JB2_q_a[2]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[2]_PORT_B_address_reg = DFFE(JB2_q_a[2]_PORT_B_address, JB2_q_a[2]_clock_1, , , JB2_q_a[2]_clock_enable_1);
JB2_q_a[2]_PORT_A_write_enable = GND;
JB2_q_a[2]_PORT_A_write_enable_reg = DFFE(JB2_q_a[2]_PORT_A_write_enable, JB2_q_a[2]_clock_0, , , JB2_q_a[2]_clock_enable_0);
JB2_q_a[2]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[2]_PORT_B_write_enable_reg = DFFE(JB2_q_a[2]_PORT_B_write_enable, JB2_q_a[2]_clock_1, , , JB2_q_a[2]_clock_enable_1);
JB2_q_a[2]_clock_0 = MB1__clk0;
JB2_q_a[2]_clock_1 = CCD2_PIXCLK;
JB2_q_a[2]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[2]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[2]_clear_1 = !C1_oRST_0;
JB2_q_a[2]_PORT_A_data_out = MEMORY(JB2_q_a[2]_PORT_A_data_in_reg, JB2_q_a[2]_PORT_B_data_in_reg, JB2_q_a[2]_PORT_A_address_reg, JB2_q_a[2]_PORT_B_address_reg, JB2_q_a[2]_PORT_A_write_enable_reg, JB2_q_a[2]_PORT_B_write_enable_reg, , , JB2_q_a[2]_clock_0, JB2_q_a[2]_clock_1, JB2_q_a[2]_clock_enable_0, JB2_q_a[2]_clock_enable_1, , JB2_q_a[2]_clear_1);
JB2_q_a[2]_PORT_A_data_out_reg = DFFE(JB2_q_a[2]_PORT_A_data_out, JB2_q_a[2]_clock_0, JB2_q_a[2]_clear_1, , JB2_q_a[2]_clock_enable_0);
JB2_q_a[2] = JB2_q_a[2]_PORT_A_data_out_reg[0];


--G1L225 is Sdram_Control_4Port:u6|mDATAIN[2]~162
G1L225 = G1_WR_MASK[0] & JB1_q_a[2] # !G1_WR_MASK[0] & (JB2_q_a[2]);


--JB1_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[3]_PORT_A_data_in = VCC;
JB1_q_a[3]_PORT_A_data_in_reg = DFFE(JB1_q_a[3]_PORT_A_data_in, JB1_q_a[3]_clock_0, , , JB1_q_a[3]_clock_enable_0);
JB1_q_a[3]_PORT_B_data_in = RB3_q_b[8];
JB1_q_a[3]_PORT_B_data_in_reg = DFFE(JB1_q_a[3]_PORT_B_data_in, JB1_q_a[3]_clock_1, , , JB1_q_a[3]_clock_enable_1);
JB1_q_a[3]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[3]_PORT_A_address_reg = DFFE(JB1_q_a[3]_PORT_A_address, JB1_q_a[3]_clock_0, , , JB1_q_a[3]_clock_enable_0);
JB1_q_a[3]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[3]_PORT_B_address_reg = DFFE(JB1_q_a[3]_PORT_B_address, JB1_q_a[3]_clock_1, , , JB1_q_a[3]_clock_enable_1);
JB1_q_a[3]_PORT_A_write_enable = GND;
JB1_q_a[3]_PORT_A_write_enable_reg = DFFE(JB1_q_a[3]_PORT_A_write_enable, JB1_q_a[3]_clock_0, , , JB1_q_a[3]_clock_enable_0);
JB1_q_a[3]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[3]_PORT_B_write_enable_reg = DFFE(JB1_q_a[3]_PORT_B_write_enable, JB1_q_a[3]_clock_1, , , JB1_q_a[3]_clock_enable_1);
JB1_q_a[3]_clock_0 = MB1__clk0;
JB1_q_a[3]_clock_1 = CCD1_PIXCLK;
JB1_q_a[3]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[3]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[3]_clear_1 = !C1_oRST_0;
JB1_q_a[3]_PORT_A_data_out = MEMORY(JB1_q_a[3]_PORT_A_data_in_reg, JB1_q_a[3]_PORT_B_data_in_reg, JB1_q_a[3]_PORT_A_address_reg, JB1_q_a[3]_PORT_B_address_reg, JB1_q_a[3]_PORT_A_write_enable_reg, JB1_q_a[3]_PORT_B_write_enable_reg, , , JB1_q_a[3]_clock_0, JB1_q_a[3]_clock_1, JB1_q_a[3]_clock_enable_0, JB1_q_a[3]_clock_enable_1, , JB1_q_a[3]_clear_1);
JB1_q_a[3]_PORT_A_data_out_reg = DFFE(JB1_q_a[3]_PORT_A_data_out, JB1_q_a[3]_clock_0, JB1_q_a[3]_clear_1, , JB1_q_a[3]_clock_enable_0);
JB1_q_a[3] = JB1_q_a[3]_PORT_A_data_out_reg[0];


--JB2_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[3]_PORT_A_data_in = VCC;
JB2_q_a[3]_PORT_A_data_in_reg = DFFE(JB2_q_a[3]_PORT_A_data_in, JB2_q_a[3]_clock_0, , , JB2_q_a[3]_clock_enable_0);
JB2_q_a[3]_PORT_B_data_in = TB3_q_b[8];
JB2_q_a[3]_PORT_B_data_in_reg = DFFE(JB2_q_a[3]_PORT_B_data_in, JB2_q_a[3]_clock_1, , , JB2_q_a[3]_clock_enable_1);
JB2_q_a[3]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[3]_PORT_A_address_reg = DFFE(JB2_q_a[3]_PORT_A_address, JB2_q_a[3]_clock_0, , , JB2_q_a[3]_clock_enable_0);
JB2_q_a[3]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[3]_PORT_B_address_reg = DFFE(JB2_q_a[3]_PORT_B_address, JB2_q_a[3]_clock_1, , , JB2_q_a[3]_clock_enable_1);
JB2_q_a[3]_PORT_A_write_enable = GND;
JB2_q_a[3]_PORT_A_write_enable_reg = DFFE(JB2_q_a[3]_PORT_A_write_enable, JB2_q_a[3]_clock_0, , , JB2_q_a[3]_clock_enable_0);
JB2_q_a[3]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[3]_PORT_B_write_enable_reg = DFFE(JB2_q_a[3]_PORT_B_write_enable, JB2_q_a[3]_clock_1, , , JB2_q_a[3]_clock_enable_1);
JB2_q_a[3]_clock_0 = MB1__clk0;
JB2_q_a[3]_clock_1 = CCD2_PIXCLK;
JB2_q_a[3]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[3]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[3]_clear_1 = !C1_oRST_0;
JB2_q_a[3]_PORT_A_data_out = MEMORY(JB2_q_a[3]_PORT_A_data_in_reg, JB2_q_a[3]_PORT_B_data_in_reg, JB2_q_a[3]_PORT_A_address_reg, JB2_q_a[3]_PORT_B_address_reg, JB2_q_a[3]_PORT_A_write_enable_reg, JB2_q_a[3]_PORT_B_write_enable_reg, , , JB2_q_a[3]_clock_0, JB2_q_a[3]_clock_1, JB2_q_a[3]_clock_enable_0, JB2_q_a[3]_clock_enable_1, , JB2_q_a[3]_clear_1);
JB2_q_a[3]_PORT_A_data_out_reg = DFFE(JB2_q_a[3]_PORT_A_data_out, JB2_q_a[3]_clock_0, JB2_q_a[3]_clear_1, , JB2_q_a[3]_clock_enable_0);
JB2_q_a[3] = JB2_q_a[3]_PORT_A_data_out_reg[0];


--G1L226 is Sdram_Control_4Port:u6|mDATAIN[3]~163
G1L226 = G1_WR_MASK[0] & JB1_q_a[3] # !G1_WR_MASK[0] & (JB2_q_a[3]);


--JB1_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[4]_PORT_A_data_in = VCC;
JB1_q_a[4]_PORT_A_data_in_reg = DFFE(JB1_q_a[4]_PORT_A_data_in, JB1_q_a[4]_clock_0, , , JB1_q_a[4]_clock_enable_0);
JB1_q_a[4]_PORT_B_data_in = RB3_q_b[9];
JB1_q_a[4]_PORT_B_data_in_reg = DFFE(JB1_q_a[4]_PORT_B_data_in, JB1_q_a[4]_clock_1, , , JB1_q_a[4]_clock_enable_1);
JB1_q_a[4]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[4]_PORT_A_address_reg = DFFE(JB1_q_a[4]_PORT_A_address, JB1_q_a[4]_clock_0, , , JB1_q_a[4]_clock_enable_0);
JB1_q_a[4]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[4]_PORT_B_address_reg = DFFE(JB1_q_a[4]_PORT_B_address, JB1_q_a[4]_clock_1, , , JB1_q_a[4]_clock_enable_1);
JB1_q_a[4]_PORT_A_write_enable = GND;
JB1_q_a[4]_PORT_A_write_enable_reg = DFFE(JB1_q_a[4]_PORT_A_write_enable, JB1_q_a[4]_clock_0, , , JB1_q_a[4]_clock_enable_0);
JB1_q_a[4]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[4]_PORT_B_write_enable_reg = DFFE(JB1_q_a[4]_PORT_B_write_enable, JB1_q_a[4]_clock_1, , , JB1_q_a[4]_clock_enable_1);
JB1_q_a[4]_clock_0 = MB1__clk0;
JB1_q_a[4]_clock_1 = CCD1_PIXCLK;
JB1_q_a[4]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[4]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[4]_clear_1 = !C1_oRST_0;
JB1_q_a[4]_PORT_A_data_out = MEMORY(JB1_q_a[4]_PORT_A_data_in_reg, JB1_q_a[4]_PORT_B_data_in_reg, JB1_q_a[4]_PORT_A_address_reg, JB1_q_a[4]_PORT_B_address_reg, JB1_q_a[4]_PORT_A_write_enable_reg, JB1_q_a[4]_PORT_B_write_enable_reg, , , JB1_q_a[4]_clock_0, JB1_q_a[4]_clock_1, JB1_q_a[4]_clock_enable_0, JB1_q_a[4]_clock_enable_1, , JB1_q_a[4]_clear_1);
JB1_q_a[4]_PORT_A_data_out_reg = DFFE(JB1_q_a[4]_PORT_A_data_out, JB1_q_a[4]_clock_0, JB1_q_a[4]_clear_1, , JB1_q_a[4]_clock_enable_0);
JB1_q_a[4] = JB1_q_a[4]_PORT_A_data_out_reg[0];


--JB2_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[4]_PORT_A_data_in = VCC;
JB2_q_a[4]_PORT_A_data_in_reg = DFFE(JB2_q_a[4]_PORT_A_data_in, JB2_q_a[4]_clock_0, , , JB2_q_a[4]_clock_enable_0);
JB2_q_a[4]_PORT_B_data_in = TB3_q_b[9];
JB2_q_a[4]_PORT_B_data_in_reg = DFFE(JB2_q_a[4]_PORT_B_data_in, JB2_q_a[4]_clock_1, , , JB2_q_a[4]_clock_enable_1);
JB2_q_a[4]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[4]_PORT_A_address_reg = DFFE(JB2_q_a[4]_PORT_A_address, JB2_q_a[4]_clock_0, , , JB2_q_a[4]_clock_enable_0);
JB2_q_a[4]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[4]_PORT_B_address_reg = DFFE(JB2_q_a[4]_PORT_B_address, JB2_q_a[4]_clock_1, , , JB2_q_a[4]_clock_enable_1);
JB2_q_a[4]_PORT_A_write_enable = GND;
JB2_q_a[4]_PORT_A_write_enable_reg = DFFE(JB2_q_a[4]_PORT_A_write_enable, JB2_q_a[4]_clock_0, , , JB2_q_a[4]_clock_enable_0);
JB2_q_a[4]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[4]_PORT_B_write_enable_reg = DFFE(JB2_q_a[4]_PORT_B_write_enable, JB2_q_a[4]_clock_1, , , JB2_q_a[4]_clock_enable_1);
JB2_q_a[4]_clock_0 = MB1__clk0;
JB2_q_a[4]_clock_1 = CCD2_PIXCLK;
JB2_q_a[4]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[4]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[4]_clear_1 = !C1_oRST_0;
JB2_q_a[4]_PORT_A_data_out = MEMORY(JB2_q_a[4]_PORT_A_data_in_reg, JB2_q_a[4]_PORT_B_data_in_reg, JB2_q_a[4]_PORT_A_address_reg, JB2_q_a[4]_PORT_B_address_reg, JB2_q_a[4]_PORT_A_write_enable_reg, JB2_q_a[4]_PORT_B_write_enable_reg, , , JB2_q_a[4]_clock_0, JB2_q_a[4]_clock_1, JB2_q_a[4]_clock_enable_0, JB2_q_a[4]_clock_enable_1, , JB2_q_a[4]_clear_1);
JB2_q_a[4]_PORT_A_data_out_reg = DFFE(JB2_q_a[4]_PORT_A_data_out, JB2_q_a[4]_clock_0, JB2_q_a[4]_clear_1, , JB2_q_a[4]_clock_enable_0);
JB2_q_a[4] = JB2_q_a[4]_PORT_A_data_out_reg[0];


--G1L227 is Sdram_Control_4Port:u6|mDATAIN[4]~164
G1L227 = G1_WR_MASK[0] & JB1_q_a[4] # !G1_WR_MASK[0] & (JB2_q_a[4]);


--JB1_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[5]_PORT_A_data_in = VCC;
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = RB2_q_b[5];
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = MB1__clk0;
JB1_q_a[5]_clock_1 = CCD1_PIXCLK;
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !C1_oRST_0;
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5] = JB1_q_a[5]_PORT_A_data_out_reg[0];


--JB2_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[5]_PORT_A_data_in = VCC;
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = TB2_q_b[5];
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = MB1__clk0;
JB2_q_a[5]_clock_1 = CCD2_PIXCLK;
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !C1_oRST_0;
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5] = JB2_q_a[5]_PORT_A_data_out_reg[0];


--G1L228 is Sdram_Control_4Port:u6|mDATAIN[5]~165
G1L228 = G1_WR_MASK[0] & JB1_q_a[5] # !G1_WR_MASK[0] & (JB2_q_a[5]);


--JB1_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[6]_PORT_A_data_in = VCC;
JB1_q_a[6]_PORT_A_data_in_reg = DFFE(JB1_q_a[6]_PORT_A_data_in, JB1_q_a[6]_clock_0, , , JB1_q_a[6]_clock_enable_0);
JB1_q_a[6]_PORT_B_data_in = RB2_q_b[6];
JB1_q_a[6]_PORT_B_data_in_reg = DFFE(JB1_q_a[6]_PORT_B_data_in, JB1_q_a[6]_clock_1, , , JB1_q_a[6]_clock_enable_1);
JB1_q_a[6]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[6]_PORT_A_address_reg = DFFE(JB1_q_a[6]_PORT_A_address, JB1_q_a[6]_clock_0, , , JB1_q_a[6]_clock_enable_0);
JB1_q_a[6]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[6]_PORT_B_address_reg = DFFE(JB1_q_a[6]_PORT_B_address, JB1_q_a[6]_clock_1, , , JB1_q_a[6]_clock_enable_1);
JB1_q_a[6]_PORT_A_write_enable = GND;
JB1_q_a[6]_PORT_A_write_enable_reg = DFFE(JB1_q_a[6]_PORT_A_write_enable, JB1_q_a[6]_clock_0, , , JB1_q_a[6]_clock_enable_0);
JB1_q_a[6]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[6]_PORT_B_write_enable_reg = DFFE(JB1_q_a[6]_PORT_B_write_enable, JB1_q_a[6]_clock_1, , , JB1_q_a[6]_clock_enable_1);
JB1_q_a[6]_clock_0 = MB1__clk0;
JB1_q_a[6]_clock_1 = CCD1_PIXCLK;
JB1_q_a[6]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[6]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[6]_clear_1 = !C1_oRST_0;
JB1_q_a[6]_PORT_A_data_out = MEMORY(JB1_q_a[6]_PORT_A_data_in_reg, JB1_q_a[6]_PORT_B_data_in_reg, JB1_q_a[6]_PORT_A_address_reg, JB1_q_a[6]_PORT_B_address_reg, JB1_q_a[6]_PORT_A_write_enable_reg, JB1_q_a[6]_PORT_B_write_enable_reg, , , JB1_q_a[6]_clock_0, JB1_q_a[6]_clock_1, JB1_q_a[6]_clock_enable_0, JB1_q_a[6]_clock_enable_1, , JB1_q_a[6]_clear_1);
JB1_q_a[6]_PORT_A_data_out_reg = DFFE(JB1_q_a[6]_PORT_A_data_out, JB1_q_a[6]_clock_0, JB1_q_a[6]_clear_1, , JB1_q_a[6]_clock_enable_0);
JB1_q_a[6] = JB1_q_a[6]_PORT_A_data_out_reg[0];


--JB2_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[6]_PORT_A_data_in = VCC;
JB2_q_a[6]_PORT_A_data_in_reg = DFFE(JB2_q_a[6]_PORT_A_data_in, JB2_q_a[6]_clock_0, , , JB2_q_a[6]_clock_enable_0);
JB2_q_a[6]_PORT_B_data_in = TB2_q_b[6];
JB2_q_a[6]_PORT_B_data_in_reg = DFFE(JB2_q_a[6]_PORT_B_data_in, JB2_q_a[6]_clock_1, , , JB2_q_a[6]_clock_enable_1);
JB2_q_a[6]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[6]_PORT_A_address_reg = DFFE(JB2_q_a[6]_PORT_A_address, JB2_q_a[6]_clock_0, , , JB2_q_a[6]_clock_enable_0);
JB2_q_a[6]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[6]_PORT_B_address_reg = DFFE(JB2_q_a[6]_PORT_B_address, JB2_q_a[6]_clock_1, , , JB2_q_a[6]_clock_enable_1);
JB2_q_a[6]_PORT_A_write_enable = GND;
JB2_q_a[6]_PORT_A_write_enable_reg = DFFE(JB2_q_a[6]_PORT_A_write_enable, JB2_q_a[6]_clock_0, , , JB2_q_a[6]_clock_enable_0);
JB2_q_a[6]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[6]_PORT_B_write_enable_reg = DFFE(JB2_q_a[6]_PORT_B_write_enable, JB2_q_a[6]_clock_1, , , JB2_q_a[6]_clock_enable_1);
JB2_q_a[6]_clock_0 = MB1__clk0;
JB2_q_a[6]_clock_1 = CCD2_PIXCLK;
JB2_q_a[6]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[6]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[6]_clear_1 = !C1_oRST_0;
JB2_q_a[6]_PORT_A_data_out = MEMORY(JB2_q_a[6]_PORT_A_data_in_reg, JB2_q_a[6]_PORT_B_data_in_reg, JB2_q_a[6]_PORT_A_address_reg, JB2_q_a[6]_PORT_B_address_reg, JB2_q_a[6]_PORT_A_write_enable_reg, JB2_q_a[6]_PORT_B_write_enable_reg, , , JB2_q_a[6]_clock_0, JB2_q_a[6]_clock_1, JB2_q_a[6]_clock_enable_0, JB2_q_a[6]_clock_enable_1, , JB2_q_a[6]_clear_1);
JB2_q_a[6]_PORT_A_data_out_reg = DFFE(JB2_q_a[6]_PORT_A_data_out, JB2_q_a[6]_clock_0, JB2_q_a[6]_clear_1, , JB2_q_a[6]_clock_enable_0);
JB2_q_a[6] = JB2_q_a[6]_PORT_A_data_out_reg[0];


--G1L229 is Sdram_Control_4Port:u6|mDATAIN[6]~166
G1L229 = G1_WR_MASK[0] & JB1_q_a[6] # !G1_WR_MASK[0] & (JB2_q_a[6]);


--JB1_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[7]_PORT_A_data_in = VCC;
JB1_q_a[7]_PORT_A_data_in_reg = DFFE(JB1_q_a[7]_PORT_A_data_in, JB1_q_a[7]_clock_0, , , JB1_q_a[7]_clock_enable_0);
JB1_q_a[7]_PORT_B_data_in = RB2_q_b[7];
JB1_q_a[7]_PORT_B_data_in_reg = DFFE(JB1_q_a[7]_PORT_B_data_in, JB1_q_a[7]_clock_1, , , JB1_q_a[7]_clock_enable_1);
JB1_q_a[7]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[7]_PORT_A_address_reg = DFFE(JB1_q_a[7]_PORT_A_address, JB1_q_a[7]_clock_0, , , JB1_q_a[7]_clock_enable_0);
JB1_q_a[7]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[7]_PORT_B_address_reg = DFFE(JB1_q_a[7]_PORT_B_address, JB1_q_a[7]_clock_1, , , JB1_q_a[7]_clock_enable_1);
JB1_q_a[7]_PORT_A_write_enable = GND;
JB1_q_a[7]_PORT_A_write_enable_reg = DFFE(JB1_q_a[7]_PORT_A_write_enable, JB1_q_a[7]_clock_0, , , JB1_q_a[7]_clock_enable_0);
JB1_q_a[7]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[7]_PORT_B_write_enable_reg = DFFE(JB1_q_a[7]_PORT_B_write_enable, JB1_q_a[7]_clock_1, , , JB1_q_a[7]_clock_enable_1);
JB1_q_a[7]_clock_0 = MB1__clk0;
JB1_q_a[7]_clock_1 = CCD1_PIXCLK;
JB1_q_a[7]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[7]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[7]_clear_1 = !C1_oRST_0;
JB1_q_a[7]_PORT_A_data_out = MEMORY(JB1_q_a[7]_PORT_A_data_in_reg, JB1_q_a[7]_PORT_B_data_in_reg, JB1_q_a[7]_PORT_A_address_reg, JB1_q_a[7]_PORT_B_address_reg, JB1_q_a[7]_PORT_A_write_enable_reg, JB1_q_a[7]_PORT_B_write_enable_reg, , , JB1_q_a[7]_clock_0, JB1_q_a[7]_clock_1, JB1_q_a[7]_clock_enable_0, JB1_q_a[7]_clock_enable_1, , JB1_q_a[7]_clear_1);
JB1_q_a[7]_PORT_A_data_out_reg = DFFE(JB1_q_a[7]_PORT_A_data_out, JB1_q_a[7]_clock_0, JB1_q_a[7]_clear_1, , JB1_q_a[7]_clock_enable_0);
JB1_q_a[7] = JB1_q_a[7]_PORT_A_data_out_reg[0];


--JB2_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[7]_PORT_A_data_in = VCC;
JB2_q_a[7]_PORT_A_data_in_reg = DFFE(JB2_q_a[7]_PORT_A_data_in, JB2_q_a[7]_clock_0, , , JB2_q_a[7]_clock_enable_0);
JB2_q_a[7]_PORT_B_data_in = TB2_q_b[7];
JB2_q_a[7]_PORT_B_data_in_reg = DFFE(JB2_q_a[7]_PORT_B_data_in, JB2_q_a[7]_clock_1, , , JB2_q_a[7]_clock_enable_1);
JB2_q_a[7]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[7]_PORT_A_address_reg = DFFE(JB2_q_a[7]_PORT_A_address, JB2_q_a[7]_clock_0, , , JB2_q_a[7]_clock_enable_0);
JB2_q_a[7]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[7]_PORT_B_address_reg = DFFE(JB2_q_a[7]_PORT_B_address, JB2_q_a[7]_clock_1, , , JB2_q_a[7]_clock_enable_1);
JB2_q_a[7]_PORT_A_write_enable = GND;
JB2_q_a[7]_PORT_A_write_enable_reg = DFFE(JB2_q_a[7]_PORT_A_write_enable, JB2_q_a[7]_clock_0, , , JB2_q_a[7]_clock_enable_0);
JB2_q_a[7]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[7]_PORT_B_write_enable_reg = DFFE(JB2_q_a[7]_PORT_B_write_enable, JB2_q_a[7]_clock_1, , , JB2_q_a[7]_clock_enable_1);
JB2_q_a[7]_clock_0 = MB1__clk0;
JB2_q_a[7]_clock_1 = CCD2_PIXCLK;
JB2_q_a[7]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[7]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[7]_clear_1 = !C1_oRST_0;
JB2_q_a[7]_PORT_A_data_out = MEMORY(JB2_q_a[7]_PORT_A_data_in_reg, JB2_q_a[7]_PORT_B_data_in_reg, JB2_q_a[7]_PORT_A_address_reg, JB2_q_a[7]_PORT_B_address_reg, JB2_q_a[7]_PORT_A_write_enable_reg, JB2_q_a[7]_PORT_B_write_enable_reg, , , JB2_q_a[7]_clock_0, JB2_q_a[7]_clock_1, JB2_q_a[7]_clock_enable_0, JB2_q_a[7]_clock_enable_1, , JB2_q_a[7]_clear_1);
JB2_q_a[7]_PORT_A_data_out_reg = DFFE(JB2_q_a[7]_PORT_A_data_out, JB2_q_a[7]_clock_0, JB2_q_a[7]_clear_1, , JB2_q_a[7]_clock_enable_0);
JB2_q_a[7] = JB2_q_a[7]_PORT_A_data_out_reg[0];


--G1L230 is Sdram_Control_4Port:u6|mDATAIN[7]~167
G1L230 = G1_WR_MASK[0] & JB1_q_a[7] # !G1_WR_MASK[0] & (JB2_q_a[7]);


--JB1_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[8]_PORT_A_data_in = VCC;
JB1_q_a[8]_PORT_A_data_in_reg = DFFE(JB1_q_a[8]_PORT_A_data_in, JB1_q_a[8]_clock_0, , , JB1_q_a[8]_clock_enable_0);
JB1_q_a[8]_PORT_B_data_in = RB2_q_b[8];
JB1_q_a[8]_PORT_B_data_in_reg = DFFE(JB1_q_a[8]_PORT_B_data_in, JB1_q_a[8]_clock_1, , , JB1_q_a[8]_clock_enable_1);
JB1_q_a[8]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[8]_PORT_A_address_reg = DFFE(JB1_q_a[8]_PORT_A_address, JB1_q_a[8]_clock_0, , , JB1_q_a[8]_clock_enable_0);
JB1_q_a[8]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[8]_PORT_B_address_reg = DFFE(JB1_q_a[8]_PORT_B_address, JB1_q_a[8]_clock_1, , , JB1_q_a[8]_clock_enable_1);
JB1_q_a[8]_PORT_A_write_enable = GND;
JB1_q_a[8]_PORT_A_write_enable_reg = DFFE(JB1_q_a[8]_PORT_A_write_enable, JB1_q_a[8]_clock_0, , , JB1_q_a[8]_clock_enable_0);
JB1_q_a[8]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[8]_PORT_B_write_enable_reg = DFFE(JB1_q_a[8]_PORT_B_write_enable, JB1_q_a[8]_clock_1, , , JB1_q_a[8]_clock_enable_1);
JB1_q_a[8]_clock_0 = MB1__clk0;
JB1_q_a[8]_clock_1 = CCD1_PIXCLK;
JB1_q_a[8]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[8]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[8]_clear_1 = !C1_oRST_0;
JB1_q_a[8]_PORT_A_data_out = MEMORY(JB1_q_a[8]_PORT_A_data_in_reg, JB1_q_a[8]_PORT_B_data_in_reg, JB1_q_a[8]_PORT_A_address_reg, JB1_q_a[8]_PORT_B_address_reg, JB1_q_a[8]_PORT_A_write_enable_reg, JB1_q_a[8]_PORT_B_write_enable_reg, , , JB1_q_a[8]_clock_0, JB1_q_a[8]_clock_1, JB1_q_a[8]_clock_enable_0, JB1_q_a[8]_clock_enable_1, , JB1_q_a[8]_clear_1);
JB1_q_a[8]_PORT_A_data_out_reg = DFFE(JB1_q_a[8]_PORT_A_data_out, JB1_q_a[8]_clock_0, JB1_q_a[8]_clear_1, , JB1_q_a[8]_clock_enable_0);
JB1_q_a[8] = JB1_q_a[8]_PORT_A_data_out_reg[0];


--JB2_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[8]_PORT_A_data_in = VCC;
JB2_q_a[8]_PORT_A_data_in_reg = DFFE(JB2_q_a[8]_PORT_A_data_in, JB2_q_a[8]_clock_0, , , JB2_q_a[8]_clock_enable_0);
JB2_q_a[8]_PORT_B_data_in = TB2_q_b[8];
JB2_q_a[8]_PORT_B_data_in_reg = DFFE(JB2_q_a[8]_PORT_B_data_in, JB2_q_a[8]_clock_1, , , JB2_q_a[8]_clock_enable_1);
JB2_q_a[8]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[8]_PORT_A_address_reg = DFFE(JB2_q_a[8]_PORT_A_address, JB2_q_a[8]_clock_0, , , JB2_q_a[8]_clock_enable_0);
JB2_q_a[8]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[8]_PORT_B_address_reg = DFFE(JB2_q_a[8]_PORT_B_address, JB2_q_a[8]_clock_1, , , JB2_q_a[8]_clock_enable_1);
JB2_q_a[8]_PORT_A_write_enable = GND;
JB2_q_a[8]_PORT_A_write_enable_reg = DFFE(JB2_q_a[8]_PORT_A_write_enable, JB2_q_a[8]_clock_0, , , JB2_q_a[8]_clock_enable_0);
JB2_q_a[8]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[8]_PORT_B_write_enable_reg = DFFE(JB2_q_a[8]_PORT_B_write_enable, JB2_q_a[8]_clock_1, , , JB2_q_a[8]_clock_enable_1);
JB2_q_a[8]_clock_0 = MB1__clk0;
JB2_q_a[8]_clock_1 = CCD2_PIXCLK;
JB2_q_a[8]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[8]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[8]_clear_1 = !C1_oRST_0;
JB2_q_a[8]_PORT_A_data_out = MEMORY(JB2_q_a[8]_PORT_A_data_in_reg, JB2_q_a[8]_PORT_B_data_in_reg, JB2_q_a[8]_PORT_A_address_reg, JB2_q_a[8]_PORT_B_address_reg, JB2_q_a[8]_PORT_A_write_enable_reg, JB2_q_a[8]_PORT_B_write_enable_reg, , , JB2_q_a[8]_clock_0, JB2_q_a[8]_clock_1, JB2_q_a[8]_clock_enable_0, JB2_q_a[8]_clock_enable_1, , JB2_q_a[8]_clear_1);
JB2_q_a[8]_PORT_A_data_out_reg = DFFE(JB2_q_a[8]_PORT_A_data_out, JB2_q_a[8]_clock_0, JB2_q_a[8]_clear_1, , JB2_q_a[8]_clock_enable_0);
JB2_q_a[8] = JB2_q_a[8]_PORT_A_data_out_reg[0];


--G1L231 is Sdram_Control_4Port:u6|mDATAIN[8]~168
G1L231 = G1_WR_MASK[0] & JB1_q_a[8] # !G1_WR_MASK[0] & (JB2_q_a[8]);


--JB1_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[9]_PORT_A_data_in = VCC;
JB1_q_a[9]_PORT_A_data_in_reg = DFFE(JB1_q_a[9]_PORT_A_data_in, JB1_q_a[9]_clock_0, , , JB1_q_a[9]_clock_enable_0);
JB1_q_a[9]_PORT_B_data_in = RB2_q_b[9];
JB1_q_a[9]_PORT_B_data_in_reg = DFFE(JB1_q_a[9]_PORT_B_data_in, JB1_q_a[9]_clock_1, , , JB1_q_a[9]_clock_enable_1);
JB1_q_a[9]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[9]_PORT_A_address_reg = DFFE(JB1_q_a[9]_PORT_A_address, JB1_q_a[9]_clock_0, , , JB1_q_a[9]_clock_enable_0);
JB1_q_a[9]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[9]_PORT_B_address_reg = DFFE(JB1_q_a[9]_PORT_B_address, JB1_q_a[9]_clock_1, , , JB1_q_a[9]_clock_enable_1);
JB1_q_a[9]_PORT_A_write_enable = GND;
JB1_q_a[9]_PORT_A_write_enable_reg = DFFE(JB1_q_a[9]_PORT_A_write_enable, JB1_q_a[9]_clock_0, , , JB1_q_a[9]_clock_enable_0);
JB1_q_a[9]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[9]_PORT_B_write_enable_reg = DFFE(JB1_q_a[9]_PORT_B_write_enable, JB1_q_a[9]_clock_1, , , JB1_q_a[9]_clock_enable_1);
JB1_q_a[9]_clock_0 = MB1__clk0;
JB1_q_a[9]_clock_1 = CCD1_PIXCLK;
JB1_q_a[9]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[9]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[9]_clear_1 = !C1_oRST_0;
JB1_q_a[9]_PORT_A_data_out = MEMORY(JB1_q_a[9]_PORT_A_data_in_reg, JB1_q_a[9]_PORT_B_data_in_reg, JB1_q_a[9]_PORT_A_address_reg, JB1_q_a[9]_PORT_B_address_reg, JB1_q_a[9]_PORT_A_write_enable_reg, JB1_q_a[9]_PORT_B_write_enable_reg, , , JB1_q_a[9]_clock_0, JB1_q_a[9]_clock_1, JB1_q_a[9]_clock_enable_0, JB1_q_a[9]_clock_enable_1, , JB1_q_a[9]_clear_1);
JB1_q_a[9]_PORT_A_data_out_reg = DFFE(JB1_q_a[9]_PORT_A_data_out, JB1_q_a[9]_clock_0, JB1_q_a[9]_clear_1, , JB1_q_a[9]_clock_enable_0);
JB1_q_a[9] = JB1_q_a[9]_PORT_A_data_out_reg[0];


--JB2_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[9]_PORT_A_data_in = VCC;
JB2_q_a[9]_PORT_A_data_in_reg = DFFE(JB2_q_a[9]_PORT_A_data_in, JB2_q_a[9]_clock_0, , , JB2_q_a[9]_clock_enable_0);
JB2_q_a[9]_PORT_B_data_in = TB2_q_b[9];
JB2_q_a[9]_PORT_B_data_in_reg = DFFE(JB2_q_a[9]_PORT_B_data_in, JB2_q_a[9]_clock_1, , , JB2_q_a[9]_clock_enable_1);
JB2_q_a[9]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[9]_PORT_A_address_reg = DFFE(JB2_q_a[9]_PORT_A_address, JB2_q_a[9]_clock_0, , , JB2_q_a[9]_clock_enable_0);
JB2_q_a[9]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[9]_PORT_B_address_reg = DFFE(JB2_q_a[9]_PORT_B_address, JB2_q_a[9]_clock_1, , , JB2_q_a[9]_clock_enable_1);
JB2_q_a[9]_PORT_A_write_enable = GND;
JB2_q_a[9]_PORT_A_write_enable_reg = DFFE(JB2_q_a[9]_PORT_A_write_enable, JB2_q_a[9]_clock_0, , , JB2_q_a[9]_clock_enable_0);
JB2_q_a[9]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[9]_PORT_B_write_enable_reg = DFFE(JB2_q_a[9]_PORT_B_write_enable, JB2_q_a[9]_clock_1, , , JB2_q_a[9]_clock_enable_1);
JB2_q_a[9]_clock_0 = MB1__clk0;
JB2_q_a[9]_clock_1 = CCD2_PIXCLK;
JB2_q_a[9]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[9]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[9]_clear_1 = !C1_oRST_0;
JB2_q_a[9]_PORT_A_data_out = MEMORY(JB2_q_a[9]_PORT_A_data_in_reg, JB2_q_a[9]_PORT_B_data_in_reg, JB2_q_a[9]_PORT_A_address_reg, JB2_q_a[9]_PORT_B_address_reg, JB2_q_a[9]_PORT_A_write_enable_reg, JB2_q_a[9]_PORT_B_write_enable_reg, , , JB2_q_a[9]_clock_0, JB2_q_a[9]_clock_1, JB2_q_a[9]_clock_enable_0, JB2_q_a[9]_clock_enable_1, , JB2_q_a[9]_clear_1);
JB2_q_a[9]_PORT_A_data_out_reg = DFFE(JB2_q_a[9]_PORT_A_data_out, JB2_q_a[9]_clock_0, JB2_q_a[9]_clear_1, , JB2_q_a[9]_clock_enable_0);
JB2_q_a[9] = JB2_q_a[9]_PORT_A_data_out_reg[0];


--G1L232 is Sdram_Control_4Port:u6|mDATAIN[9]~169
G1L232 = G1_WR_MASK[0] & JB1_q_a[9] # !G1_WR_MASK[0] & (JB2_q_a[9]);


--JB1_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[10]_PORT_A_data_in = VCC;
JB1_q_a[10]_PORT_A_data_in_reg = DFFE(JB1_q_a[10]_PORT_A_data_in, JB1_q_a[10]_clock_0, , , JB1_q_a[10]_clock_enable_0);
JB1_q_a[10]_PORT_B_data_in = RB1_q_b[5];
JB1_q_a[10]_PORT_B_data_in_reg = DFFE(JB1_q_a[10]_PORT_B_data_in, JB1_q_a[10]_clock_1, , , JB1_q_a[10]_clock_enable_1);
JB1_q_a[10]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[10]_PORT_A_address_reg = DFFE(JB1_q_a[10]_PORT_A_address, JB1_q_a[10]_clock_0, , , JB1_q_a[10]_clock_enable_0);
JB1_q_a[10]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[10]_PORT_B_address_reg = DFFE(JB1_q_a[10]_PORT_B_address, JB1_q_a[10]_clock_1, , , JB1_q_a[10]_clock_enable_1);
JB1_q_a[10]_PORT_A_write_enable = GND;
JB1_q_a[10]_PORT_A_write_enable_reg = DFFE(JB1_q_a[10]_PORT_A_write_enable, JB1_q_a[10]_clock_0, , , JB1_q_a[10]_clock_enable_0);
JB1_q_a[10]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[10]_PORT_B_write_enable_reg = DFFE(JB1_q_a[10]_PORT_B_write_enable, JB1_q_a[10]_clock_1, , , JB1_q_a[10]_clock_enable_1);
JB1_q_a[10]_clock_0 = MB1__clk0;
JB1_q_a[10]_clock_1 = CCD1_PIXCLK;
JB1_q_a[10]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[10]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[10]_clear_1 = !C1_oRST_0;
JB1_q_a[10]_PORT_A_data_out = MEMORY(JB1_q_a[10]_PORT_A_data_in_reg, JB1_q_a[10]_PORT_B_data_in_reg, JB1_q_a[10]_PORT_A_address_reg, JB1_q_a[10]_PORT_B_address_reg, JB1_q_a[10]_PORT_A_write_enable_reg, JB1_q_a[10]_PORT_B_write_enable_reg, , , JB1_q_a[10]_clock_0, JB1_q_a[10]_clock_1, JB1_q_a[10]_clock_enable_0, JB1_q_a[10]_clock_enable_1, , JB1_q_a[10]_clear_1);
JB1_q_a[10]_PORT_A_data_out_reg = DFFE(JB1_q_a[10]_PORT_A_data_out, JB1_q_a[10]_clock_0, JB1_q_a[10]_clear_1, , JB1_q_a[10]_clock_enable_0);
JB1_q_a[10] = JB1_q_a[10]_PORT_A_data_out_reg[0];


--JB2_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[10]_PORT_A_data_in = VCC;
JB2_q_a[10]_PORT_A_data_in_reg = DFFE(JB2_q_a[10]_PORT_A_data_in, JB2_q_a[10]_clock_0, , , JB2_q_a[10]_clock_enable_0);
JB2_q_a[10]_PORT_B_data_in = TB1_q_b[5];
JB2_q_a[10]_PORT_B_data_in_reg = DFFE(JB2_q_a[10]_PORT_B_data_in, JB2_q_a[10]_clock_1, , , JB2_q_a[10]_clock_enable_1);
JB2_q_a[10]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[10]_PORT_A_address_reg = DFFE(JB2_q_a[10]_PORT_A_address, JB2_q_a[10]_clock_0, , , JB2_q_a[10]_clock_enable_0);
JB2_q_a[10]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[10]_PORT_B_address_reg = DFFE(JB2_q_a[10]_PORT_B_address, JB2_q_a[10]_clock_1, , , JB2_q_a[10]_clock_enable_1);
JB2_q_a[10]_PORT_A_write_enable = GND;
JB2_q_a[10]_PORT_A_write_enable_reg = DFFE(JB2_q_a[10]_PORT_A_write_enable, JB2_q_a[10]_clock_0, , , JB2_q_a[10]_clock_enable_0);
JB2_q_a[10]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[10]_PORT_B_write_enable_reg = DFFE(JB2_q_a[10]_PORT_B_write_enable, JB2_q_a[10]_clock_1, , , JB2_q_a[10]_clock_enable_1);
JB2_q_a[10]_clock_0 = MB1__clk0;
JB2_q_a[10]_clock_1 = CCD2_PIXCLK;
JB2_q_a[10]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[10]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[10]_clear_1 = !C1_oRST_0;
JB2_q_a[10]_PORT_A_data_out = MEMORY(JB2_q_a[10]_PORT_A_data_in_reg, JB2_q_a[10]_PORT_B_data_in_reg, JB2_q_a[10]_PORT_A_address_reg, JB2_q_a[10]_PORT_B_address_reg, JB2_q_a[10]_PORT_A_write_enable_reg, JB2_q_a[10]_PORT_B_write_enable_reg, , , JB2_q_a[10]_clock_0, JB2_q_a[10]_clock_1, JB2_q_a[10]_clock_enable_0, JB2_q_a[10]_clock_enable_1, , JB2_q_a[10]_clear_1);
JB2_q_a[10]_PORT_A_data_out_reg = DFFE(JB2_q_a[10]_PORT_A_data_out, JB2_q_a[10]_clock_0, JB2_q_a[10]_clear_1, , JB2_q_a[10]_clock_enable_0);
JB2_q_a[10] = JB2_q_a[10]_PORT_A_data_out_reg[0];


--G1L233 is Sdram_Control_4Port:u6|mDATAIN[10]~170
G1L233 = G1_WR_MASK[0] & JB1_q_a[10] # !G1_WR_MASK[0] & (JB2_q_a[10]);


--JB1_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[11]_PORT_A_data_in = VCC;
JB1_q_a[11]_PORT_A_data_in_reg = DFFE(JB1_q_a[11]_PORT_A_data_in, JB1_q_a[11]_clock_0, , , JB1_q_a[11]_clock_enable_0);
JB1_q_a[11]_PORT_B_data_in = RB1_q_b[6];
JB1_q_a[11]_PORT_B_data_in_reg = DFFE(JB1_q_a[11]_PORT_B_data_in, JB1_q_a[11]_clock_1, , , JB1_q_a[11]_clock_enable_1);
JB1_q_a[11]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[11]_PORT_A_address_reg = DFFE(JB1_q_a[11]_PORT_A_address, JB1_q_a[11]_clock_0, , , JB1_q_a[11]_clock_enable_0);
JB1_q_a[11]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[11]_PORT_B_address_reg = DFFE(JB1_q_a[11]_PORT_B_address, JB1_q_a[11]_clock_1, , , JB1_q_a[11]_clock_enable_1);
JB1_q_a[11]_PORT_A_write_enable = GND;
JB1_q_a[11]_PORT_A_write_enable_reg = DFFE(JB1_q_a[11]_PORT_A_write_enable, JB1_q_a[11]_clock_0, , , JB1_q_a[11]_clock_enable_0);
JB1_q_a[11]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[11]_PORT_B_write_enable_reg = DFFE(JB1_q_a[11]_PORT_B_write_enable, JB1_q_a[11]_clock_1, , , JB1_q_a[11]_clock_enable_1);
JB1_q_a[11]_clock_0 = MB1__clk0;
JB1_q_a[11]_clock_1 = CCD1_PIXCLK;
JB1_q_a[11]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[11]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[11]_clear_1 = !C1_oRST_0;
JB1_q_a[11]_PORT_A_data_out = MEMORY(JB1_q_a[11]_PORT_A_data_in_reg, JB1_q_a[11]_PORT_B_data_in_reg, JB1_q_a[11]_PORT_A_address_reg, JB1_q_a[11]_PORT_B_address_reg, JB1_q_a[11]_PORT_A_write_enable_reg, JB1_q_a[11]_PORT_B_write_enable_reg, , , JB1_q_a[11]_clock_0, JB1_q_a[11]_clock_1, JB1_q_a[11]_clock_enable_0, JB1_q_a[11]_clock_enable_1, , JB1_q_a[11]_clear_1);
JB1_q_a[11]_PORT_A_data_out_reg = DFFE(JB1_q_a[11]_PORT_A_data_out, JB1_q_a[11]_clock_0, JB1_q_a[11]_clear_1, , JB1_q_a[11]_clock_enable_0);
JB1_q_a[11] = JB1_q_a[11]_PORT_A_data_out_reg[0];


--JB2_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[11]_PORT_A_data_in = VCC;
JB2_q_a[11]_PORT_A_data_in_reg = DFFE(JB2_q_a[11]_PORT_A_data_in, JB2_q_a[11]_clock_0, , , JB2_q_a[11]_clock_enable_0);
JB2_q_a[11]_PORT_B_data_in = TB1_q_b[6];
JB2_q_a[11]_PORT_B_data_in_reg = DFFE(JB2_q_a[11]_PORT_B_data_in, JB2_q_a[11]_clock_1, , , JB2_q_a[11]_clock_enable_1);
JB2_q_a[11]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[11]_PORT_A_address_reg = DFFE(JB2_q_a[11]_PORT_A_address, JB2_q_a[11]_clock_0, , , JB2_q_a[11]_clock_enable_0);
JB2_q_a[11]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[11]_PORT_B_address_reg = DFFE(JB2_q_a[11]_PORT_B_address, JB2_q_a[11]_clock_1, , , JB2_q_a[11]_clock_enable_1);
JB2_q_a[11]_PORT_A_write_enable = GND;
JB2_q_a[11]_PORT_A_write_enable_reg = DFFE(JB2_q_a[11]_PORT_A_write_enable, JB2_q_a[11]_clock_0, , , JB2_q_a[11]_clock_enable_0);
JB2_q_a[11]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[11]_PORT_B_write_enable_reg = DFFE(JB2_q_a[11]_PORT_B_write_enable, JB2_q_a[11]_clock_1, , , JB2_q_a[11]_clock_enable_1);
JB2_q_a[11]_clock_0 = MB1__clk0;
JB2_q_a[11]_clock_1 = CCD2_PIXCLK;
JB2_q_a[11]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[11]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[11]_clear_1 = !C1_oRST_0;
JB2_q_a[11]_PORT_A_data_out = MEMORY(JB2_q_a[11]_PORT_A_data_in_reg, JB2_q_a[11]_PORT_B_data_in_reg, JB2_q_a[11]_PORT_A_address_reg, JB2_q_a[11]_PORT_B_address_reg, JB2_q_a[11]_PORT_A_write_enable_reg, JB2_q_a[11]_PORT_B_write_enable_reg, , , JB2_q_a[11]_clock_0, JB2_q_a[11]_clock_1, JB2_q_a[11]_clock_enable_0, JB2_q_a[11]_clock_enable_1, , JB2_q_a[11]_clear_1);
JB2_q_a[11]_PORT_A_data_out_reg = DFFE(JB2_q_a[11]_PORT_A_data_out, JB2_q_a[11]_clock_0, JB2_q_a[11]_clear_1, , JB2_q_a[11]_clock_enable_0);
JB2_q_a[11] = JB2_q_a[11]_PORT_A_data_out_reg[0];


--G1L234 is Sdram_Control_4Port:u6|mDATAIN[11]~171
G1L234 = G1_WR_MASK[0] & JB1_q_a[11] # !G1_WR_MASK[0] & (JB2_q_a[11]);


--JB1_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[12]_PORT_A_data_in = VCC;
JB1_q_a[12]_PORT_A_data_in_reg = DFFE(JB1_q_a[12]_PORT_A_data_in, JB1_q_a[12]_clock_0, , , JB1_q_a[12]_clock_enable_0);
JB1_q_a[12]_PORT_B_data_in = RB1_q_b[7];
JB1_q_a[12]_PORT_B_data_in_reg = DFFE(JB1_q_a[12]_PORT_B_data_in, JB1_q_a[12]_clock_1, , , JB1_q_a[12]_clock_enable_1);
JB1_q_a[12]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[12]_PORT_A_address_reg = DFFE(JB1_q_a[12]_PORT_A_address, JB1_q_a[12]_clock_0, , , JB1_q_a[12]_clock_enable_0);
JB1_q_a[12]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[12]_PORT_B_address_reg = DFFE(JB1_q_a[12]_PORT_B_address, JB1_q_a[12]_clock_1, , , JB1_q_a[12]_clock_enable_1);
JB1_q_a[12]_PORT_A_write_enable = GND;
JB1_q_a[12]_PORT_A_write_enable_reg = DFFE(JB1_q_a[12]_PORT_A_write_enable, JB1_q_a[12]_clock_0, , , JB1_q_a[12]_clock_enable_0);
JB1_q_a[12]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[12]_PORT_B_write_enable_reg = DFFE(JB1_q_a[12]_PORT_B_write_enable, JB1_q_a[12]_clock_1, , , JB1_q_a[12]_clock_enable_1);
JB1_q_a[12]_clock_0 = MB1__clk0;
JB1_q_a[12]_clock_1 = CCD1_PIXCLK;
JB1_q_a[12]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[12]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[12]_clear_1 = !C1_oRST_0;
JB1_q_a[12]_PORT_A_data_out = MEMORY(JB1_q_a[12]_PORT_A_data_in_reg, JB1_q_a[12]_PORT_B_data_in_reg, JB1_q_a[12]_PORT_A_address_reg, JB1_q_a[12]_PORT_B_address_reg, JB1_q_a[12]_PORT_A_write_enable_reg, JB1_q_a[12]_PORT_B_write_enable_reg, , , JB1_q_a[12]_clock_0, JB1_q_a[12]_clock_1, JB1_q_a[12]_clock_enable_0, JB1_q_a[12]_clock_enable_1, , JB1_q_a[12]_clear_1);
JB1_q_a[12]_PORT_A_data_out_reg = DFFE(JB1_q_a[12]_PORT_A_data_out, JB1_q_a[12]_clock_0, JB1_q_a[12]_clear_1, , JB1_q_a[12]_clock_enable_0);
JB1_q_a[12] = JB1_q_a[12]_PORT_A_data_out_reg[0];


--JB2_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[12]_PORT_A_data_in = VCC;
JB2_q_a[12]_PORT_A_data_in_reg = DFFE(JB2_q_a[12]_PORT_A_data_in, JB2_q_a[12]_clock_0, , , JB2_q_a[12]_clock_enable_0);
JB2_q_a[12]_PORT_B_data_in = TB1_q_b[7];
JB2_q_a[12]_PORT_B_data_in_reg = DFFE(JB2_q_a[12]_PORT_B_data_in, JB2_q_a[12]_clock_1, , , JB2_q_a[12]_clock_enable_1);
JB2_q_a[12]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[12]_PORT_A_address_reg = DFFE(JB2_q_a[12]_PORT_A_address, JB2_q_a[12]_clock_0, , , JB2_q_a[12]_clock_enable_0);
JB2_q_a[12]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[12]_PORT_B_address_reg = DFFE(JB2_q_a[12]_PORT_B_address, JB2_q_a[12]_clock_1, , , JB2_q_a[12]_clock_enable_1);
JB2_q_a[12]_PORT_A_write_enable = GND;
JB2_q_a[12]_PORT_A_write_enable_reg = DFFE(JB2_q_a[12]_PORT_A_write_enable, JB2_q_a[12]_clock_0, , , JB2_q_a[12]_clock_enable_0);
JB2_q_a[12]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[12]_PORT_B_write_enable_reg = DFFE(JB2_q_a[12]_PORT_B_write_enable, JB2_q_a[12]_clock_1, , , JB2_q_a[12]_clock_enable_1);
JB2_q_a[12]_clock_0 = MB1__clk0;
JB2_q_a[12]_clock_1 = CCD2_PIXCLK;
JB2_q_a[12]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[12]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[12]_clear_1 = !C1_oRST_0;
JB2_q_a[12]_PORT_A_data_out = MEMORY(JB2_q_a[12]_PORT_A_data_in_reg, JB2_q_a[12]_PORT_B_data_in_reg, JB2_q_a[12]_PORT_A_address_reg, JB2_q_a[12]_PORT_B_address_reg, JB2_q_a[12]_PORT_A_write_enable_reg, JB2_q_a[12]_PORT_B_write_enable_reg, , , JB2_q_a[12]_clock_0, JB2_q_a[12]_clock_1, JB2_q_a[12]_clock_enable_0, JB2_q_a[12]_clock_enable_1, , JB2_q_a[12]_clear_1);
JB2_q_a[12]_PORT_A_data_out_reg = DFFE(JB2_q_a[12]_PORT_A_data_out, JB2_q_a[12]_clock_0, JB2_q_a[12]_clear_1, , JB2_q_a[12]_clock_enable_0);
JB2_q_a[12] = JB2_q_a[12]_PORT_A_data_out_reg[0];


--G1L235 is Sdram_Control_4Port:u6|mDATAIN[12]~172
G1L235 = G1_WR_MASK[0] & JB1_q_a[12] # !G1_WR_MASK[0] & (JB2_q_a[12]);


--JB1_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[13]_PORT_A_data_in = VCC;
JB1_q_a[13]_PORT_A_data_in_reg = DFFE(JB1_q_a[13]_PORT_A_data_in, JB1_q_a[13]_clock_0, , , JB1_q_a[13]_clock_enable_0);
JB1_q_a[13]_PORT_B_data_in = RB1_q_b[8];
JB1_q_a[13]_PORT_B_data_in_reg = DFFE(JB1_q_a[13]_PORT_B_data_in, JB1_q_a[13]_clock_1, , , JB1_q_a[13]_clock_enable_1);
JB1_q_a[13]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[13]_PORT_A_address_reg = DFFE(JB1_q_a[13]_PORT_A_address, JB1_q_a[13]_clock_0, , , JB1_q_a[13]_clock_enable_0);
JB1_q_a[13]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[13]_PORT_B_address_reg = DFFE(JB1_q_a[13]_PORT_B_address, JB1_q_a[13]_clock_1, , , JB1_q_a[13]_clock_enable_1);
JB1_q_a[13]_PORT_A_write_enable = GND;
JB1_q_a[13]_PORT_A_write_enable_reg = DFFE(JB1_q_a[13]_PORT_A_write_enable, JB1_q_a[13]_clock_0, , , JB1_q_a[13]_clock_enable_0);
JB1_q_a[13]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[13]_PORT_B_write_enable_reg = DFFE(JB1_q_a[13]_PORT_B_write_enable, JB1_q_a[13]_clock_1, , , JB1_q_a[13]_clock_enable_1);
JB1_q_a[13]_clock_0 = MB1__clk0;
JB1_q_a[13]_clock_1 = CCD1_PIXCLK;
JB1_q_a[13]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[13]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[13]_clear_1 = !C1_oRST_0;
JB1_q_a[13]_PORT_A_data_out = MEMORY(JB1_q_a[13]_PORT_A_data_in_reg, JB1_q_a[13]_PORT_B_data_in_reg, JB1_q_a[13]_PORT_A_address_reg, JB1_q_a[13]_PORT_B_address_reg, JB1_q_a[13]_PORT_A_write_enable_reg, JB1_q_a[13]_PORT_B_write_enable_reg, , , JB1_q_a[13]_clock_0, JB1_q_a[13]_clock_1, JB1_q_a[13]_clock_enable_0, JB1_q_a[13]_clock_enable_1, , JB1_q_a[13]_clear_1);
JB1_q_a[13]_PORT_A_data_out_reg = DFFE(JB1_q_a[13]_PORT_A_data_out, JB1_q_a[13]_clock_0, JB1_q_a[13]_clear_1, , JB1_q_a[13]_clock_enable_0);
JB1_q_a[13] = JB1_q_a[13]_PORT_A_data_out_reg[0];


--JB2_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[13]_PORT_A_data_in = VCC;
JB2_q_a[13]_PORT_A_data_in_reg = DFFE(JB2_q_a[13]_PORT_A_data_in, JB2_q_a[13]_clock_0, , , JB2_q_a[13]_clock_enable_0);
JB2_q_a[13]_PORT_B_data_in = TB1_q_b[8];
JB2_q_a[13]_PORT_B_data_in_reg = DFFE(JB2_q_a[13]_PORT_B_data_in, JB2_q_a[13]_clock_1, , , JB2_q_a[13]_clock_enable_1);
JB2_q_a[13]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[13]_PORT_A_address_reg = DFFE(JB2_q_a[13]_PORT_A_address, JB2_q_a[13]_clock_0, , , JB2_q_a[13]_clock_enable_0);
JB2_q_a[13]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[13]_PORT_B_address_reg = DFFE(JB2_q_a[13]_PORT_B_address, JB2_q_a[13]_clock_1, , , JB2_q_a[13]_clock_enable_1);
JB2_q_a[13]_PORT_A_write_enable = GND;
JB2_q_a[13]_PORT_A_write_enable_reg = DFFE(JB2_q_a[13]_PORT_A_write_enable, JB2_q_a[13]_clock_0, , , JB2_q_a[13]_clock_enable_0);
JB2_q_a[13]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[13]_PORT_B_write_enable_reg = DFFE(JB2_q_a[13]_PORT_B_write_enable, JB2_q_a[13]_clock_1, , , JB2_q_a[13]_clock_enable_1);
JB2_q_a[13]_clock_0 = MB1__clk0;
JB2_q_a[13]_clock_1 = CCD2_PIXCLK;
JB2_q_a[13]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[13]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[13]_clear_1 = !C1_oRST_0;
JB2_q_a[13]_PORT_A_data_out = MEMORY(JB2_q_a[13]_PORT_A_data_in_reg, JB2_q_a[13]_PORT_B_data_in_reg, JB2_q_a[13]_PORT_A_address_reg, JB2_q_a[13]_PORT_B_address_reg, JB2_q_a[13]_PORT_A_write_enable_reg, JB2_q_a[13]_PORT_B_write_enable_reg, , , JB2_q_a[13]_clock_0, JB2_q_a[13]_clock_1, JB2_q_a[13]_clock_enable_0, JB2_q_a[13]_clock_enable_1, , JB2_q_a[13]_clear_1);
JB2_q_a[13]_PORT_A_data_out_reg = DFFE(JB2_q_a[13]_PORT_A_data_out, JB2_q_a[13]_clock_0, JB2_q_a[13]_clear_1, , JB2_q_a[13]_clock_enable_0);
JB2_q_a[13] = JB2_q_a[13]_PORT_A_data_out_reg[0];


--G1L236 is Sdram_Control_4Port:u6|mDATAIN[13]~173
G1L236 = G1_WR_MASK[0] & JB1_q_a[13] # !G1_WR_MASK[0] & (JB2_q_a[13]);


--JB1_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[14]_PORT_A_data_in = VCC;
JB1_q_a[14]_PORT_A_data_in_reg = DFFE(JB1_q_a[14]_PORT_A_data_in, JB1_q_a[14]_clock_0, , , JB1_q_a[14]_clock_enable_0);
JB1_q_a[14]_PORT_B_data_in = RB1_q_b[9];
JB1_q_a[14]_PORT_B_data_in_reg = DFFE(JB1_q_a[14]_PORT_B_data_in, JB1_q_a[14]_clock_1, , , JB1_q_a[14]_clock_enable_1);
JB1_q_a[14]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[14]_PORT_A_address_reg = DFFE(JB1_q_a[14]_PORT_A_address, JB1_q_a[14]_clock_0, , , JB1_q_a[14]_clock_enable_0);
JB1_q_a[14]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[14]_PORT_B_address_reg = DFFE(JB1_q_a[14]_PORT_B_address, JB1_q_a[14]_clock_1, , , JB1_q_a[14]_clock_enable_1);
JB1_q_a[14]_PORT_A_write_enable = GND;
JB1_q_a[14]_PORT_A_write_enable_reg = DFFE(JB1_q_a[14]_PORT_A_write_enable, JB1_q_a[14]_clock_0, , , JB1_q_a[14]_clock_enable_0);
JB1_q_a[14]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[14]_PORT_B_write_enable_reg = DFFE(JB1_q_a[14]_PORT_B_write_enable, JB1_q_a[14]_clock_1, , , JB1_q_a[14]_clock_enable_1);
JB1_q_a[14]_clock_0 = MB1__clk0;
JB1_q_a[14]_clock_1 = CCD1_PIXCLK;
JB1_q_a[14]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[14]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[14]_clear_1 = !C1_oRST_0;
JB1_q_a[14]_PORT_A_data_out = MEMORY(JB1_q_a[14]_PORT_A_data_in_reg, JB1_q_a[14]_PORT_B_data_in_reg, JB1_q_a[14]_PORT_A_address_reg, JB1_q_a[14]_PORT_B_address_reg, JB1_q_a[14]_PORT_A_write_enable_reg, JB1_q_a[14]_PORT_B_write_enable_reg, , , JB1_q_a[14]_clock_0, JB1_q_a[14]_clock_1, JB1_q_a[14]_clock_enable_0, JB1_q_a[14]_clock_enable_1, , JB1_q_a[14]_clear_1);
JB1_q_a[14]_PORT_A_data_out_reg = DFFE(JB1_q_a[14]_PORT_A_data_out, JB1_q_a[14]_clock_0, JB1_q_a[14]_clear_1, , JB1_q_a[14]_clock_enable_0);
JB1_q_a[14] = JB1_q_a[14]_PORT_A_data_out_reg[0];


--JB2_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[14]_PORT_A_data_in = VCC;
JB2_q_a[14]_PORT_A_data_in_reg = DFFE(JB2_q_a[14]_PORT_A_data_in, JB2_q_a[14]_clock_0, , , JB2_q_a[14]_clock_enable_0);
JB2_q_a[14]_PORT_B_data_in = TB1_q_b[9];
JB2_q_a[14]_PORT_B_data_in_reg = DFFE(JB2_q_a[14]_PORT_B_data_in, JB2_q_a[14]_clock_1, , , JB2_q_a[14]_clock_enable_1);
JB2_q_a[14]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[14]_PORT_A_address_reg = DFFE(JB2_q_a[14]_PORT_A_address, JB2_q_a[14]_clock_0, , , JB2_q_a[14]_clock_enable_0);
JB2_q_a[14]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[14]_PORT_B_address_reg = DFFE(JB2_q_a[14]_PORT_B_address, JB2_q_a[14]_clock_1, , , JB2_q_a[14]_clock_enable_1);
JB2_q_a[14]_PORT_A_write_enable = GND;
JB2_q_a[14]_PORT_A_write_enable_reg = DFFE(JB2_q_a[14]_PORT_A_write_enable, JB2_q_a[14]_clock_0, , , JB2_q_a[14]_clock_enable_0);
JB2_q_a[14]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[14]_PORT_B_write_enable_reg = DFFE(JB2_q_a[14]_PORT_B_write_enable, JB2_q_a[14]_clock_1, , , JB2_q_a[14]_clock_enable_1);
JB2_q_a[14]_clock_0 = MB1__clk0;
JB2_q_a[14]_clock_1 = CCD2_PIXCLK;
JB2_q_a[14]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[14]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[14]_clear_1 = !C1_oRST_0;
JB2_q_a[14]_PORT_A_data_out = MEMORY(JB2_q_a[14]_PORT_A_data_in_reg, JB2_q_a[14]_PORT_B_data_in_reg, JB2_q_a[14]_PORT_A_address_reg, JB2_q_a[14]_PORT_B_address_reg, JB2_q_a[14]_PORT_A_write_enable_reg, JB2_q_a[14]_PORT_B_write_enable_reg, , , JB2_q_a[14]_clock_0, JB2_q_a[14]_clock_1, JB2_q_a[14]_clock_enable_0, JB2_q_a[14]_clock_enable_1, , JB2_q_a[14]_clear_1);
JB2_q_a[14]_PORT_A_data_out_reg = DFFE(JB2_q_a[14]_PORT_A_data_out, JB2_q_a[14]_clock_0, JB2_q_a[14]_clear_1, , JB2_q_a[14]_clock_enable_0);
JB2_q_a[14] = JB2_q_a[14]_PORT_A_data_out_reg[0];


--G1L237 is Sdram_Control_4Port:u6|mDATAIN[14]~174
G1L237 = G1_WR_MASK[0] & JB1_q_a[14] # !G1_WR_MASK[0] & (JB2_q_a[14]);


--JB1_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[15]_PORT_A_data_in = VCC;
JB1_q_a[15]_PORT_A_data_in_reg = DFFE(JB1_q_a[15]_PORT_A_data_in, JB1_q_a[15]_clock_0, , , JB1_q_a[15]_clock_enable_0);
JB1_q_a[15]_PORT_B_data_in = ~GND;
JB1_q_a[15]_PORT_B_data_in_reg = DFFE(JB1_q_a[15]_PORT_B_data_in, JB1_q_a[15]_clock_1, , , JB1_q_a[15]_clock_enable_1);
JB1_q_a[15]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[15]_PORT_A_address_reg = DFFE(JB1_q_a[15]_PORT_A_address, JB1_q_a[15]_clock_0, , , JB1_q_a[15]_clock_enable_0);
JB1_q_a[15]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[15]_PORT_B_address_reg = DFFE(JB1_q_a[15]_PORT_B_address, JB1_q_a[15]_clock_1, , , JB1_q_a[15]_clock_enable_1);
JB1_q_a[15]_PORT_A_write_enable = GND;
JB1_q_a[15]_PORT_A_write_enable_reg = DFFE(JB1_q_a[15]_PORT_A_write_enable, JB1_q_a[15]_clock_0, , , JB1_q_a[15]_clock_enable_0);
JB1_q_a[15]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[15]_PORT_B_write_enable_reg = DFFE(JB1_q_a[15]_PORT_B_write_enable, JB1_q_a[15]_clock_1, , , JB1_q_a[15]_clock_enable_1);
JB1_q_a[15]_clock_0 = MB1__clk0;
JB1_q_a[15]_clock_1 = CCD1_PIXCLK;
JB1_q_a[15]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[15]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[15]_clear_1 = !C1_oRST_0;
JB1_q_a[15]_PORT_A_data_out = MEMORY(JB1_q_a[15]_PORT_A_data_in_reg, JB1_q_a[15]_PORT_B_data_in_reg, JB1_q_a[15]_PORT_A_address_reg, JB1_q_a[15]_PORT_B_address_reg, JB1_q_a[15]_PORT_A_write_enable_reg, JB1_q_a[15]_PORT_B_write_enable_reg, , , JB1_q_a[15]_clock_0, JB1_q_a[15]_clock_1, JB1_q_a[15]_clock_enable_0, JB1_q_a[15]_clock_enable_1, , JB1_q_a[15]_clear_1);
JB1_q_a[15]_PORT_A_data_out_reg = DFFE(JB1_q_a[15]_PORT_A_data_out, JB1_q_a[15]_clock_0, JB1_q_a[15]_clear_1, , JB1_q_a[15]_clock_enable_0);
JB1_q_a[15] = JB1_q_a[15]_PORT_A_data_out_reg[0];


--JB2_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[15]_PORT_A_data_in = VCC;
JB2_q_a[15]_PORT_A_data_in_reg = DFFE(JB2_q_a[15]_PORT_A_data_in, JB2_q_a[15]_clock_0, , , JB2_q_a[15]_clock_enable_0);
JB2_q_a[15]_PORT_B_data_in = ~GND;
JB2_q_a[15]_PORT_B_data_in_reg = DFFE(JB2_q_a[15]_PORT_B_data_in, JB2_q_a[15]_clock_1, , , JB2_q_a[15]_clock_enable_1);
JB2_q_a[15]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[15]_PORT_A_address_reg = DFFE(JB2_q_a[15]_PORT_A_address, JB2_q_a[15]_clock_0, , , JB2_q_a[15]_clock_enable_0);
JB2_q_a[15]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[15]_PORT_B_address_reg = DFFE(JB2_q_a[15]_PORT_B_address, JB2_q_a[15]_clock_1, , , JB2_q_a[15]_clock_enable_1);
JB2_q_a[15]_PORT_A_write_enable = GND;
JB2_q_a[15]_PORT_A_write_enable_reg = DFFE(JB2_q_a[15]_PORT_A_write_enable, JB2_q_a[15]_clock_0, , , JB2_q_a[15]_clock_enable_0);
JB2_q_a[15]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[15]_PORT_B_write_enable_reg = DFFE(JB2_q_a[15]_PORT_B_write_enable, JB2_q_a[15]_clock_1, , , JB2_q_a[15]_clock_enable_1);
JB2_q_a[15]_clock_0 = MB1__clk0;
JB2_q_a[15]_clock_1 = CCD2_PIXCLK;
JB2_q_a[15]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[15]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[15]_clear_1 = !C1_oRST_0;
JB2_q_a[15]_PORT_A_data_out = MEMORY(JB2_q_a[15]_PORT_A_data_in_reg, JB2_q_a[15]_PORT_B_data_in_reg, JB2_q_a[15]_PORT_A_address_reg, JB2_q_a[15]_PORT_B_address_reg, JB2_q_a[15]_PORT_A_write_enable_reg, JB2_q_a[15]_PORT_B_write_enable_reg, , , JB2_q_a[15]_clock_0, JB2_q_a[15]_clock_1, JB2_q_a[15]_clock_enable_0, JB2_q_a[15]_clock_enable_1, , JB2_q_a[15]_clear_1);
JB2_q_a[15]_PORT_A_data_out_reg = DFFE(JB2_q_a[15]_PORT_A_data_out, JB2_q_a[15]_clock_0, JB2_q_a[15]_clear_1, , JB2_q_a[15]_clock_enable_0);
JB2_q_a[15] = JB2_q_a[15]_PORT_A_data_out_reg[0];


--G1L238 is Sdram_Control_4Port:u6|mDATAIN[15]~175
G1L238 = G1_WR_MASK[0] & JB1_q_a[15] # !G1_WR_MASK[0] & (JB2_q_a[15]);


--NB1L44Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0
NB1L44Q = DFFEAS(NB1L42, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L50Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0
NB1L50Q = DFFEAS(NB1L48, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L53Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0
NB1L53Q = DFFEAS(NB1L51, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L47Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0
NB1L47Q = DFFEAS(NB1L45, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L15 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~253
NB1L15 = NB1L44Q # NB1L50Q # NB1L53Q # NB1L47Q;


--NB1L56Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0
NB1L56Q = DFFEAS(NB1L54, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L16 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~254
NB1L16 = NB1L56Q & (!NB1L53Q # !NB1L50Q) # !NB1L56Q & NB1L15;


--NB1L59Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0
NB1L59Q = DFFEAS(NB1L57, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--H2_mI2C_CTRL_CLK is I2C_CCD_Config:v7|mI2C_CTRL_CLK
H2_mI2C_CTRL_CLK = DFFEAS(H2L38, CLOCK_50, KEY[1],  ,  ,  ,  ,  ,  );


--NB1_SCLK is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK
NB1_SCLK = DFFEAS(NB1L23, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB1L17 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~255
NB1L17 = NB1L16 & NB1L59Q & !H2_mI2C_CTRL_CLK # !NB1_SCLK;


--NB1L25Q is I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0
NB1L25Q = DFFEAS(NB1L77, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB2L44Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0
NB2L44Q = DFFEAS(NB2L42, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L50Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~reg0
NB2L50Q = DFFEAS(NB2L48, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L53Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~reg0
NB2L53Q = DFFEAS(NB2L51, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L47Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~reg0
NB2L47Q = DFFEAS(NB2L45, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L15 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~253
NB2L15 = NB2L44Q # NB2L50Q # NB2L53Q # NB2L47Q;


--NB2L56Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0
NB2L56Q = DFFEAS(NB2L54, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L16 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~254
NB2L16 = NB2L56Q & (!NB2L53Q # !NB2L50Q) # !NB2L56Q & NB2L15;


--NB2L59Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[5]~reg0
NB2L59Q = DFFEAS(NB2L57, H2_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2_SCLK is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK
NB2_SCLK = DFFEAS(NB2L23, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB2L17 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~255
NB2L17 = NB2L16 & NB2L59Q & !H2_mI2C_CTRL_CLK # !NB2_SCLK;


--NB2L25Q is I2C_CCD_Config:v7|I2C_Controller:u0|SDO~reg0
NB2L25Q = DFFEAS(NB2L77, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--C1L3 is Reset_Delay:u2|Cont[0]~1196
C1L3 = C1_Cont[0] $ VCC;

--C1L4 is Reset_Delay:u2|Cont[0]~1197
C1L4 = CARRY(C1_Cont[0]);


--C1L6 is Reset_Delay:u2|Cont[1]~1198
C1L6 = C1_Cont[1] & !C1L4 # !C1_Cont[1] & (C1L4 # GND);

--C1L7 is Reset_Delay:u2|Cont[1]~1199
C1L7 = CARRY(!C1L4 # !C1_Cont[1]);


--C1L9 is Reset_Delay:u2|Cont[2]~1200
C1L9 = C1_Cont[2] & (C1L7 $ GND) # !C1_Cont[2] & !C1L7 & VCC;

--C1L10 is Reset_Delay:u2|Cont[2]~1201
C1L10 = CARRY(C1_Cont[2] & !C1L7);


--C1L12 is Reset_Delay:u2|Cont[3]~1202
C1L12 = C1_Cont[3] & !C1L10 # !C1_Cont[3] & (C1L10 # GND);

--C1L13 is Reset_Delay:u2|Cont[3]~1203
C1L13 = CARRY(!C1L10 # !C1_Cont[3]);


--C1L15 is Reset_Delay:u2|Cont[4]~1204
C1L15 = C1_Cont[4] & (C1L13 $ GND) # !C1_Cont[4] & !C1L13 & VCC;

--C1L16 is Reset_Delay:u2|Cont[4]~1205
C1L16 = CARRY(C1_Cont[4] & !C1L13);


--C1L18 is Reset_Delay:u2|Cont[5]~1206
C1L18 = C1_Cont[5] & !C1L16 # !C1_Cont[5] & (C1L16 # GND);

--C1L19 is Reset_Delay:u2|Cont[5]~1207
C1L19 = CARRY(!C1L16 # !C1_Cont[5]);


--C1L21 is Reset_Delay:u2|Cont[6]~1208
C1L21 = C1_Cont[6] & (C1L19 $ GND) # !C1_Cont[6] & !C1L19 & VCC;

--C1L22 is Reset_Delay:u2|Cont[6]~1209
C1L22 = CARRY(C1_Cont[6] & !C1L19);


--C1L24 is Reset_Delay:u2|Cont[7]~1210
C1L24 = C1_Cont[7] & !C1L22 # !C1_Cont[7] & (C1L22 # GND);

--C1L25 is Reset_Delay:u2|Cont[7]~1211
C1L25 = CARRY(!C1L22 # !C1_Cont[7]);


--C1L27 is Reset_Delay:u2|Cont[8]~1212
C1L27 = C1_Cont[8] & (C1L25 $ GND) # !C1_Cont[8] & !C1L25 & VCC;

--C1L28 is Reset_Delay:u2|Cont[8]~1213
C1L28 = CARRY(C1_Cont[8] & !C1L25);


--C1L30 is Reset_Delay:u2|Cont[9]~1214
C1L30 = C1_Cont[9] & !C1L28 # !C1_Cont[9] & (C1L28 # GND);

--C1L31 is Reset_Delay:u2|Cont[9]~1215
C1L31 = CARRY(!C1L28 # !C1_Cont[9]);


--C1L33 is Reset_Delay:u2|Cont[10]~1216
C1L33 = C1_Cont[10] & (C1L31 $ GND) # !C1_Cont[10] & !C1L31 & VCC;

--C1L34 is Reset_Delay:u2|Cont[10]~1217
C1L34 = CARRY(C1_Cont[10] & !C1L31);


--C1L36 is Reset_Delay:u2|Cont[11]~1218
C1L36 = C1_Cont[11] & !C1L34 # !C1_Cont[11] & (C1L34 # GND);

--C1L37 is Reset_Delay:u2|Cont[11]~1219
C1L37 = CARRY(!C1L34 # !C1_Cont[11]);


--C1L39 is Reset_Delay:u2|Cont[12]~1220
C1L39 = C1_Cont[12] & (C1L37 $ GND) # !C1_Cont[12] & !C1L37 & VCC;

--C1L40 is Reset_Delay:u2|Cont[12]~1221
C1L40 = CARRY(C1_Cont[12] & !C1L37);


--C1L42 is Reset_Delay:u2|Cont[13]~1222
C1L42 = C1_Cont[13] & !C1L40 # !C1_Cont[13] & (C1L40 # GND);

--C1L43 is Reset_Delay:u2|Cont[13]~1223
C1L43 = CARRY(!C1L40 # !C1_Cont[13]);


--C1L45 is Reset_Delay:u2|Cont[14]~1224
C1L45 = C1_Cont[14] & (C1L43 $ GND) # !C1_Cont[14] & !C1L43 & VCC;

--C1L46 is Reset_Delay:u2|Cont[14]~1225
C1L46 = CARRY(C1_Cont[14] & !C1L43);


--C1L48 is Reset_Delay:u2|Cont[15]~1226
C1L48 = C1_Cont[15] & !C1L46 # !C1_Cont[15] & (C1L46 # GND);

--C1L49 is Reset_Delay:u2|Cont[15]~1227
C1L49 = CARRY(!C1L46 # !C1_Cont[15]);


--C1L51 is Reset_Delay:u2|Cont[16]~1228
C1L51 = C1_Cont[16] & (C1L49 $ GND) # !C1_Cont[16] & !C1L49 & VCC;

--C1L52 is Reset_Delay:u2|Cont[16]~1229
C1L52 = CARRY(C1_Cont[16] & !C1L49);


--C1L54 is Reset_Delay:u2|Cont[17]~1230
C1L54 = C1_Cont[17] & !C1L52 # !C1_Cont[17] & (C1L52 # GND);

--C1L55 is Reset_Delay:u2|Cont[17]~1231
C1L55 = CARRY(!C1L52 # !C1_Cont[17]);


--C1L57 is Reset_Delay:u2|Cont[18]~1232
C1L57 = C1_Cont[18] & (C1L55 $ GND) # !C1_Cont[18] & !C1L55 & VCC;

--C1L58 is Reset_Delay:u2|Cont[18]~1233
C1L58 = CARRY(C1_Cont[18] & !C1L55);


--C1L60 is Reset_Delay:u2|Cont[19]~1234
C1L60 = C1_Cont[19] & !C1L58 # !C1_Cont[19] & (C1L58 # GND);

--C1L61 is Reset_Delay:u2|Cont[19]~1235
C1L61 = CARRY(!C1L58 # !C1_Cont[19]);


--C1L63 is Reset_Delay:u2|Cont[20]~1236
C1L63 = C1_Cont[20] & (C1L61 $ GND) # !C1_Cont[20] & !C1L61 & VCC;

--C1L64 is Reset_Delay:u2|Cont[20]~1237
C1L64 = CARRY(C1_Cont[20] & !C1L61);


--C1L66 is Reset_Delay:u2|Cont[21]~1238
C1L66 = C1_Cont[21] $ C1L64;


--C1L75 is Reset_Delay:u2|Equal~206
C1L75 = !C1L74 # !C1_Cont[20] # !C1_Cont[21];


--U1_LOAD_MODE is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE
U1_LOAD_MODE = DFFEAS(U1L16, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_command_done is Sdram_Control_4Port:u6|command:command1|command_done
T1_command_done = DFFEAS(T1L76, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L50 is Sdram_Control_4Port:u6|command:command1|always0~155
T1L50 = U1_LOAD_MODE & !T1_do_load_mode & !T1_command_done;


--U1_INIT_REQ is Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ
U1_INIT_REQ = DFFEAS(U1L19, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mADDR[8] is Sdram_Control_4Port:u6|mADDR[8]
G1_mADDR[8] = DFFEAS(G1L194, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--U1_WRITEA is Sdram_Control_4Port:u6|control_interface:control1|WRITEA
U1_WRITEA = DFFEAS(U1L2, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1_rp_done is Sdram_Control_4Port:u6|command:command1|rp_done
T1_rp_done = DFFEAS(T1L95, MB1__clk0,  ,  , T1L101,  ,  ,  ,  );


--T1L51 is Sdram_Control_4Port:u6|command:command1|always0~156
T1L51 = !T1_command_done & !T1_rp_done;


--U1_REF_REQ is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ
U1_REF_REQ = DFFEAS(U1L32, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L49 is Sdram_Control_4Port:u6|command:command1|always0~13
T1L49 = U1_WRITEA & T1L51 & !T1_do_writea & !U1_REF_REQ;


--T1L86 is Sdram_Control_4Port:u6|command:command1|do_writea~38
T1L86 = T1L49 & !U1_INIT_REQ;


--U1_READA is Sdram_Control_4Port:u6|control_interface:control1|READA
U1_READA = DFFEAS(U1L8, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L52 is Sdram_Control_4Port:u6|command:command1|always0~157
T1L52 = !T1_do_reada & !T1_command_done & !T1_rp_done;


--T1L81 is Sdram_Control_4Port:u6|command:command1|do_reada~36
T1L81 = U1_READA & T1L52 & !U1_INIT_REQ & !U1_REF_REQ;


--G1_mWR_DONE is Sdram_Control_4Port:u6|mWR_DONE
G1_mWR_DONE = DFFEAS(G1L263, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L264 is Sdram_Control_4Port:u6|mWR~679
G1L264 = !G1_mWR_DONE & (DB1L17 # !DB3L17);


--G1L265 is Sdram_Control_4Port:u6|mWR~680
G1L265 = G1L56 # G1_mWR_DONE;


--G1L258 is Sdram_Control_4Port:u6|mRD~591
G1L258 = DB3L17 & !DB1L17 & !G1_mRD_DONE;


--T1_CM_ACK is Sdram_Control_4Port:u6|command:command1|CM_ACK
T1_CM_ACK = DFFEAS(T1L9, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L51 is Sdram_Control_4Port:u6|control_interface:control1|always1~0
U1L51 = T1_CM_ACK & !U1_CMD_ACK;


--G1_mADDR[9] is Sdram_Control_4Port:u6|mADDR[9]
G1_mADDR[9] = DFFEAS(G1L196, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[10] is Sdram_Control_4Port:u6|mADDR[10]
G1_mADDR[10] = DFFEAS(G1L198, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[11] is Sdram_Control_4Port:u6|mADDR[11]
G1_mADDR[11] = DFFEAS(G1L200, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[12] is Sdram_Control_4Port:u6|mADDR[12]
G1_mADDR[12] = DFFEAS(G1L202, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[13] is Sdram_Control_4Port:u6|mADDR[13]
G1_mADDR[13] = DFFEAS(G1L204, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[14] is Sdram_Control_4Port:u6|mADDR[14]
G1_mADDR[14] = DFFEAS(G1L206, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[15] is Sdram_Control_4Port:u6|mADDR[15]
G1_mADDR[15] = DFFEAS(G1L208, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[16] is Sdram_Control_4Port:u6|mADDR[16]
G1_mADDR[16] = DFFEAS(G1L210, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[17] is Sdram_Control_4Port:u6|mADDR[17]
G1_mADDR[17] = DFFEAS(G1L212, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[18] is Sdram_Control_4Port:u6|mADDR[18]
G1_mADDR[18] = DFFEAS(G1L214, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--U1_PRECHARGE is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE
U1_PRECHARGE = DFFEAS(U1L27, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L53 is Sdram_Control_4Port:u6|command:command1|always0~158
T1L53 = U1_PRECHARGE & !T1_do_precharge & !T1_command_done;


--T1_rw_shift[0] is Sdram_Control_4Port:u6|command:command1|rw_shift[0]
T1_rw_shift[0] = DFFEAS(T1L114, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L84 is Sdram_Control_4Port:u6|command:command1|do_rw~49
T1L84 = T1_do_writea & T1_do_rw # !T1_do_writea & (T1_do_reada & T1_do_rw # !T1_do_reada & (T1_rw_shift[0]));


--G1_mADDR[19] is Sdram_Control_4Port:u6|mADDR[19]
G1_mADDR[19] = DFFEAS(G1L216, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--T1L54 is Sdram_Control_4Port:u6|command:command1|always0~159
T1L54 = !T1_do_writea & !T1_do_refresh;


--U1_REFRESH is Sdram_Control_4Port:u6|control_interface:control1|REFRESH
U1_REFRESH = DFFEAS(U1L30, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L55 is Sdram_Control_4Port:u6|command:command1|always0~160
T1L55 = T1L52 & T1L54 & (U1_REF_REQ # U1_REFRESH);


--T1L110 is Sdram_Control_4Port:u6|command:command1|rw_flag~25
T1L110 = T1_do_reada # T1_rw_flag & T1L109 & T1L54;


--T1L92 is Sdram_Control_4Port:u6|command:command1|oe4~33
T1L92 = !T1_do_reada & !T1_do_precharge & !T1_do_refresh & !T1_do_initial;


--G1_PM_STOP is Sdram_Control_4Port:u6|PM_STOP
G1_PM_STOP = DFFEAS(G1L19, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L93 is Sdram_Control_4Port:u6|command:command1|oe4~34
T1L93 = T1_do_writea # T1_oe4 & T1L92 & !G1_PM_STOP;


--G1_mADDR[22] is Sdram_Control_4Port:u6|mADDR[22]
G1_mADDR[22] = DFFEAS(G1L218, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[20] is Sdram_Control_4Port:u6|mADDR[20]
G1_mADDR[20] = DFFEAS(G1L220, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--G1_mADDR[21] is Sdram_Control_4Port:u6|mADDR[21]
G1_mADDR[21] = DFFEAS(G1L222, MB1__clk0,  ,  , G1L56,  ,  ,  ,  );


--CB11_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7
CB11_xor7 = Z3_wrptr_g[7] $ Z3_wrptr_g[8];


--CB12_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7
CB12_xor7 = LB3_dffe9a[8] $ LB3_dffe9a[7];


--CB11_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6
CB11_xor6 = Z3_wrptr_g[6] $ Z3_wrptr_g[7] $ Z3_wrptr_g[8];


--CB12_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6
CB12_xor6 = LB3_dffe9a[6] $ LB3_dffe9a[8] $ LB3_dffe9a[7];


--CB11_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5
CB11_xor5 = Z3_wrptr_g[5] $ Z3_wrptr_g[6] $ Z3_wrptr_g[7] $ Z3_wrptr_g[8];


--CB12_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5
CB12_xor5 = LB3_dffe9a[6] $ LB3_dffe9a[8] $ LB3_dffe9a[5] $ LB3_dffe9a[7];


--CB11_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4
CB11_xor4 = Z3_wrptr_g[4] $ CB11_xor5;


--CB12_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4
CB12_xor4 = LB3_dffe9a[4] $ CB12_xor5;


--CB11_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3
CB11_xor3 = Z3_wrptr_g[3] $ Z3_wrptr_g[4] $ CB11_xor5;


--CB12_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3
CB12_xor3 = LB3_dffe9a[3] $ LB3_dffe9a[4] $ CB12_xor5;


--CB11_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2
CB11_xor2 = Z3_wrptr_g[2] $ Z3_wrptr_g[3] $ Z3_wrptr_g[4] $ CB11_xor5;


--CB12_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2
CB12_xor2 = LB3_dffe9a[2] $ LB3_dffe9a[3] $ LB3_dffe9a[4] $ CB12_xor5;


--CB11_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1
CB11_xor1 = Z3_wrptr_g[1] $ CB11_xor2;


--CB12_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1
CB12_xor1 = LB3_dffe9a[1] $ CB12_xor2;


--CB11_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0
CB11_xor0 = Z3_wrptr_g[0] $ Z3_wrptr_g[1] $ CB11_xor2;


--CB12_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0
CB12_xor0 = LB3_dffe9a[0] $ LB3_dffe9a[1] $ CB12_xor2;


--KB1_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
KB1_dffe7a[8] = DFFEAS(Z1_delayed_wrptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
Z1_rdptr_g[8] = DFFEAS(BB1_power_modified_counter_values[8], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--KB1_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
KB1_dffe7a[7] = DFFEAS(Z1_delayed_wrptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor7
CB2_xor7 = KB1_dffe7a[8] $ KB1_dffe7a[7];


--Z1_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
Z1_rdptr_g[7] = DFFEAS(BB1_power_modified_counter_values[7], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor7
CB1_xor7 = Z1_rdptr_g[8] $ Z1_rdptr_g[7];


--KB1_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
KB1_dffe7a[6] = DFFEAS(Z1_delayed_wrptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor6
CB2_xor6 = KB1_dffe7a[8] $ KB1_dffe7a[7] $ KB1_dffe7a[6];


--Z1_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
Z1_rdptr_g[6] = DFFEAS(BB1_power_modified_counter_values[6], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor6
CB1_xor6 = Z1_rdptr_g[8] $ Z1_rdptr_g[7] $ Z1_rdptr_g[6];


--KB1_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
KB1_dffe7a[5] = DFFEAS(Z1_delayed_wrptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor5
CB2_xor5 = KB1_dffe7a[8] $ KB1_dffe7a[7] $ KB1_dffe7a[6] $ KB1_dffe7a[5];


--Z1_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
Z1_rdptr_g[5] = DFFEAS(BB1_power_modified_counter_values[5], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor5
CB1_xor5 = Z1_rdptr_g[8] $ Z1_rdptr_g[7] $ Z1_rdptr_g[6] $ Z1_rdptr_g[5];


--KB1_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
KB1_dffe7a[4] = DFFEAS(Z1_delayed_wrptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor4
CB2_xor4 = CB2_xor5 $ KB1_dffe7a[4];


--Z1_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
Z1_rdptr_g[4] = DFFEAS(BB1_power_modified_counter_values[4], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor4
CB1_xor4 = CB1_xor5 $ Z1_rdptr_g[4];


--KB1_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
KB1_dffe7a[3] = DFFEAS(Z1_delayed_wrptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor3
CB2_xor3 = CB2_xor5 $ KB1_dffe7a[4] $ KB1_dffe7a[3];


--Z1_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
Z1_rdptr_g[3] = DFFEAS(BB1_power_modified_counter_values[3], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor3
CB1_xor3 = CB1_xor5 $ Z1_rdptr_g[4] $ Z1_rdptr_g[3];


--KB1_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
KB1_dffe7a[2] = DFFEAS(Z1_delayed_wrptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor2
CB2_xor2 = CB2_xor5 $ KB1_dffe7a[4] $ KB1_dffe7a[3] $ KB1_dffe7a[2];


--Z1_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
Z1_rdptr_g[2] = DFFEAS(BB1_power_modified_counter_values[2], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor2
CB1_xor2 = CB1_xor5 $ Z1_rdptr_g[4] $ Z1_rdptr_g[3] $ Z1_rdptr_g[2];


--KB1_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
KB1_dffe7a[1] = DFFEAS(Z1_delayed_wrptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor1
CB2_xor1 = CB2_xor2 $ KB1_dffe7a[1];


--Z1_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
Z1_rdptr_g[1] = DFFEAS(BB1_power_modified_counter_values[1], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor1
CB1_xor1 = CB1_xor2 $ Z1_rdptr_g[1];


--KB1_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
KB1_dffe7a[0] = DFFEAS(Z1_delayed_wrptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB2_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor0
CB2_xor0 = CB2_xor2 $ KB1_dffe7a[1] $ KB1_dffe7a[0];


--Z1_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
Z1_rdptr_g[0] = DFFEAS(BB1_power_modified_counter_values[0], MB1__clk0, C1_oRST_0,  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor0
CB1_xor0 = CB1_xor2 $ Z1_rdptr_g[1] $ Z1_rdptr_g[0];


--G1L257 is Sdram_Control_4Port:u6|mRD_DONE~77
G1L257 = G1_Read & (G1_mRD_DONE # !G1L26 & !G1L27);


--KB2_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
KB2_dffe7a[8] = DFFEAS(Z2_delayed_wrptr_g[8], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
Z2_rdptr_g[8] = DFFEAS(BB2_power_modified_counter_values[8], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--KB2_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
KB2_dffe7a[7] = DFFEAS(Z2_delayed_wrptr_g[7], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor7
CB6_xor7 = KB2_dffe7a[8] $ KB2_dffe7a[7];


--Z2_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
Z2_rdptr_g[7] = DFFEAS(BB2_power_modified_counter_values[7], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor7
CB5_xor7 = Z2_rdptr_g[8] $ Z2_rdptr_g[7];


--KB2_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
KB2_dffe7a[6] = DFFEAS(Z2_delayed_wrptr_g[6], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor6
CB6_xor6 = KB2_dffe7a[8] $ KB2_dffe7a[7] $ KB2_dffe7a[6];


--Z2_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
Z2_rdptr_g[6] = DFFEAS(BB2_power_modified_counter_values[6], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor6
CB5_xor6 = Z2_rdptr_g[8] $ Z2_rdptr_g[7] $ Z2_rdptr_g[6];


--KB2_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
KB2_dffe7a[5] = DFFEAS(Z2_delayed_wrptr_g[5], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor5
CB6_xor5 = KB2_dffe7a[8] $ KB2_dffe7a[7] $ KB2_dffe7a[6] $ KB2_dffe7a[5];


--Z2_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
Z2_rdptr_g[5] = DFFEAS(BB2_power_modified_counter_values[5], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor5
CB5_xor5 = Z2_rdptr_g[8] $ Z2_rdptr_g[7] $ Z2_rdptr_g[6] $ Z2_rdptr_g[5];


--KB2_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
KB2_dffe7a[4] = DFFEAS(Z2_delayed_wrptr_g[4], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor4
CB6_xor4 = CB6_xor5 $ KB2_dffe7a[4];


--Z2_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
Z2_rdptr_g[4] = DFFEAS(BB2_power_modified_counter_values[4], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor4
CB5_xor4 = CB5_xor5 $ Z2_rdptr_g[4];


--KB2_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
KB2_dffe7a[3] = DFFEAS(Z2_delayed_wrptr_g[3], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor3
CB6_xor3 = CB6_xor5 $ KB2_dffe7a[4] $ KB2_dffe7a[3];


--Z2_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
Z2_rdptr_g[3] = DFFEAS(BB2_power_modified_counter_values[3], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor3
CB5_xor3 = CB5_xor5 $ Z2_rdptr_g[4] $ Z2_rdptr_g[3];


--KB2_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
KB2_dffe7a[2] = DFFEAS(Z2_delayed_wrptr_g[2], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor2
CB6_xor2 = CB6_xor5 $ KB2_dffe7a[4] $ KB2_dffe7a[3] $ KB2_dffe7a[2];


--Z2_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
Z2_rdptr_g[2] = DFFEAS(BB2_power_modified_counter_values[2], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor2
CB5_xor2 = CB5_xor5 $ Z2_rdptr_g[4] $ Z2_rdptr_g[3] $ Z2_rdptr_g[2];


--KB2_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
KB2_dffe7a[1] = DFFEAS(Z2_delayed_wrptr_g[1], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor1
CB6_xor1 = CB6_xor2 $ KB2_dffe7a[1];


--Z2_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
Z2_rdptr_g[1] = DFFEAS(BB2_power_modified_counter_values[1], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor1
CB5_xor1 = CB5_xor2 $ Z2_rdptr_g[1];


--KB2_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
KB2_dffe7a[0] = DFFEAS(Z2_delayed_wrptr_g[0], MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--CB6_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor0
CB6_xor0 = CB6_xor2 $ KB2_dffe7a[1] $ KB2_dffe7a[0];


--Z2_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
Z2_rdptr_g[0] = DFFEAS(BB2_power_modified_counter_values[0], MB1__clk0, C1_oRST_0,  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor0
CB5_xor0 = CB5_xor2 $ Z2_rdptr_g[1] $ Z2_rdptr_g[0];


--CB15_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7
CB15_xor7 = Z4_wrptr_g[7] $ Z4_wrptr_g[8];


--CB16_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7
CB16_xor7 = LB4_dffe9a[8] $ LB4_dffe9a[7];


--CB15_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6
CB15_xor6 = Z4_wrptr_g[6] $ Z4_wrptr_g[7] $ Z4_wrptr_g[8];


--CB16_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6
CB16_xor6 = LB4_dffe9a[6] $ LB4_dffe9a[8] $ LB4_dffe9a[7];


--CB15_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5
CB15_xor5 = Z4_wrptr_g[5] $ Z4_wrptr_g[6] $ Z4_wrptr_g[7] $ Z4_wrptr_g[8];


--CB16_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5
CB16_xor5 = LB4_dffe9a[6] $ LB4_dffe9a[8] $ LB4_dffe9a[5] $ LB4_dffe9a[7];


--CB15_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4
CB15_xor4 = Z4_wrptr_g[4] $ CB15_xor5;


--CB16_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4
CB16_xor4 = LB4_dffe9a[4] $ CB16_xor5;


--CB15_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3
CB15_xor3 = Z4_wrptr_g[3] $ Z4_wrptr_g[4] $ CB15_xor5;


--CB16_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3
CB16_xor3 = LB4_dffe9a[3] $ LB4_dffe9a[4] $ CB16_xor5;


--CB15_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2
CB15_xor2 = Z4_wrptr_g[2] $ Z4_wrptr_g[3] $ Z4_wrptr_g[4] $ CB15_xor5;


--CB16_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2
CB16_xor2 = LB4_dffe9a[2] $ LB4_dffe9a[3] $ LB4_dffe9a[4] $ CB16_xor5;


--CB15_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1
CB15_xor1 = Z4_wrptr_g[1] $ CB15_xor2;


--CB16_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1
CB16_xor1 = LB4_dffe9a[1] $ CB16_xor2;


--CB15_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0
CB15_xor0 = Z4_wrptr_g[0] $ Z4_wrptr_g[1] $ CB15_xor2;


--CB16_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0
CB16_xor0 = LB4_dffe9a[0] $ LB4_dffe9a[1] $ CB16_xor2;


--G1L120 is Sdram_Control_4Port:u6|WR_MASK~82
G1L120 = !DB1L17 & !DB3L17 & !G1_mWR_DONE;


--G1L121 is Sdram_Control_4Port:u6|WR_MASK~83
G1L121 = DB1L17 & !G1_mWR_DONE;


--G1_IN_REQ is Sdram_Control_4Port:u6|IN_REQ
G1_IN_REQ = DFFEAS(G1L31, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--Z1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~7
Z1L1 = KB1_dffe7a[7] $ Z1_rdptr_g[7];


--Z1L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
Z1L13 = KB1_dffe7a[2] & Z1_rdptr_g[2] & (KB1_dffe7a[0] $ !Z1_rdptr_g[0]) # !KB1_dffe7a[2] & !Z1_rdptr_g[2] & (KB1_dffe7a[0] $ !Z1_rdptr_g[0]);


--Z1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
Z1L14 = KB1_dffe7a[6] & Z1_rdptr_g[6] & (KB1_dffe7a[1] $ !Z1_rdptr_g[1]) # !KB1_dffe7a[6] & !Z1_rdptr_g[6] & (KB1_dffe7a[1] $ !Z1_rdptr_g[1]);


--Z1L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
Z1L15 = KB1_dffe7a[8] & Z1_rdptr_g[8] & (KB1_dffe7a[3] $ !Z1_rdptr_g[3]) # !KB1_dffe7a[8] & !Z1_rdptr_g[8] & (KB1_dffe7a[3] $ !Z1_rdptr_g[3]);


--Z1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
Z1L16 = KB1_dffe7a[5] & Z1_rdptr_g[5] & (KB1_dffe7a[4] $ !Z1_rdptr_g[4]) # !KB1_dffe7a[5] & !Z1_rdptr_g[5] & (KB1_dffe7a[4] $ !Z1_rdptr_g[4]);


--Z1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59
Z1L17 = Z1L13 & Z1L14 & Z1L15 & Z1L16;


--Z1_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
Z1_valid_rdreq = G1_WR_MASK[0] & G1_IN_REQ & (Z1L1 # !Z1L17);


--Z2_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr
Z2_p0addr = DFFEAS(VCC, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--Z1_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
Z1_rdcnt_addr_ena = Z1_valid_rdreq # !Z2_p0addr;


--J1_mCCD_DVAL is Mirror_Col_2X:u8|mCCD_DVAL
J1_mCCD_DVAL = DFFEAS(E1_mDVAL, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
LB1_dffe9a[7] = DFFEAS(Z1_rdptr_g[7], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
GB1_power_modified_counter_values[7] = DFFEAS(GB1_countera7, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
LB1_dffe9a[2] = DFFEAS(Z1_rdptr_g[2], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
GB1_power_modified_counter_values[2] = DFFEAS(GB1_countera2, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
LB1_dffe9a[0] = DFFEAS(Z1_rdptr_g[0], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
GB1_counter_ffa[0] = DFFEAS(GB1_countera0, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1L30 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~54
Z1L30 = LB1_dffe9a[2] & GB1_power_modified_counter_values[2] & (LB1_dffe9a[0] $ GB1_counter_ffa[0]) # !LB1_dffe9a[2] & !GB1_power_modified_counter_values[2] & (LB1_dffe9a[0] $ GB1_counter_ffa[0]);


--LB1_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
LB1_dffe9a[6] = DFFEAS(Z1_rdptr_g[6], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
LB1_dffe9a[1] = DFFEAS(Z1_rdptr_g[1], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
GB1_power_modified_counter_values[1] = DFFEAS(GB1_countera1, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
GB1_power_modified_counter_values[6] = DFFEAS(GB1_countera6, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
Z1L31 = LB1_dffe9a[6] & GB1_power_modified_counter_values[6] & (LB1_dffe9a[1] $ !GB1_power_modified_counter_values[1]) # !LB1_dffe9a[6] & !GB1_power_modified_counter_values[6] & (LB1_dffe9a[1] $ !GB1_power_modified_counter_values[1]);


--LB1_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
LB1_dffe9a[3] = DFFEAS(Z1_rdptr_g[3], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
LB1_dffe9a[8] = DFFEAS(Z1_rdptr_g[8], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
GB1_power_modified_counter_values[8] = DFFEAS(GB1_countera8, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
GB1_power_modified_counter_values[3] = DFFEAS(GB1_countera3, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1L32 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
Z1L32 = LB1_dffe9a[3] & GB1_power_modified_counter_values[3] & (LB1_dffe9a[8] $ !GB1_power_modified_counter_values[8]) # !LB1_dffe9a[3] & !GB1_power_modified_counter_values[3] & (LB1_dffe9a[8] $ !GB1_power_modified_counter_values[8]);


--LB1_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
LB1_dffe9a[5] = DFFEAS(Z1_rdptr_g[5], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB1_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
LB1_dffe9a[4] = DFFEAS(Z1_rdptr_g[4], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
GB1_power_modified_counter_values[4] = DFFEAS(GB1_countera4, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
GB1_power_modified_counter_values[5] = DFFEAS(GB1_countera5, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1L33 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
Z1L33 = LB1_dffe9a[5] & GB1_power_modified_counter_values[5] & (LB1_dffe9a[4] $ !GB1_power_modified_counter_values[4]) # !LB1_dffe9a[5] & !GB1_power_modified_counter_values[5] & (LB1_dffe9a[4] $ !GB1_power_modified_counter_values[4]);


--Z1L34 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
Z1L34 = Z1L30 & Z1L31 & Z1L32 & Z1L33;


--Z1_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
Z1_valid_wrreq = J1_mCCD_DVAL & (LB1_dffe9a[7] $ GB1_power_modified_counter_values[7] # !Z1L34);


--BB1_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
BB1_power_modified_counter_values[0] = DFFEAS(BB1_countera0, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
BB1_power_modified_counter_values[1] = DFFEAS(BB1_countera1, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
BB1_power_modified_counter_values[2] = DFFEAS(BB1_countera2, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
BB1_power_modified_counter_values[3] = DFFEAS(BB1_countera3, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
BB1_power_modified_counter_values[4] = DFFEAS(BB1_countera4, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
BB1_power_modified_counter_values[5] = DFFEAS(BB1_countera5, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
BB1_power_modified_counter_values[6] = DFFEAS(BB1_countera6, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
BB1_power_modified_counter_values[7] = DFFEAS(BB1_countera7, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
BB1_power_modified_counter_values[8] = DFFEAS(BB1_countera8, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--RB3_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[5]_PORT_A_data_in = E1_mCCD_B[5];
RB3_q_b[5]_PORT_A_data_in_reg = DFFE(RB3_q_b[5]_PORT_A_data_in, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB3_q_b[5]_PORT_A_address_reg = DFFE(RB3_q_b[5]_PORT_A_address, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB3_q_b[5]_PORT_B_address_reg = DFFE(RB3_q_b[5]_PORT_B_address, RB3_q_b[5]_clock_1, , , );
RB3_q_b[5]_PORT_A_write_enable = VCC;
RB3_q_b[5]_PORT_A_write_enable_reg = DFFE(RB3_q_b[5]_PORT_A_write_enable, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_B_read_enable = VCC;
RB3_q_b[5]_PORT_B_read_enable_reg = DFFE(RB3_q_b[5]_PORT_B_read_enable, RB3_q_b[5]_clock_1, , , );
RB3_q_b[5]_clock_0 = CCD1_PIXCLK;
RB3_q_b[5]_clock_1 = CCD1_PIXCLK;
RB3_q_b[5]_clock_enable_0 = E1_mDVAL;
RB3_q_b[5]_PORT_B_data_out = MEMORY(RB3_q_b[5]_PORT_A_data_in_reg, , RB3_q_b[5]_PORT_A_address_reg, RB3_q_b[5]_PORT_B_address_reg, RB3_q_b[5]_PORT_A_write_enable_reg, RB3_q_b[5]_PORT_B_read_enable_reg, , , RB3_q_b[5]_clock_0, RB3_q_b[5]_clock_1, RB3_q_b[5]_clock_enable_0, , , );
RB3_q_b[5]_PORT_B_data_out_reg = DFFE(RB3_q_b[5]_PORT_B_data_out, RB3_q_b[5]_clock_1, , , );
RB3_q_b[5] = RB3_q_b[5]_PORT_B_data_out_reg[0];


--Z1_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
Z1_wrptr_g[0] = DFFEAS(Z1L37, CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
Z1_wrptr_g[1] = DFFEAS(GB1_power_modified_counter_values[1], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
Z1_wrptr_g[2] = DFFEAS(GB1_power_modified_counter_values[2], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
Z1_wrptr_g[3] = DFFEAS(GB1_power_modified_counter_values[3], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
Z1_wrptr_g[4] = DFFEAS(GB1_power_modified_counter_values[4], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
Z1_wrptr_g[5] = DFFEAS(GB1_power_modified_counter_values[5], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
Z1_wrptr_g[6] = DFFEAS(GB1_power_modified_counter_values[6], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
Z1_wrptr_g[7] = DFFEAS(GB1_power_modified_counter_values[7], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
Z1_wrptr_g[8] = DFFEAS(GB1_power_modified_counter_values[8], CCD1_PIXCLK, C1_oRST_0,  , Z1_valid_wrreq,  ,  ,  ,  );


--Z2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~7
Z2L1 = KB2_dffe7a[7] $ Z2_rdptr_g[7];


--Z2L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
Z2L15 = KB2_dffe7a[2] & Z2_rdptr_g[2] & (KB2_dffe7a[0] $ !Z2_rdptr_g[0]) # !KB2_dffe7a[2] & !Z2_rdptr_g[2] & (KB2_dffe7a[0] $ !Z2_rdptr_g[0]);


--Z2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
Z2L16 = KB2_dffe7a[6] & Z2_rdptr_g[6] & (KB2_dffe7a[1] $ !Z2_rdptr_g[1]) # !KB2_dffe7a[6] & !Z2_rdptr_g[6] & (KB2_dffe7a[1] $ !Z2_rdptr_g[1]);


--Z2L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
Z2L17 = KB2_dffe7a[8] & Z2_rdptr_g[8] & (KB2_dffe7a[3] $ !Z2_rdptr_g[3]) # !KB2_dffe7a[8] & !Z2_rdptr_g[8] & (KB2_dffe7a[3] $ !Z2_rdptr_g[3]);


--Z2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
Z2L18 = KB2_dffe7a[5] & Z2_rdptr_g[5] & (KB2_dffe7a[4] $ !Z2_rdptr_g[4]) # !KB2_dffe7a[5] & !Z2_rdptr_g[5] & (KB2_dffe7a[4] $ !Z2_rdptr_g[4]);


--Z2L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59
Z2L19 = Z2L15 & Z2L16 & Z2L17 & Z2L18;


--Z2_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
Z2_valid_rdreq = G1_WR_MASK[1] & G1_IN_REQ & (Z2L1 # !Z2L19);


--Z2_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
Z2_rdcnt_addr_ena = Z2_valid_rdreq # !Z2_p0addr;


--K1_mCCD_DVAL is Mirror_Col_4X:u9|mCCD_DVAL
K1_mCCD_DVAL = DFFEAS(L1_mDVAL, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
LB2_dffe9a[7] = DFFEAS(Z2_rdptr_g[7], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
GB2_power_modified_counter_values[7] = DFFEAS(GB2_countera7, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
LB2_dffe9a[2] = DFFEAS(Z2_rdptr_g[2], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
GB2_power_modified_counter_values[2] = DFFEAS(GB2_countera2, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
LB2_dffe9a[0] = DFFEAS(Z2_rdptr_g[0], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
GB2_counter_ffa[0] = DFFEAS(GB2_countera0, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2L32 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~54
Z2L32 = LB2_dffe9a[2] & GB2_power_modified_counter_values[2] & (LB2_dffe9a[0] $ GB2_counter_ffa[0]) # !LB2_dffe9a[2] & !GB2_power_modified_counter_values[2] & (LB2_dffe9a[0] $ GB2_counter_ffa[0]);


--LB2_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
LB2_dffe9a[6] = DFFEAS(Z2_rdptr_g[6], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
LB2_dffe9a[1] = DFFEAS(Z2_rdptr_g[1], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
GB2_power_modified_counter_values[1] = DFFEAS(GB2_countera1, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
GB2_power_modified_counter_values[6] = DFFEAS(GB2_countera6, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2L33 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
Z2L33 = LB2_dffe9a[6] & GB2_power_modified_counter_values[6] & (LB2_dffe9a[1] $ !GB2_power_modified_counter_values[1]) # !LB2_dffe9a[6] & !GB2_power_modified_counter_values[6] & (LB2_dffe9a[1] $ !GB2_power_modified_counter_values[1]);


--LB2_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
LB2_dffe9a[3] = DFFEAS(Z2_rdptr_g[3], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
LB2_dffe9a[8] = DFFEAS(Z2_rdptr_g[8], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
GB2_power_modified_counter_values[8] = DFFEAS(GB2_countera8, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
GB2_power_modified_counter_values[3] = DFFEAS(GB2_countera3, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2L34 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
Z2L34 = LB2_dffe9a[3] & GB2_power_modified_counter_values[3] & (LB2_dffe9a[8] $ !GB2_power_modified_counter_values[8]) # !LB2_dffe9a[3] & !GB2_power_modified_counter_values[3] & (LB2_dffe9a[8] $ !GB2_power_modified_counter_values[8]);


--LB2_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
LB2_dffe9a[5] = DFFEAS(Z2_rdptr_g[5], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB2_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
LB2_dffe9a[4] = DFFEAS(Z2_rdptr_g[4], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
GB2_power_modified_counter_values[4] = DFFEAS(GB2_countera4, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
GB2_power_modified_counter_values[5] = DFFEAS(GB2_countera5, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2L35 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
Z2L35 = LB2_dffe9a[5] & GB2_power_modified_counter_values[5] & (LB2_dffe9a[4] $ !GB2_power_modified_counter_values[4]) # !LB2_dffe9a[5] & !GB2_power_modified_counter_values[5] & (LB2_dffe9a[4] $ !GB2_power_modified_counter_values[4]);


--Z2L36 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
Z2L36 = Z2L32 & Z2L33 & Z2L34 & Z2L35;


--Z2_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
Z2_valid_wrreq = K1_mCCD_DVAL & (LB2_dffe9a[7] $ GB2_power_modified_counter_values[7] # !Z2L36);


--BB2_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
BB2_power_modified_counter_values[0] = DFFEAS(BB2_countera0, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
BB2_power_modified_counter_values[1] = DFFEAS(BB2_countera1, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
BB2_power_modified_counter_values[2] = DFFEAS(BB2_countera2, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
BB2_power_modified_counter_values[3] = DFFEAS(BB2_countera3, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
BB2_power_modified_counter_values[4] = DFFEAS(BB2_countera4, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
BB2_power_modified_counter_values[5] = DFFEAS(BB2_countera5, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
BB2_power_modified_counter_values[6] = DFFEAS(BB2_countera6, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
BB2_power_modified_counter_values[7] = DFFEAS(BB2_countera7, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
BB2_power_modified_counter_values[8] = DFFEAS(BB2_countera8, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--TB3_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB3_q_b[5]_PORT_A_data_in = L1_mCCD_B[5];
TB3_q_b[5]_PORT_A_data_in_reg = DFFE(TB3_q_b[5]_PORT_A_data_in, TB3_q_b[5]_clock_0, , , TB3_q_b[5]_clock_enable_0);
TB3_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB3_q_b[5]_PORT_A_address_reg = DFFE(TB3_q_b[5]_PORT_A_address, TB3_q_b[5]_clock_0, , , TB3_q_b[5]_clock_enable_0);
TB3_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB3_q_b[5]_PORT_B_address_reg = DFFE(TB3_q_b[5]_PORT_B_address, TB3_q_b[5]_clock_1, , , );
TB3_q_b[5]_PORT_A_write_enable = VCC;
TB3_q_b[5]_PORT_A_write_enable_reg = DFFE(TB3_q_b[5]_PORT_A_write_enable, TB3_q_b[5]_clock_0, , , TB3_q_b[5]_clock_enable_0);
TB3_q_b[5]_PORT_B_read_enable = VCC;
TB3_q_b[5]_PORT_B_read_enable_reg = DFFE(TB3_q_b[5]_PORT_B_read_enable, TB3_q_b[5]_clock_1, , , );
TB3_q_b[5]_clock_0 = CCD2_PIXCLK;
TB3_q_b[5]_clock_1 = CCD2_PIXCLK;
TB3_q_b[5]_clock_enable_0 = L1_mDVAL;
TB3_q_b[5]_PORT_B_data_out = MEMORY(TB3_q_b[5]_PORT_A_data_in_reg, , TB3_q_b[5]_PORT_A_address_reg, TB3_q_b[5]_PORT_B_address_reg, TB3_q_b[5]_PORT_A_write_enable_reg, TB3_q_b[5]_PORT_B_read_enable_reg, , , TB3_q_b[5]_clock_0, TB3_q_b[5]_clock_1, TB3_q_b[5]_clock_enable_0, , , );
TB3_q_b[5]_PORT_B_data_out_reg = DFFE(TB3_q_b[5]_PORT_B_data_out, TB3_q_b[5]_clock_1, , , );
TB3_q_b[5] = TB3_q_b[5]_PORT_B_data_out_reg[0];


--Z2_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
Z2_wrptr_g[0] = DFFEAS(Z2L39, CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
Z2_wrptr_g[1] = DFFEAS(GB2_power_modified_counter_values[1], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
Z2_wrptr_g[2] = DFFEAS(GB2_power_modified_counter_values[2], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
Z2_wrptr_g[3] = DFFEAS(GB2_power_modified_counter_values[3], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
Z2_wrptr_g[4] = DFFEAS(GB2_power_modified_counter_values[4], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
Z2_wrptr_g[5] = DFFEAS(GB2_power_modified_counter_values[5], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
Z2_wrptr_g[6] = DFFEAS(GB2_power_modified_counter_values[6], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
Z2_wrptr_g[7] = DFFEAS(GB2_power_modified_counter_values[7], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
Z2_wrptr_g[8] = DFFEAS(GB2_power_modified_counter_values[8], CCD2_PIXCLK, C1_oRST_0,  , Z2_valid_wrreq,  ,  ,  ,  );


--RB3_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[6]_PORT_A_data_in = E1_mCCD_B[6];
RB3_q_b[6]_PORT_A_data_in_reg = DFFE(RB3_q_b[6]_PORT_A_data_in, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB3_q_b[6]_PORT_A_address_reg = DFFE(RB3_q_b[6]_PORT_A_address, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB3_q_b[6]_PORT_B_address_reg = DFFE(RB3_q_b[6]_PORT_B_address, RB3_q_b[6]_clock_1, , , );
RB3_q_b[6]_PORT_A_write_enable = VCC;
RB3_q_b[6]_PORT_A_write_enable_reg = DFFE(RB3_q_b[6]_PORT_A_write_enable, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_B_read_enable = VCC;
RB3_q_b[6]_PORT_B_read_enable_reg = DFFE(RB3_q_b[6]_PORT_B_read_enable, RB3_q_b[6]_clock_1, , , );
RB3_q_b[6]_clock_0 = CCD1_PIXCLK;
RB3_q_b[6]_clock_1 = CCD1_PIXCLK;
RB3_q_b[6]_clock_enable_0 = E1_mDVAL;
RB3_q_b[6]_PORT_B_data_out = MEMORY(RB3_q_b[6]_PORT_A_data_in_reg, , RB3_q_b[6]_PORT_A_address_reg, RB3_q_b[6]_PORT_B_address_reg, RB3_q_b[6]_PORT_A_write_enable_reg, RB3_q_b[6]_PORT_B_read_enable_reg, , , RB3_q_b[6]_clock_0, RB3_q_b[6]_clock_1, RB3_q_b[6]_clock_enable_0, , , );
RB3_q_b[6]_PORT_B_data_out_reg = DFFE(RB3_q_b[6]_PORT_B_data_out, RB3_q_b[6]_clock_1, , , );
RB3_q_b[6] = RB3_q_b[6]_PORT_B_data_out_reg[0];


--TB3_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB3_q_b[6]_PORT_A_data_in = L1_mCCD_B[6];
TB3_q_b[6]_PORT_A_data_in_reg = DFFE(TB3_q_b[6]_PORT_A_data_in, TB3_q_b[6]_clock_0, , , TB3_q_b[6]_clock_enable_0);
TB3_q_b[6]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB3_q_b[6]_PORT_A_address_reg = DFFE(TB3_q_b[6]_PORT_A_address, TB3_q_b[6]_clock_0, , , TB3_q_b[6]_clock_enable_0);
TB3_q_b[6]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB3_q_b[6]_PORT_B_address_reg = DFFE(TB3_q_b[6]_PORT_B_address, TB3_q_b[6]_clock_1, , , );
TB3_q_b[6]_PORT_A_write_enable = VCC;
TB3_q_b[6]_PORT_A_write_enable_reg = DFFE(TB3_q_b[6]_PORT_A_write_enable, TB3_q_b[6]_clock_0, , , TB3_q_b[6]_clock_enable_0);
TB3_q_b[6]_PORT_B_read_enable = VCC;
TB3_q_b[6]_PORT_B_read_enable_reg = DFFE(TB3_q_b[6]_PORT_B_read_enable, TB3_q_b[6]_clock_1, , , );
TB3_q_b[6]_clock_0 = CCD2_PIXCLK;
TB3_q_b[6]_clock_1 = CCD2_PIXCLK;
TB3_q_b[6]_clock_enable_0 = L1_mDVAL;
TB3_q_b[6]_PORT_B_data_out = MEMORY(TB3_q_b[6]_PORT_A_data_in_reg, , TB3_q_b[6]_PORT_A_address_reg, TB3_q_b[6]_PORT_B_address_reg, TB3_q_b[6]_PORT_A_write_enable_reg, TB3_q_b[6]_PORT_B_read_enable_reg, , , TB3_q_b[6]_clock_0, TB3_q_b[6]_clock_1, TB3_q_b[6]_clock_enable_0, , , );
TB3_q_b[6]_PORT_B_data_out_reg = DFFE(TB3_q_b[6]_PORT_B_data_out, TB3_q_b[6]_clock_1, , , );
TB3_q_b[6] = TB3_q_b[6]_PORT_B_data_out_reg[0];


--RB3_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[7]_PORT_A_data_in = E1_mCCD_B[7];
RB3_q_b[7]_PORT_A_data_in_reg = DFFE(RB3_q_b[7]_PORT_A_data_in, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB3_q_b[7]_PORT_A_address_reg = DFFE(RB3_q_b[7]_PORT_A_address, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB3_q_b[7]_PORT_B_address_reg = DFFE(RB3_q_b[7]_PORT_B_address, RB3_q_b[7]_clock_1, , , );
RB3_q_b[7]_PORT_A_write_enable = VCC;
RB3_q_b[7]_PORT_A_write_enable_reg = DFFE(RB3_q_b[7]_PORT_A_write_enable, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_B_read_enable = VCC;
RB3_q_b[7]_PORT_B_read_enable_reg = DFFE(RB3_q_b[7]_PORT_B_read_enable, RB3_q_b[7]_clock_1, , , );
RB3_q_b[7]_clock_0 = CCD1_PIXCLK;
RB3_q_b[7]_clock_1 = CCD1_PIXCLK;
RB3_q_b[7]_clock_enable_0 = E1_mDVAL;
RB3_q_b[7]_PORT_B_data_out = MEMORY(RB3_q_b[7]_PORT_A_data_in_reg, , RB3_q_b[7]_PORT_A_address_reg, RB3_q_b[7]_PORT_B_address_reg, RB3_q_b[7]_PORT_A_write_enable_reg, RB3_q_b[7]_PORT_B_read_enable_reg, , , RB3_q_b[7]_clock_0, RB3_q_b[7]_clock_1, RB3_q_b[7]_clock_enable_0, , , );
RB3_q_b[7]_PORT_B_data_out_reg = DFFE(RB3_q_b[7]_PORT_B_data_out, RB3_q_b[7]_clock_1, , , );
RB3_q_b[7] = RB3_q_b[7]_PORT_B_data_out_reg[0];


--TB3_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB3_q_b[7]_PORT_A_data_in = L1_mCCD_B[7];
TB3_q_b[7]_PORT_A_data_in_reg = DFFE(TB3_q_b[7]_PORT_A_data_in, TB3_q_b[7]_clock_0, , , TB3_q_b[7]_clock_enable_0);
TB3_q_b[7]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB3_q_b[7]_PORT_A_address_reg = DFFE(TB3_q_b[7]_PORT_A_address, TB3_q_b[7]_clock_0, , , TB3_q_b[7]_clock_enable_0);
TB3_q_b[7]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB3_q_b[7]_PORT_B_address_reg = DFFE(TB3_q_b[7]_PORT_B_address, TB3_q_b[7]_clock_1, , , );
TB3_q_b[7]_PORT_A_write_enable = VCC;
TB3_q_b[7]_PORT_A_write_enable_reg = DFFE(TB3_q_b[7]_PORT_A_write_enable, TB3_q_b[7]_clock_0, , , TB3_q_b[7]_clock_enable_0);
TB3_q_b[7]_PORT_B_read_enable = VCC;
TB3_q_b[7]_PORT_B_read_enable_reg = DFFE(TB3_q_b[7]_PORT_B_read_enable, TB3_q_b[7]_clock_1, , , );
TB3_q_b[7]_clock_0 = CCD2_PIXCLK;
TB3_q_b[7]_clock_1 = CCD2_PIXCLK;
TB3_q_b[7]_clock_enable_0 = L1_mDVAL;
TB3_q_b[7]_PORT_B_data_out = MEMORY(TB3_q_b[7]_PORT_A_data_in_reg, , TB3_q_b[7]_PORT_A_address_reg, TB3_q_b[7]_PORT_B_address_reg, TB3_q_b[7]_PORT_A_write_enable_reg, TB3_q_b[7]_PORT_B_read_enable_reg, , , TB3_q_b[7]_clock_0, TB3_q_b[7]_clock_1, TB3_q_b[7]_clock_enable_0, , , );
TB3_q_b[7]_PORT_B_data_out_reg = DFFE(TB3_q_b[7]_PORT_B_data_out, TB3_q_b[7]_clock_1, , , );
TB3_q_b[7] = TB3_q_b[7]_PORT_B_data_out_reg[0];


--RB3_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[8]_PORT_A_data_in = E1_mCCD_B[8];
RB3_q_b[8]_PORT_A_data_in_reg = DFFE(RB3_q_b[8]_PORT_A_data_in, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB3_q_b[8]_PORT_A_address_reg = DFFE(RB3_q_b[8]_PORT_A_address, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB3_q_b[8]_PORT_B_address_reg = DFFE(RB3_q_b[8]_PORT_B_address, RB3_q_b[8]_clock_1, , , );
RB3_q_b[8]_PORT_A_write_enable = VCC;
RB3_q_b[8]_PORT_A_write_enable_reg = DFFE(RB3_q_b[8]_PORT_A_write_enable, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_B_read_enable = VCC;
RB3_q_b[8]_PORT_B_read_enable_reg = DFFE(RB3_q_b[8]_PORT_B_read_enable, RB3_q_b[8]_clock_1, , , );
RB3_q_b[8]_clock_0 = CCD1_PIXCLK;
RB3_q_b[8]_clock_1 = CCD1_PIXCLK;
RB3_q_b[8]_clock_enable_0 = E1_mDVAL;
RB3_q_b[8]_PORT_B_data_out = MEMORY(RB3_q_b[8]_PORT_A_data_in_reg, , RB3_q_b[8]_PORT_A_address_reg, RB3_q_b[8]_PORT_B_address_reg, RB3_q_b[8]_PORT_A_write_enable_reg, RB3_q_b[8]_PORT_B_read_enable_reg, , , RB3_q_b[8]_clock_0, RB3_q_b[8]_clock_1, RB3_q_b[8]_clock_enable_0, , , );
RB3_q_b[8]_PORT_B_data_out_reg = DFFE(RB3_q_b[8]_PORT_B_data_out, RB3_q_b[8]_clock_1, , , );
RB3_q_b[8] = RB3_q_b[8]_PORT_B_data_out_reg[0];


--TB3_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB3_q_b[8]_PORT_A_data_in = L1_mCCD_B[8];
TB3_q_b[8]_PORT_A_data_in_reg = DFFE(TB3_q_b[8]_PORT_A_data_in, TB3_q_b[8]_clock_0, , , TB3_q_b[8]_clock_enable_0);
TB3_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB3_q_b[8]_PORT_A_address_reg = DFFE(TB3_q_b[8]_PORT_A_address, TB3_q_b[8]_clock_0, , , TB3_q_b[8]_clock_enable_0);
TB3_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB3_q_b[8]_PORT_B_address_reg = DFFE(TB3_q_b[8]_PORT_B_address, TB3_q_b[8]_clock_1, , , );
TB3_q_b[8]_PORT_A_write_enable = VCC;
TB3_q_b[8]_PORT_A_write_enable_reg = DFFE(TB3_q_b[8]_PORT_A_write_enable, TB3_q_b[8]_clock_0, , , TB3_q_b[8]_clock_enable_0);
TB3_q_b[8]_PORT_B_read_enable = VCC;
TB3_q_b[8]_PORT_B_read_enable_reg = DFFE(TB3_q_b[8]_PORT_B_read_enable, TB3_q_b[8]_clock_1, , , );
TB3_q_b[8]_clock_0 = CCD2_PIXCLK;
TB3_q_b[8]_clock_1 = CCD2_PIXCLK;
TB3_q_b[8]_clock_enable_0 = L1_mDVAL;
TB3_q_b[8]_PORT_B_data_out = MEMORY(TB3_q_b[8]_PORT_A_data_in_reg, , TB3_q_b[8]_PORT_A_address_reg, TB3_q_b[8]_PORT_B_address_reg, TB3_q_b[8]_PORT_A_write_enable_reg, TB3_q_b[8]_PORT_B_read_enable_reg, , , TB3_q_b[8]_clock_0, TB3_q_b[8]_clock_1, TB3_q_b[8]_clock_enable_0, , , );
TB3_q_b[8]_PORT_B_data_out_reg = DFFE(TB3_q_b[8]_PORT_B_data_out, TB3_q_b[8]_clock_1, , , );
TB3_q_b[8] = TB3_q_b[8]_PORT_B_data_out_reg[0];


--RB3_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[9]_PORT_A_data_in = E1_mCCD_B[9];
RB3_q_b[9]_PORT_A_data_in_reg = DFFE(RB3_q_b[9]_PORT_A_data_in, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB3_q_b[9]_PORT_A_address_reg = DFFE(RB3_q_b[9]_PORT_A_address, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB3_q_b[9]_PORT_B_address_reg = DFFE(RB3_q_b[9]_PORT_B_address, RB3_q_b[9]_clock_1, , , );
RB3_q_b[9]_PORT_A_write_enable = VCC;
RB3_q_b[9]_PORT_A_write_enable_reg = DFFE(RB3_q_b[9]_PORT_A_write_enable, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_B_read_enable = VCC;
RB3_q_b[9]_PORT_B_read_enable_reg = DFFE(RB3_q_b[9]_PORT_B_read_enable, RB3_q_b[9]_clock_1, , , );
RB3_q_b[9]_clock_0 = CCD1_PIXCLK;
RB3_q_b[9]_clock_1 = CCD1_PIXCLK;
RB3_q_b[9]_clock_enable_0 = E1_mDVAL;
RB3_q_b[9]_PORT_B_data_out = MEMORY(RB3_q_b[9]_PORT_A_data_in_reg, , RB3_q_b[9]_PORT_A_address_reg, RB3_q_b[9]_PORT_B_address_reg, RB3_q_b[9]_PORT_A_write_enable_reg, RB3_q_b[9]_PORT_B_read_enable_reg, , , RB3_q_b[9]_clock_0, RB3_q_b[9]_clock_1, RB3_q_b[9]_clock_enable_0, , , );
RB3_q_b[9]_PORT_B_data_out_reg = DFFE(RB3_q_b[9]_PORT_B_data_out, RB3_q_b[9]_clock_1, , , );
RB3_q_b[9] = RB3_q_b[9]_PORT_B_data_out_reg[0];


--TB3_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB3_q_b[9]_PORT_A_data_in = L1_mCCD_B[9];
TB3_q_b[9]_PORT_A_data_in_reg = DFFE(TB3_q_b[9]_PORT_A_data_in, TB3_q_b[9]_clock_0, , , TB3_q_b[9]_clock_enable_0);
TB3_q_b[9]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB3_q_b[9]_PORT_A_address_reg = DFFE(TB3_q_b[9]_PORT_A_address, TB3_q_b[9]_clock_0, , , TB3_q_b[9]_clock_enable_0);
TB3_q_b[9]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB3_q_b[9]_PORT_B_address_reg = DFFE(TB3_q_b[9]_PORT_B_address, TB3_q_b[9]_clock_1, , , );
TB3_q_b[9]_PORT_A_write_enable = VCC;
TB3_q_b[9]_PORT_A_write_enable_reg = DFFE(TB3_q_b[9]_PORT_A_write_enable, TB3_q_b[9]_clock_0, , , TB3_q_b[9]_clock_enable_0);
TB3_q_b[9]_PORT_B_read_enable = VCC;
TB3_q_b[9]_PORT_B_read_enable_reg = DFFE(TB3_q_b[9]_PORT_B_read_enable, TB3_q_b[9]_clock_1, , , );
TB3_q_b[9]_clock_0 = CCD2_PIXCLK;
TB3_q_b[9]_clock_1 = CCD2_PIXCLK;
TB3_q_b[9]_clock_enable_0 = L1_mDVAL;
TB3_q_b[9]_PORT_B_data_out = MEMORY(TB3_q_b[9]_PORT_A_data_in_reg, , TB3_q_b[9]_PORT_A_address_reg, TB3_q_b[9]_PORT_B_address_reg, TB3_q_b[9]_PORT_A_write_enable_reg, TB3_q_b[9]_PORT_B_read_enable_reg, , , TB3_q_b[9]_clock_0, TB3_q_b[9]_clock_1, TB3_q_b[9]_clock_enable_0, , , );
TB3_q_b[9]_PORT_B_data_out_reg = DFFE(TB3_q_b[9]_PORT_B_data_out, TB3_q_b[9]_clock_1, , , );
TB3_q_b[9] = TB3_q_b[9]_PORT_B_data_out_reg[0];


--RB2_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[5]_PORT_A_data_in = E1_mCCD_G[6];
RB2_q_b[5]_PORT_A_data_in_reg = DFFE(RB2_q_b[5]_PORT_A_data_in, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[5]_PORT_A_address_reg = DFFE(RB2_q_b[5]_PORT_A_address, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[5]_PORT_B_address_reg = DFFE(RB2_q_b[5]_PORT_B_address, RB2_q_b[5]_clock_1, , , );
RB2_q_b[5]_PORT_A_write_enable = VCC;
RB2_q_b[5]_PORT_A_write_enable_reg = DFFE(RB2_q_b[5]_PORT_A_write_enable, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_B_read_enable = VCC;
RB2_q_b[5]_PORT_B_read_enable_reg = DFFE(RB2_q_b[5]_PORT_B_read_enable, RB2_q_b[5]_clock_1, , , );
RB2_q_b[5]_clock_0 = CCD1_PIXCLK;
RB2_q_b[5]_clock_1 = CCD1_PIXCLK;
RB2_q_b[5]_clock_enable_0 = E1_mDVAL;
RB2_q_b[5]_PORT_B_data_out = MEMORY(RB2_q_b[5]_PORT_A_data_in_reg, , RB2_q_b[5]_PORT_A_address_reg, RB2_q_b[5]_PORT_B_address_reg, RB2_q_b[5]_PORT_A_write_enable_reg, RB2_q_b[5]_PORT_B_read_enable_reg, , , RB2_q_b[5]_clock_0, RB2_q_b[5]_clock_1, RB2_q_b[5]_clock_enable_0, , , );
RB2_q_b[5]_PORT_B_data_out_reg = DFFE(RB2_q_b[5]_PORT_B_data_out, RB2_q_b[5]_clock_1, , , );
RB2_q_b[5] = RB2_q_b[5]_PORT_B_data_out_reg[0];


--TB2_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB2_q_b[5]_PORT_A_data_in = L1_mCCD_G[6];
TB2_q_b[5]_PORT_A_data_in_reg = DFFE(TB2_q_b[5]_PORT_A_data_in, TB2_q_b[5]_clock_0, , , TB2_q_b[5]_clock_enable_0);
TB2_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB2_q_b[5]_PORT_A_address_reg = DFFE(TB2_q_b[5]_PORT_A_address, TB2_q_b[5]_clock_0, , , TB2_q_b[5]_clock_enable_0);
TB2_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB2_q_b[5]_PORT_B_address_reg = DFFE(TB2_q_b[5]_PORT_B_address, TB2_q_b[5]_clock_1, , , );
TB2_q_b[5]_PORT_A_write_enable = VCC;
TB2_q_b[5]_PORT_A_write_enable_reg = DFFE(TB2_q_b[5]_PORT_A_write_enable, TB2_q_b[5]_clock_0, , , TB2_q_b[5]_clock_enable_0);
TB2_q_b[5]_PORT_B_read_enable = VCC;
TB2_q_b[5]_PORT_B_read_enable_reg = DFFE(TB2_q_b[5]_PORT_B_read_enable, TB2_q_b[5]_clock_1, , , );
TB2_q_b[5]_clock_0 = CCD2_PIXCLK;
TB2_q_b[5]_clock_1 = CCD2_PIXCLK;
TB2_q_b[5]_clock_enable_0 = L1_mDVAL;
TB2_q_b[5]_PORT_B_data_out = MEMORY(TB2_q_b[5]_PORT_A_data_in_reg, , TB2_q_b[5]_PORT_A_address_reg, TB2_q_b[5]_PORT_B_address_reg, TB2_q_b[5]_PORT_A_write_enable_reg, TB2_q_b[5]_PORT_B_read_enable_reg, , , TB2_q_b[5]_clock_0, TB2_q_b[5]_clock_1, TB2_q_b[5]_clock_enable_0, , , );
TB2_q_b[5]_PORT_B_data_out_reg = DFFE(TB2_q_b[5]_PORT_B_data_out, TB2_q_b[5]_clock_1, , , );
TB2_q_b[5] = TB2_q_b[5]_PORT_B_data_out_reg[0];


--RB2_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[6]_PORT_A_data_in = E1_mCCD_G[7];
RB2_q_b[6]_PORT_A_data_in_reg = DFFE(RB2_q_b[6]_PORT_A_data_in, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[6]_PORT_A_address_reg = DFFE(RB2_q_b[6]_PORT_A_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[6]_PORT_B_address_reg = DFFE(RB2_q_b[6]_PORT_B_address, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_PORT_A_write_enable = VCC;
RB2_q_b[6]_PORT_A_write_enable_reg = DFFE(RB2_q_b[6]_PORT_A_write_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_read_enable = VCC;
RB2_q_b[6]_PORT_B_read_enable_reg = DFFE(RB2_q_b[6]_PORT_B_read_enable, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_clock_0 = CCD1_PIXCLK;
RB2_q_b[6]_clock_1 = CCD1_PIXCLK;
RB2_q_b[6]_clock_enable_0 = E1_mDVAL;
RB2_q_b[6]_PORT_B_data_out = MEMORY(RB2_q_b[6]_PORT_A_data_in_reg, , RB2_q_b[6]_PORT_A_address_reg, RB2_q_b[6]_PORT_B_address_reg, RB2_q_b[6]_PORT_A_write_enable_reg, RB2_q_b[6]_PORT_B_read_enable_reg, , , RB2_q_b[6]_clock_0, RB2_q_b[6]_clock_1, RB2_q_b[6]_clock_enable_0, , , );
RB2_q_b[6]_PORT_B_data_out_reg = DFFE(RB2_q_b[6]_PORT_B_data_out, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6] = RB2_q_b[6]_PORT_B_data_out_reg[0];


--TB2_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB2_q_b[6]_PORT_A_data_in = L1_mCCD_G[7];
TB2_q_b[6]_PORT_A_data_in_reg = DFFE(TB2_q_b[6]_PORT_A_data_in, TB2_q_b[6]_clock_0, , , TB2_q_b[6]_clock_enable_0);
TB2_q_b[6]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB2_q_b[6]_PORT_A_address_reg = DFFE(TB2_q_b[6]_PORT_A_address, TB2_q_b[6]_clock_0, , , TB2_q_b[6]_clock_enable_0);
TB2_q_b[6]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB2_q_b[6]_PORT_B_address_reg = DFFE(TB2_q_b[6]_PORT_B_address, TB2_q_b[6]_clock_1, , , );
TB2_q_b[6]_PORT_A_write_enable = VCC;
TB2_q_b[6]_PORT_A_write_enable_reg = DFFE(TB2_q_b[6]_PORT_A_write_enable, TB2_q_b[6]_clock_0, , , TB2_q_b[6]_clock_enable_0);
TB2_q_b[6]_PORT_B_read_enable = VCC;
TB2_q_b[6]_PORT_B_read_enable_reg = DFFE(TB2_q_b[6]_PORT_B_read_enable, TB2_q_b[6]_clock_1, , , );
TB2_q_b[6]_clock_0 = CCD2_PIXCLK;
TB2_q_b[6]_clock_1 = CCD2_PIXCLK;
TB2_q_b[6]_clock_enable_0 = L1_mDVAL;
TB2_q_b[6]_PORT_B_data_out = MEMORY(TB2_q_b[6]_PORT_A_data_in_reg, , TB2_q_b[6]_PORT_A_address_reg, TB2_q_b[6]_PORT_B_address_reg, TB2_q_b[6]_PORT_A_write_enable_reg, TB2_q_b[6]_PORT_B_read_enable_reg, , , TB2_q_b[6]_clock_0, TB2_q_b[6]_clock_1, TB2_q_b[6]_clock_enable_0, , , );
TB2_q_b[6]_PORT_B_data_out_reg = DFFE(TB2_q_b[6]_PORT_B_data_out, TB2_q_b[6]_clock_1, , , );
TB2_q_b[6] = TB2_q_b[6]_PORT_B_data_out_reg[0];


--RB2_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[7]_PORT_A_data_in = E1_mCCD_G[8];
RB2_q_b[7]_PORT_A_data_in_reg = DFFE(RB2_q_b[7]_PORT_A_data_in, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[7]_PORT_A_address_reg = DFFE(RB2_q_b[7]_PORT_A_address, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[7]_PORT_B_address_reg = DFFE(RB2_q_b[7]_PORT_B_address, RB2_q_b[7]_clock_1, , , );
RB2_q_b[7]_PORT_A_write_enable = VCC;
RB2_q_b[7]_PORT_A_write_enable_reg = DFFE(RB2_q_b[7]_PORT_A_write_enable, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_B_read_enable = VCC;
RB2_q_b[7]_PORT_B_read_enable_reg = DFFE(RB2_q_b[7]_PORT_B_read_enable, RB2_q_b[7]_clock_1, , , );
RB2_q_b[7]_clock_0 = CCD1_PIXCLK;
RB2_q_b[7]_clock_1 = CCD1_PIXCLK;
RB2_q_b[7]_clock_enable_0 = E1_mDVAL;
RB2_q_b[7]_PORT_B_data_out = MEMORY(RB2_q_b[7]_PORT_A_data_in_reg, , RB2_q_b[7]_PORT_A_address_reg, RB2_q_b[7]_PORT_B_address_reg, RB2_q_b[7]_PORT_A_write_enable_reg, RB2_q_b[7]_PORT_B_read_enable_reg, , , RB2_q_b[7]_clock_0, RB2_q_b[7]_clock_1, RB2_q_b[7]_clock_enable_0, , , );
RB2_q_b[7]_PORT_B_data_out_reg = DFFE(RB2_q_b[7]_PORT_B_data_out, RB2_q_b[7]_clock_1, , , );
RB2_q_b[7] = RB2_q_b[7]_PORT_B_data_out_reg[0];


--TB2_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB2_q_b[7]_PORT_A_data_in = L1_mCCD_G[8];
TB2_q_b[7]_PORT_A_data_in_reg = DFFE(TB2_q_b[7]_PORT_A_data_in, TB2_q_b[7]_clock_0, , , TB2_q_b[7]_clock_enable_0);
TB2_q_b[7]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB2_q_b[7]_PORT_A_address_reg = DFFE(TB2_q_b[7]_PORT_A_address, TB2_q_b[7]_clock_0, , , TB2_q_b[7]_clock_enable_0);
TB2_q_b[7]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB2_q_b[7]_PORT_B_address_reg = DFFE(TB2_q_b[7]_PORT_B_address, TB2_q_b[7]_clock_1, , , );
TB2_q_b[7]_PORT_A_write_enable = VCC;
TB2_q_b[7]_PORT_A_write_enable_reg = DFFE(TB2_q_b[7]_PORT_A_write_enable, TB2_q_b[7]_clock_0, , , TB2_q_b[7]_clock_enable_0);
TB2_q_b[7]_PORT_B_read_enable = VCC;
TB2_q_b[7]_PORT_B_read_enable_reg = DFFE(TB2_q_b[7]_PORT_B_read_enable, TB2_q_b[7]_clock_1, , , );
TB2_q_b[7]_clock_0 = CCD2_PIXCLK;
TB2_q_b[7]_clock_1 = CCD2_PIXCLK;
TB2_q_b[7]_clock_enable_0 = L1_mDVAL;
TB2_q_b[7]_PORT_B_data_out = MEMORY(TB2_q_b[7]_PORT_A_data_in_reg, , TB2_q_b[7]_PORT_A_address_reg, TB2_q_b[7]_PORT_B_address_reg, TB2_q_b[7]_PORT_A_write_enable_reg, TB2_q_b[7]_PORT_B_read_enable_reg, , , TB2_q_b[7]_clock_0, TB2_q_b[7]_clock_1, TB2_q_b[7]_clock_enable_0, , , );
TB2_q_b[7]_PORT_B_data_out_reg = DFFE(TB2_q_b[7]_PORT_B_data_out, TB2_q_b[7]_clock_1, , , );
TB2_q_b[7] = TB2_q_b[7]_PORT_B_data_out_reg[0];


--RB2_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[8]_PORT_A_data_in = E1_mCCD_G[9];
RB2_q_b[8]_PORT_A_data_in_reg = DFFE(RB2_q_b[8]_PORT_A_data_in, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[8]_PORT_A_address_reg = DFFE(RB2_q_b[8]_PORT_A_address, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[8]_PORT_B_address_reg = DFFE(RB2_q_b[8]_PORT_B_address, RB2_q_b[8]_clock_1, , , );
RB2_q_b[8]_PORT_A_write_enable = VCC;
RB2_q_b[8]_PORT_A_write_enable_reg = DFFE(RB2_q_b[8]_PORT_A_write_enable, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_B_read_enable = VCC;
RB2_q_b[8]_PORT_B_read_enable_reg = DFFE(RB2_q_b[8]_PORT_B_read_enable, RB2_q_b[8]_clock_1, , , );
RB2_q_b[8]_clock_0 = CCD1_PIXCLK;
RB2_q_b[8]_clock_1 = CCD1_PIXCLK;
RB2_q_b[8]_clock_enable_0 = E1_mDVAL;
RB2_q_b[8]_PORT_B_data_out = MEMORY(RB2_q_b[8]_PORT_A_data_in_reg, , RB2_q_b[8]_PORT_A_address_reg, RB2_q_b[8]_PORT_B_address_reg, RB2_q_b[8]_PORT_A_write_enable_reg, RB2_q_b[8]_PORT_B_read_enable_reg, , , RB2_q_b[8]_clock_0, RB2_q_b[8]_clock_1, RB2_q_b[8]_clock_enable_0, , , );
RB2_q_b[8]_PORT_B_data_out_reg = DFFE(RB2_q_b[8]_PORT_B_data_out, RB2_q_b[8]_clock_1, , , );
RB2_q_b[8] = RB2_q_b[8]_PORT_B_data_out_reg[0];


--TB2_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB2_q_b[8]_PORT_A_data_in = L1_mCCD_G[9];
TB2_q_b[8]_PORT_A_data_in_reg = DFFE(TB2_q_b[8]_PORT_A_data_in, TB2_q_b[8]_clock_0, , , TB2_q_b[8]_clock_enable_0);
TB2_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB2_q_b[8]_PORT_A_address_reg = DFFE(TB2_q_b[8]_PORT_A_address, TB2_q_b[8]_clock_0, , , TB2_q_b[8]_clock_enable_0);
TB2_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB2_q_b[8]_PORT_B_address_reg = DFFE(TB2_q_b[8]_PORT_B_address, TB2_q_b[8]_clock_1, , , );
TB2_q_b[8]_PORT_A_write_enable = VCC;
TB2_q_b[8]_PORT_A_write_enable_reg = DFFE(TB2_q_b[8]_PORT_A_write_enable, TB2_q_b[8]_clock_0, , , TB2_q_b[8]_clock_enable_0);
TB2_q_b[8]_PORT_B_read_enable = VCC;
TB2_q_b[8]_PORT_B_read_enable_reg = DFFE(TB2_q_b[8]_PORT_B_read_enable, TB2_q_b[8]_clock_1, , , );
TB2_q_b[8]_clock_0 = CCD2_PIXCLK;
TB2_q_b[8]_clock_1 = CCD2_PIXCLK;
TB2_q_b[8]_clock_enable_0 = L1_mDVAL;
TB2_q_b[8]_PORT_B_data_out = MEMORY(TB2_q_b[8]_PORT_A_data_in_reg, , TB2_q_b[8]_PORT_A_address_reg, TB2_q_b[8]_PORT_B_address_reg, TB2_q_b[8]_PORT_A_write_enable_reg, TB2_q_b[8]_PORT_B_read_enable_reg, , , TB2_q_b[8]_clock_0, TB2_q_b[8]_clock_1, TB2_q_b[8]_clock_enable_0, , , );
TB2_q_b[8]_PORT_B_data_out_reg = DFFE(TB2_q_b[8]_PORT_B_data_out, TB2_q_b[8]_clock_1, , , );
TB2_q_b[8] = TB2_q_b[8]_PORT_B_data_out_reg[0];


--RB2_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[9]_PORT_A_data_in = E1_mCCD_G[10];
RB2_q_b[9]_PORT_A_data_in_reg = DFFE(RB2_q_b[9]_PORT_A_data_in, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[9]_PORT_A_address_reg = DFFE(RB2_q_b[9]_PORT_A_address, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[9]_PORT_B_address_reg = DFFE(RB2_q_b[9]_PORT_B_address, RB2_q_b[9]_clock_1, , , );
RB2_q_b[9]_PORT_A_write_enable = VCC;
RB2_q_b[9]_PORT_A_write_enable_reg = DFFE(RB2_q_b[9]_PORT_A_write_enable, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_B_read_enable = VCC;
RB2_q_b[9]_PORT_B_read_enable_reg = DFFE(RB2_q_b[9]_PORT_B_read_enable, RB2_q_b[9]_clock_1, , , );
RB2_q_b[9]_clock_0 = CCD1_PIXCLK;
RB2_q_b[9]_clock_1 = CCD1_PIXCLK;
RB2_q_b[9]_clock_enable_0 = E1_mDVAL;
RB2_q_b[9]_PORT_B_data_out = MEMORY(RB2_q_b[9]_PORT_A_data_in_reg, , RB2_q_b[9]_PORT_A_address_reg, RB2_q_b[9]_PORT_B_address_reg, RB2_q_b[9]_PORT_A_write_enable_reg, RB2_q_b[9]_PORT_B_read_enable_reg, , , RB2_q_b[9]_clock_0, RB2_q_b[9]_clock_1, RB2_q_b[9]_clock_enable_0, , , );
RB2_q_b[9]_PORT_B_data_out_reg = DFFE(RB2_q_b[9]_PORT_B_data_out, RB2_q_b[9]_clock_1, , , );
RB2_q_b[9] = RB2_q_b[9]_PORT_B_data_out_reg[0];


--TB2_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB2_q_b[9]_PORT_A_data_in = L1_mCCD_G[10];
TB2_q_b[9]_PORT_A_data_in_reg = DFFE(TB2_q_b[9]_PORT_A_data_in, TB2_q_b[9]_clock_0, , , TB2_q_b[9]_clock_enable_0);
TB2_q_b[9]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB2_q_b[9]_PORT_A_address_reg = DFFE(TB2_q_b[9]_PORT_A_address, TB2_q_b[9]_clock_0, , , TB2_q_b[9]_clock_enable_0);
TB2_q_b[9]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB2_q_b[9]_PORT_B_address_reg = DFFE(TB2_q_b[9]_PORT_B_address, TB2_q_b[9]_clock_1, , , );
TB2_q_b[9]_PORT_A_write_enable = VCC;
TB2_q_b[9]_PORT_A_write_enable_reg = DFFE(TB2_q_b[9]_PORT_A_write_enable, TB2_q_b[9]_clock_0, , , TB2_q_b[9]_clock_enable_0);
TB2_q_b[9]_PORT_B_read_enable = VCC;
TB2_q_b[9]_PORT_B_read_enable_reg = DFFE(TB2_q_b[9]_PORT_B_read_enable, TB2_q_b[9]_clock_1, , , );
TB2_q_b[9]_clock_0 = CCD2_PIXCLK;
TB2_q_b[9]_clock_1 = CCD2_PIXCLK;
TB2_q_b[9]_clock_enable_0 = L1_mDVAL;
TB2_q_b[9]_PORT_B_data_out = MEMORY(TB2_q_b[9]_PORT_A_data_in_reg, , TB2_q_b[9]_PORT_A_address_reg, TB2_q_b[9]_PORT_B_address_reg, TB2_q_b[9]_PORT_A_write_enable_reg, TB2_q_b[9]_PORT_B_read_enable_reg, , , TB2_q_b[9]_clock_0, TB2_q_b[9]_clock_1, TB2_q_b[9]_clock_enable_0, , , );
TB2_q_b[9]_PORT_B_data_out_reg = DFFE(TB2_q_b[9]_PORT_B_data_out, TB2_q_b[9]_clock_1, , , );
TB2_q_b[9] = TB2_q_b[9]_PORT_B_data_out_reg[0];


--RB1_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[5]_PORT_A_data_in = E1_mCCD_R[5];
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_clock_0 = CCD1_PIXCLK;
RB1_q_b[5]_clock_1 = CCD1_PIXCLK;
RB1_q_b[5]_clock_enable_0 = E1_mDVAL;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, RB1_q_b[5]_clock_1, RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5] = RB1_q_b[5]_PORT_B_data_out_reg[0];


--TB1_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[5]_PORT_A_data_in = L1_mCCD_R[5];
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = CCD2_PIXCLK;
TB1_q_b[5]_clock_1 = CCD2_PIXCLK;
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5] = TB1_q_b[5]_PORT_B_data_out_reg[0];


--RB1_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[6]_PORT_A_data_in = E1_mCCD_R[6];
RB1_q_b[6]_PORT_A_data_in_reg = DFFE(RB1_q_b[6]_PORT_A_data_in, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[6]_PORT_A_address_reg = DFFE(RB1_q_b[6]_PORT_A_address, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[6]_PORT_B_address_reg = DFFE(RB1_q_b[6]_PORT_B_address, RB1_q_b[6]_clock_1, , , );
RB1_q_b[6]_PORT_A_write_enable = VCC;
RB1_q_b[6]_PORT_A_write_enable_reg = DFFE(RB1_q_b[6]_PORT_A_write_enable, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_B_read_enable = VCC;
RB1_q_b[6]_PORT_B_read_enable_reg = DFFE(RB1_q_b[6]_PORT_B_read_enable, RB1_q_b[6]_clock_1, , , );
RB1_q_b[6]_clock_0 = CCD1_PIXCLK;
RB1_q_b[6]_clock_1 = CCD1_PIXCLK;
RB1_q_b[6]_clock_enable_0 = E1_mDVAL;
RB1_q_b[6]_PORT_B_data_out = MEMORY(RB1_q_b[6]_PORT_A_data_in_reg, , RB1_q_b[6]_PORT_A_address_reg, RB1_q_b[6]_PORT_B_address_reg, RB1_q_b[6]_PORT_A_write_enable_reg, RB1_q_b[6]_PORT_B_read_enable_reg, , , RB1_q_b[6]_clock_0, RB1_q_b[6]_clock_1, RB1_q_b[6]_clock_enable_0, , , );
RB1_q_b[6]_PORT_B_data_out_reg = DFFE(RB1_q_b[6]_PORT_B_data_out, RB1_q_b[6]_clock_1, , , );
RB1_q_b[6] = RB1_q_b[6]_PORT_B_data_out_reg[0];


--TB1_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[6]_PORT_A_data_in = L1_mCCD_R[6];
TB1_q_b[6]_PORT_A_data_in_reg = DFFE(TB1_q_b[6]_PORT_A_data_in, TB1_q_b[6]_clock_0, , , TB1_q_b[6]_clock_enable_0);
TB1_q_b[6]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[6]_PORT_A_address_reg = DFFE(TB1_q_b[6]_PORT_A_address, TB1_q_b[6]_clock_0, , , TB1_q_b[6]_clock_enable_0);
TB1_q_b[6]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[6]_PORT_B_address_reg = DFFE(TB1_q_b[6]_PORT_B_address, TB1_q_b[6]_clock_1, , , );
TB1_q_b[6]_PORT_A_write_enable = VCC;
TB1_q_b[6]_PORT_A_write_enable_reg = DFFE(TB1_q_b[6]_PORT_A_write_enable, TB1_q_b[6]_clock_0, , , TB1_q_b[6]_clock_enable_0);
TB1_q_b[6]_PORT_B_read_enable = VCC;
TB1_q_b[6]_PORT_B_read_enable_reg = DFFE(TB1_q_b[6]_PORT_B_read_enable, TB1_q_b[6]_clock_1, , , );
TB1_q_b[6]_clock_0 = CCD2_PIXCLK;
TB1_q_b[6]_clock_1 = CCD2_PIXCLK;
TB1_q_b[6]_clock_enable_0 = L1_mDVAL;
TB1_q_b[6]_PORT_B_data_out = MEMORY(TB1_q_b[6]_PORT_A_data_in_reg, , TB1_q_b[6]_PORT_A_address_reg, TB1_q_b[6]_PORT_B_address_reg, TB1_q_b[6]_PORT_A_write_enable_reg, TB1_q_b[6]_PORT_B_read_enable_reg, , , TB1_q_b[6]_clock_0, TB1_q_b[6]_clock_1, TB1_q_b[6]_clock_enable_0, , , );
TB1_q_b[6]_PORT_B_data_out_reg = DFFE(TB1_q_b[6]_PORT_B_data_out, TB1_q_b[6]_clock_1, , , );
TB1_q_b[6] = TB1_q_b[6]_PORT_B_data_out_reg[0];


--RB1_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[7]_PORT_A_data_in = E1_mCCD_R[7];
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_clock_0 = CCD1_PIXCLK;
RB1_q_b[7]_clock_1 = CCD1_PIXCLK;
RB1_q_b[7]_clock_enable_0 = E1_mDVAL;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, RB1_q_b[7]_clock_1, RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7] = RB1_q_b[7]_PORT_B_data_out_reg[0];


--TB1_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[7]_PORT_A_data_in = L1_mCCD_R[7];
TB1_q_b[7]_PORT_A_data_in_reg = DFFE(TB1_q_b[7]_PORT_A_data_in, TB1_q_b[7]_clock_0, , , TB1_q_b[7]_clock_enable_0);
TB1_q_b[7]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[7]_PORT_A_address_reg = DFFE(TB1_q_b[7]_PORT_A_address, TB1_q_b[7]_clock_0, , , TB1_q_b[7]_clock_enable_0);
TB1_q_b[7]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[7]_PORT_B_address_reg = DFFE(TB1_q_b[7]_PORT_B_address, TB1_q_b[7]_clock_1, , , );
TB1_q_b[7]_PORT_A_write_enable = VCC;
TB1_q_b[7]_PORT_A_write_enable_reg = DFFE(TB1_q_b[7]_PORT_A_write_enable, TB1_q_b[7]_clock_0, , , TB1_q_b[7]_clock_enable_0);
TB1_q_b[7]_PORT_B_read_enable = VCC;
TB1_q_b[7]_PORT_B_read_enable_reg = DFFE(TB1_q_b[7]_PORT_B_read_enable, TB1_q_b[7]_clock_1, , , );
TB1_q_b[7]_clock_0 = CCD2_PIXCLK;
TB1_q_b[7]_clock_1 = CCD2_PIXCLK;
TB1_q_b[7]_clock_enable_0 = L1_mDVAL;
TB1_q_b[7]_PORT_B_data_out = MEMORY(TB1_q_b[7]_PORT_A_data_in_reg, , TB1_q_b[7]_PORT_A_address_reg, TB1_q_b[7]_PORT_B_address_reg, TB1_q_b[7]_PORT_A_write_enable_reg, TB1_q_b[7]_PORT_B_read_enable_reg, , , TB1_q_b[7]_clock_0, TB1_q_b[7]_clock_1, TB1_q_b[7]_clock_enable_0, , , );
TB1_q_b[7]_PORT_B_data_out_reg = DFFE(TB1_q_b[7]_PORT_B_data_out, TB1_q_b[7]_clock_1, , , );
TB1_q_b[7] = TB1_q_b[7]_PORT_B_data_out_reg[0];


--RB1_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[8]_PORT_A_data_in = E1_mCCD_R[8];
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_clock_0 = CCD1_PIXCLK;
RB1_q_b[8]_clock_1 = CCD1_PIXCLK;
RB1_q_b[8]_clock_enable_0 = E1_mDVAL;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, RB1_q_b[8]_clock_1, RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8] = RB1_q_b[8]_PORT_B_data_out_reg[0];


--TB1_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[8]_PORT_A_data_in = L1_mCCD_R[8];
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = CCD2_PIXCLK;
TB1_q_b[8]_clock_1 = CCD2_PIXCLK;
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8] = TB1_q_b[8]_PORT_B_data_out_reg[0];


--RB1_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 640, Port A Width: 1, Port B Depth: 640, Port B Width: 1
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[9]_PORT_A_data_in = E1_mCCD_R[9];
RB1_q_b[9]_PORT_A_data_in_reg = DFFE(RB1_q_b[9]_PORT_A_data_in, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[9]_PORT_A_address_reg = DFFE(RB1_q_b[9]_PORT_A_address, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[9]_PORT_B_address_reg = DFFE(RB1_q_b[9]_PORT_B_address, RB1_q_b[9]_clock_1, , , );
RB1_q_b[9]_PORT_A_write_enable = VCC;
RB1_q_b[9]_PORT_A_write_enable_reg = DFFE(RB1_q_b[9]_PORT_A_write_enable, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_B_read_enable = VCC;
RB1_q_b[9]_PORT_B_read_enable_reg = DFFE(RB1_q_b[9]_PORT_B_read_enable, RB1_q_b[9]_clock_1, , , );
RB1_q_b[9]_clock_0 = CCD1_PIXCLK;
RB1_q_b[9]_clock_1 = CCD1_PIXCLK;
RB1_q_b[9]_clock_enable_0 = E1_mDVAL;
RB1_q_b[9]_PORT_B_data_out = MEMORY(RB1_q_b[9]_PORT_A_data_in_reg, , RB1_q_b[9]_PORT_A_address_reg, RB1_q_b[9]_PORT_B_address_reg, RB1_q_b[9]_PORT_A_write_enable_reg, RB1_q_b[9]_PORT_B_read_enable_reg, , , RB1_q_b[9]_clock_0, RB1_q_b[9]_clock_1, RB1_q_b[9]_clock_enable_0, , , );
RB1_q_b[9]_PORT_B_data_out_reg = DFFE(RB1_q_b[9]_PORT_B_data_out, RB1_q_b[9]_clock_1, , , );
RB1_q_b[9] = RB1_q_b[9]_PORT_B_data_out_reg[0];


--TB1_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 320, Port A Width: 1, Port B Depth: 320, Port B Width: 1
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[9]_PORT_A_data_in = L1_mCCD_R[9];
TB1_q_b[9]_PORT_A_data_in_reg = DFFE(TB1_q_b[9]_PORT_A_data_in, TB1_q_b[9]_clock_0, , , TB1_q_b[9]_clock_enable_0);
TB1_q_b[9]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[9]_PORT_A_address_reg = DFFE(TB1_q_b[9]_PORT_A_address, TB1_q_b[9]_clock_0, , , TB1_q_b[9]_clock_enable_0);
TB1_q_b[9]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[9]_PORT_B_address_reg = DFFE(TB1_q_b[9]_PORT_B_address, TB1_q_b[9]_clock_1, , , );
TB1_q_b[9]_PORT_A_write_enable = VCC;
TB1_q_b[9]_PORT_A_write_enable_reg = DFFE(TB1_q_b[9]_PORT_A_write_enable, TB1_q_b[9]_clock_0, , , TB1_q_b[9]_clock_enable_0);
TB1_q_b[9]_PORT_B_read_enable = VCC;
TB1_q_b[9]_PORT_B_read_enable_reg = DFFE(TB1_q_b[9]_PORT_B_read_enable, TB1_q_b[9]_clock_1, , , );
TB1_q_b[9]_clock_0 = CCD2_PIXCLK;
TB1_q_b[9]_clock_1 = CCD2_PIXCLK;
TB1_q_b[9]_clock_enable_0 = L1_mDVAL;
TB1_q_b[9]_PORT_B_data_out = MEMORY(TB1_q_b[9]_PORT_A_data_in_reg, , TB1_q_b[9]_PORT_A_address_reg, TB1_q_b[9]_PORT_B_address_reg, TB1_q_b[9]_PORT_A_write_enable_reg, TB1_q_b[9]_PORT_B_read_enable_reg, , , TB1_q_b[9]_clock_0, TB1_q_b[9]_clock_1, TB1_q_b[9]_clock_enable_0, , , );
TB1_q_b[9]_PORT_B_data_out_reg = DFFE(TB1_q_b[9]_PORT_B_data_out, TB1_q_b[9]_clock_1, , , );
TB1_q_b[9] = TB1_q_b[9]_PORT_B_data_out_reg[0];


--NB1L60 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1081
NB1L60 = !NB1L56Q & !NB1L50Q & !NB1L53Q & !NB1L47Q;


--NB1L18 is I2C_CCD_Config:u7|I2C_Controller:u0|LessThan~163
NB1L18 = NB1L44Q # NB1L59Q # !NB1L60;


--NB1L42 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~302
NB1L42 = NB1L18 & !NB1L44Q # !NB1L18 & NB1L44Q & VCC;

--NB1L43 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~303
NB1L43 = CARRY(NB1L18 & !NB1L44Q);


--H1_mI2C_GO is I2C_CCD_Config:u7|mI2C_GO
H1_mI2C_GO = DFFEAS(H1L39, H2_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--NB1L45 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~304
NB1L45 = NB1L47Q & (GND # !NB1L43) # !NB1L47Q & (NB1L43 $ GND);

--NB1L46 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~305
NB1L46 = CARRY(NB1L47Q # !NB1L43);


--NB1L48 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~306
NB1L48 = NB1L50Q & NB1L46 & VCC # !NB1L50Q & !NB1L46;

--NB1L49 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~307
NB1L49 = CARRY(!NB1L50Q & !NB1L46);


--NB1L51 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~308
NB1L51 = NB1L53Q & (GND # !NB1L49) # !NB1L53Q & (NB1L49 $ GND);

--NB1L52 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~309
NB1L52 = CARRY(NB1L53Q # !NB1L49);


--NB1L54 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~310
NB1L54 = NB1L56Q & NB1L52 & VCC # !NB1L56Q & !NB1L52;

--NB1L55 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~311
NB1L55 = CARRY(!NB1L56Q & !NB1L52);


--NB1L57 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~312
NB1L57 = NB1L59Q $ NB1L55;


--H1_mI2C_CLK_DIV[12] is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]
H1_mI2C_CLK_DIV[12] = DFFEAS(H1L80, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[13] is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]
H1_mI2C_CLK_DIV[13] = DFFEAS(H1L83, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[14] is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]
H1_mI2C_CLK_DIV[14] = DFFEAS(H1L86, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[15] is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]
H1_mI2C_CLK_DIV[15] = DFFEAS(H1L89, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L32 is I2C_CCD_Config:u7|LessThan~303
H1L32 = !H1_mI2C_CLK_DIV[12] & !H1_mI2C_CLK_DIV[13] & !H1_mI2C_CLK_DIV[14] & !H1_mI2C_CLK_DIV[15];


--H1_mI2C_CLK_DIV[2] is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]
H1_mI2C_CLK_DIV[2] = DFFEAS(H1L50, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[3] is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]
H1_mI2C_CLK_DIV[3] = DFFEAS(H1L53, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[4] is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]
H1_mI2C_CLK_DIV[4] = DFFEAS(H1L56, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[5] is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]
H1_mI2C_CLK_DIV[5] = DFFEAS(H1L59, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L33 is I2C_CCD_Config:u7|LessThan~304
H1L33 = !H1_mI2C_CLK_DIV[2] & !H1_mI2C_CLK_DIV[3] & !H1_mI2C_CLK_DIV[4] & !H1_mI2C_CLK_DIV[5];


--H1_mI2C_CLK_DIV[6] is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]
H1_mI2C_CLK_DIV[6] = DFFEAS(H1L62, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[7] is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]
H1_mI2C_CLK_DIV[7] = DFFEAS(H1L65, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[8] is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]
H1_mI2C_CLK_DIV[8] = DFFEAS(H1L68, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L34 is I2C_CCD_Config:u7|LessThan~305
H1L34 = H1L33 # !H1_mI2C_CLK_DIV[8] # !H1_mI2C_CLK_DIV[7] # !H1_mI2C_CLK_DIV[6];


--H1_mI2C_CLK_DIV[9] is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]
H1_mI2C_CLK_DIV[9] = DFFEAS(H1L71, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[10] is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]
H1_mI2C_CLK_DIV[10] = DFFEAS(H1L74, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L35 is I2C_CCD_Config:u7|LessThan~306
H1L35 = !H1_mI2C_CLK_DIV[9] & !H1_mI2C_CLK_DIV[10];


--H1_mI2C_CLK_DIV[11] is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]
H1_mI2C_CLK_DIV[11] = DFFEAS(H1L77, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L36 is I2C_CCD_Config:u7|LessThan~307
H1L36 = H1_mI2C_CLK_DIV[11] & (!H1L35 # !H1L34) # !H1L32;


--H2L38 is I2C_CCD_Config:v7|mI2C_CTRL_CLK~79
H2L38 = H2_mI2C_CTRL_CLK $ H1L36;


--NB1L20 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~145
NB1L20 = NB1L47Q & !NB1L53Q # !NB1L47Q & (NB1L50Q);


--NB1L21 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~146
NB1L21 = NB1L56Q & (!NB1L20 # !NB1L53Q # !NB1L44Q) # !NB1L56Q & (NB1L53Q # NB1L20);


--NB1L41 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~777
NB1L41 = NB1L56Q & NB1L50Q & NB1L53Q & NB1L47Q;


--NB1L22 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~147
NB1L22 = NB1L44Q & (NB1L41 $ !NB1L21);


--NB1L23 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~148
NB1L23 = NB1L59Q & (NB1L21 & NB1_SCLK & !NB1L22 # !NB1L21 & (NB1L22)) # !NB1L59Q & NB1_SCLK;


--NB1L61 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1082
NB1L61 = NB1L44Q & NB1L50Q & NB1L53Q & NB1L47Q;


--NB1_SD[2] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]
NB1_SD[2] = DFFEAS(H1_mI2C_DATA[2], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[8] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]
NB1_SD[8] = DFFEAS(H1_mI2C_DATA[8], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[9] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]
NB1_SD[9] = DFFEAS(H1_mI2C_DATA[9], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L62 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1083
NB1L62 = NB1L53Q & (NB1L44Q & (NB1_SD[9]) # !NB1L44Q & NB1_SD[8]) # !NB1L53Q & (!NB1L44Q);


--NB1_SD[1] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]
NB1_SD[1] = DFFEAS(H1_mI2C_DATA[1], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L63 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1084
NB1L63 = NB1L53Q & (NB1L62) # !NB1L53Q & (NB1L62 & (NB1_SD[1]) # !NB1L62 & NB1_SD[2]);


--NB1_SD[7] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]
NB1_SD[7] = DFFEAS(H1_mI2C_DATA[7], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[0] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]
NB1_SD[0] = DFFEAS(H1_mI2C_DATA[0], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L64 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1085
NB1L64 = NB1L44Q & (NB1_SD[0] # NB1L53Q) # !NB1L44Q & (NB1_SD[7] # !NB1L53Q);


--NB1_SD[4] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]
NB1_SD[4] = DFFEAS(H1_mI2C_DATA[4], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[10] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]
NB1_SD[10] = DFFEAS(H1_mI2C_DATA[10], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[11] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]
NB1_SD[11] = DFFEAS(H1_mI2C_DATA[11], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L65 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1086
NB1L65 = NB1L53Q & (NB1L44Q & (NB1_SD[11]) # !NB1L44Q & NB1_SD[10]) # !NB1L53Q & (!NB1L44Q);


--NB1_SD[3] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]
NB1_SD[3] = DFFEAS(H1_mI2C_DATA[3], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L66 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1087
NB1L66 = NB1L53Q & (NB1L65) # !NB1L53Q & (NB1L65 & (NB1_SD[3]) # !NB1L65 & NB1_SD[4]);


--NB1L67 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1088
NB1L67 = NB1L47Q & (NB1L50Q & (NB1L66) # !NB1L50Q & NB1L64) # !NB1L47Q & (!NB1L50Q);


--NB1_SD[6] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]
NB1_SD[6] = DFFEAS(H1_mI2C_DATA[6], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[5] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]
NB1_SD[5] = DFFEAS(H1_mI2C_DATA[5], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L68 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1089
NB1L68 = NB1L44Q & NB1_SD[6] # !NB1L44Q & (NB1_SD[5]);


--NB1L69 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1090
NB1L69 = NB1L53Q & NB1L68 # !NB1L53Q & (!NB1L44Q & !NB1L25Q);


--NB1L70 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1091
NB1L70 = NB1L47Q & (NB1L67) # !NB1L47Q & (NB1L67 & (NB1L69) # !NB1L67 & NB1L63);


--NB1L71 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1092
NB1L71 = NB1L44Q & NB1L47Q;


--NB1L72 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1093
NB1L72 = NB1L44Q & (NB1L47Q # !NB1L25Q) # !NB1L44Q & !NB1L47Q;


--NB1L73 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1094
NB1L73 = NB1L50Q & (NB1L53Q & (NB1L72) # !NB1L53Q & !NB1L44Q) # !NB1L50Q & (!NB1L53Q);


--NB1_SD[15] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]
NB1_SD[15] = DFFEAS(H1_mI2C_DATA[15], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1_SD[13] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]
NB1_SD[13] = DFFEAS(H1_mI2C_DATA[13], H2_mI2C_CTRL_CLK,  ,  , NB1L40,  ,  ,  ,  );


--NB1L74 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1095
NB1L74 = NB1L44Q & (NB1L47Q & NB1_SD[15] # !NB1L47Q & (NB1_SD[13])) # !NB1L44Q & NB1_SD[15];


--NB1L75 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1096
NB1L75 = NB1L50Q & (NB1L73) # !NB1L50Q & (NB1L73 & (NB1L74) # !NB1L73 & !NB1L71);


--NB1L76 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1097
NB1L76 = NB1L59Q & (NB1L56Q & (NB1L75) # !NB1L56Q & NB1L70) # !NB1L59Q & (!NB1L56Q);


--NB1L77 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1098
NB1L77 = NB1L59Q & (!NB1L76) # !NB1L59Q & NB1L25Q & (NB1L76 # !NB1L61);


--NB2L60 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1056
NB2L60 = !NB2L56Q & !NB2L50Q & !NB2L53Q & !NB2L47Q;


--NB2L18 is I2C_CCD_Config:v7|I2C_Controller:u0|LessThan~163
NB2L18 = NB2L44Q # NB2L59Q # !NB2L60;


--NB2L42 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~302
NB2L42 = NB2L18 & !NB2L44Q # !NB2L18 & NB2L44Q & VCC;

--NB2L43 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~303
NB2L43 = CARRY(NB2L18 & !NB2L44Q);


--H2_mI2C_GO is I2C_CCD_Config:v7|mI2C_GO
H2_mI2C_GO = DFFEAS(H2L34, H2_mI2C_CTRL_CLK, KEY[1],  , H2L33,  ,  ,  ,  );


--NB2L45 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~304
NB2L45 = NB2L47Q & (GND # !NB2L43) # !NB2L47Q & (NB2L43 $ GND);

--NB2L46 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~305
NB2L46 = CARRY(NB2L47Q # !NB2L43);


--NB2L48 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~306
NB2L48 = NB2L50Q & NB2L46 & VCC # !NB2L50Q & !NB2L46;

--NB2L49 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~307
NB2L49 = CARRY(!NB2L50Q & !NB2L46);


--NB2L51 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~308
NB2L51 = NB2L53Q & (GND # !NB2L49) # !NB2L53Q & (NB2L49 $ GND);

--NB2L52 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~309
NB2L52 = CARRY(NB2L53Q # !NB2L49);


--NB2L54 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~310
NB2L54 = NB2L56Q & NB2L52 & VCC # !NB2L56Q & !NB2L52;

--NB2L55 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~311
NB2L55 = CARRY(!NB2L56Q & !NB2L52);


--NB2L57 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[5]~312
NB2L57 = NB2L59Q $ NB2L55;


--NB2L20 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~125
NB2L20 = NB2L47Q & !NB2L53Q # !NB2L47Q & (NB2L50Q);


--NB2L21 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~126
NB2L21 = NB2L56Q & (!NB2L20 # !NB2L53Q # !NB2L44Q) # !NB2L56Q & (NB2L53Q # NB2L20);


--NB2L41 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]~777
NB2L41 = NB2L56Q & NB2L50Q & NB2L53Q & NB2L47Q;


--NB2L22 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~127
NB2L22 = NB2L44Q & (NB2L41 $ !NB2L21);


--NB2L23 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~128
NB2L23 = NB2L59Q & (NB2L21 & NB2_SCLK & !NB2L22 # !NB2L21 & (NB2L22)) # !NB2L59Q & NB2_SCLK;


--NB2L61 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1057
NB2L61 = NB2L44Q & NB2L50Q & NB2L53Q & NB2L47Q;


--NB2_SD[2] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[2]
NB2_SD[2] = DFFEAS(H2_mI2C_DATA[2], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[8] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[8]
NB2_SD[8] = DFFEAS(H2_mI2C_DATA[8], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[9] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[9]
NB2_SD[9] = DFFEAS(H2_mI2C_DATA[9], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L62 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1058
NB2L62 = NB2L53Q & (NB2L44Q & (NB2_SD[9]) # !NB2L44Q & NB2_SD[8]) # !NB2L53Q & (!NB2L44Q);


--NB2_SD[1] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[1]
NB2_SD[1] = DFFEAS(H2_mI2C_DATA[1], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L63 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1059
NB2L63 = NB2L53Q & (NB2L62) # !NB2L53Q & (NB2L62 & (NB2_SD[1]) # !NB2L62 & NB2_SD[2]);


--NB2_SD[7] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[7]
NB2_SD[7] = DFFEAS(H2_mI2C_DATA[7], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[0] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[0]
NB2_SD[0] = DFFEAS(H2_mI2C_DATA[0], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L64 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1060
NB2L64 = NB2L44Q & (NB2_SD[0] # NB2L53Q) # !NB2L44Q & (NB2_SD[7] # !NB2L53Q);


--NB2_SD[4] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[4]
NB2_SD[4] = DFFEAS(H2_mI2C_DATA[4], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[10] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[10]
NB2_SD[10] = DFFEAS(H2_mI2C_DATA[10], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[11] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[11]
NB2_SD[11] = DFFEAS(H2_mI2C_DATA[11], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L65 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1061
NB2L65 = NB2L53Q & (NB2L44Q & (NB2_SD[11]) # !NB2L44Q & NB2_SD[10]) # !NB2L53Q & (!NB2L44Q);


--NB2_SD[3] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[3]
NB2_SD[3] = DFFEAS(H2_mI2C_DATA[3], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L66 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1062
NB2L66 = NB2L53Q & (NB2L65) # !NB2L53Q & (NB2L65 & (NB2_SD[3]) # !NB2L65 & NB2_SD[4]);


--NB2L67 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1063
NB2L67 = NB2L47Q & (NB2L50Q & (NB2L66) # !NB2L50Q & NB2L64) # !NB2L47Q & (!NB2L50Q);


--NB2_SD[6] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[6]
NB2_SD[6] = DFFEAS(H2_mI2C_DATA[6], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[5] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[5]
NB2_SD[5] = DFFEAS(H2_mI2C_DATA[5], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L68 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1064
NB2L68 = NB2L44Q & NB2_SD[6] # !NB2L44Q & (NB2_SD[5]);


--NB2L69 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1065
NB2L69 = NB2L53Q & NB2L68 # !NB2L53Q & (!NB2L44Q & !NB2L25Q);


--NB2L70 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1066
NB2L70 = NB2L47Q & (NB2L67) # !NB2L47Q & (NB2L67 & (NB2L69) # !NB2L67 & NB2L63);


--NB2L71 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1067
NB2L71 = NB2L44Q & NB2L47Q;


--NB2L72 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1068
NB2L72 = NB2L44Q & (NB2L47Q # !NB2L25Q) # !NB2L44Q & !NB2L47Q;


--NB2L73 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1069
NB2L73 = NB2L50Q & (NB2L53Q & (NB2L72) # !NB2L53Q & !NB2L44Q) # !NB2L50Q & (!NB2L53Q);


--NB2_SD[15] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]
NB2_SD[15] = DFFEAS(H2_mI2C_DATA[15], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2_SD[13] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[13]
NB2_SD[13] = DFFEAS(H2_mI2C_DATA[13], H2_mI2C_CTRL_CLK,  ,  , NB2L40,  ,  ,  ,  );


--NB2L74 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1070
NB2L74 = NB2L44Q & (NB2L47Q & NB2_SD[15] # !NB2L47Q & (NB2_SD[13])) # !NB2L44Q & NB2_SD[15];


--NB2L75 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1071
NB2L75 = NB2L50Q & (NB2L73) # !NB2L50Q & (NB2L73 & (NB2L74) # !NB2L73 & !NB2L71);


--NB2L76 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1072
NB2L76 = NB2L59Q & (NB2L56Q & (NB2L75) # !NB2L56Q & NB2L70) # !NB2L59Q & (!NB2L56Q);


--NB2L77 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1073
NB2L77 = NB2L59Q & (!NB2L76) # !NB2L59Q & NB2L25Q & (NB2L76 # !NB2L61);


--U1_init_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]
U1_init_timer[10] = DFFEAS(U1L88, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]
U1_init_timer[11] = DFFEAS(U1L91, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]
U1_init_timer[12] = DFFEAS(U1L94, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L17 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~421
U1L17 = U1_init_timer[10] & U1_init_timer[11] & U1_init_timer[12];


--U1_init_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]
U1_init_timer[14] = DFFEAS(U1L100, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]
U1_init_timer[0] = DFFEAS(U1L58, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]
U1_init_timer[1] = DFFEAS(U1L61, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]
U1_init_timer[15] = DFFEAS(U1L103, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L11 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~78
U1L11 = U1_init_timer[14] & !U1_init_timer[0] & !U1_init_timer[1] & !U1_init_timer[15];


--U1_init_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]
U1_init_timer[13] = DFFEAS(U1L97, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L12 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~79
U1L12 = U1L17 & U1L11 & !U1_init_timer[13];


--U1_init_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]
U1_init_timer[3] = DFFEAS(U1L67, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]
U1_init_timer[7] = DFFEAS(U1L79, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]
U1_init_timer[9] = DFFEAS(U1L85, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]
U1_init_timer[8] = DFFEAS(U1L82, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L13 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~80
U1L13 = U1_init_timer[3] & U1_init_timer[7] & U1_init_timer[9] & !U1_init_timer[8];


--U1_init_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]
U1_init_timer[4] = DFFEAS(U1L70, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]
U1_init_timer[5] = DFFEAS(U1L73, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]
U1_init_timer[6] = DFFEAS(U1L76, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L14 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~81
U1L14 = !U1_init_timer[4] & !U1_init_timer[5] & !U1_init_timer[6];


--U1_init_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]
U1_init_timer[2] = DFFEAS(U1L64, MB1__clk0,  ,  , U1L23,  ,  ,  ,  );


--U1L15 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~82
U1L15 = U1L13 & U1L14 & !U1_init_timer[2];


--U1L52 is Sdram_Control_4Port:u6|control_interface:control1|always3~649
U1L52 = U1_init_timer[3] & (U1_init_timer[6] & U1_init_timer[2] & !U1_init_timer[4] # !U1_init_timer[6] & !U1_init_timer[2] & U1_init_timer[4]) # !U1_init_timer[3] & (U1_init_timer[6] $ U1_init_timer[2] $ U1_init_timer[4]);


--U1L53 is Sdram_Control_4Port:u6|control_interface:control1|always3~650
U1L53 = U1_init_timer[3] & U1_init_timer[6] & (U1_init_timer[2] # !U1_init_timer[4]) # !U1_init_timer[3] & !U1_init_timer[6] & !U1_init_timer[2] & U1_init_timer[4];


--U1L54 is Sdram_Control_4Port:u6|control_interface:control1|always3~651
U1L54 = U1_init_timer[7] & U1_init_timer[8] & U1_init_timer[5] & U1L53 # !U1_init_timer[7] & !U1_init_timer[8] & (U1_init_timer[5] $ U1L53);


--U1L55 is Sdram_Control_4Port:u6|control_interface:control1|always3~652
U1L55 = U1L54 & (U1_init_timer[9] & U1L52 & !U1_init_timer[7] # !U1_init_timer[9] & !U1L52 & U1_init_timer[7]);


--U1L25 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~49
U1L25 = U1_init_timer[7] & U1_init_timer[8] & U1_init_timer[6];


--U1L18 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~422
U1L18 = !U1_init_timer[9] & !U1L25 # !U1L17;


--U1L19 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~423
U1L19 = !U1_init_timer[15] & (U1L18 & !U1_init_timer[13] # !U1_init_timer[14]);


--U1L16 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~83
U1L16 = U1L12 & U1L15 & !U1L55 & !U1L19;


--T1L56 is Sdram_Control_4Port:u6|command:command1|always3~4
T1L56 = T1_do_writea # T1_do_reada # T1_do_refresh # !T1L109;


--T1_command_delay[0] is Sdram_Control_4Port:u6|command:command1|command_delay[0]
T1_command_delay[0] = DFFEAS(T1L67, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L76 is Sdram_Control_4Port:u6|command:command1|command_done~144
T1L76 = !U1_INIT_REQ & (T1L56 # T1_command_delay[0]);


--G1_rWR1_ADDR[8] is Sdram_Control_4Port:u6|rWR1_ADDR[8]
G1_rWR1_ADDR[8] = DFFEAS(G1L370, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1L191 is Sdram_Control_4Port:u6|mADDR[21]~361
G1L191 = DB1L17 # DB6L17 & DB3L17;


--G1_rRD2_ADDR[8] is Sdram_Control_4Port:u6|rRD2_ADDR[8]
G1_rRD2_ADDR[8] = DFFEAS(G1L320, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1L259 is Sdram_Control_4Port:u6|mRD~592
G1L259 = DB3L17 & !DB1L17;


--G1_rWR2_ADDR[8] is Sdram_Control_4Port:u6|rWR2_ADDR[8]
G1_rWR2_ADDR[8] = DFFEAS(G1L435, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L193 is Sdram_Control_4Port:u6|mADDR~362
G1L193 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[8] # !G1L259 & (G1_rWR2_ADDR[8]));


--G1_rRD1_ADDR[8] is Sdram_Control_4Port:u6|rRD1_ADDR[8]
G1_rRD1_ADDR[8] = DFFEAS(G1L268, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L194 is Sdram_Control_4Port:u6|mADDR~363
G1L194 = G1L191 & (G1L193 & (G1_rRD1_ADDR[8]) # !G1L193 & G1_rWR1_ADDR[8]) # !G1L191 & (G1L193);


--G1_CMD[1] is Sdram_Control_4Port:u6|CMD[1]
G1_CMD[1] = DFFEAS(G1L113, MB1__clk0,  ,  , G1L9,  ,  ,  ,  );


--G1_CMD[0] is Sdram_Control_4Port:u6|CMD[0]
G1_CMD[0] = DFFEAS(G1L114, MB1__clk0,  ,  , G1L9,  ,  ,  ,  );


--U1L2 is Sdram_Control_4Port:u6|control_interface:control1|Equal~875
U1L2 = G1_CMD[1] & !G1_CMD[0];


--T1_rp_shift[0] is Sdram_Control_4Port:u6|command:command1|rp_shift[0]
T1_rp_shift[0] = DFFEAS(T1L103, MB1__clk0,  ,  , T1L101,  ,  ,  ,  );


--T1L95 is Sdram_Control_4Port:u6|command:command1|rp_done~76
T1L95 = !U1_INIT_REQ & (T1_rp_shift[0] # T1_command_done & !T1_command_delay[0]);


--T1_ex_read is Sdram_Control_4Port:u6|command:command1|ex_read
T1_ex_read = DFFEAS(T1L88, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1_ex_write is Sdram_Control_4Port:u6|command:command1|ex_write
T1_ex_write = DFFEAS(T1L90, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L100 is Sdram_Control_4Port:u6|command:command1|rp_shift[2]~804
T1L100 = T1_command_delay[0] & (T1_ex_read # T1_ex_write) # !T1_command_delay[0] & !T1_command_done & (T1_ex_read # T1_ex_write);


--T1L101 is Sdram_Control_4Port:u6|command:command1|rp_shift[2]~805
T1L101 = U1_INIT_REQ # G1_PM_STOP # !T1L100;


--U1_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|timer[0]
U1_timer[0] = DFFEAS(U1L107, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|timer[1]
U1_timer[1] = DFFEAS(U1L110, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|timer[2]
U1_timer[2] = DFFEAS(U1L113, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|timer[3]
U1_timer[3] = DFFEAS(U1L116, MB1__clk0,  ,  ,  , T1L19,  ,  , U1L33);


--U1L3 is Sdram_Control_4Port:u6|control_interface:control1|Equal~876
U1L3 = !U1_timer[0] & !U1_timer[1] & !U1_timer[2] & !U1_timer[3];


--U1_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|timer[4]
U1_timer[4] = DFFEAS(U1L119, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|timer[5]
U1_timer[5] = DFFEAS(U1L122, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|timer[6]
U1_timer[6] = DFFEAS(U1L125, MB1__clk0,  ,  ,  , T1L19,  ,  , U1L33);


--U1_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|timer[7]
U1_timer[7] = DFFEAS(U1L128, MB1__clk0,  ,  ,  , T1L19,  ,  , U1L33);


--U1L4 is Sdram_Control_4Port:u6|control_interface:control1|Equal~877
U1L4 = !U1_timer[4] & !U1_timer[5] & !U1_timer[6] & !U1_timer[7];


--U1_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|timer[8]
U1_timer[8] = DFFEAS(U1L131, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|timer[9]
U1_timer[9] = DFFEAS(U1L134, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|timer[10]
U1_timer[10] = DFFEAS(U1L137, MB1__clk0,  ,  ,  , VCC,  ,  , U1L33);


--U1_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|timer[11]
U1_timer[11] = DFFEAS(U1L140, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1L5 is Sdram_Control_4Port:u6|control_interface:control1|Equal~878
U1L5 = !U1_timer[8] & !U1_timer[9] & !U1_timer[10] & !U1_timer[11];


--U1_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|timer[12]
U1_timer[12] = DFFEAS(U1L143, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|timer[13]
U1_timer[13] = DFFEAS(U1L146, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|timer[14]
U1_timer[14] = DFFEAS(U1L149, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|timer[15]
U1_timer[15] = DFFEAS(U1L152, MB1__clk0,  ,  ,  , ~GND,  ,  , U1L33);


--U1L6 is Sdram_Control_4Port:u6|control_interface:control1|Equal~879
U1L6 = !U1_timer[12] & !U1_timer[13] & !U1_timer[14] & !U1_timer[15];


--U1L7 is Sdram_Control_4Port:u6|control_interface:control1|Equal~880
U1L7 = U1L3 & U1L4 & U1L5 & U1L6;


--T1_REF_ACK is Sdram_Control_4Port:u6|command:command1|REF_ACK
T1_REF_ACK = DFFEAS(T1L18, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L32 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~22
U1L32 = U1L7 # U1_REF_REQ & !U1_INIT_REQ & !T1_REF_ACK;


--U1L8 is Sdram_Control_4Port:u6|control_interface:control1|Equal~881
U1L8 = G1_CMD[0] & !G1_CMD[1];


--G1L28 is Sdram_Control_4Port:u6|Equal~1128
G1L28 = G1_ST[1] & G1L20 & !G1_ST[0];


--G1L262 is Sdram_Control_4Port:u6|mWR_DONE~110
G1L262 = G1_ST[2] & G1L17 & !G1_ST[0] & !G1L28;


--G1L263 is Sdram_Control_4Port:u6|mWR_DONE~111
G1L263 = G1_Write & (G1_mWR_DONE # G1L262);


--T1L9 is Sdram_Control_4Port:u6|command:command1|CM_ACK~102
T1L9 = T1_do_refresh & (U1_REF_REQ & T1_CM_ACK # !U1_REF_REQ & (T1L56)) # !T1_do_refresh & (T1L56);


--G1_rRD2_ADDR[9] is Sdram_Control_4Port:u6|rRD2_ADDR[9]
G1_rRD2_ADDR[9] = DFFEAS(G1L323, MB1__clk0,  ,  , G1L362, VCC,  ,  , G1L361);


--G1_rWR1_ADDR[9] is Sdram_Control_4Port:u6|rWR1_ADDR[9]
G1_rWR1_ADDR[9] = DFFEAS(G1L373, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[9] is Sdram_Control_4Port:u6|rWR2_ADDR[9]
G1_rWR2_ADDR[9] = DFFEAS(G1L436, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L195 is Sdram_Control_4Port:u6|mADDR~364
G1L195 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[9] # !G1L191 & (G1_rWR2_ADDR[9]));


--G1_rRD1_ADDR[9] is Sdram_Control_4Port:u6|rRD1_ADDR[9]
G1_rRD1_ADDR[9] = DFFEAS(G1L271, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L196 is Sdram_Control_4Port:u6|mADDR~365
G1L196 = G1L259 & (G1L195 & (G1_rRD1_ADDR[9]) # !G1L195 & G1_rRD2_ADDR[9]) # !G1L259 & (G1L195);


--G1_rWR1_ADDR[10] is Sdram_Control_4Port:u6|rWR1_ADDR[10]
G1_rWR1_ADDR[10] = DFFEAS(G1L380, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[10] is Sdram_Control_4Port:u6|rRD2_ADDR[10]
G1_rRD2_ADDR[10] = DFFEAS(G1L326, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[10] is Sdram_Control_4Port:u6|rWR2_ADDR[10]
G1_rWR2_ADDR[10] = DFFEAS(G1L437, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L197 is Sdram_Control_4Port:u6|mADDR~366
G1L197 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[10] # !G1L259 & (G1_rWR2_ADDR[10]));


--G1_rRD1_ADDR[10] is Sdram_Control_4Port:u6|rRD1_ADDR[10]
G1_rRD1_ADDR[10] = DFFEAS(G1L274, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L198 is Sdram_Control_4Port:u6|mADDR~367
G1L198 = G1L191 & (G1L197 & (G1_rRD1_ADDR[10]) # !G1L197 & G1_rWR1_ADDR[10]) # !G1L191 & (G1L197);


--G1_rRD2_ADDR[11] is Sdram_Control_4Port:u6|rRD2_ADDR[11]
G1_rRD2_ADDR[11] = DFFEAS(G1L329, MB1__clk0,  ,  , G1L362, VCC,  ,  , G1L361);


--G1_rWR1_ADDR[11] is Sdram_Control_4Port:u6|rWR1_ADDR[11]
G1_rWR1_ADDR[11] = DFFEAS(G1L383, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[11] is Sdram_Control_4Port:u6|rWR2_ADDR[11]
G1_rWR2_ADDR[11] = DFFEAS(G1L438, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L199 is Sdram_Control_4Port:u6|mADDR~368
G1L199 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[11] # !G1L191 & (G1_rWR2_ADDR[11]));


--G1_rRD1_ADDR[11] is Sdram_Control_4Port:u6|rRD1_ADDR[11]
G1_rRD1_ADDR[11] = DFFEAS(G1L277, MB1__clk0,  ,  , G1L294, VCC,  ,  , G1L293);


--G1L200 is Sdram_Control_4Port:u6|mADDR~369
G1L200 = G1L259 & (G1L199 & (G1_rRD1_ADDR[11]) # !G1L199 & G1_rRD2_ADDR[11]) # !G1L259 & (G1L199);


--G1_rWR1_ADDR[12] is Sdram_Control_4Port:u6|rWR1_ADDR[12]
G1_rWR1_ADDR[12] = DFFEAS(G1L386, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[12] is Sdram_Control_4Port:u6|rRD2_ADDR[12]
G1_rRD2_ADDR[12] = DFFEAS(G1L332, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[12] is Sdram_Control_4Port:u6|rWR2_ADDR[12]
G1_rWR2_ADDR[12] = DFFEAS(G1L439, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L201 is Sdram_Control_4Port:u6|mADDR~370
G1L201 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[12] # !G1L259 & (G1_rWR2_ADDR[12]));


--G1_rRD1_ADDR[12] is Sdram_Control_4Port:u6|rRD1_ADDR[12]
G1_rRD1_ADDR[12] = DFFEAS(G1L280, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L202 is Sdram_Control_4Port:u6|mADDR~371
G1L202 = G1L191 & (G1L201 & (G1_rRD1_ADDR[12]) # !G1L201 & G1_rWR1_ADDR[12]) # !G1L191 & (G1L201);


--G1_rRD2_ADDR[13] is Sdram_Control_4Port:u6|rRD2_ADDR[13]
G1_rRD2_ADDR[13] = DFFEAS(G1L335, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR1_ADDR[13] is Sdram_Control_4Port:u6|rWR1_ADDR[13]
G1_rWR1_ADDR[13] = DFFEAS(G1L389, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[13] is Sdram_Control_4Port:u6|rWR2_ADDR[13]
G1_rWR2_ADDR[13] = DFFEAS(G1L440, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L203 is Sdram_Control_4Port:u6|mADDR~372
G1L203 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[13] # !G1L191 & (G1_rWR2_ADDR[13]));


--G1_rRD1_ADDR[13] is Sdram_Control_4Port:u6|rRD1_ADDR[13]
G1_rRD1_ADDR[13] = DFFEAS(G1L283, MB1__clk0,  ,  , G1L294, VCC,  ,  , G1L293);


--G1L204 is Sdram_Control_4Port:u6|mADDR~373
G1L204 = G1L259 & (G1L203 & (G1_rRD1_ADDR[13]) # !G1L203 & G1_rRD2_ADDR[13]) # !G1L259 & (G1L203);


--G1_rWR1_ADDR[14] is Sdram_Control_4Port:u6|rWR1_ADDR[14]
G1_rWR1_ADDR[14] = DFFEAS(G1L392, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[14] is Sdram_Control_4Port:u6|rRD2_ADDR[14]
G1_rRD2_ADDR[14] = DFFEAS(G1L338, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[14] is Sdram_Control_4Port:u6|rWR2_ADDR[14]
G1_rWR2_ADDR[14] = DFFEAS(G1L441, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L205 is Sdram_Control_4Port:u6|mADDR~374
G1L205 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[14] # !G1L259 & (G1_rWR2_ADDR[14]));


--G1_rRD1_ADDR[14] is Sdram_Control_4Port:u6|rRD1_ADDR[14]
G1_rRD1_ADDR[14] = DFFEAS(G1L286, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L206 is Sdram_Control_4Port:u6|mADDR~375
G1L206 = G1L191 & (G1L205 & (G1_rRD1_ADDR[14]) # !G1L205 & G1_rWR1_ADDR[14]) # !G1L191 & (G1L205);


--G1_rRD2_ADDR[15] is Sdram_Control_4Port:u6|rRD2_ADDR[15]
G1_rRD2_ADDR[15] = DFFEAS(G1L341, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR1_ADDR[15] is Sdram_Control_4Port:u6|rWR1_ADDR[15]
G1_rWR1_ADDR[15] = DFFEAS(G1L395, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[15] is Sdram_Control_4Port:u6|rWR2_ADDR[15]
G1_rWR2_ADDR[15] = DFFEAS(G1L442, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L207 is Sdram_Control_4Port:u6|mADDR~376
G1L207 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[15] # !G1L191 & (G1_rWR2_ADDR[15]));


--G1_rRD1_ADDR[15] is Sdram_Control_4Port:u6|rRD1_ADDR[15]
G1_rRD1_ADDR[15] = DFFEAS(G1L295, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L208 is Sdram_Control_4Port:u6|mADDR~377
G1L208 = G1L259 & (G1L207 & (G1_rRD1_ADDR[15]) # !G1L207 & G1_rRD2_ADDR[15]) # !G1L259 & (G1L207);


--G1_rWR1_ADDR[16] is Sdram_Control_4Port:u6|rWR1_ADDR[16]
G1_rWR1_ADDR[16] = DFFEAS(G1L398, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[16] is Sdram_Control_4Port:u6|rRD2_ADDR[16]
G1_rRD2_ADDR[16] = DFFEAS(G1L344, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[16] is Sdram_Control_4Port:u6|rWR2_ADDR[16]
G1_rWR2_ADDR[16] = DFFEAS(G1L443, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L209 is Sdram_Control_4Port:u6|mADDR~378
G1L209 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[16] # !G1L259 & (G1_rWR2_ADDR[16]));


--G1_rRD1_ADDR[16] is Sdram_Control_4Port:u6|rRD1_ADDR[16]
G1_rRD1_ADDR[16] = DFFEAS(G1L298, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L210 is Sdram_Control_4Port:u6|mADDR~379
G1L210 = G1L191 & (G1L209 & (G1_rRD1_ADDR[16]) # !G1L209 & G1_rWR1_ADDR[16]) # !G1L191 & (G1L209);


--G1_rRD2_ADDR[17] is Sdram_Control_4Port:u6|rRD2_ADDR[17]
G1_rRD2_ADDR[17] = DFFEAS(G1L347, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR1_ADDR[17] is Sdram_Control_4Port:u6|rWR1_ADDR[17]
G1_rWR1_ADDR[17] = DFFEAS(G1L401, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[17] is Sdram_Control_4Port:u6|rWR2_ADDR[17]
G1_rWR2_ADDR[17] = DFFEAS(G1L444, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L211 is Sdram_Control_4Port:u6|mADDR~380
G1L211 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[17] # !G1L191 & (G1_rWR2_ADDR[17]));


--G1_rRD1_ADDR[17] is Sdram_Control_4Port:u6|rRD1_ADDR[17]
G1_rRD1_ADDR[17] = DFFEAS(G1L301, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L212 is Sdram_Control_4Port:u6|mADDR~381
G1L212 = G1L259 & (G1L211 & (G1_rRD1_ADDR[17]) # !G1L211 & G1_rRD2_ADDR[17]) # !G1L259 & (G1L211);


--G1_rWR1_ADDR[18] is Sdram_Control_4Port:u6|rWR1_ADDR[18]
G1_rWR1_ADDR[18] = DFFEAS(G1L404, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[18] is Sdram_Control_4Port:u6|rRD2_ADDR[18]
G1_rRD2_ADDR[18] = DFFEAS(G1L350, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[18] is Sdram_Control_4Port:u6|rWR2_ADDR[18]
G1_rWR2_ADDR[18] = DFFEAS(G1L445, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L213 is Sdram_Control_4Port:u6|mADDR~382
G1L213 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[18] # !G1L259 & (G1_rWR2_ADDR[18]));


--G1_rRD1_ADDR[18] is Sdram_Control_4Port:u6|rRD1_ADDR[18]
G1_rRD1_ADDR[18] = DFFEAS(G1L304, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L214 is Sdram_Control_4Port:u6|mADDR~383
G1L214 = G1L191 & (G1L213 & (G1_rRD1_ADDR[18]) # !G1L213 & G1_rWR1_ADDR[18]) # !G1L191 & (G1L213);


--U1L26 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~50
U1L26 = U1_init_timer[2] & U1_init_timer[4] & !U1_init_timer[3] & !U1_init_timer[5];


--U1L27 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~51
U1L27 = U1L12 & U1L25 & U1L26 & !U1_init_timer[9];


--T1_rw_shift[1] is Sdram_Control_4Port:u6|command:command1|rw_shift[1]
T1_rw_shift[1] = DFFEAS(T1L57, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L114 is Sdram_Control_4Port:u6|command:command1|rw_shift~15
T1L114 = T1_rw_shift[1] & !T1_do_writea & !T1_do_reada;


--G1_rRD2_ADDR[19] is Sdram_Control_4Port:u6|rRD2_ADDR[19]
G1_rRD2_ADDR[19] = DFFEAS(G1L353, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR1_ADDR[19] is Sdram_Control_4Port:u6|rWR1_ADDR[19]
G1_rWR1_ADDR[19] = DFFEAS(G1L407, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[19] is Sdram_Control_4Port:u6|rWR2_ADDR[19]
G1_rWR2_ADDR[19] = DFFEAS(G1L446, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L215 is Sdram_Control_4Port:u6|mADDR~384
G1L215 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[19] # !G1L191 & (G1_rWR2_ADDR[19]));


--G1_rRD1_ADDR[19] is Sdram_Control_4Port:u6|rRD1_ADDR[19]
G1_rRD1_ADDR[19] = DFFEAS(G1L307, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L216 is Sdram_Control_4Port:u6|mADDR~385
G1L216 = G1L259 & (G1L215 & (G1_rRD1_ADDR[19]) # !G1L215 & G1_rRD2_ADDR[19]) # !G1L259 & (G1L215);


--U1L30 is Sdram_Control_4Port:u6|control_interface:control1|REFRESH~81
U1L30 = U1L12 & U1L55 & !U1L19;


--G1_rWR1_ADDR[22] is Sdram_Control_4Port:u6|rWR1_ADDR[22]
G1_rWR1_ADDR[22] = DFFEAS(G1L416, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[22] is Sdram_Control_4Port:u6|rRD2_ADDR[22]
G1_rRD2_ADDR[22] = DFFEAS(G1L366, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[22] is Sdram_Control_4Port:u6|rWR2_ADDR[22]
G1_rWR2_ADDR[22] = DFFEAS(G1L447, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L217 is Sdram_Control_4Port:u6|mADDR~386
G1L217 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[22] # !G1L259 & (G1_rWR2_ADDR[22]));


--G1_rRD1_ADDR[22] is Sdram_Control_4Port:u6|rRD1_ADDR[22]
G1_rRD1_ADDR[22] = DFFEAS(G1L316, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L218 is Sdram_Control_4Port:u6|mADDR~387
G1L218 = G1L191 & (G1L217 & (G1_rRD1_ADDR[22]) # !G1L217 & G1_rWR1_ADDR[22]) # !G1L191 & (G1L217);


--G1_rRD2_ADDR[20] is Sdram_Control_4Port:u6|rRD2_ADDR[20]
G1_rRD2_ADDR[20] = DFFEAS(G1L356, MB1__clk0,  ,  , G1L362, VCC,  ,  , G1L361);


--G1_rWR1_ADDR[20] is Sdram_Control_4Port:u6|rWR1_ADDR[20]
G1_rWR1_ADDR[20] = DFFEAS(G1L410, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rWR2_ADDR[20] is Sdram_Control_4Port:u6|rWR2_ADDR[20]
G1_rWR2_ADDR[20] = DFFEAS(G1L449, MB1__clk0,  ,  ,  , VCC,  ,  , !C1_oRST_0);


--G1L219 is Sdram_Control_4Port:u6|mADDR~388
G1L219 = G1L259 & (G1L191) # !G1L259 & (G1L191 & G1_rWR1_ADDR[20] # !G1L191 & (G1_rWR2_ADDR[20]));


--G1_rRD1_ADDR[20] is Sdram_Control_4Port:u6|rRD1_ADDR[20]
G1_rRD1_ADDR[20] = DFFEAS(G1L310, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L220 is Sdram_Control_4Port:u6|mADDR~389
G1L220 = G1L259 & (G1L219 & (G1_rRD1_ADDR[20]) # !G1L219 & G1_rRD2_ADDR[20]) # !G1L259 & (G1L219);


--G1_rWR1_ADDR[21] is Sdram_Control_4Port:u6|rWR1_ADDR[21]
G1_rWR1_ADDR[21] = DFFEAS(G1L413, MB1__clk0,  ,  , G1L379,  ,  , G1L378,  );


--G1_rRD2_ADDR[21] is Sdram_Control_4Port:u6|rRD2_ADDR[21]
G1_rRD2_ADDR[21] = DFFEAS(G1L363, MB1__clk0,  ,  , G1L362, ~GND,  ,  , G1L361);


--G1_rWR2_ADDR[21] is Sdram_Control_4Port:u6|rWR2_ADDR[21]
G1_rWR2_ADDR[21] = DFFEAS(G1L450, MB1__clk0,  ,  , G1L428,  ,  ,  ,  );


--G1L221 is Sdram_Control_4Port:u6|mADDR~390
G1L221 = G1L191 & (G1L259) # !G1L191 & (G1L259 & G1_rRD2_ADDR[21] # !G1L259 & (G1_rWR2_ADDR[21]));


--G1_rRD1_ADDR[21] is Sdram_Control_4Port:u6|rRD1_ADDR[21]
G1_rRD1_ADDR[21] = DFFEAS(G1L313, MB1__clk0,  ,  , G1L294, ~GND,  ,  , G1L293);


--G1L222 is Sdram_Control_4Port:u6|mADDR~391
G1L222 = G1L191 & (G1L221 & (G1_rRD1_ADDR[21]) # !G1L221 & G1_rWR1_ADDR[21]) # !G1L191 & (G1L221);


--Z1_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
Z1_delayed_wrptr_g[8] = DFFEAS(Z1_wrptr_g[8], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
Z1_delayed_wrptr_g[7] = DFFEAS(Z1_wrptr_g[7], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
Z1_delayed_wrptr_g[6] = DFFEAS(Z1_wrptr_g[6], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
Z1_delayed_wrptr_g[5] = DFFEAS(Z1_wrptr_g[5], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
Z1_delayed_wrptr_g[4] = DFFEAS(Z1_wrptr_g[4], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
Z1_delayed_wrptr_g[3] = DFFEAS(Z1_wrptr_g[3], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
Z1_delayed_wrptr_g[2] = DFFEAS(Z1_wrptr_g[2], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
Z1_delayed_wrptr_g[1] = DFFEAS(Z1_wrptr_g[1], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
Z1_delayed_wrptr_g[0] = DFFEAS(Z1_wrptr_g[0], CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
Z2_delayed_wrptr_g[8] = DFFEAS(Z2_wrptr_g[8], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
Z2_delayed_wrptr_g[7] = DFFEAS(Z2_wrptr_g[7], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
Z2_delayed_wrptr_g[6] = DFFEAS(Z2_wrptr_g[6], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
Z2_delayed_wrptr_g[5] = DFFEAS(Z2_wrptr_g[5], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
Z2_delayed_wrptr_g[4] = DFFEAS(Z2_wrptr_g[4], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
Z2_delayed_wrptr_g[3] = DFFEAS(Z2_wrptr_g[3], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
Z2_delayed_wrptr_g[2] = DFFEAS(Z2_wrptr_g[2], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
Z2_delayed_wrptr_g[1] = DFFEAS(Z2_wrptr_g[1], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
Z2_delayed_wrptr_g[0] = DFFEAS(Z2_wrptr_g[0], CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--G1L29 is Sdram_Control_4Port:u6|Equal~1129
G1L29 = G1L18 & G1L21 & !G1_ST[0] & !G1_ST[2];


--G1L31 is Sdram_Control_4Port:u6|IN_REQ~138
G1L31 = G1_Write & (G1L28 # G1_IN_REQ & !G1L29) # !G1_Write & (G1_IN_REQ);


--Z2_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr
Z2_rdaclr = DFFEAS(VCC, !MB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--E1_mDVAL is RAW2RGB_2X:u4|mDVAL
E1_mDVAL = DFFEAS(E1L104, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--GB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
GB1_parity_ff = DFFEAS(GB1_parity, CCD1_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
GB1_parity = Z1_valid_wrreq & !GB1_parity_ff # !Z1_valid_wrreq & GB1_parity_ff & VCC;

--GB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
GB1L31 = CARRY(Z1_valid_wrreq & !GB1_parity_ff);


--GB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
GB1_countera0 = Z1_valid_wrreq & (GB1L31 $ (GND # !GB1_counter_ffa[0])) # !Z1_valid_wrreq & (GB1_counter_ffa[0] # GND);

--GB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
GB1L12 = CARRY(!GB1L31 # !Z1_valid_wrreq);


--GB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
GB1_countera1 = GB1L12 & (GB1_power_modified_counter_values[1] & VCC) # !GB1L12 & (GB1_counter_ffa[0] $ (!GB1_power_modified_counter_values[1] & VCC));

--GB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
GB1L14 = CARRY(GB1_counter_ffa[0] & !GB1L12);


--GB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
GB1_countera2 = GB1L14 & (GB1_power_modified_counter_values[1] $ (GB1_power_modified_counter_values[2] & VCC)) # !GB1L14 & (GB1_power_modified_counter_values[2] # GND);

--GB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
GB1L16 = CARRY(GB1_power_modified_counter_values[1] # !GB1L14);


--GB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
GB1_countera3 = GB1L16 & (GB1_power_modified_counter_values[3] & VCC) # !GB1L16 & (GB1_power_modified_counter_values[2] $ (GB1_power_modified_counter_values[3] # GND));

--GB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
GB1L18 = CARRY(!GB1_power_modified_counter_values[2] & !GB1L16);


--GB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
GB1_countera4 = GB1L18 & (GB1_power_modified_counter_values[3] $ (GB1_power_modified_counter_values[4] & VCC)) # !GB1L18 & (GB1_power_modified_counter_values[4] # GND);

--GB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
GB1L20 = CARRY(GB1_power_modified_counter_values[3] # !GB1L18);


--GB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
GB1_countera5 = GB1L20 & (GB1_power_modified_counter_values[5] & VCC) # !GB1L20 & (GB1_power_modified_counter_values[4] $ (GB1_power_modified_counter_values[5] # GND));

--GB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
GB1L22 = CARRY(!GB1_power_modified_counter_values[4] & !GB1L20);


--GB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
GB1_countera6 = GB1L22 & (GB1_power_modified_counter_values[5] $ (GB1_power_modified_counter_values[6] & VCC)) # !GB1L22 & (GB1_power_modified_counter_values[6] # GND);

--GB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
GB1L24 = CARRY(GB1_power_modified_counter_values[5] # !GB1L22);


--GB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
GB1_countera7 = GB1L24 & (GB1_power_modified_counter_values[7] & VCC) # !GB1L24 & (GB1_power_modified_counter_values[6] $ (GB1_power_modified_counter_values[7] # GND));

--GB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
GB1L26 = CARRY(!GB1_power_modified_counter_values[6] & !GB1L24);


--GB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
GB1_countera8 = GB1_power_modified_counter_values[8] $ GB1L26;


--BB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
BB1_parity_ff = DFFEAS(BB1_parity, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
BB1_parity = Z1_rdcnt_addr_ena & (BB1_parity_ff $ VCC) # !Z1_rdcnt_addr_ena & BB1_parity_ff & VCC;

--BB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
BB1L31 = CARRY(Z1_rdcnt_addr_ena & BB1_parity_ff);


--BB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
BB1_countera0 = Z1_rdcnt_addr_ena & (BB1L31 $ (GND # !BB1_power_modified_counter_values[0])) # !Z1_rdcnt_addr_ena & (BB1_power_modified_counter_values[0] # GND);

--BB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
BB1L12 = CARRY(!BB1L31 # !Z1_rdcnt_addr_ena);


--BB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
BB1_countera1 = BB1L12 & (BB1_power_modified_counter_values[1] & VCC) # !BB1L12 & (BB1_power_modified_counter_values[0] $ (BB1_power_modified_counter_values[1] # GND));

--BB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
BB1L14 = CARRY(!BB1_power_modified_counter_values[0] & !BB1L12);


--BB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
BB1_countera2 = BB1L14 & (BB1_power_modified_counter_values[1] $ (BB1_power_modified_counter_values[2] & VCC)) # !BB1L14 & (BB1_power_modified_counter_values[2] # GND);

--BB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
BB1L16 = CARRY(BB1_power_modified_counter_values[1] # !BB1L14);


--BB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
BB1_countera3 = BB1L16 & (BB1_power_modified_counter_values[3] & VCC) # !BB1L16 & (BB1_power_modified_counter_values[2] $ (BB1_power_modified_counter_values[3] # GND));

--BB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
BB1L18 = CARRY(!BB1_power_modified_counter_values[2] & !BB1L16);


--BB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
BB1_countera4 = BB1L18 & (BB1_power_modified_counter_values[3] $ (BB1_power_modified_counter_values[4] & VCC)) # !BB1L18 & (BB1_power_modified_counter_values[4] # GND);

--BB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
BB1L20 = CARRY(BB1_power_modified_counter_values[3] # !BB1L18);


--BB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
BB1_countera5 = BB1L20 & (BB1_power_modified_counter_values[5] & VCC) # !BB1L20 & (BB1_power_modified_counter_values[4] $ (BB1_power_modified_counter_values[5] # GND));

--BB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
BB1L22 = CARRY(!BB1_power_modified_counter_values[4] & !BB1L20);


--BB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
BB1_countera6 = BB1L22 & (BB1_power_modified_counter_values[5] $ (BB1_power_modified_counter_values[6] & VCC)) # !BB1L22 & (BB1_power_modified_counter_values[6] # GND);

--BB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
BB1L24 = CARRY(BB1_power_modified_counter_values[5] # !BB1L22);


--BB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
BB1_countera7 = BB1L24 & (BB1_power_modified_counter_values[7] & VCC) # !BB1L24 & (BB1_power_modified_counter_values[6] $ (BB1_power_modified_counter_values[7] # GND));

--BB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
BB1L26 = CARRY(!BB1_power_modified_counter_values[6] & !BB1L24);


--BB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
BB1_countera8 = BB1_power_modified_counter_values[8] $ BB1L26;


--E1_mCCD_B[5] is RAW2RGB_2X:u4|mCCD_B[5]
E1_mCCD_B[5] = DFFEAS(E1L28, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--J1_Z_Cont[0] is Mirror_Col_2X:u8|Z_Cont[0]
J1_Z_Cont[0] = DFFEAS(J1L4, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[1] is Mirror_Col_2X:u8|Z_Cont[1]
J1_Z_Cont[1] = DFFEAS(J1L8, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[2] is Mirror_Col_2X:u8|Z_Cont[2]
J1_Z_Cont[2] = DFFEAS(J1L12, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[3] is Mirror_Col_2X:u8|Z_Cont[3]
J1_Z_Cont[3] = DFFEAS(J1L16, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[4] is Mirror_Col_2X:u8|Z_Cont[4]
J1_Z_Cont[4] = DFFEAS(J1L20, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[5] is Mirror_Col_2X:u8|Z_Cont[5]
J1_Z_Cont[5] = DFFEAS(J1L24, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[6] is Mirror_Col_2X:u8|Z_Cont[6]
J1_Z_Cont[6] = DFFEAS(J1L28, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[7] is Mirror_Col_2X:u8|Z_Cont[7]
J1_Z_Cont[7] = DFFEAS(J1L32, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[8] is Mirror_Col_2X:u8|Z_Cont[8]
J1_Z_Cont[8] = DFFEAS(J1L35, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[9] is Mirror_Col_2X:u8|Z_Cont[9]
J1_Z_Cont[9] = DFFEAS(J1L38, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  , J1L1,  );


--J1L40 is Mirror_Col_2X:u8|add~271
J1L40 = J1_Z_Cont[7] $ J1_Z_Cont[8];


--J1L41 is Mirror_Col_2X:u8|add~272
J1L41 = J1_Z_Cont[9] $ (!J1_Z_Cont[7] & !J1_Z_Cont[8]);


--L1_mDVAL is RAW2RGB_4X:v4|mDVAL
L1_mDVAL = DFFEAS(L1L105, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--GB2_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
GB2_parity_ff = DFFEAS(GB2_parity, CCD2_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--GB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
GB2_parity = Z2_valid_wrreq & !GB2_parity_ff # !Z2_valid_wrreq & GB2_parity_ff & VCC;

--GB2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
GB2L31 = CARRY(Z2_valid_wrreq & !GB2_parity_ff);


--GB2_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
GB2_countera0 = Z2_valid_wrreq & (GB2L31 $ (GND # !GB2_counter_ffa[0])) # !Z2_valid_wrreq & (GB2_counter_ffa[0] # GND);

--GB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
GB2L12 = CARRY(!GB2L31 # !Z2_valid_wrreq);


--GB2_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
GB2_countera1 = GB2L12 & (GB2_power_modified_counter_values[1] & VCC) # !GB2L12 & (GB2_counter_ffa[0] $ (!GB2_power_modified_counter_values[1] & VCC));

--GB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
GB2L14 = CARRY(GB2_counter_ffa[0] & !GB2L12);


--GB2_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
GB2_countera2 = GB2L14 & (GB2_power_modified_counter_values[1] $ (GB2_power_modified_counter_values[2] & VCC)) # !GB2L14 & (GB2_power_modified_counter_values[2] # GND);

--GB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
GB2L16 = CARRY(GB2_power_modified_counter_values[1] # !GB2L14);


--GB2_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
GB2_countera3 = GB2L16 & (GB2_power_modified_counter_values[3] & VCC) # !GB2L16 & (GB2_power_modified_counter_values[2] $ (GB2_power_modified_counter_values[3] # GND));

--GB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
GB2L18 = CARRY(!GB2_power_modified_counter_values[2] & !GB2L16);


--GB2_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
GB2_countera4 = GB2L18 & (GB2_power_modified_counter_values[3] $ (GB2_power_modified_counter_values[4] & VCC)) # !GB2L18 & (GB2_power_modified_counter_values[4] # GND);

--GB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
GB2L20 = CARRY(GB2_power_modified_counter_values[3] # !GB2L18);


--GB2_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
GB2_countera5 = GB2L20 & (GB2_power_modified_counter_values[5] & VCC) # !GB2L20 & (GB2_power_modified_counter_values[4] $ (GB2_power_modified_counter_values[5] # GND));

--GB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
GB2L22 = CARRY(!GB2_power_modified_counter_values[4] & !GB2L20);


--GB2_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
GB2_countera6 = GB2L22 & (GB2_power_modified_counter_values[5] $ (GB2_power_modified_counter_values[6] & VCC)) # !GB2L22 & (GB2_power_modified_counter_values[6] # GND);

--GB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
GB2L24 = CARRY(GB2_power_modified_counter_values[5] # !GB2L22);


--GB2_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
GB2_countera7 = GB2L24 & (GB2_power_modified_counter_values[7] & VCC) # !GB2L24 & (GB2_power_modified_counter_values[6] $ (GB2_power_modified_counter_values[7] # GND));

--GB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
GB2L26 = CARRY(!GB2_power_modified_counter_values[6] & !GB2L24);


--GB2_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
GB2_countera8 = GB2_power_modified_counter_values[8] $ GB2L26;


--BB2_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
BB2_parity_ff = DFFEAS(BB2_parity, MB1__clk0, Z2_rdaclr,  ,  ,  ,  ,  ,  );


--BB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
BB2_parity = Z2_rdcnt_addr_ena & (BB2_parity_ff $ VCC) # !Z2_rdcnt_addr_ena & BB2_parity_ff & VCC;

--BB2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
BB2L31 = CARRY(Z2_rdcnt_addr_ena & BB2_parity_ff);


--BB2_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
BB2_countera0 = Z2_rdcnt_addr_ena & (BB2L31 $ (GND # !BB2_power_modified_counter_values[0])) # !Z2_rdcnt_addr_ena & (BB2_power_modified_counter_values[0] # GND);

--BB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
BB2L12 = CARRY(!BB2L31 # !Z2_rdcnt_addr_ena);


--BB2_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
BB2_countera1 = BB2L12 & (BB2_power_modified_counter_values[1] & VCC) # !BB2L12 & (BB2_power_modified_counter_values[0] $ (BB2_power_modified_counter_values[1] # GND));

--BB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
BB2L14 = CARRY(!BB2_power_modified_counter_values[0] & !BB2L12);


--BB2_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
BB2_countera2 = BB2L14 & (BB2_power_modified_counter_values[1] $ (BB2_power_modified_counter_values[2] & VCC)) # !BB2L14 & (BB2_power_modified_counter_values[2] # GND);

--BB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
BB2L16 = CARRY(BB2_power_modified_counter_values[1] # !BB2L14);


--BB2_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
BB2_countera3 = BB2L16 & (BB2_power_modified_counter_values[3] & VCC) # !BB2L16 & (BB2_power_modified_counter_values[2] $ (BB2_power_modified_counter_values[3] # GND));

--BB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
BB2L18 = CARRY(!BB2_power_modified_counter_values[2] & !BB2L16);


--BB2_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
BB2_countera4 = BB2L18 & (BB2_power_modified_counter_values[3] $ (BB2_power_modified_counter_values[4] & VCC)) # !BB2L18 & (BB2_power_modified_counter_values[4] # GND);

--BB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
BB2L20 = CARRY(BB2_power_modified_counter_values[3] # !BB2L18);


--BB2_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
BB2_countera5 = BB2L20 & (BB2_power_modified_counter_values[5] & VCC) # !BB2L20 & (BB2_power_modified_counter_values[4] $ (BB2_power_modified_counter_values[5] # GND));

--BB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
BB2L22 = CARRY(!BB2_power_modified_counter_values[4] & !BB2L20);


--BB2_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
BB2_countera6 = BB2L22 & (BB2_power_modified_counter_values[5] $ (BB2_power_modified_counter_values[6] & VCC)) # !BB2L22 & (BB2_power_modified_counter_values[6] # GND);

--BB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
BB2L24 = CARRY(BB2_power_modified_counter_values[5] # !BB2L22);


--BB2_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
BB2_countera7 = BB2L24 & (BB2_power_modified_counter_values[7] & VCC) # !BB2L24 & (BB2_power_modified_counter_values[6] $ (BB2_power_modified_counter_values[7] # GND));

--BB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
BB2L26 = CARRY(!BB2_power_modified_counter_values[6] & !BB2L24);


--BB2_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
BB2_countera8 = BB2_power_modified_counter_values[8] $ BB2L26;


--L1_mCCD_B[5] is RAW2RGB_4X:v4|mCCD_B[5]
L1_mCCD_B[5] = DFFEAS(L1L28, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1_Z_Cont[0] is Mirror_Col_4X:u9|Z_Cont[0]
K1_Z_Cont[0] = DFFEAS(K1L4, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[1] is Mirror_Col_4X:u9|Z_Cont[1]
K1_Z_Cont[1] = DFFEAS(K1L8, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[2] is Mirror_Col_4X:u9|Z_Cont[2]
K1_Z_Cont[2] = DFFEAS(K1L12, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[3] is Mirror_Col_4X:u9|Z_Cont[3]
K1_Z_Cont[3] = DFFEAS(K1L16, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[4] is Mirror_Col_4X:u9|Z_Cont[4]
K1_Z_Cont[4] = DFFEAS(K1L20, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[5] is Mirror_Col_4X:u9|Z_Cont[5]
K1_Z_Cont[5] = DFFEAS(K1L24, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[6] is Mirror_Col_4X:u9|Z_Cont[6]
K1_Z_Cont[6] = DFFEAS(K1L28, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[7] is Mirror_Col_4X:u9|Z_Cont[7]
K1_Z_Cont[7] = DFFEAS(K1L31, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[8] is Mirror_Col_4X:u9|Z_Cont[8]
K1_Z_Cont[8] = DFFEAS(K1L34, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1L39 is Mirror_Col_4X:u9|add~274
K1L39 = K1_Z_Cont[6] $ K1_Z_Cont[7];


--K1L40 is Mirror_Col_4X:u9|add~275
K1L40 = K1_Z_Cont[8] $ (!K1_Z_Cont[6] & !K1_Z_Cont[7]);


--E1_mCCD_B[6] is RAW2RGB_2X:u4|mCCD_B[6]
E1_mCCD_B[6] = DFFEAS(E1L30, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_B[6] is RAW2RGB_4X:v4|mCCD_B[6]
L1_mCCD_B[6] = DFFEAS(L1L30, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[7] is RAW2RGB_2X:u4|mCCD_B[7]
E1_mCCD_B[7] = DFFEAS(E1L32, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_B[7] is RAW2RGB_4X:v4|mCCD_B[7]
L1_mCCD_B[7] = DFFEAS(L1L32, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[8] is RAW2RGB_2X:u4|mCCD_B[8]
E1_mCCD_B[8] = DFFEAS(E1L34, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_B[8] is RAW2RGB_4X:v4|mCCD_B[8]
L1_mCCD_B[8] = DFFEAS(L1L34, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[9] is RAW2RGB_2X:u4|mCCD_B[9]
E1_mCCD_B[9] = DFFEAS(E1L36, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_B[9] is RAW2RGB_4X:v4|mCCD_B[9]
L1_mCCD_B[9] = DFFEAS(L1L36, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[6] is RAW2RGB_2X:u4|mCCD_G[6]
E1_mCCD_G[6] = DFFEAS(E1L51, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_G[6] is RAW2RGB_4X:v4|mCCD_G[6]
L1_mCCD_G[6] = DFFEAS(L1L51, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[7] is RAW2RGB_2X:u4|mCCD_G[7]
E1_mCCD_G[7] = DFFEAS(E1L54, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_G[7] is RAW2RGB_4X:v4|mCCD_G[7]
L1_mCCD_G[7] = DFFEAS(L1L54, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[8] is RAW2RGB_2X:u4|mCCD_G[8]
E1_mCCD_G[8] = DFFEAS(E1L57, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_G[8] is RAW2RGB_4X:v4|mCCD_G[8]
L1_mCCD_G[8] = DFFEAS(L1L57, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[9] is RAW2RGB_2X:u4|mCCD_G[9]
E1_mCCD_G[9] = DFFEAS(E1L60, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_G[9] is RAW2RGB_4X:v4|mCCD_G[9]
L1_mCCD_G[9] = DFFEAS(L1L60, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[10] is RAW2RGB_2X:u4|mCCD_G[10]
E1_mCCD_G[10] = DFFEAS(E1L63, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_G[10] is RAW2RGB_4X:v4|mCCD_G[10]
L1_mCCD_G[10] = DFFEAS(L1L63, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[5] is RAW2RGB_2X:u4|mCCD_R[5]
E1_mCCD_R[5] = DFFEAS(E1L72, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_R[5] is RAW2RGB_4X:v4|mCCD_R[5]
L1_mCCD_R[5] = DFFEAS(L1L72, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[6] is RAW2RGB_2X:u4|mCCD_R[6]
E1_mCCD_R[6] = DFFEAS(E1L74, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_R[6] is RAW2RGB_4X:v4|mCCD_R[6]
L1_mCCD_R[6] = DFFEAS(L1L74, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[7] is RAW2RGB_2X:u4|mCCD_R[7]
E1_mCCD_R[7] = DFFEAS(E1L76, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_R[7] is RAW2RGB_4X:v4|mCCD_R[7]
L1_mCCD_R[7] = DFFEAS(L1L76, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[8] is RAW2RGB_2X:u4|mCCD_R[8]
E1_mCCD_R[8] = DFFEAS(E1L78, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_R[8] is RAW2RGB_4X:v4|mCCD_R[8]
L1_mCCD_R[8] = DFFEAS(L1L78, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[9] is RAW2RGB_2X:u4|mCCD_R[9]
E1_mCCD_R[9] = DFFEAS(E1L80, CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mCCD_R[9] is RAW2RGB_4X:v4|mCCD_R[9]
L1_mCCD_R[9] = DFFEAS(L1L80, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--NB1_END is I2C_CCD_Config:u7|I2C_Controller:u0|END
NB1_END = DFFEAS(NB1L14, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H1_mSetup_ST.0010 is I2C_CCD_Config:u7|mSetup_ST.0010
H1_mSetup_ST.0010 = DFFEAS(H1L127, H2_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1_mSetup_ST.0001 is I2C_CCD_Config:u7|mSetup_ST.0001
H1_mSetup_ST.0001 = DFFEAS(H1L40, H2_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1L39 is I2C_CCD_Config:u7|Select~135
H1L39 = H1_mI2C_GO & (NB1_END # !H1_mSetup_ST.0001) # !H1_mI2C_GO & (!H1_mSetup_ST.0010 & !H1_mSetup_ST.0001);


--H1_LUT_INDEX[2] is I2C_CCD_Config:u7|LUT_INDEX[2]
H1_LUT_INDEX[2] = DFFEAS(H1L20, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[1] is I2C_CCD_Config:u7|LUT_INDEX[1]
H1_LUT_INDEX[1] = DFFEAS(H1L17, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[3] is I2C_CCD_Config:u7|LUT_INDEX[3]
H1_LUT_INDEX[3] = DFFEAS(H1L23, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1L37 is I2C_CCD_Config:u7|LessThan~308
H1L37 = !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3];


--H1_LUT_INDEX[0] is I2C_CCD_Config:u7|LUT_INDEX[0]
H1_LUT_INDEX[0] = DFFEAS(H1L14, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[4] is I2C_CCD_Config:u7|LUT_INDEX[4]
H1_LUT_INDEX[4] = DFFEAS(H1L26, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[5] is I2C_CCD_Config:u7|LUT_INDEX[5]
H1_LUT_INDEX[5] = DFFEAS(H1L30, H2_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1L38 is I2C_CCD_Config:u7|LessThan~309
H1L38 = !H1_LUT_INDEX[5] & (H1L37 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4]);


--H1_mI2C_CLK_DIV[1] is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]
H1_mI2C_CLK_DIV[1] = DFFEAS(H1L47, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[0] is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]
H1_mI2C_CLK_DIV[0] = DFFEAS(H1L44, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L44 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~239
H1L44 = H1_mI2C_CLK_DIV[0] $ VCC;

--H1L45 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~240
H1L45 = CARRY(H1_mI2C_CLK_DIV[0]);


--H1L47 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~241
H1L47 = H1_mI2C_CLK_DIV[1] & !H1L45 # !H1_mI2C_CLK_DIV[1] & (H1L45 # GND);

--H1L48 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~242
H1L48 = CARRY(!H1L45 # !H1_mI2C_CLK_DIV[1]);


--H1L50 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~243
H1L50 = H1_mI2C_CLK_DIV[2] & (H1L48 $ GND) # !H1_mI2C_CLK_DIV[2] & !H1L48 & VCC;

--H1L51 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~244
H1L51 = CARRY(H1_mI2C_CLK_DIV[2] & !H1L48);


--H1L53 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~245
H1L53 = H1_mI2C_CLK_DIV[3] & !H1L51 # !H1_mI2C_CLK_DIV[3] & (H1L51 # GND);

--H1L54 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~246
H1L54 = CARRY(!H1L51 # !H1_mI2C_CLK_DIV[3]);


--H1L56 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~247
H1L56 = H1_mI2C_CLK_DIV[4] & (H1L54 $ GND) # !H1_mI2C_CLK_DIV[4] & !H1L54 & VCC;

--H1L57 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248
H1L57 = CARRY(H1_mI2C_CLK_DIV[4] & !H1L54);


--H1L59 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~249
H1L59 = H1_mI2C_CLK_DIV[5] & !H1L57 # !H1_mI2C_CLK_DIV[5] & (H1L57 # GND);

--H1L60 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~250
H1L60 = CARRY(!H1L57 # !H1_mI2C_CLK_DIV[5]);


--H1L62 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~251
H1L62 = H1_mI2C_CLK_DIV[6] & (H1L60 $ GND) # !H1_mI2C_CLK_DIV[6] & !H1L60 & VCC;

--H1L63 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~252
H1L63 = CARRY(H1_mI2C_CLK_DIV[6] & !H1L60);


--H1L65 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~253
H1L65 = H1_mI2C_CLK_DIV[7] & !H1L63 # !H1_mI2C_CLK_DIV[7] & (H1L63 # GND);

--H1L66 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~254
H1L66 = CARRY(!H1L63 # !H1_mI2C_CLK_DIV[7]);


--H1L68 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~255
H1L68 = H1_mI2C_CLK_DIV[8] & (H1L66 $ GND) # !H1_mI2C_CLK_DIV[8] & !H1L66 & VCC;

--H1L69 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~256
H1L69 = CARRY(H1_mI2C_CLK_DIV[8] & !H1L66);


--H1L71 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~257
H1L71 = H1_mI2C_CLK_DIV[9] & !H1L69 # !H1_mI2C_CLK_DIV[9] & (H1L69 # GND);

--H1L72 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~258
H1L72 = CARRY(!H1L69 # !H1_mI2C_CLK_DIV[9]);


--H1L74 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~259
H1L74 = H1_mI2C_CLK_DIV[10] & (H1L72 $ GND) # !H1_mI2C_CLK_DIV[10] & !H1L72 & VCC;

--H1L75 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~260
H1L75 = CARRY(H1_mI2C_CLK_DIV[10] & !H1L72);


--H1L77 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~261
H1L77 = H1_mI2C_CLK_DIV[11] & !H1L75 # !H1_mI2C_CLK_DIV[11] & (H1L75 # GND);

--H1L78 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~262
H1L78 = CARRY(!H1L75 # !H1_mI2C_CLK_DIV[11]);


--H1L80 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~263
H1L80 = H1_mI2C_CLK_DIV[12] & (H1L78 $ GND) # !H1_mI2C_CLK_DIV[12] & !H1L78 & VCC;

--H1L81 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~264
H1L81 = CARRY(H1_mI2C_CLK_DIV[12] & !H1L78);


--H1L83 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~265
H1L83 = H1_mI2C_CLK_DIV[13] & !H1L81 # !H1_mI2C_CLK_DIV[13] & (H1L81 # GND);

--H1L84 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~266
H1L84 = CARRY(!H1L81 # !H1_mI2C_CLK_DIV[13]);


--H1L86 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~267
H1L86 = H1_mI2C_CLK_DIV[14] & (H1L84 $ GND) # !H1_mI2C_CLK_DIV[14] & !H1L84 & VCC;

--H1L87 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~268
H1L87 = CARRY(H1_mI2C_CLK_DIV[14] & !H1L84);


--H1L89 is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]~269
H1L89 = H1_mI2C_CLK_DIV[15] $ H1L87;


--H1_mI2C_DATA[2] is I2C_CCD_Config:u7|mI2C_DATA[2]
H1_mI2C_DATA[2] = DFFEAS(H1L99, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[10],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[8] is I2C_CCD_Config:u7|mI2C_DATA[8]
H1_mI2C_DATA[8] = DFFEAS(H1L129, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[9] is I2C_CCD_Config:u7|mI2C_DATA[9]
H1_mI2C_DATA[9] = DFFEAS(H1L130, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[1] is I2C_CCD_Config:u7|mI2C_DATA[1]
H1_mI2C_DATA[1] = DFFEAS(H1L96, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[9],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[7] is I2C_CCD_Config:u7|mI2C_DATA[7]
H1_mI2C_DATA[7] = DFFEAS(H1L11, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[0] is I2C_CCD_Config:u7|mI2C_DATA[0]
H1_mI2C_DATA[0] = DFFEAS(H1L93, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[8],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[4] is I2C_CCD_Config:u7|mI2C_DATA[4]
H1_mI2C_DATA[4] = DFFEAS(H1L105, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[12],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[10] is I2C_CCD_Config:u7|mI2C_DATA[10]
H1_mI2C_DATA[10] = DFFEAS(H1L131, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[11] is I2C_CCD_Config:u7|mI2C_DATA[11]
H1_mI2C_DATA[11] = DFFEAS(H1L132, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[3] is I2C_CCD_Config:u7|mI2C_DATA[3]
H1_mI2C_DATA[3] = DFFEAS(H1L102, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[11],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[6] is I2C_CCD_Config:u7|mI2C_DATA[6]
H1_mI2C_DATA[6] = DFFEAS(H1L109, H2_mI2C_CTRL_CLK,  ,  , H1L121, SW[14],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[5] is I2C_CCD_Config:u7|mI2C_DATA[5]
H1_mI2C_DATA[5] = DFFEAS(H1L7, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[15] is I2C_CCD_Config:u7|mI2C_DATA[15]
H1_mI2C_DATA[15] = DFFEAS(H1L133, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  , H1_LUT_INDEX[0],  );


--H1_mI2C_DATA[13] is I2C_CCD_Config:u7|mI2C_DATA[13]
H1_mI2C_DATA[13] = DFFEAS(H1L135, H2_mI2C_CTRL_CLK,  ,  , H1L121,  ,  ,  ,  );


--NB2_END is I2C_CCD_Config:v7|I2C_Controller:u0|END
NB2_END = DFFEAS(NB2L14, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H2_mSetup_ST.0010 is I2C_CCD_Config:v7|mSetup_ST.0010
H2_mSetup_ST.0010 = DFFEAS(H2L75, H2_mI2C_CTRL_CLK, KEY[1],  , H2L33,  ,  ,  ,  );


--H2_mSetup_ST.0001 is I2C_CCD_Config:v7|mSetup_ST.0001
H2_mSetup_ST.0001 = DFFEAS(H2L35, H2_mI2C_CTRL_CLK, KEY[1],  , H2L33,  ,  ,  ,  );


--H2L34 is I2C_CCD_Config:v7|Select~135
H2L34 = H2_mI2C_GO & (NB2_END # !H2_mSetup_ST.0001) # !H2_mI2C_GO & (!H2_mSetup_ST.0010 & !H2_mSetup_ST.0001);


--H2_LUT_INDEX[2] is I2C_CCD_Config:v7|LUT_INDEX[2]
H2_LUT_INDEX[2] = DFFEAS(H2L20, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[1] is I2C_CCD_Config:v7|LUT_INDEX[1]
H2_LUT_INDEX[1] = DFFEAS(H2L17, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[3] is I2C_CCD_Config:v7|LUT_INDEX[3]
H2_LUT_INDEX[3] = DFFEAS(H2L23, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2L32 is I2C_CCD_Config:v7|LessThan~78
H2L32 = !H2_LUT_INDEX[2] & !H2_LUT_INDEX[1] & !H2_LUT_INDEX[3];


--H2_LUT_INDEX[0] is I2C_CCD_Config:v7|LUT_INDEX[0]
H2_LUT_INDEX[0] = DFFEAS(H2L14, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[4] is I2C_CCD_Config:v7|LUT_INDEX[4]
H2_LUT_INDEX[4] = DFFEAS(H2L26, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[5] is I2C_CCD_Config:v7|LUT_INDEX[5]
H2_LUT_INDEX[5] = DFFEAS(H2L30, H2_mI2C_CTRL_CLK, KEY[1],  , H2L29,  ,  ,  ,  );


--H2L33 is I2C_CCD_Config:v7|LessThan~79
H2L33 = !H2_LUT_INDEX[5] & (H2L32 & !H2_LUT_INDEX[0] # !H2_LUT_INDEX[4]);


--H2_mI2C_DATA[2] is I2C_CCD_Config:v7|mI2C_DATA[2]
H2_mI2C_DATA[2] = DFFEAS(H2L47, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[10],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[8] is I2C_CCD_Config:v7|mI2C_DATA[8]
H2_mI2C_DATA[8] = DFFEAS(H2L77, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  ,  ,  );


--H2_mI2C_DATA[9] is I2C_CCD_Config:v7|mI2C_DATA[9]
H2_mI2C_DATA[9] = DFFEAS(H2L78, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[1] is I2C_CCD_Config:v7|mI2C_DATA[1]
H2_mI2C_DATA[1] = DFFEAS(H2L44, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[9],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[7] is I2C_CCD_Config:v7|mI2C_DATA[7]
H2_mI2C_DATA[7] = DFFEAS(H2L11, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  ,  ,  );


--H2_mI2C_DATA[0] is I2C_CCD_Config:v7|mI2C_DATA[0]
H2_mI2C_DATA[0] = DFFEAS(H2L41, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[8],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[4] is I2C_CCD_Config:v7|mI2C_DATA[4]
H2_mI2C_DATA[4] = DFFEAS(H2L53, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[12],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[10] is I2C_CCD_Config:v7|mI2C_DATA[10]
H2_mI2C_DATA[10] = DFFEAS(H2L79, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[11] is I2C_CCD_Config:v7|mI2C_DATA[11]
H2_mI2C_DATA[11] = DFFEAS(H2L80, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[3] is I2C_CCD_Config:v7|mI2C_DATA[3]
H2_mI2C_DATA[3] = DFFEAS(H2L50, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[11],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[6] is I2C_CCD_Config:v7|mI2C_DATA[6]
H2_mI2C_DATA[6] = DFFEAS(H2L60, H2_mI2C_CTRL_CLK,  ,  , H2L69, SW[14],  , H2L58, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[5] is I2C_CCD_Config:v7|mI2C_DATA[5]
H2_mI2C_DATA[5] = DFFEAS(H2L7, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  ,  ,  );


--H2_mI2C_DATA[15] is I2C_CCD_Config:v7|mI2C_DATA[15]
H2_mI2C_DATA[15] = DFFEAS(H2L81, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  , H2_LUT_INDEX[0],  );


--H2_mI2C_DATA[13] is I2C_CCD_Config:v7|mI2C_DATA[13]
H2_mI2C_DATA[13] = DFFEAS(H2L83, H2_mI2C_CTRL_CLK,  ,  , H2L69,  ,  ,  ,  );


--U1L58 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~959
U1L58 = U1_init_timer[0] $ VCC;

--U1L59 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~960
U1L59 = CARRY(U1_init_timer[0]);


--U1L61 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~961
U1L61 = U1_init_timer[1] & !U1L59 # !U1_init_timer[1] & (U1L59 # GND);

--U1L62 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~962
U1L62 = CARRY(!U1L59 # !U1_init_timer[1]);


--U1L64 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~963
U1L64 = U1_init_timer[2] & (U1L62 $ GND) # !U1_init_timer[2] & !U1L62 & VCC;

--U1L65 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~964
U1L65 = CARRY(U1_init_timer[2] & !U1L62);


--U1L67 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~965
U1L67 = U1_init_timer[3] & !U1L65 # !U1_init_timer[3] & (U1L65 # GND);

--U1L68 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~966
U1L68 = CARRY(!U1L65 # !U1_init_timer[3]);


--U1L70 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~967
U1L70 = U1_init_timer[4] & (U1L68 $ GND) # !U1_init_timer[4] & !U1L68 & VCC;

--U1L71 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~968
U1L71 = CARRY(U1_init_timer[4] & !U1L68);


--U1L73 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~969
U1L73 = U1_init_timer[5] & !U1L71 # !U1_init_timer[5] & (U1L71 # GND);

--U1L74 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~970
U1L74 = CARRY(!U1L71 # !U1_init_timer[5]);


--U1L76 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~971
U1L76 = U1_init_timer[6] & (U1L74 $ GND) # !U1_init_timer[6] & !U1L74 & VCC;

--U1L77 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972
U1L77 = CARRY(U1_init_timer[6] & !U1L74);


--U1L79 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~973
U1L79 = U1_init_timer[7] & !U1L77 # !U1_init_timer[7] & (U1L77 # GND);

--U1L80 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~974
U1L80 = CARRY(!U1L77 # !U1_init_timer[7]);


--U1L82 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~975
U1L82 = U1_init_timer[8] & (U1L80 $ GND) # !U1_init_timer[8] & !U1L80 & VCC;

--U1L83 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~976
U1L83 = CARRY(U1_init_timer[8] & !U1L80);


--U1L85 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~977
U1L85 = U1_init_timer[9] & !U1L83 # !U1_init_timer[9] & (U1L83 # GND);

--U1L86 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~978
U1L86 = CARRY(!U1L83 # !U1_init_timer[9]);


--U1L88 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~979
U1L88 = U1_init_timer[10] & (U1L86 $ GND) # !U1_init_timer[10] & !U1L86 & VCC;

--U1L89 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~980
U1L89 = CARRY(U1_init_timer[10] & !U1L86);


--U1L20 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~424
U1L20 = !U1_init_timer[0] & !U1_init_timer[1] & !U1_init_timer[2];


--U1L21 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~425
U1L21 = U1L14 & (U1L20 # !U1_init_timer[3]) # !U1_init_timer[7];


--U1L22 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~426
U1L22 = U1L21 & !U1_init_timer[8] # !U1_init_timer[9] # !U1L17;


--U1L23 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~427
U1L23 = !U1_init_timer[15] & (U1L22 & !U1_init_timer[13] # !U1_init_timer[14]);


--U1L91 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~981
U1L91 = U1_init_timer[11] & !U1L89 # !U1_init_timer[11] & (U1L89 # GND);

--U1L92 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~982
U1L92 = CARRY(!U1L89 # !U1_init_timer[11]);


--U1L94 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~983
U1L94 = U1_init_timer[12] & (U1L92 $ GND) # !U1_init_timer[12] & !U1L92 & VCC;

--U1L95 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~984
U1L95 = CARRY(U1_init_timer[12] & !U1L92);


--U1L97 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~985
U1L97 = U1_init_timer[13] & !U1L95 # !U1_init_timer[13] & (U1L95 # GND);

--U1L98 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~986
U1L98 = CARRY(!U1L95 # !U1_init_timer[13]);


--U1L100 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~987
U1L100 = U1_init_timer[14] & (U1L98 $ GND) # !U1_init_timer[14] & !U1L98 & VCC;

--U1L101 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988
U1L101 = CARRY(U1_init_timer[14] & !U1L98);


--U1L103 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~989
U1L103 = U1_init_timer[15] $ U1L101;


--T1_command_delay[1] is Sdram_Control_4Port:u6|command:command1|command_delay[1]
T1_command_delay[1] = DFFEAS(T1L68, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L67 is Sdram_Control_4Port:u6|command:command1|command_delay~319
T1L67 = !U1_INIT_REQ & (T1L56 # T1_command_delay[1]);


--G1L370 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1098
G1L370 = G1_rWR1_ADDR[8] $ VCC;

--G1L371 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1099
G1L371 = CARRY(G1_rWR1_ADDR[8]);


--G1L376 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1100
G1L376 = C1_oRST_0 & !G1_rWR1_ADDR[19] & !G1_rWR1_ADDR[22] & !G1_rWR1_ADDR[20];


--G1L34 is Sdram_Control_4Port:u6|LessThan~1266
G1L34 = !G1_rWR1_ADDR[11] # !G1_rWR1_ADDR[10] # !G1_rWR1_ADDR[9] # !G1_rWR1_ADDR[8];


--G1L35 is Sdram_Control_4Port:u6|LessThan~1267
G1L35 = !G1_rWR1_ADDR[15] # !G1_rWR1_ADDR[14] # !G1_rWR1_ADDR[13] # !G1_rWR1_ADDR[12];


--G1L377 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1101
G1L377 = !G1_rWR1_ADDR[16] & !G1_rWR1_ADDR[17] & (G1L34 # G1L35);


--G1L378 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1102
G1L378 = G1_rWR1_ADDR[21] # !G1L377 & G1_rWR1_ADDR[18] # !G1L376;


--G1L379 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1103
G1L379 = G1_WR_MASK[0] & G1_mWR_DONE # !C1_oRST_0;


--G1L320 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1595
G1L320 = G1_rRD2_ADDR[8] $ VCC;

--G1L321 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1596
G1L321 = CARRY(G1_rRD2_ADDR[8]);


--G1L359 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1597
G1L359 = C1_oRST_0 & !G1_rRD2_ADDR[22] & !G1_rRD2_ADDR[21];


--G1L36 is Sdram_Control_4Port:u6|LessThan~1268
G1L36 = !G1_rRD2_ADDR[8] & !G1_rRD2_ADDR[9] # !G1_rRD2_ADDR[10];


--G1L37 is Sdram_Control_4Port:u6|LessThan~1269
G1L37 = G1L36 & !G1_rRD2_ADDR[11] # !G1_rRD2_ADDR[13] # !G1_rRD2_ADDR[12];


--G1L38 is Sdram_Control_4Port:u6|LessThan~1270
G1L38 = G1L37 & !G1_rRD2_ADDR[14] & !G1_rRD2_ADDR[15] # !G1_rRD2_ADDR[16];


--G1L360 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1598
G1L360 = !G1_rRD2_ADDR[17] & !G1_rRD2_ADDR[18] & !G1_rRD2_ADDR[19];


--G1L361 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1599
G1L361 = G1_rRD2_ADDR[20] & (!G1L360 # !G1L38) # !G1L359;


--G1L362 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1600
G1L362 = G1_RD_MASK[1] & G1_mRD_DONE # !C1_oRST_0;


--G1L146 is Sdram_Control_4Port:u6|add~2869
G1L146 = G1_rWR2_ADDR[8] $ VCC;

--G1L147 is Sdram_Control_4Port:u6|add~2870
G1L147 = CARRY(G1_rWR2_ADDR[8]);


--G1L39 is Sdram_Control_4Port:u6|LessThan~1271
G1L39 = !G1_rWR2_ADDR[11] # !G1_rWR2_ADDR[10] # !G1_rWR2_ADDR[9] # !G1_rWR2_ADDR[8];


--G1L40 is Sdram_Control_4Port:u6|LessThan~1272
G1L40 = G1_rWR2_ADDR[12] & G1_rWR2_ADDR[13] & !G1L39;


--G1L41 is Sdram_Control_4Port:u6|LessThan~1273
G1L41 = !G1_rWR2_ADDR[14] & !G1_rWR2_ADDR[15] & !G1L40 # !G1_rWR2_ADDR[16];


--G1L42 is Sdram_Control_4Port:u6|LessThan~1274
G1L42 = G1L41 & !G1_rWR2_ADDR[17] & !G1_rWR2_ADDR[18] & !G1_rWR2_ADDR[19];


--G1L43 is Sdram_Control_4Port:u6|LessThan~1275
G1L43 = !G1_rWR2_ADDR[22] & !G1_rWR2_ADDR[21] & (G1L42 # !G1_rWR2_ADDR[20]);


--G1L435 is Sdram_Control_4Port:u6|rWR2_ADDR~1818
G1L435 = C1_oRST_0 & G1L146 & G1L43;


--G1L428 is Sdram_Control_4Port:u6|rWR2_ADDR[16]~1819
G1L428 = G1_WR_MASK[1] & G1_mWR_DONE # !C1_oRST_0;


--G1L268 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1622
G1L268 = G1_rRD1_ADDR[8] $ VCC;

--G1L269 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1623
G1L269 = CARRY(G1_rRD1_ADDR[8]);


--G1L289 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1624
G1L289 = C1_oRST_0 & !G1_rRD1_ADDR[19] & !G1_rRD1_ADDR[22] & !G1_rRD1_ADDR[20];


--G1L290 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1625
G1L290 = G1_rRD1_ADDR[11] # G1_rRD1_ADDR[8] & G1_rRD1_ADDR[9] & G1_rRD1_ADDR[10];


--G1L291 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1626
G1L291 = G1_rRD1_ADDR[15] & (G1_rRD1_ADDR[13] # G1_rRD1_ADDR[12] & G1L290);


--G1L292 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1627
G1L292 = !G1_rRD1_ADDR[16] & !G1_rRD1_ADDR[17] & (!G1L291 # !G1_rRD1_ADDR[14]);


--G1L293 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1628
G1L293 = G1_rRD1_ADDR[21] # !G1L292 & G1_rRD1_ADDR[18] # !G1L289;


--G1L294 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1629
G1L294 = G1_RD_MASK[0] & G1_mRD_DONE # !C1_oRST_0;


--G1L113 is Sdram_Control_4Port:u6|Select~184
G1L113 = !G1L25 & (G1_ST[1] # !G1L20 # !G1_ST[0]);


--G1L9 is Sdram_Control_4Port:u6|CMD[1]~690
G1L9 = G1L94 & (U1_CMD_ACK & G1L23) # !G1L94 & (G1L24 # U1_CMD_ACK & G1L23);


--G1L114 is Sdram_Control_4Port:u6|Select~185
G1L114 = G1L25 & (G1_ST[1] # !G1L20 # !G1_ST[0]);


--T1_rp_shift[1] is Sdram_Control_4Port:u6|command:command1|rp_shift[1]
T1_rp_shift[1] = DFFEAS(T1L104, MB1__clk0,  ,  , T1L101,  ,  ,  ,  );


--T1L103 is Sdram_Control_4Port:u6|command:command1|rp_shift~806
T1L103 = !U1_INIT_REQ & (T1_rp_shift[1] # T1_command_done & !T1_command_delay[0]);


--T1L48 is Sdram_Control_4Port:u6|command:command1|always0~9
T1L48 = T1L51 & U1_READA & !T1_do_reada & !U1_REF_REQ;


--T1L88 is Sdram_Control_4Port:u6|command:command1|ex_read~107
T1L88 = T1L48 & (!T1L100 # !G1_PM_STOP) # !T1L48 & T1_ex_read & (!T1L100 # !G1_PM_STOP);


--T1L90 is Sdram_Control_4Port:u6|command:command1|ex_write~107
T1L90 = T1L49 & (!T1L100 # !G1_PM_STOP) # !T1L49 & T1_ex_write & (!T1L100 # !G1_PM_STOP);


--U1L107 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~251
U1L107 = U1_timer[0] $ VCC;

--U1L108 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~252
U1L108 = CARRY(U1_timer[0]);


--U1L33 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~23
U1L33 = U1_INIT_REQ # T1_REF_ACK;


--U1L110 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~253
U1L110 = U1_timer[1] & U1L108 & VCC # !U1_timer[1] & !U1L108;

--U1L111 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~254
U1L111 = CARRY(!U1_timer[1] & !U1L108);


--U1L113 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~255
U1L113 = U1_timer[2] & (GND # !U1L111) # !U1_timer[2] & (U1L111 $ GND);

--U1L114 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~256
U1L114 = CARRY(U1_timer[2] # !U1L111);


--U1L116 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~257
U1L116 = U1_timer[3] & U1L114 & VCC # !U1_timer[3] & !U1L114;

--U1L117 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~258
U1L117 = CARRY(!U1_timer[3] & !U1L114);


--U1L119 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~259
U1L119 = U1_timer[4] & (GND # !U1L117) # !U1_timer[4] & (U1L117 $ GND);

--U1L120 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~260
U1L120 = CARRY(U1_timer[4] # !U1L117);


--U1L122 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~261
U1L122 = U1_timer[5] & U1L120 & VCC # !U1_timer[5] & !U1L120;

--U1L123 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~262
U1L123 = CARRY(!U1_timer[5] & !U1L120);


--U1L125 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~263
U1L125 = U1_timer[6] & (GND # !U1L123) # !U1_timer[6] & (U1L123 $ GND);

--U1L126 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~264
U1L126 = CARRY(U1_timer[6] # !U1L123);


--U1L128 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~265
U1L128 = U1_timer[7] & U1L126 & VCC # !U1_timer[7] & !U1L126;

--U1L129 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~266
U1L129 = CARRY(!U1_timer[7] & !U1L126);


--U1L131 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~267
U1L131 = U1_timer[8] & (GND # !U1L129) # !U1_timer[8] & (U1L129 $ GND);

--U1L132 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268
U1L132 = CARRY(U1_timer[8] # !U1L129);


--U1L134 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~269
U1L134 = U1_timer[9] & U1L132 & VCC # !U1_timer[9] & !U1L132;

--U1L135 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~270
U1L135 = CARRY(!U1_timer[9] & !U1L132);


--U1L137 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~271
U1L137 = U1_timer[10] & (GND # !U1L135) # !U1_timer[10] & (U1L135 $ GND);

--U1L138 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~272
U1L138 = CARRY(U1_timer[10] # !U1L135);


--U1L140 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~273
U1L140 = U1_timer[11] & U1L138 & VCC # !U1_timer[11] & !U1L138;

--U1L141 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~274
U1L141 = CARRY(!U1_timer[11] & !U1L138);


--U1L143 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~275
U1L143 = U1_timer[12] & (GND # !U1L141) # !U1_timer[12] & (U1L141 $ GND);

--U1L144 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~276
U1L144 = CARRY(U1_timer[12] # !U1L141);


--U1L146 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~277
U1L146 = U1_timer[13] & U1L144 & VCC # !U1_timer[13] & !U1L144;

--U1L147 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~278
U1L147 = CARRY(!U1_timer[13] & !U1L144);


--U1L149 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~279
U1L149 = U1_timer[14] & (GND # !U1L147) # !U1_timer[14] & (U1L147 $ GND);

--U1L150 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~280
U1L150 = CARRY(U1_timer[14] # !U1L147);


--U1L152 is Sdram_Control_4Port:u6|control_interface:control1|timer[15]~281
U1L152 = U1_timer[15] $ !U1L150;


--T1L18 is Sdram_Control_4Port:u6|command:command1|REF_ACK~55
T1L18 = T1_do_refresh & (U1_REF_REQ # T1L56 & T1_REF_ACK) # !T1_do_refresh & T1L56 & T1_REF_ACK;


--G1L323 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1601
G1L323 = G1_rRD2_ADDR[9] & !G1L321 # !G1_rRD2_ADDR[9] & (G1L321 # GND);

--G1L324 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1602
G1L324 = CARRY(!G1L321 # !G1_rRD2_ADDR[9]);


--G1L373 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1104
G1L373 = G1_rWR1_ADDR[9] & !G1L371 # !G1_rWR1_ADDR[9] & (G1L371 # GND);

--G1L374 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1105
G1L374 = CARRY(!G1L371 # !G1_rWR1_ADDR[9]);


--G1L148 is Sdram_Control_4Port:u6|add~2871
G1L148 = G1_rWR2_ADDR[9] & !G1L147 # !G1_rWR2_ADDR[9] & (G1L147 # GND);

--G1L149 is Sdram_Control_4Port:u6|add~2872
G1L149 = CARRY(!G1L147 # !G1_rWR2_ADDR[9]);


--G1L436 is Sdram_Control_4Port:u6|rWR2_ADDR~1820
G1L436 = C1_oRST_0 & G1L43 & G1L148;


--G1L271 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1630
G1L271 = G1_rRD1_ADDR[9] & !G1L269 # !G1_rRD1_ADDR[9] & (G1L269 # GND);

--G1L272 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1631
G1L272 = CARRY(!G1L269 # !G1_rRD1_ADDR[9]);


--G1L380 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1106
G1L380 = G1_rWR1_ADDR[10] & (G1L374 $ GND) # !G1_rWR1_ADDR[10] & !G1L374 & VCC;

--G1L381 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1107
G1L381 = CARRY(G1_rWR1_ADDR[10] & !G1L374);


--G1L326 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1603
G1L326 = G1_rRD2_ADDR[10] & (G1L324 $ GND) # !G1_rRD2_ADDR[10] & !G1L324 & VCC;

--G1L327 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1604
G1L327 = CARRY(G1_rRD2_ADDR[10] & !G1L324);


--G1L150 is Sdram_Control_4Port:u6|add~2873
G1L150 = G1_rWR2_ADDR[10] & (G1L149 $ GND) # !G1_rWR2_ADDR[10] & !G1L149 & VCC;

--G1L151 is Sdram_Control_4Port:u6|add~2874
G1L151 = CARRY(G1_rWR2_ADDR[10] & !G1L149);


--G1L437 is Sdram_Control_4Port:u6|rWR2_ADDR~1821
G1L437 = C1_oRST_0 & G1L43 & G1L150;


--G1L274 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1632
G1L274 = G1_rRD1_ADDR[10] & (G1L272 $ GND) # !G1_rRD1_ADDR[10] & !G1L272 & VCC;

--G1L275 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1633
G1L275 = CARRY(G1_rRD1_ADDR[10] & !G1L272);


--G1L329 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1605
G1L329 = G1_rRD2_ADDR[11] & !G1L327 # !G1_rRD2_ADDR[11] & (G1L327 # GND);

--G1L330 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1606
G1L330 = CARRY(!G1L327 # !G1_rRD2_ADDR[11]);


--G1L383 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1108
G1L383 = G1_rWR1_ADDR[11] & !G1L381 # !G1_rWR1_ADDR[11] & (G1L381 # GND);

--G1L384 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1109
G1L384 = CARRY(!G1L381 # !G1_rWR1_ADDR[11]);


--G1L152 is Sdram_Control_4Port:u6|add~2875
G1L152 = G1_rWR2_ADDR[11] & !G1L151 # !G1_rWR2_ADDR[11] & (G1L151 # GND);

--G1L153 is Sdram_Control_4Port:u6|add~2876
G1L153 = CARRY(!G1L151 # !G1_rWR2_ADDR[11]);


--G1L438 is Sdram_Control_4Port:u6|rWR2_ADDR~1822
G1L438 = C1_oRST_0 & G1L43 & G1L152;


--G1L277 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1634
G1L277 = G1_rRD1_ADDR[11] & !G1L275 # !G1_rRD1_ADDR[11] & (G1L275 # GND);

--G1L278 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1635
G1L278 = CARRY(!G1L275 # !G1_rRD1_ADDR[11]);


--G1L386 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1110
G1L386 = G1_rWR1_ADDR[12] & (G1L384 $ GND) # !G1_rWR1_ADDR[12] & !G1L384 & VCC;

--G1L387 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1111
G1L387 = CARRY(G1_rWR1_ADDR[12] & !G1L384);


--G1L332 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1607
G1L332 = G1_rRD2_ADDR[12] & (G1L330 $ GND) # !G1_rRD2_ADDR[12] & !G1L330 & VCC;

--G1L333 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1608
G1L333 = CARRY(G1_rRD2_ADDR[12] & !G1L330);


--G1L154 is Sdram_Control_4Port:u6|add~2877
G1L154 = G1_rWR2_ADDR[12] & (G1L153 $ GND) # !G1_rWR2_ADDR[12] & !G1L153 & VCC;

--G1L155 is Sdram_Control_4Port:u6|add~2878
G1L155 = CARRY(G1_rWR2_ADDR[12] & !G1L153);


--G1L439 is Sdram_Control_4Port:u6|rWR2_ADDR~1823
G1L439 = C1_oRST_0 & G1L43 & G1L154;


--G1L280 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636
G1L280 = G1_rRD1_ADDR[12] & (G1L278 $ GND) # !G1_rRD1_ADDR[12] & !G1L278 & VCC;

--G1L281 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1637
G1L281 = CARRY(G1_rRD1_ADDR[12] & !G1L278);


--G1L335 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1609
G1L335 = G1_rRD2_ADDR[13] & !G1L333 # !G1_rRD2_ADDR[13] & (G1L333 # GND);

--G1L336 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1610
G1L336 = CARRY(!G1L333 # !G1_rRD2_ADDR[13]);


--G1L389 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1112
G1L389 = G1_rWR1_ADDR[13] & !G1L387 # !G1_rWR1_ADDR[13] & (G1L387 # GND);

--G1L390 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1113
G1L390 = CARRY(!G1L387 # !G1_rWR1_ADDR[13]);


--G1L156 is Sdram_Control_4Port:u6|add~2879
G1L156 = G1_rWR2_ADDR[13] & !G1L155 # !G1_rWR2_ADDR[13] & (G1L155 # GND);

--G1L157 is Sdram_Control_4Port:u6|add~2880
G1L157 = CARRY(!G1L155 # !G1_rWR2_ADDR[13]);


--G1L440 is Sdram_Control_4Port:u6|rWR2_ADDR~1824
G1L440 = C1_oRST_0 & G1L43 & G1L156;


--G1L283 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1638
G1L283 = G1_rRD1_ADDR[13] & !G1L281 # !G1_rRD1_ADDR[13] & (G1L281 # GND);

--G1L284 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1639
G1L284 = CARRY(!G1L281 # !G1_rRD1_ADDR[13]);


--G1L392 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1114
G1L392 = G1_rWR1_ADDR[14] & (G1L390 $ GND) # !G1_rWR1_ADDR[14] & !G1L390 & VCC;

--G1L393 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1115
G1L393 = CARRY(G1_rWR1_ADDR[14] & !G1L390);


--G1L338 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1611
G1L338 = G1_rRD2_ADDR[14] & (G1L336 $ GND) # !G1_rRD2_ADDR[14] & !G1L336 & VCC;

--G1L339 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1612
G1L339 = CARRY(G1_rRD2_ADDR[14] & !G1L336);


--G1L158 is Sdram_Control_4Port:u6|add~2881
G1L158 = G1_rWR2_ADDR[14] & (G1L157 $ GND) # !G1_rWR2_ADDR[14] & !G1L157 & VCC;

--G1L159 is Sdram_Control_4Port:u6|add~2882
G1L159 = CARRY(G1_rWR2_ADDR[14] & !G1L157);


--G1L441 is Sdram_Control_4Port:u6|rWR2_ADDR~1825
G1L441 = C1_oRST_0 & G1L43 & G1L158;


--G1L286 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1640
G1L286 = G1_rRD1_ADDR[14] & (G1L284 $ GND) # !G1_rRD1_ADDR[14] & !G1L284 & VCC;

--G1L287 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1641
G1L287 = CARRY(G1_rRD1_ADDR[14] & !G1L284);


--G1L341 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1613
G1L341 = G1_rRD2_ADDR[15] & !G1L339 # !G1_rRD2_ADDR[15] & (G1L339 # GND);

--G1L342 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1614
G1L342 = CARRY(!G1L339 # !G1_rRD2_ADDR[15]);


--G1L395 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1116
G1L395 = G1_rWR1_ADDR[15] & !G1L393 # !G1_rWR1_ADDR[15] & (G1L393 # GND);

--G1L396 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1117
G1L396 = CARRY(!G1L393 # !G1_rWR1_ADDR[15]);


--G1L160 is Sdram_Control_4Port:u6|add~2883
G1L160 = G1_rWR2_ADDR[15] & !G1L159 # !G1_rWR2_ADDR[15] & (G1L159 # GND);

--G1L161 is Sdram_Control_4Port:u6|add~2884
G1L161 = CARRY(!G1L159 # !G1_rWR2_ADDR[15]);


--G1L442 is Sdram_Control_4Port:u6|rWR2_ADDR~1826
G1L442 = C1_oRST_0 & G1L43 & G1L160;


--G1L295 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1642
G1L295 = G1_rRD1_ADDR[15] & !G1L287 # !G1_rRD1_ADDR[15] & (G1L287 # GND);

--G1L296 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1643
G1L296 = CARRY(!G1L287 # !G1_rRD1_ADDR[15]);


--G1L398 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1118
G1L398 = G1_rWR1_ADDR[16] & (G1L396 $ GND) # !G1_rWR1_ADDR[16] & !G1L396 & VCC;

--G1L399 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1119
G1L399 = CARRY(G1_rWR1_ADDR[16] & !G1L396);


--G1L344 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1615
G1L344 = G1_rRD2_ADDR[16] & (G1L342 $ GND) # !G1_rRD2_ADDR[16] & !G1L342 & VCC;

--G1L345 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1616
G1L345 = CARRY(G1_rRD2_ADDR[16] & !G1L342);


--G1L162 is Sdram_Control_4Port:u6|add~2885
G1L162 = G1_rWR2_ADDR[16] & (G1L161 $ GND) # !G1_rWR2_ADDR[16] & !G1L161 & VCC;

--G1L163 is Sdram_Control_4Port:u6|add~2886
G1L163 = CARRY(G1_rWR2_ADDR[16] & !G1L161);


--G1L443 is Sdram_Control_4Port:u6|rWR2_ADDR~1827
G1L443 = C1_oRST_0 & G1L43 & G1L162;


--G1L298 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1644
G1L298 = G1_rRD1_ADDR[16] & (G1L296 $ GND) # !G1_rRD1_ADDR[16] & !G1L296 & VCC;

--G1L299 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1645
G1L299 = CARRY(G1_rRD1_ADDR[16] & !G1L296);


--G1L347 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1617
G1L347 = G1_rRD2_ADDR[17] & !G1L345 # !G1_rRD2_ADDR[17] & (G1L345 # GND);

--G1L348 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1618
G1L348 = CARRY(!G1L345 # !G1_rRD2_ADDR[17]);


--G1L401 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1120
G1L401 = G1_rWR1_ADDR[17] & !G1L399 # !G1_rWR1_ADDR[17] & (G1L399 # GND);

--G1L402 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1121
G1L402 = CARRY(!G1L399 # !G1_rWR1_ADDR[17]);


--G1L164 is Sdram_Control_4Port:u6|add~2887
G1L164 = G1_rWR2_ADDR[17] & !G1L163 # !G1_rWR2_ADDR[17] & (G1L163 # GND);

--G1L165 is Sdram_Control_4Port:u6|add~2888
G1L165 = CARRY(!G1L163 # !G1_rWR2_ADDR[17]);


--G1L444 is Sdram_Control_4Port:u6|rWR2_ADDR~1828
G1L444 = C1_oRST_0 & G1L43 & G1L164;


--G1L301 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1646
G1L301 = G1_rRD1_ADDR[17] & !G1L299 # !G1_rRD1_ADDR[17] & (G1L299 # GND);

--G1L302 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1647
G1L302 = CARRY(!G1L299 # !G1_rRD1_ADDR[17]);


--G1L404 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1122
G1L404 = G1_rWR1_ADDR[18] & (G1L402 $ GND) # !G1_rWR1_ADDR[18] & !G1L402 & VCC;

--G1L405 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1123
G1L405 = CARRY(G1_rWR1_ADDR[18] & !G1L402);


--G1L350 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1619
G1L350 = G1_rRD2_ADDR[18] & (G1L348 $ GND) # !G1_rRD2_ADDR[18] & !G1L348 & VCC;

--G1L351 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1620
G1L351 = CARRY(G1_rRD2_ADDR[18] & !G1L348);


--G1L166 is Sdram_Control_4Port:u6|add~2889
G1L166 = G1_rWR2_ADDR[18] & (G1L165 $ GND) # !G1_rWR2_ADDR[18] & !G1L165 & VCC;

--G1L167 is Sdram_Control_4Port:u6|add~2890
G1L167 = CARRY(G1_rWR2_ADDR[18] & !G1L165);


--G1L445 is Sdram_Control_4Port:u6|rWR2_ADDR~1829
G1L445 = C1_oRST_0 & G1L43 & G1L166;


--G1L304 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1648
G1L304 = G1_rRD1_ADDR[18] & (G1L302 $ GND) # !G1_rRD1_ADDR[18] & !G1L302 & VCC;

--G1L305 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1649
G1L305 = CARRY(G1_rRD1_ADDR[18] & !G1L302);


--G1L353 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1621
G1L353 = G1_rRD2_ADDR[19] & !G1L351 # !G1_rRD2_ADDR[19] & (G1L351 # GND);

--G1L354 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1622
G1L354 = CARRY(!G1L351 # !G1_rRD2_ADDR[19]);


--G1L407 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1124
G1L407 = G1_rWR1_ADDR[19] & !G1L405 # !G1_rWR1_ADDR[19] & (G1L405 # GND);

--G1L408 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1125
G1L408 = CARRY(!G1L405 # !G1_rWR1_ADDR[19]);


--G1L168 is Sdram_Control_4Port:u6|add~2891
G1L168 = G1_rWR2_ADDR[19] & !G1L167 # !G1_rWR2_ADDR[19] & (G1L167 # GND);

--G1L169 is Sdram_Control_4Port:u6|add~2892
G1L169 = CARRY(!G1L167 # !G1_rWR2_ADDR[19]);


--G1L446 is Sdram_Control_4Port:u6|rWR2_ADDR~1830
G1L446 = C1_oRST_0 & G1L43 & G1L168;


--G1L307 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1650
G1L307 = G1_rRD1_ADDR[19] & !G1L305 # !G1_rRD1_ADDR[19] & (G1L305 # GND);

--G1L308 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1651
G1L308 = CARRY(!G1L305 # !G1_rRD1_ADDR[19]);


--G1L410 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1126
G1L410 = G1_rWR1_ADDR[20] & (G1L408 $ GND) # !G1_rWR1_ADDR[20] & !G1L408 & VCC;

--G1L411 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1127
G1L411 = CARRY(G1_rWR1_ADDR[20] & !G1L408);


--G1L413 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1128
G1L413 = G1_rWR1_ADDR[21] & !G1L411 # !G1_rWR1_ADDR[21] & (G1L411 # GND);

--G1L414 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1129
G1L414 = CARRY(!G1L411 # !G1_rWR1_ADDR[21]);


--G1L416 is Sdram_Control_4Port:u6|rWR1_ADDR[22]~1130
G1L416 = G1_rWR1_ADDR[22] $ !G1L414;


--G1L356 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1623
G1L356 = G1_rRD2_ADDR[20] & (G1L354 $ GND) # !G1_rRD2_ADDR[20] & !G1L354 & VCC;

--G1L357 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1624
G1L357 = CARRY(G1_rRD2_ADDR[20] & !G1L354);


--G1L363 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1625
G1L363 = G1_rRD2_ADDR[21] & !G1L357 # !G1_rRD2_ADDR[21] & (G1L357 # GND);

--G1L364 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1626
G1L364 = CARRY(!G1L357 # !G1_rRD2_ADDR[21]);


--G1L366 is Sdram_Control_4Port:u6|rRD2_ADDR[22]~1627
G1L366 = G1_rRD2_ADDR[22] $ !G1L364;


--G1L170 is Sdram_Control_4Port:u6|add~2893
G1L170 = G1_rWR2_ADDR[20] & (G1L169 $ GND) # !G1_rWR2_ADDR[20] & !G1L169 & VCC;

--G1L171 is Sdram_Control_4Port:u6|add~2894
G1L171 = CARRY(G1_rWR2_ADDR[20] & !G1L169);


--G1L172 is Sdram_Control_4Port:u6|add~2895
G1L172 = G1_rWR2_ADDR[21] & !G1L171 # !G1_rWR2_ADDR[21] & (G1L171 # GND);

--G1L173 is Sdram_Control_4Port:u6|add~2896
G1L173 = CARRY(!G1L171 # !G1_rWR2_ADDR[21]);


--G1L174 is Sdram_Control_4Port:u6|add~2897
G1L174 = G1_rWR2_ADDR[22] $ !G1L173;


--G1L447 is Sdram_Control_4Port:u6|rWR2_ADDR~1831
G1L447 = G1L174 & C1_oRST_0 & G1L43;


--G1L310 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1652
G1L310 = G1_rRD1_ADDR[20] & (G1L308 $ GND) # !G1_rRD1_ADDR[20] & !G1L308 & VCC;

--G1L311 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1653
G1L311 = CARRY(G1_rRD1_ADDR[20] & !G1L308);


--G1L313 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1654
G1L313 = G1_rRD1_ADDR[21] & !G1L311 # !G1_rRD1_ADDR[21] & (G1L311 # GND);

--G1L314 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1655
G1L314 = CARRY(!G1L311 # !G1_rRD1_ADDR[21]);


--G1L316 is Sdram_Control_4Port:u6|rRD1_ADDR[22]~1656
G1L316 = G1_rRD1_ADDR[22] $ !G1L314;


--G1L448 is Sdram_Control_4Port:u6|rWR2_ADDR~1832
G1L448 = G1_WR_MASK[1] & G1_mWR_DONE;


--G1L449 is Sdram_Control_4Port:u6|rWR2_ADDR~1833
G1L449 = G1L448 & (G1L170 # !G1L43) # !G1L448 & (G1_rWR2_ADDR[20]);


--G1L450 is Sdram_Control_4Port:u6|rWR2_ADDR~1834
G1L450 = C1_oRST_0 & G1L43 & G1L172;


--E1L104 is RAW2RGB_2X:u4|mDVAL~25
E1L104 = D1_mCCD_FVAL & D1_mCCD_LVAL & !D1_Y_Cont[0] & !D1_X_Cont[0];


--E1_mDATAd_1[5] is RAW2RGB_2X:u4|mDATAd_1[5]
E1_mDATAd_1[5] = DFFEAS(Q1_q_b[5], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q1_q_b[15] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[15]_PORT_A_data_in = Q1_q_b[5];
Q1_q_b[15]_PORT_A_data_in_reg = DFFE(Q1_q_b[15]_PORT_A_data_in, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[15]_PORT_A_address_reg = DFFE(Q1_q_b[15]_PORT_A_address, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[15]_PORT_B_address_reg = DFFE(Q1_q_b[15]_PORT_B_address, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15]_PORT_A_write_enable = VCC;
Q1_q_b[15]_PORT_A_write_enable_reg = DFFE(Q1_q_b[15]_PORT_A_write_enable, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15]_PORT_B_read_enable = VCC;
Q1_q_b[15]_PORT_B_read_enable_reg = DFFE(Q1_q_b[15]_PORT_B_read_enable, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15]_clock_0 = CCD1_PIXCLK;
Q1_q_b[15]_clock_enable_0 = D1_oDVAL;
Q1_q_b[15]_PORT_B_data_out = MEMORY(Q1_q_b[15]_PORT_A_data_in_reg, , Q1_q_b[15]_PORT_A_address_reg, Q1_q_b[15]_PORT_B_address_reg, Q1_q_b[15]_PORT_A_write_enable_reg, Q1_q_b[15]_PORT_B_read_enable_reg, , , Q1_q_b[15]_clock_0, , Q1_q_b[15]_clock_enable_0, , , );
Q1_q_b[15]_PORT_B_data_out_reg = DFFE(Q1_q_b[15]_PORT_B_data_out, Q1_q_b[15]_clock_0, , , Q1_q_b[15]_clock_enable_0);
Q1_q_b[15] = Q1_q_b[15]_PORT_B_data_out_reg[0];


--Q1_q_b[5] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[5]_PORT_A_data_in = D1_mCCD_DATA[5];
Q1_q_b[5]_PORT_A_data_in_reg = DFFE(Q1_q_b[5]_PORT_A_data_in, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_A_address_reg = DFFE(Q1_q_b[5]_PORT_A_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_B_address_reg = DFFE(Q1_q_b[5]_PORT_B_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_write_enable = VCC;
Q1_q_b[5]_PORT_A_write_enable_reg = DFFE(Q1_q_b[5]_PORT_A_write_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_read_enable = VCC;
Q1_q_b[5]_PORT_B_read_enable_reg = DFFE(Q1_q_b[5]_PORT_B_read_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_clock_0 = CCD1_PIXCLK;
Q1_q_b[5]_clock_enable_0 = D1_oDVAL;
Q1_q_b[5]_PORT_B_data_out = MEMORY(Q1_q_b[5]_PORT_A_data_in_reg, , Q1_q_b[5]_PORT_A_address_reg, Q1_q_b[5]_PORT_B_address_reg, Q1_q_b[5]_PORT_A_write_enable_reg, Q1_q_b[5]_PORT_B_read_enable_reg, , , Q1_q_b[5]_clock_0, , Q1_q_b[5]_clock_enable_0, , , );
Q1_q_b[5]_PORT_B_data_out_reg = DFFE(Q1_q_b[5]_PORT_B_data_out, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5] = Q1_q_b[5]_PORT_B_data_out_reg[0];


--E1L27 is RAW2RGB_2X:u4|mCCD_B~126
E1L27 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[15] # !D1_Y_Cont[0] & (Q1_q_b[5]));


--E1_mDATAd_0[5] is RAW2RGB_2X:u4|mDATAd_0[5]
E1_mDATAd_0[5] = DFFEAS(Q1_q_b[15], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L28 is RAW2RGB_2X:u4|mCCD_B~127
E1L28 = D1_X_Cont[0] & (E1L27 & (E1_mDATAd_0[5]) # !E1L27 & E1_mDATAd_1[5]) # !D1_X_Cont[0] & (E1L27);


--J1L4 is Mirror_Col_2X:u8|Z_Cont[0]~163
J1L4 = J1_Z_Cont[0] & (E1_mDVAL $ VCC) # !J1_Z_Cont[0] & E1_mDVAL & VCC;

--J1L5 is Mirror_Col_2X:u8|Z_Cont[0]~164
J1L5 = CARRY(J1_Z_Cont[0] & E1_mDVAL);


--J1L1 is Mirror_Col_2X:u8|LessThan~84
J1L1 = J1_Z_Cont[9] & (J1_Z_Cont[7] # J1_Z_Cont[8]);


--J1L8 is Mirror_Col_2X:u8|Z_Cont[1]~165
J1L8 = J1_Z_Cont[1] & !J1L5 # !J1_Z_Cont[1] & (J1L5 # GND);

--J1L9 is Mirror_Col_2X:u8|Z_Cont[1]~166
J1L9 = CARRY(!J1L5 # !J1_Z_Cont[1]);


--J1L12 is Mirror_Col_2X:u8|Z_Cont[2]~167
J1L12 = J1_Z_Cont[2] & (J1L9 $ GND) # !J1_Z_Cont[2] & !J1L9 & VCC;

--J1L13 is Mirror_Col_2X:u8|Z_Cont[2]~168
J1L13 = CARRY(J1_Z_Cont[2] & !J1L9);


--J1L16 is Mirror_Col_2X:u8|Z_Cont[3]~169
J1L16 = J1_Z_Cont[3] & !J1L13 # !J1_Z_Cont[3] & (J1L13 # GND);

--J1L17 is Mirror_Col_2X:u8|Z_Cont[3]~170
J1L17 = CARRY(!J1L13 # !J1_Z_Cont[3]);


--J1L20 is Mirror_Col_2X:u8|Z_Cont[4]~171
J1L20 = J1_Z_Cont[4] & (J1L17 $ GND) # !J1_Z_Cont[4] & !J1L17 & VCC;

--J1L21 is Mirror_Col_2X:u8|Z_Cont[4]~172
J1L21 = CARRY(J1_Z_Cont[4] & !J1L17);


--J1L24 is Mirror_Col_2X:u8|Z_Cont[5]~173
J1L24 = J1_Z_Cont[5] & !J1L21 # !J1_Z_Cont[5] & (J1L21 # GND);

--J1L25 is Mirror_Col_2X:u8|Z_Cont[5]~174
J1L25 = CARRY(!J1L21 # !J1_Z_Cont[5]);


--J1L28 is Mirror_Col_2X:u8|Z_Cont[6]~175
J1L28 = J1_Z_Cont[6] & (J1L25 $ GND) # !J1_Z_Cont[6] & !J1L25 & VCC;

--J1L29 is Mirror_Col_2X:u8|Z_Cont[6]~176
J1L29 = CARRY(J1_Z_Cont[6] & !J1L25);


--J1L32 is Mirror_Col_2X:u8|Z_Cont[7]~177
J1L32 = J1_Z_Cont[7] & !J1L29 # !J1_Z_Cont[7] & (J1L29 # GND);

--J1L33 is Mirror_Col_2X:u8|Z_Cont[7]~178
J1L33 = CARRY(!J1L29 # !J1_Z_Cont[7]);


--J1L35 is Mirror_Col_2X:u8|Z_Cont[8]~179
J1L35 = J1_Z_Cont[8] & (J1L33 $ GND) # !J1_Z_Cont[8] & !J1L33 & VCC;

--J1L36 is Mirror_Col_2X:u8|Z_Cont[8]~180
J1L36 = CARRY(J1_Z_Cont[8] & !J1L33);


--J1L38 is Mirror_Col_2X:u8|Z_Cont[9]~181
J1L38 = J1_Z_Cont[9] $ J1L36;


--D2_mCCD_FVAL is CCD_Capture:v3|mCCD_FVAL
D2_mCCD_FVAL = DFFEAS(D2L61, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_LVAL is CCD_Capture:v3|mCCD_LVAL
D2_mCCD_LVAL = DFFEAS(rCCD2_LVAL, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_oDVAL is CCD_Capture:v3|oDVAL
D2_oDVAL = D2_mCCD_FVAL & D2_mCCD_LVAL;


--D2_Y_Cont[0] is CCD_Capture:v3|Y_Cont[0]
D2_Y_Cont[0] = DFFEAS(D2L43, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , !D2_mCCD_FVAL,  );


--D2_Y_Cont[1] is CCD_Capture:v3|Y_Cont[1]
D2_Y_Cont[1] = DFFEAS(D2L46, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , !D2_mCCD_FVAL,  );


--L1L104 is RAW2RGB_4X:v4|mDVAL~35
L1L104 = !D2_Y_Cont[0] & !D2_Y_Cont[1];


--D2_X_Cont[0] is CCD_Capture:v3|X_Cont[0]
D2_X_Cont[0] = DFFEAS(D2L8, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[1] is CCD_Capture:v3|X_Cont[1]
D2_X_Cont[1] = DFFEAS(D2L12, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--L1L105 is RAW2RGB_4X:v4|mDVAL~36
L1L105 = D2_oDVAL & L1L104 & !D2_X_Cont[0] & !D2_X_Cont[1];


--Q2_q_b[15] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[15]_PORT_A_data_in = Q2_q_b[5];
Q2_q_b[15]_PORT_A_data_in_reg = DFFE(Q2_q_b[15]_PORT_A_data_in, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[15]_PORT_A_address_reg = DFFE(Q2_q_b[15]_PORT_A_address, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[15]_PORT_B_address_reg = DFFE(Q2_q_b[15]_PORT_B_address, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15]_PORT_A_write_enable = VCC;
Q2_q_b[15]_PORT_A_write_enable_reg = DFFE(Q2_q_b[15]_PORT_A_write_enable, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15]_PORT_B_read_enable = VCC;
Q2_q_b[15]_PORT_B_read_enable_reg = DFFE(Q2_q_b[15]_PORT_B_read_enable, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15]_clock_0 = CCD2_PIXCLK;
Q2_q_b[15]_clock_enable_0 = D2_oDVAL;
Q2_q_b[15]_PORT_B_data_out = MEMORY(Q2_q_b[15]_PORT_A_data_in_reg, , Q2_q_b[15]_PORT_A_address_reg, Q2_q_b[15]_PORT_B_address_reg, Q2_q_b[15]_PORT_A_write_enable_reg, Q2_q_b[15]_PORT_B_read_enable_reg, , , Q2_q_b[15]_clock_0, , Q2_q_b[15]_clock_enable_0, , , );
Q2_q_b[15]_PORT_B_data_out_reg = DFFE(Q2_q_b[15]_PORT_B_data_out, Q2_q_b[15]_clock_0, , , Q2_q_b[15]_clock_enable_0);
Q2_q_b[15] = Q2_q_b[15]_PORT_B_data_out_reg[0];


--L1_mDATAd_1[5] is RAW2RGB_4X:v4|mDATAd_1[5]
L1_mDATAd_1[5] = DFFEAS(Q2_q_b[5], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q2_q_b[5] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[5]_PORT_A_data_in = D2_mCCD_DATA[5];
Q2_q_b[5]_PORT_A_data_in_reg = DFFE(Q2_q_b[5]_PORT_A_data_in, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_A_address_reg = DFFE(Q2_q_b[5]_PORT_A_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_B_address_reg = DFFE(Q2_q_b[5]_PORT_B_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_write_enable = VCC;
Q2_q_b[5]_PORT_A_write_enable_reg = DFFE(Q2_q_b[5]_PORT_A_write_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_read_enable = VCC;
Q2_q_b[5]_PORT_B_read_enable_reg = DFFE(Q2_q_b[5]_PORT_B_read_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_clock_0 = CCD2_PIXCLK;
Q2_q_b[5]_clock_enable_0 = D2_oDVAL;
Q2_q_b[5]_PORT_B_data_out = MEMORY(Q2_q_b[5]_PORT_A_data_in_reg, , Q2_q_b[5]_PORT_A_address_reg, Q2_q_b[5]_PORT_B_address_reg, Q2_q_b[5]_PORT_A_write_enable_reg, Q2_q_b[5]_PORT_B_read_enable_reg, , , Q2_q_b[5]_clock_0, , Q2_q_b[5]_clock_enable_0, , , );
Q2_q_b[5]_PORT_B_data_out_reg = DFFE(Q2_q_b[5]_PORT_B_data_out, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5] = Q2_q_b[5]_PORT_B_data_out_reg[0];


--L1L27 is RAW2RGB_4X:v4|mCCD_B~126
L1L27 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & L1_mDATAd_1[5] # !D2_X_Cont[0] & (Q2_q_b[5]));


--L1_mDATAd_0[5] is RAW2RGB_4X:v4|mDATAd_0[5]
L1_mDATAd_0[5] = DFFEAS(Q2_q_b[15], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L28 is RAW2RGB_4X:v4|mCCD_B~127
L1L28 = D2_Y_Cont[0] & (L1L27 & (L1_mDATAd_0[5]) # !L1L27 & Q2_q_b[15]) # !D2_Y_Cont[0] & (L1L27);


--K1L4 is Mirror_Col_4X:u9|Z_Cont[0]~161
K1L4 = K1_Z_Cont[0] & (L1_mDVAL $ VCC) # !K1_Z_Cont[0] & L1_mDVAL & VCC;

--K1L5 is Mirror_Col_4X:u9|Z_Cont[0]~162
K1L5 = CARRY(K1_Z_Cont[0] & L1_mDVAL);


--K1_Z_Cont[9] is Mirror_Col_4X:u9|Z_Cont[9]
K1_Z_Cont[9] = DFFEAS(K1L37, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  , K1L1,  );


--K1L1 is Mirror_Col_4X:u9|LessThan~114
K1L1 = K1_Z_Cont[9] # K1_Z_Cont[8] & (K1_Z_Cont[6] # K1_Z_Cont[7]);


--K1L8 is Mirror_Col_4X:u9|Z_Cont[1]~163
K1L8 = K1_Z_Cont[1] & !K1L5 # !K1_Z_Cont[1] & (K1L5 # GND);

--K1L9 is Mirror_Col_4X:u9|Z_Cont[1]~164
K1L9 = CARRY(!K1L5 # !K1_Z_Cont[1]);


--K1L12 is Mirror_Col_4X:u9|Z_Cont[2]~165
K1L12 = K1_Z_Cont[2] & (K1L9 $ GND) # !K1_Z_Cont[2] & !K1L9 & VCC;

--K1L13 is Mirror_Col_4X:u9|Z_Cont[2]~166
K1L13 = CARRY(K1_Z_Cont[2] & !K1L9);


--K1L16 is Mirror_Col_4X:u9|Z_Cont[3]~167
K1L16 = K1_Z_Cont[3] & !K1L13 # !K1_Z_Cont[3] & (K1L13 # GND);

--K1L17 is Mirror_Col_4X:u9|Z_Cont[3]~168
K1L17 = CARRY(!K1L13 # !K1_Z_Cont[3]);


--K1L20 is Mirror_Col_4X:u9|Z_Cont[4]~169
K1L20 = K1_Z_Cont[4] & (K1L17 $ GND) # !K1_Z_Cont[4] & !K1L17 & VCC;

--K1L21 is Mirror_Col_4X:u9|Z_Cont[4]~170
K1L21 = CARRY(K1_Z_Cont[4] & !K1L17);


--K1L24 is Mirror_Col_4X:u9|Z_Cont[5]~171
K1L24 = K1_Z_Cont[5] & !K1L21 # !K1_Z_Cont[5] & (K1L21 # GND);

--K1L25 is Mirror_Col_4X:u9|Z_Cont[5]~172
K1L25 = CARRY(!K1L21 # !K1_Z_Cont[5]);


--K1L28 is Mirror_Col_4X:u9|Z_Cont[6]~173
K1L28 = K1_Z_Cont[6] & (K1L25 $ GND) # !K1_Z_Cont[6] & !K1L25 & VCC;

--K1L29 is Mirror_Col_4X:u9|Z_Cont[6]~174
K1L29 = CARRY(K1_Z_Cont[6] & !K1L25);


--K1L31 is Mirror_Col_4X:u9|Z_Cont[7]~175
K1L31 = K1_Z_Cont[7] & !K1L29 # !K1_Z_Cont[7] & (K1L29 # GND);

--K1L32 is Mirror_Col_4X:u9|Z_Cont[7]~176
K1L32 = CARRY(!K1L29 # !K1_Z_Cont[7]);


--K1L34 is Mirror_Col_4X:u9|Z_Cont[8]~177
K1L34 = K1_Z_Cont[8] & (K1L32 $ GND) # !K1_Z_Cont[8] & !K1L32 & VCC;

--K1L35 is Mirror_Col_4X:u9|Z_Cont[8]~178
K1L35 = CARRY(K1_Z_Cont[8] & !K1L32);


--Q1_q_b[16] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[16]_PORT_A_data_in = Q1_q_b[6];
Q1_q_b[16]_PORT_A_data_in_reg = DFFE(Q1_q_b[16]_PORT_A_data_in, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[16]_PORT_A_address_reg = DFFE(Q1_q_b[16]_PORT_A_address, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[16]_PORT_B_address_reg = DFFE(Q1_q_b[16]_PORT_B_address, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16]_PORT_A_write_enable = VCC;
Q1_q_b[16]_PORT_A_write_enable_reg = DFFE(Q1_q_b[16]_PORT_A_write_enable, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16]_PORT_B_read_enable = VCC;
Q1_q_b[16]_PORT_B_read_enable_reg = DFFE(Q1_q_b[16]_PORT_B_read_enable, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16]_clock_0 = CCD1_PIXCLK;
Q1_q_b[16]_clock_enable_0 = D1_oDVAL;
Q1_q_b[16]_PORT_B_data_out = MEMORY(Q1_q_b[16]_PORT_A_data_in_reg, , Q1_q_b[16]_PORT_A_address_reg, Q1_q_b[16]_PORT_B_address_reg, Q1_q_b[16]_PORT_A_write_enable_reg, Q1_q_b[16]_PORT_B_read_enable_reg, , , Q1_q_b[16]_clock_0, , Q1_q_b[16]_clock_enable_0, , , );
Q1_q_b[16]_PORT_B_data_out_reg = DFFE(Q1_q_b[16]_PORT_B_data_out, Q1_q_b[16]_clock_0, , , Q1_q_b[16]_clock_enable_0);
Q1_q_b[16] = Q1_q_b[16]_PORT_B_data_out_reg[0];


--E1_mDATAd_1[6] is RAW2RGB_2X:u4|mDATAd_1[6]
E1_mDATAd_1[6] = DFFEAS(Q1_q_b[6], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q1_q_b[6] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[6]_PORT_A_data_in = D1_mCCD_DATA[6];
Q1_q_b[6]_PORT_A_data_in_reg = DFFE(Q1_q_b[6]_PORT_A_data_in, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_A_address_reg = DFFE(Q1_q_b[6]_PORT_A_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_B_address_reg = DFFE(Q1_q_b[6]_PORT_B_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_write_enable = VCC;
Q1_q_b[6]_PORT_A_write_enable_reg = DFFE(Q1_q_b[6]_PORT_A_write_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_read_enable = VCC;
Q1_q_b[6]_PORT_B_read_enable_reg = DFFE(Q1_q_b[6]_PORT_B_read_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_clock_0 = CCD1_PIXCLK;
Q1_q_b[6]_clock_enable_0 = D1_oDVAL;
Q1_q_b[6]_PORT_B_data_out = MEMORY(Q1_q_b[6]_PORT_A_data_in_reg, , Q1_q_b[6]_PORT_A_address_reg, Q1_q_b[6]_PORT_B_address_reg, Q1_q_b[6]_PORT_A_write_enable_reg, Q1_q_b[6]_PORT_B_read_enable_reg, , , Q1_q_b[6]_clock_0, , Q1_q_b[6]_clock_enable_0, , , );
Q1_q_b[6]_PORT_B_data_out_reg = DFFE(Q1_q_b[6]_PORT_B_data_out, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6] = Q1_q_b[6]_PORT_B_data_out_reg[0];


--E1L29 is RAW2RGB_2X:u4|mCCD_B~128
E1L29 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[6] # !D1_X_Cont[0] & (Q1_q_b[6]));


--E1_mDATAd_0[6] is RAW2RGB_2X:u4|mDATAd_0[6]
E1_mDATAd_0[6] = DFFEAS(Q1_q_b[16], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L30 is RAW2RGB_2X:u4|mCCD_B~129
E1L30 = D1_Y_Cont[0] & (E1L29 & (E1_mDATAd_0[6]) # !E1L29 & Q1_q_b[16]) # !D1_Y_Cont[0] & (E1L29);


--L1_mDATAd_1[6] is RAW2RGB_4X:v4|mDATAd_1[6]
L1_mDATAd_1[6] = DFFEAS(Q2_q_b[6], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q2_q_b[16] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[16]_PORT_A_data_in = Q2_q_b[6];
Q2_q_b[16]_PORT_A_data_in_reg = DFFE(Q2_q_b[16]_PORT_A_data_in, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[16]_PORT_A_address_reg = DFFE(Q2_q_b[16]_PORT_A_address, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[16]_PORT_B_address_reg = DFFE(Q2_q_b[16]_PORT_B_address, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16]_PORT_A_write_enable = VCC;
Q2_q_b[16]_PORT_A_write_enable_reg = DFFE(Q2_q_b[16]_PORT_A_write_enable, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16]_PORT_B_read_enable = VCC;
Q2_q_b[16]_PORT_B_read_enable_reg = DFFE(Q2_q_b[16]_PORT_B_read_enable, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16]_clock_0 = CCD2_PIXCLK;
Q2_q_b[16]_clock_enable_0 = D2_oDVAL;
Q2_q_b[16]_PORT_B_data_out = MEMORY(Q2_q_b[16]_PORT_A_data_in_reg, , Q2_q_b[16]_PORT_A_address_reg, Q2_q_b[16]_PORT_B_address_reg, Q2_q_b[16]_PORT_A_write_enable_reg, Q2_q_b[16]_PORT_B_read_enable_reg, , , Q2_q_b[16]_clock_0, , Q2_q_b[16]_clock_enable_0, , , );
Q2_q_b[16]_PORT_B_data_out_reg = DFFE(Q2_q_b[16]_PORT_B_data_out, Q2_q_b[16]_clock_0, , , Q2_q_b[16]_clock_enable_0);
Q2_q_b[16] = Q2_q_b[16]_PORT_B_data_out_reg[0];


--Q2_q_b[6] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[6]_PORT_A_data_in = D2_mCCD_DATA[6];
Q2_q_b[6]_PORT_A_data_in_reg = DFFE(Q2_q_b[6]_PORT_A_data_in, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_A_address_reg = DFFE(Q2_q_b[6]_PORT_A_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_B_address_reg = DFFE(Q2_q_b[6]_PORT_B_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_write_enable = VCC;
Q2_q_b[6]_PORT_A_write_enable_reg = DFFE(Q2_q_b[6]_PORT_A_write_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_read_enable = VCC;
Q2_q_b[6]_PORT_B_read_enable_reg = DFFE(Q2_q_b[6]_PORT_B_read_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_clock_0 = CCD2_PIXCLK;
Q2_q_b[6]_clock_enable_0 = D2_oDVAL;
Q2_q_b[6]_PORT_B_data_out = MEMORY(Q2_q_b[6]_PORT_A_data_in_reg, , Q2_q_b[6]_PORT_A_address_reg, Q2_q_b[6]_PORT_B_address_reg, Q2_q_b[6]_PORT_A_write_enable_reg, Q2_q_b[6]_PORT_B_read_enable_reg, , , Q2_q_b[6]_clock_0, , Q2_q_b[6]_clock_enable_0, , , );
Q2_q_b[6]_PORT_B_data_out_reg = DFFE(Q2_q_b[6]_PORT_B_data_out, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6] = Q2_q_b[6]_PORT_B_data_out_reg[0];


--L1L29 is RAW2RGB_4X:v4|mCCD_B~128
L1L29 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & Q2_q_b[16] # !D2_Y_Cont[0] & (Q2_q_b[6]));


--L1_mDATAd_0[6] is RAW2RGB_4X:v4|mDATAd_0[6]
L1_mDATAd_0[6] = DFFEAS(Q2_q_b[16], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L30 is RAW2RGB_4X:v4|mCCD_B~129
L1L30 = D2_X_Cont[0] & (L1L29 & (L1_mDATAd_0[6]) # !L1L29 & L1_mDATAd_1[6]) # !D2_X_Cont[0] & (L1L29);


--E1_mDATAd_1[7] is RAW2RGB_2X:u4|mDATAd_1[7]
E1_mDATAd_1[7] = DFFEAS(Q1_q_b[7], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q1_q_b[17] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[17]_PORT_A_data_in = Q1_q_b[7];
Q1_q_b[17]_PORT_A_data_in_reg = DFFE(Q1_q_b[17]_PORT_A_data_in, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[17]_PORT_A_address_reg = DFFE(Q1_q_b[17]_PORT_A_address, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[17]_PORT_B_address_reg = DFFE(Q1_q_b[17]_PORT_B_address, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17]_PORT_A_write_enable = VCC;
Q1_q_b[17]_PORT_A_write_enable_reg = DFFE(Q1_q_b[17]_PORT_A_write_enable, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17]_PORT_B_read_enable = VCC;
Q1_q_b[17]_PORT_B_read_enable_reg = DFFE(Q1_q_b[17]_PORT_B_read_enable, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17]_clock_0 = CCD1_PIXCLK;
Q1_q_b[17]_clock_enable_0 = D1_oDVAL;
Q1_q_b[17]_PORT_B_data_out = MEMORY(Q1_q_b[17]_PORT_A_data_in_reg, , Q1_q_b[17]_PORT_A_address_reg, Q1_q_b[17]_PORT_B_address_reg, Q1_q_b[17]_PORT_A_write_enable_reg, Q1_q_b[17]_PORT_B_read_enable_reg, , , Q1_q_b[17]_clock_0, , Q1_q_b[17]_clock_enable_0, , , );
Q1_q_b[17]_PORT_B_data_out_reg = DFFE(Q1_q_b[17]_PORT_B_data_out, Q1_q_b[17]_clock_0, , , Q1_q_b[17]_clock_enable_0);
Q1_q_b[17] = Q1_q_b[17]_PORT_B_data_out_reg[0];


--Q1_q_b[7] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[7]_PORT_A_data_in = D1_mCCD_DATA[7];
Q1_q_b[7]_PORT_A_data_in_reg = DFFE(Q1_q_b[7]_PORT_A_data_in, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_A_address_reg = DFFE(Q1_q_b[7]_PORT_A_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_B_address_reg = DFFE(Q1_q_b[7]_PORT_B_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_write_enable = VCC;
Q1_q_b[7]_PORT_A_write_enable_reg = DFFE(Q1_q_b[7]_PORT_A_write_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_read_enable = VCC;
Q1_q_b[7]_PORT_B_read_enable_reg = DFFE(Q1_q_b[7]_PORT_B_read_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_clock_0 = CCD1_PIXCLK;
Q1_q_b[7]_clock_enable_0 = D1_oDVAL;
Q1_q_b[7]_PORT_B_data_out = MEMORY(Q1_q_b[7]_PORT_A_data_in_reg, , Q1_q_b[7]_PORT_A_address_reg, Q1_q_b[7]_PORT_B_address_reg, Q1_q_b[7]_PORT_A_write_enable_reg, Q1_q_b[7]_PORT_B_read_enable_reg, , , Q1_q_b[7]_clock_0, , Q1_q_b[7]_clock_enable_0, , , );
Q1_q_b[7]_PORT_B_data_out_reg = DFFE(Q1_q_b[7]_PORT_B_data_out, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7] = Q1_q_b[7]_PORT_B_data_out_reg[0];


--E1L31 is RAW2RGB_2X:u4|mCCD_B~130
E1L31 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[17] # !D1_Y_Cont[0] & (Q1_q_b[7]));


--E1_mDATAd_0[7] is RAW2RGB_2X:u4|mDATAd_0[7]
E1_mDATAd_0[7] = DFFEAS(Q1_q_b[17], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L32 is RAW2RGB_2X:u4|mCCD_B~131
E1L32 = D1_X_Cont[0] & (E1L31 & (E1_mDATAd_0[7]) # !E1L31 & E1_mDATAd_1[7]) # !D1_X_Cont[0] & (E1L31);


--Q2_q_b[17] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[17]_PORT_A_data_in = Q2_q_b[7];
Q2_q_b[17]_PORT_A_data_in_reg = DFFE(Q2_q_b[17]_PORT_A_data_in, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[17]_PORT_A_address_reg = DFFE(Q2_q_b[17]_PORT_A_address, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[17]_PORT_B_address_reg = DFFE(Q2_q_b[17]_PORT_B_address, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17]_PORT_A_write_enable = VCC;
Q2_q_b[17]_PORT_A_write_enable_reg = DFFE(Q2_q_b[17]_PORT_A_write_enable, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17]_PORT_B_read_enable = VCC;
Q2_q_b[17]_PORT_B_read_enable_reg = DFFE(Q2_q_b[17]_PORT_B_read_enable, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17]_clock_0 = CCD2_PIXCLK;
Q2_q_b[17]_clock_enable_0 = D2_oDVAL;
Q2_q_b[17]_PORT_B_data_out = MEMORY(Q2_q_b[17]_PORT_A_data_in_reg, , Q2_q_b[17]_PORT_A_address_reg, Q2_q_b[17]_PORT_B_address_reg, Q2_q_b[17]_PORT_A_write_enable_reg, Q2_q_b[17]_PORT_B_read_enable_reg, , , Q2_q_b[17]_clock_0, , Q2_q_b[17]_clock_enable_0, , , );
Q2_q_b[17]_PORT_B_data_out_reg = DFFE(Q2_q_b[17]_PORT_B_data_out, Q2_q_b[17]_clock_0, , , Q2_q_b[17]_clock_enable_0);
Q2_q_b[17] = Q2_q_b[17]_PORT_B_data_out_reg[0];


--L1_mDATAd_1[7] is RAW2RGB_4X:v4|mDATAd_1[7]
L1_mDATAd_1[7] = DFFEAS(Q2_q_b[7], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q2_q_b[7] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[7]_PORT_A_data_in = D2_mCCD_DATA[7];
Q2_q_b[7]_PORT_A_data_in_reg = DFFE(Q2_q_b[7]_PORT_A_data_in, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_A_address_reg = DFFE(Q2_q_b[7]_PORT_A_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_B_address_reg = DFFE(Q2_q_b[7]_PORT_B_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_write_enable = VCC;
Q2_q_b[7]_PORT_A_write_enable_reg = DFFE(Q2_q_b[7]_PORT_A_write_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_read_enable = VCC;
Q2_q_b[7]_PORT_B_read_enable_reg = DFFE(Q2_q_b[7]_PORT_B_read_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_clock_0 = CCD2_PIXCLK;
Q2_q_b[7]_clock_enable_0 = D2_oDVAL;
Q2_q_b[7]_PORT_B_data_out = MEMORY(Q2_q_b[7]_PORT_A_data_in_reg, , Q2_q_b[7]_PORT_A_address_reg, Q2_q_b[7]_PORT_B_address_reg, Q2_q_b[7]_PORT_A_write_enable_reg, Q2_q_b[7]_PORT_B_read_enable_reg, , , Q2_q_b[7]_clock_0, , Q2_q_b[7]_clock_enable_0, , , );
Q2_q_b[7]_PORT_B_data_out_reg = DFFE(Q2_q_b[7]_PORT_B_data_out, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7] = Q2_q_b[7]_PORT_B_data_out_reg[0];


--L1L31 is RAW2RGB_4X:v4|mCCD_B~130
L1L31 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & L1_mDATAd_1[7] # !D2_X_Cont[0] & (Q2_q_b[7]));


--L1_mDATAd_0[7] is RAW2RGB_4X:v4|mDATAd_0[7]
L1_mDATAd_0[7] = DFFEAS(Q2_q_b[17], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L32 is RAW2RGB_4X:v4|mCCD_B~131
L1L32 = D2_Y_Cont[0] & (L1L31 & (L1_mDATAd_0[7]) # !L1L31 & Q2_q_b[17]) # !D2_Y_Cont[0] & (L1L31);


--Q1_q_b[18] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[18]_PORT_A_data_in = Q1_q_b[8];
Q1_q_b[18]_PORT_A_data_in_reg = DFFE(Q1_q_b[18]_PORT_A_data_in, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[18]_PORT_A_address_reg = DFFE(Q1_q_b[18]_PORT_A_address, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[18]_PORT_B_address_reg = DFFE(Q1_q_b[18]_PORT_B_address, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18]_PORT_A_write_enable = VCC;
Q1_q_b[18]_PORT_A_write_enable_reg = DFFE(Q1_q_b[18]_PORT_A_write_enable, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18]_PORT_B_read_enable = VCC;
Q1_q_b[18]_PORT_B_read_enable_reg = DFFE(Q1_q_b[18]_PORT_B_read_enable, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18]_clock_0 = CCD1_PIXCLK;
Q1_q_b[18]_clock_enable_0 = D1_oDVAL;
Q1_q_b[18]_PORT_B_data_out = MEMORY(Q1_q_b[18]_PORT_A_data_in_reg, , Q1_q_b[18]_PORT_A_address_reg, Q1_q_b[18]_PORT_B_address_reg, Q1_q_b[18]_PORT_A_write_enable_reg, Q1_q_b[18]_PORT_B_read_enable_reg, , , Q1_q_b[18]_clock_0, , Q1_q_b[18]_clock_enable_0, , , );
Q1_q_b[18]_PORT_B_data_out_reg = DFFE(Q1_q_b[18]_PORT_B_data_out, Q1_q_b[18]_clock_0, , , Q1_q_b[18]_clock_enable_0);
Q1_q_b[18] = Q1_q_b[18]_PORT_B_data_out_reg[0];


--E1_mDATAd_1[8] is RAW2RGB_2X:u4|mDATAd_1[8]
E1_mDATAd_1[8] = DFFEAS(Q1_q_b[8], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q1_q_b[8] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[8]_PORT_A_data_in = D1_mCCD_DATA[8];
Q1_q_b[8]_PORT_A_data_in_reg = DFFE(Q1_q_b[8]_PORT_A_data_in, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_A_address_reg = DFFE(Q1_q_b[8]_PORT_A_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_B_address_reg = DFFE(Q1_q_b[8]_PORT_B_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_write_enable = VCC;
Q1_q_b[8]_PORT_A_write_enable_reg = DFFE(Q1_q_b[8]_PORT_A_write_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_read_enable = VCC;
Q1_q_b[8]_PORT_B_read_enable_reg = DFFE(Q1_q_b[8]_PORT_B_read_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_clock_0 = CCD1_PIXCLK;
Q1_q_b[8]_clock_enable_0 = D1_oDVAL;
Q1_q_b[8]_PORT_B_data_out = MEMORY(Q1_q_b[8]_PORT_A_data_in_reg, , Q1_q_b[8]_PORT_A_address_reg, Q1_q_b[8]_PORT_B_address_reg, Q1_q_b[8]_PORT_A_write_enable_reg, Q1_q_b[8]_PORT_B_read_enable_reg, , , Q1_q_b[8]_clock_0, , Q1_q_b[8]_clock_enable_0, , , );
Q1_q_b[8]_PORT_B_data_out_reg = DFFE(Q1_q_b[8]_PORT_B_data_out, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8] = Q1_q_b[8]_PORT_B_data_out_reg[0];


--E1L33 is RAW2RGB_2X:u4|mCCD_B~132
E1L33 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[8] # !D1_X_Cont[0] & (Q1_q_b[8]));


--E1_mDATAd_0[8] is RAW2RGB_2X:u4|mDATAd_0[8]
E1_mDATAd_0[8] = DFFEAS(Q1_q_b[18], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L34 is RAW2RGB_2X:u4|mCCD_B~133
E1L34 = D1_Y_Cont[0] & (E1L33 & (E1_mDATAd_0[8]) # !E1L33 & Q1_q_b[18]) # !D1_Y_Cont[0] & (E1L33);


--L1_mDATAd_1[8] is RAW2RGB_4X:v4|mDATAd_1[8]
L1_mDATAd_1[8] = DFFEAS(Q2_q_b[8], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q2_q_b[18] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[18]_PORT_A_data_in = Q2_q_b[8];
Q2_q_b[18]_PORT_A_data_in_reg = DFFE(Q2_q_b[18]_PORT_A_data_in, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[18]_PORT_A_address_reg = DFFE(Q2_q_b[18]_PORT_A_address, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[18]_PORT_B_address_reg = DFFE(Q2_q_b[18]_PORT_B_address, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18]_PORT_A_write_enable = VCC;
Q2_q_b[18]_PORT_A_write_enable_reg = DFFE(Q2_q_b[18]_PORT_A_write_enable, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18]_PORT_B_read_enable = VCC;
Q2_q_b[18]_PORT_B_read_enable_reg = DFFE(Q2_q_b[18]_PORT_B_read_enable, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18]_clock_0 = CCD2_PIXCLK;
Q2_q_b[18]_clock_enable_0 = D2_oDVAL;
Q2_q_b[18]_PORT_B_data_out = MEMORY(Q2_q_b[18]_PORT_A_data_in_reg, , Q2_q_b[18]_PORT_A_address_reg, Q2_q_b[18]_PORT_B_address_reg, Q2_q_b[18]_PORT_A_write_enable_reg, Q2_q_b[18]_PORT_B_read_enable_reg, , , Q2_q_b[18]_clock_0, , Q2_q_b[18]_clock_enable_0, , , );
Q2_q_b[18]_PORT_B_data_out_reg = DFFE(Q2_q_b[18]_PORT_B_data_out, Q2_q_b[18]_clock_0, , , Q2_q_b[18]_clock_enable_0);
Q2_q_b[18] = Q2_q_b[18]_PORT_B_data_out_reg[0];


--Q2_q_b[8] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[8]_PORT_A_data_in = D2_mCCD_DATA[8];
Q2_q_b[8]_PORT_A_data_in_reg = DFFE(Q2_q_b[8]_PORT_A_data_in, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_A_address_reg = DFFE(Q2_q_b[8]_PORT_A_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_B_address_reg = DFFE(Q2_q_b[8]_PORT_B_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_write_enable = VCC;
Q2_q_b[8]_PORT_A_write_enable_reg = DFFE(Q2_q_b[8]_PORT_A_write_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_read_enable = VCC;
Q2_q_b[8]_PORT_B_read_enable_reg = DFFE(Q2_q_b[8]_PORT_B_read_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_clock_0 = CCD2_PIXCLK;
Q2_q_b[8]_clock_enable_0 = D2_oDVAL;
Q2_q_b[8]_PORT_B_data_out = MEMORY(Q2_q_b[8]_PORT_A_data_in_reg, , Q2_q_b[8]_PORT_A_address_reg, Q2_q_b[8]_PORT_B_address_reg, Q2_q_b[8]_PORT_A_write_enable_reg, Q2_q_b[8]_PORT_B_read_enable_reg, , , Q2_q_b[8]_clock_0, , Q2_q_b[8]_clock_enable_0, , , );
Q2_q_b[8]_PORT_B_data_out_reg = DFFE(Q2_q_b[8]_PORT_B_data_out, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8] = Q2_q_b[8]_PORT_B_data_out_reg[0];


--L1L33 is RAW2RGB_4X:v4|mCCD_B~132
L1L33 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & Q2_q_b[18] # !D2_Y_Cont[0] & (Q2_q_b[8]));


--L1_mDATAd_0[8] is RAW2RGB_4X:v4|mDATAd_0[8]
L1_mDATAd_0[8] = DFFEAS(Q2_q_b[18], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L34 is RAW2RGB_4X:v4|mCCD_B~133
L1L34 = D2_X_Cont[0] & (L1L33 & (L1_mDATAd_0[8]) # !L1L33 & L1_mDATAd_1[8]) # !D2_X_Cont[0] & (L1L33);


--E1_mDATAd_1[9] is RAW2RGB_2X:u4|mDATAd_1[9]
E1_mDATAd_1[9] = DFFEAS(Q1_q_b[9], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q1_q_b[19] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[19]_PORT_A_data_in = Q1_q_b[9];
Q1_q_b[19]_PORT_A_data_in_reg = DFFE(Q1_q_b[19]_PORT_A_data_in, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[19]_PORT_A_address_reg = DFFE(Q1_q_b[19]_PORT_A_address, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[19]_PORT_B_address_reg = DFFE(Q1_q_b[19]_PORT_B_address, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19]_PORT_A_write_enable = VCC;
Q1_q_b[19]_PORT_A_write_enable_reg = DFFE(Q1_q_b[19]_PORT_A_write_enable, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19]_PORT_B_read_enable = VCC;
Q1_q_b[19]_PORT_B_read_enable_reg = DFFE(Q1_q_b[19]_PORT_B_read_enable, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19]_clock_0 = CCD1_PIXCLK;
Q1_q_b[19]_clock_enable_0 = D1_oDVAL;
Q1_q_b[19]_PORT_B_data_out = MEMORY(Q1_q_b[19]_PORT_A_data_in_reg, , Q1_q_b[19]_PORT_A_address_reg, Q1_q_b[19]_PORT_B_address_reg, Q1_q_b[19]_PORT_A_write_enable_reg, Q1_q_b[19]_PORT_B_read_enable_reg, , , Q1_q_b[19]_clock_0, , Q1_q_b[19]_clock_enable_0, , , );
Q1_q_b[19]_PORT_B_data_out_reg = DFFE(Q1_q_b[19]_PORT_B_data_out, Q1_q_b[19]_clock_0, , , Q1_q_b[19]_clock_enable_0);
Q1_q_b[19] = Q1_q_b[19]_PORT_B_data_out_reg[0];


--Q1_q_b[9] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[9]_PORT_A_data_in = D1_mCCD_DATA[9];
Q1_q_b[9]_PORT_A_data_in_reg = DFFE(Q1_q_b[9]_PORT_A_data_in, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_A_address_reg = DFFE(Q1_q_b[9]_PORT_A_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_B_address_reg = DFFE(Q1_q_b[9]_PORT_B_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_write_enable = VCC;
Q1_q_b[9]_PORT_A_write_enable_reg = DFFE(Q1_q_b[9]_PORT_A_write_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_read_enable = VCC;
Q1_q_b[9]_PORT_B_read_enable_reg = DFFE(Q1_q_b[9]_PORT_B_read_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_clock_0 = CCD1_PIXCLK;
Q1_q_b[9]_clock_enable_0 = D1_oDVAL;
Q1_q_b[9]_PORT_B_data_out = MEMORY(Q1_q_b[9]_PORT_A_data_in_reg, , Q1_q_b[9]_PORT_A_address_reg, Q1_q_b[9]_PORT_B_address_reg, Q1_q_b[9]_PORT_A_write_enable_reg, Q1_q_b[9]_PORT_B_read_enable_reg, , , Q1_q_b[9]_clock_0, , Q1_q_b[9]_clock_enable_0, , , );
Q1_q_b[9]_PORT_B_data_out_reg = DFFE(Q1_q_b[9]_PORT_B_data_out, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9] = Q1_q_b[9]_PORT_B_data_out_reg[0];


--E1L35 is RAW2RGB_2X:u4|mCCD_B~134
E1L35 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[19] # !D1_Y_Cont[0] & (Q1_q_b[9]));


--E1_mDATAd_0[9] is RAW2RGB_2X:u4|mDATAd_0[9]
E1_mDATAd_0[9] = DFFEAS(Q1_q_b[19], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L36 is RAW2RGB_2X:u4|mCCD_B~135
E1L36 = D1_X_Cont[0] & (E1L35 & (E1_mDATAd_0[9]) # !E1L35 & E1_mDATAd_1[9]) # !D1_X_Cont[0] & (E1L35);


--Q2_q_b[19] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[19]_PORT_A_data_in = Q2_q_b[9];
Q2_q_b[19]_PORT_A_data_in_reg = DFFE(Q2_q_b[19]_PORT_A_data_in, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[19]_PORT_A_address_reg = DFFE(Q2_q_b[19]_PORT_A_address, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[19]_PORT_B_address_reg = DFFE(Q2_q_b[19]_PORT_B_address, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19]_PORT_A_write_enable = VCC;
Q2_q_b[19]_PORT_A_write_enable_reg = DFFE(Q2_q_b[19]_PORT_A_write_enable, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19]_PORT_B_read_enable = VCC;
Q2_q_b[19]_PORT_B_read_enable_reg = DFFE(Q2_q_b[19]_PORT_B_read_enable, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19]_clock_0 = CCD2_PIXCLK;
Q2_q_b[19]_clock_enable_0 = D2_oDVAL;
Q2_q_b[19]_PORT_B_data_out = MEMORY(Q2_q_b[19]_PORT_A_data_in_reg, , Q2_q_b[19]_PORT_A_address_reg, Q2_q_b[19]_PORT_B_address_reg, Q2_q_b[19]_PORT_A_write_enable_reg, Q2_q_b[19]_PORT_B_read_enable_reg, , , Q2_q_b[19]_clock_0, , Q2_q_b[19]_clock_enable_0, , , );
Q2_q_b[19]_PORT_B_data_out_reg = DFFE(Q2_q_b[19]_PORT_B_data_out, Q2_q_b[19]_clock_0, , , Q2_q_b[19]_clock_enable_0);
Q2_q_b[19] = Q2_q_b[19]_PORT_B_data_out_reg[0];


--L1_mDATAd_1[9] is RAW2RGB_4X:v4|mDATAd_1[9]
L1_mDATAd_1[9] = DFFEAS(Q2_q_b[9], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--Q2_q_b[9] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[9]_PORT_A_data_in = D2_mCCD_DATA[9];
Q2_q_b[9]_PORT_A_data_in_reg = DFFE(Q2_q_b[9]_PORT_A_data_in, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_A_address_reg = DFFE(Q2_q_b[9]_PORT_A_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_B_address_reg = DFFE(Q2_q_b[9]_PORT_B_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_write_enable = VCC;
Q2_q_b[9]_PORT_A_write_enable_reg = DFFE(Q2_q_b[9]_PORT_A_write_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_read_enable = VCC;
Q2_q_b[9]_PORT_B_read_enable_reg = DFFE(Q2_q_b[9]_PORT_B_read_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_clock_0 = CCD2_PIXCLK;
Q2_q_b[9]_clock_enable_0 = D2_oDVAL;
Q2_q_b[9]_PORT_B_data_out = MEMORY(Q2_q_b[9]_PORT_A_data_in_reg, , Q2_q_b[9]_PORT_A_address_reg, Q2_q_b[9]_PORT_B_address_reg, Q2_q_b[9]_PORT_A_write_enable_reg, Q2_q_b[9]_PORT_B_read_enable_reg, , , Q2_q_b[9]_clock_0, , Q2_q_b[9]_clock_enable_0, , , );
Q2_q_b[9]_PORT_B_data_out_reg = DFFE(Q2_q_b[9]_PORT_B_data_out, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9] = Q2_q_b[9]_PORT_B_data_out_reg[0];


--L1L35 is RAW2RGB_4X:v4|mCCD_B~134
L1L35 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & L1_mDATAd_1[9] # !D2_X_Cont[0] & (Q2_q_b[9]));


--L1_mDATAd_0[9] is RAW2RGB_4X:v4|mDATAd_0[9]
L1_mDATAd_0[9] = DFFEAS(Q2_q_b[19], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L36 is RAW2RGB_4X:v4|mCCD_B~135
L1L36 = D2_Y_Cont[0] & (L1L35 & (L1_mDATAd_0[9]) # !L1L35 & Q2_q_b[19]) # !D2_Y_Cont[0] & (L1L35);


--E1L1 is RAW2RGB_2X:u4|add~1591
E1L1 = Q1_q_b[16] & (Q1_q_b[6] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[16] & Q1_q_b[6] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L2 is RAW2RGB_2X:u4|add~1592
E1L2 = E1_mDATAd_1[6] & (E1_mDATAd_0[6] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[6] & E1_mDATAd_0[6] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L3 is RAW2RGB_2X:u4|add~1593
E1L3 = Q1_q_b[15] & (Q1_q_b[5] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[15] & Q1_q_b[5] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L4 is RAW2RGB_2X:u4|add~1594
E1L4 = E1_mDATAd_1[5] & (E1_mDATAd_0[5] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[5] & E1_mDATAd_0[5] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--Q1_q_b[14] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[14]_PORT_A_data_in = Q1_q_b[4];
Q1_q_b[14]_PORT_A_data_in_reg = DFFE(Q1_q_b[14]_PORT_A_data_in, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[14]_PORT_A_address_reg = DFFE(Q1_q_b[14]_PORT_A_address, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[14]_PORT_B_address_reg = DFFE(Q1_q_b[14]_PORT_B_address, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14]_PORT_A_write_enable = VCC;
Q1_q_b[14]_PORT_A_write_enable_reg = DFFE(Q1_q_b[14]_PORT_A_write_enable, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14]_PORT_B_read_enable = VCC;
Q1_q_b[14]_PORT_B_read_enable_reg = DFFE(Q1_q_b[14]_PORT_B_read_enable, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14]_clock_0 = CCD1_PIXCLK;
Q1_q_b[14]_clock_enable_0 = D1_oDVAL;
Q1_q_b[14]_PORT_B_data_out = MEMORY(Q1_q_b[14]_PORT_A_data_in_reg, , Q1_q_b[14]_PORT_A_address_reg, Q1_q_b[14]_PORT_B_address_reg, Q1_q_b[14]_PORT_A_write_enable_reg, Q1_q_b[14]_PORT_B_read_enable_reg, , , Q1_q_b[14]_clock_0, , Q1_q_b[14]_clock_enable_0, , , );
Q1_q_b[14]_PORT_B_data_out_reg = DFFE(Q1_q_b[14]_PORT_B_data_out, Q1_q_b[14]_clock_0, , , Q1_q_b[14]_clock_enable_0);
Q1_q_b[14] = Q1_q_b[14]_PORT_B_data_out_reg[0];


--Q1_q_b[4] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[4]_PORT_A_data_in = D1_mCCD_DATA[4];
Q1_q_b[4]_PORT_A_data_in_reg = DFFE(Q1_q_b[4]_PORT_A_data_in, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_A_address_reg = DFFE(Q1_q_b[4]_PORT_A_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_B_address_reg = DFFE(Q1_q_b[4]_PORT_B_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_write_enable = VCC;
Q1_q_b[4]_PORT_A_write_enable_reg = DFFE(Q1_q_b[4]_PORT_A_write_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_read_enable = VCC;
Q1_q_b[4]_PORT_B_read_enable_reg = DFFE(Q1_q_b[4]_PORT_B_read_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_clock_0 = CCD1_PIXCLK;
Q1_q_b[4]_clock_enable_0 = D1_oDVAL;
Q1_q_b[4]_PORT_B_data_out = MEMORY(Q1_q_b[4]_PORT_A_data_in_reg, , Q1_q_b[4]_PORT_A_address_reg, Q1_q_b[4]_PORT_B_address_reg, Q1_q_b[4]_PORT_A_write_enable_reg, Q1_q_b[4]_PORT_B_read_enable_reg, , , Q1_q_b[4]_clock_0, , Q1_q_b[4]_clock_enable_0, , , );
Q1_q_b[4]_PORT_B_data_out_reg = DFFE(Q1_q_b[4]_PORT_B_data_out, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4] = Q1_q_b[4]_PORT_B_data_out_reg[0];


--E1L5 is RAW2RGB_2X:u4|add~1595
E1L5 = Q1_q_b[14] & (Q1_q_b[4] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[14] & Q1_q_b[4] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[4] is RAW2RGB_2X:u4|mDATAd_1[4]
E1_mDATAd_1[4] = DFFEAS(Q1_q_b[4], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[4] is RAW2RGB_2X:u4|mDATAd_0[4]
E1_mDATAd_0[4] = DFFEAS(Q1_q_b[14], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L6 is RAW2RGB_2X:u4|add~1596
E1L6 = E1_mDATAd_1[4] & (E1_mDATAd_0[4] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[4] & E1_mDATAd_0[4] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--Q1_q_b[13] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[13]_PORT_A_data_in = Q1_q_b[3];
Q1_q_b[13]_PORT_A_data_in_reg = DFFE(Q1_q_b[13]_PORT_A_data_in, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[13]_PORT_A_address_reg = DFFE(Q1_q_b[13]_PORT_A_address, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[13]_PORT_B_address_reg = DFFE(Q1_q_b[13]_PORT_B_address, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13]_PORT_A_write_enable = VCC;
Q1_q_b[13]_PORT_A_write_enable_reg = DFFE(Q1_q_b[13]_PORT_A_write_enable, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13]_PORT_B_read_enable = VCC;
Q1_q_b[13]_PORT_B_read_enable_reg = DFFE(Q1_q_b[13]_PORT_B_read_enable, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13]_clock_0 = CCD1_PIXCLK;
Q1_q_b[13]_clock_enable_0 = D1_oDVAL;
Q1_q_b[13]_PORT_B_data_out = MEMORY(Q1_q_b[13]_PORT_A_data_in_reg, , Q1_q_b[13]_PORT_A_address_reg, Q1_q_b[13]_PORT_B_address_reg, Q1_q_b[13]_PORT_A_write_enable_reg, Q1_q_b[13]_PORT_B_read_enable_reg, , , Q1_q_b[13]_clock_0, , Q1_q_b[13]_clock_enable_0, , , );
Q1_q_b[13]_PORT_B_data_out_reg = DFFE(Q1_q_b[13]_PORT_B_data_out, Q1_q_b[13]_clock_0, , , Q1_q_b[13]_clock_enable_0);
Q1_q_b[13] = Q1_q_b[13]_PORT_B_data_out_reg[0];


--Q1_q_b[3] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[3]_PORT_A_data_in = D1_mCCD_DATA[3];
Q1_q_b[3]_PORT_A_data_in_reg = DFFE(Q1_q_b[3]_PORT_A_data_in, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_A_address_reg = DFFE(Q1_q_b[3]_PORT_A_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_B_address_reg = DFFE(Q1_q_b[3]_PORT_B_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_write_enable = VCC;
Q1_q_b[3]_PORT_A_write_enable_reg = DFFE(Q1_q_b[3]_PORT_A_write_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_read_enable = VCC;
Q1_q_b[3]_PORT_B_read_enable_reg = DFFE(Q1_q_b[3]_PORT_B_read_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_clock_0 = CCD1_PIXCLK;
Q1_q_b[3]_clock_enable_0 = D1_oDVAL;
Q1_q_b[3]_PORT_B_data_out = MEMORY(Q1_q_b[3]_PORT_A_data_in_reg, , Q1_q_b[3]_PORT_A_address_reg, Q1_q_b[3]_PORT_B_address_reg, Q1_q_b[3]_PORT_A_write_enable_reg, Q1_q_b[3]_PORT_B_read_enable_reg, , , Q1_q_b[3]_clock_0, , Q1_q_b[3]_clock_enable_0, , , );
Q1_q_b[3]_PORT_B_data_out_reg = DFFE(Q1_q_b[3]_PORT_B_data_out, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3] = Q1_q_b[3]_PORT_B_data_out_reg[0];


--E1L7 is RAW2RGB_2X:u4|add~1597
E1L7 = Q1_q_b[13] & (Q1_q_b[3] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[13] & Q1_q_b[3] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[3] is RAW2RGB_2X:u4|mDATAd_1[3]
E1_mDATAd_1[3] = DFFEAS(Q1_q_b[3], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[3] is RAW2RGB_2X:u4|mDATAd_0[3]
E1_mDATAd_0[3] = DFFEAS(Q1_q_b[13], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L8 is RAW2RGB_2X:u4|add~1598
E1L8 = E1_mDATAd_1[3] & (E1_mDATAd_0[3] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[3] & E1_mDATAd_0[3] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--Q1_q_b[12] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[12]_PORT_A_data_in = Q1_q_b[2];
Q1_q_b[12]_PORT_A_data_in_reg = DFFE(Q1_q_b[12]_PORT_A_data_in, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[12]_PORT_A_address_reg = DFFE(Q1_q_b[12]_PORT_A_address, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[12]_PORT_B_address_reg = DFFE(Q1_q_b[12]_PORT_B_address, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12]_PORT_A_write_enable = VCC;
Q1_q_b[12]_PORT_A_write_enable_reg = DFFE(Q1_q_b[12]_PORT_A_write_enable, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12]_PORT_B_read_enable = VCC;
Q1_q_b[12]_PORT_B_read_enable_reg = DFFE(Q1_q_b[12]_PORT_B_read_enable, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12]_clock_0 = CCD1_PIXCLK;
Q1_q_b[12]_clock_enable_0 = D1_oDVAL;
Q1_q_b[12]_PORT_B_data_out = MEMORY(Q1_q_b[12]_PORT_A_data_in_reg, , Q1_q_b[12]_PORT_A_address_reg, Q1_q_b[12]_PORT_B_address_reg, Q1_q_b[12]_PORT_A_write_enable_reg, Q1_q_b[12]_PORT_B_read_enable_reg, , , Q1_q_b[12]_clock_0, , Q1_q_b[12]_clock_enable_0, , , );
Q1_q_b[12]_PORT_B_data_out_reg = DFFE(Q1_q_b[12]_PORT_B_data_out, Q1_q_b[12]_clock_0, , , Q1_q_b[12]_clock_enable_0);
Q1_q_b[12] = Q1_q_b[12]_PORT_B_data_out_reg[0];


--Q1_q_b[2] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[2]_PORT_A_data_in = D1_mCCD_DATA[2];
Q1_q_b[2]_PORT_A_data_in_reg = DFFE(Q1_q_b[2]_PORT_A_data_in, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_A_address_reg = DFFE(Q1_q_b[2]_PORT_A_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_B_address_reg = DFFE(Q1_q_b[2]_PORT_B_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_write_enable = VCC;
Q1_q_b[2]_PORT_A_write_enable_reg = DFFE(Q1_q_b[2]_PORT_A_write_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_read_enable = VCC;
Q1_q_b[2]_PORT_B_read_enable_reg = DFFE(Q1_q_b[2]_PORT_B_read_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_clock_0 = CCD1_PIXCLK;
Q1_q_b[2]_clock_enable_0 = D1_oDVAL;
Q1_q_b[2]_PORT_B_data_out = MEMORY(Q1_q_b[2]_PORT_A_data_in_reg, , Q1_q_b[2]_PORT_A_address_reg, Q1_q_b[2]_PORT_B_address_reg, Q1_q_b[2]_PORT_A_write_enable_reg, Q1_q_b[2]_PORT_B_read_enable_reg, , , Q1_q_b[2]_clock_0, , Q1_q_b[2]_clock_enable_0, , , );
Q1_q_b[2]_PORT_B_data_out_reg = DFFE(Q1_q_b[2]_PORT_B_data_out, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2] = Q1_q_b[2]_PORT_B_data_out_reg[0];


--E1L9 is RAW2RGB_2X:u4|add~1599
E1L9 = Q1_q_b[12] & (Q1_q_b[2] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[12] & Q1_q_b[2] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[2] is RAW2RGB_2X:u4|mDATAd_1[2]
E1_mDATAd_1[2] = DFFEAS(Q1_q_b[2], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[2] is RAW2RGB_2X:u4|mDATAd_0[2]
E1_mDATAd_0[2] = DFFEAS(Q1_q_b[12], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L10 is RAW2RGB_2X:u4|add~1600
E1L10 = E1_mDATAd_1[2] & (E1_mDATAd_0[2] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[2] & E1_mDATAd_0[2] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--Q1_q_b[11] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[11]_PORT_A_data_in = Q1_q_b[1];
Q1_q_b[11]_PORT_A_data_in_reg = DFFE(Q1_q_b[11]_PORT_A_data_in, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[11]_PORT_A_address_reg = DFFE(Q1_q_b[11]_PORT_A_address, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[11]_PORT_B_address_reg = DFFE(Q1_q_b[11]_PORT_B_address, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11]_PORT_A_write_enable = VCC;
Q1_q_b[11]_PORT_A_write_enable_reg = DFFE(Q1_q_b[11]_PORT_A_write_enable, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11]_PORT_B_read_enable = VCC;
Q1_q_b[11]_PORT_B_read_enable_reg = DFFE(Q1_q_b[11]_PORT_B_read_enable, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11]_clock_0 = CCD1_PIXCLK;
Q1_q_b[11]_clock_enable_0 = D1_oDVAL;
Q1_q_b[11]_PORT_B_data_out = MEMORY(Q1_q_b[11]_PORT_A_data_in_reg, , Q1_q_b[11]_PORT_A_address_reg, Q1_q_b[11]_PORT_B_address_reg, Q1_q_b[11]_PORT_A_write_enable_reg, Q1_q_b[11]_PORT_B_read_enable_reg, , , Q1_q_b[11]_clock_0, , Q1_q_b[11]_clock_enable_0, , , );
Q1_q_b[11]_PORT_B_data_out_reg = DFFE(Q1_q_b[11]_PORT_B_data_out, Q1_q_b[11]_clock_0, , , Q1_q_b[11]_clock_enable_0);
Q1_q_b[11] = Q1_q_b[11]_PORT_B_data_out_reg[0];


--Q1_q_b[1] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[1]_PORT_A_data_in = D1_mCCD_DATA[1];
Q1_q_b[1]_PORT_A_data_in_reg = DFFE(Q1_q_b[1]_PORT_A_data_in, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_A_address_reg = DFFE(Q1_q_b[1]_PORT_A_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_B_address_reg = DFFE(Q1_q_b[1]_PORT_B_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_write_enable = VCC;
Q1_q_b[1]_PORT_A_write_enable_reg = DFFE(Q1_q_b[1]_PORT_A_write_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_read_enable = VCC;
Q1_q_b[1]_PORT_B_read_enable_reg = DFFE(Q1_q_b[1]_PORT_B_read_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_clock_0 = CCD1_PIXCLK;
Q1_q_b[1]_clock_enable_0 = D1_oDVAL;
Q1_q_b[1]_PORT_B_data_out = MEMORY(Q1_q_b[1]_PORT_A_data_in_reg, , Q1_q_b[1]_PORT_A_address_reg, Q1_q_b[1]_PORT_B_address_reg, Q1_q_b[1]_PORT_A_write_enable_reg, Q1_q_b[1]_PORT_B_read_enable_reg, , , Q1_q_b[1]_clock_0, , Q1_q_b[1]_clock_enable_0, , , );
Q1_q_b[1]_PORT_B_data_out_reg = DFFE(Q1_q_b[1]_PORT_B_data_out, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1] = Q1_q_b[1]_PORT_B_data_out_reg[0];


--E1L11 is RAW2RGB_2X:u4|add~1601
E1L11 = Q1_q_b[11] & (Q1_q_b[1] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[11] & Q1_q_b[1] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[1] is RAW2RGB_2X:u4|mDATAd_1[1]
E1_mDATAd_1[1] = DFFEAS(Q1_q_b[1], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[1] is RAW2RGB_2X:u4|mDATAd_0[1]
E1_mDATAd_0[1] = DFFEAS(Q1_q_b[11], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L12 is RAW2RGB_2X:u4|add~1602
E1L12 = E1_mDATAd_1[1] & (E1_mDATAd_0[1] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[1] & E1_mDATAd_0[1] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--Q1_q_b[10] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[10]_PORT_A_data_in = Q1_q_b[0];
Q1_q_b[10]_PORT_A_data_in_reg = DFFE(Q1_q_b[10]_PORT_A_data_in, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[10]_PORT_A_address_reg = DFFE(Q1_q_b[10]_PORT_A_address, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[10]_PORT_B_address_reg = DFFE(Q1_q_b[10]_PORT_B_address, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10]_PORT_A_write_enable = VCC;
Q1_q_b[10]_PORT_A_write_enable_reg = DFFE(Q1_q_b[10]_PORT_A_write_enable, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10]_PORT_B_read_enable = VCC;
Q1_q_b[10]_PORT_B_read_enable_reg = DFFE(Q1_q_b[10]_PORT_B_read_enable, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10]_clock_0 = CCD1_PIXCLK;
Q1_q_b[10]_clock_enable_0 = D1_oDVAL;
Q1_q_b[10]_PORT_B_data_out = MEMORY(Q1_q_b[10]_PORT_A_data_in_reg, , Q1_q_b[10]_PORT_A_address_reg, Q1_q_b[10]_PORT_B_address_reg, Q1_q_b[10]_PORT_A_write_enable_reg, Q1_q_b[10]_PORT_B_read_enable_reg, , , Q1_q_b[10]_clock_0, , Q1_q_b[10]_clock_enable_0, , , );
Q1_q_b[10]_PORT_B_data_out_reg = DFFE(Q1_q_b[10]_PORT_B_data_out, Q1_q_b[10]_clock_0, , , Q1_q_b[10]_clock_enable_0);
Q1_q_b[10] = Q1_q_b[10]_PORT_B_data_out_reg[0];


--Q1_q_b[0] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[0]_PORT_A_data_in = D1_mCCD_DATA[0];
Q1_q_b[0]_PORT_A_data_in_reg = DFFE(Q1_q_b[0]_PORT_A_data_in, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_A_address_reg = DFFE(Q1_q_b[0]_PORT_A_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_B_address_reg = DFFE(Q1_q_b[0]_PORT_B_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_write_enable = VCC;
Q1_q_b[0]_PORT_A_write_enable_reg = DFFE(Q1_q_b[0]_PORT_A_write_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_read_enable = VCC;
Q1_q_b[0]_PORT_B_read_enable_reg = DFFE(Q1_q_b[0]_PORT_B_read_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_clock_0 = CCD1_PIXCLK;
Q1_q_b[0]_clock_enable_0 = D1_oDVAL;
Q1_q_b[0]_PORT_B_data_out = MEMORY(Q1_q_b[0]_PORT_A_data_in_reg, , Q1_q_b[0]_PORT_A_address_reg, Q1_q_b[0]_PORT_B_address_reg, Q1_q_b[0]_PORT_A_write_enable_reg, Q1_q_b[0]_PORT_B_read_enable_reg, , , Q1_q_b[0]_clock_0, , Q1_q_b[0]_clock_enable_0, , , );
Q1_q_b[0]_PORT_B_data_out_reg = DFFE(Q1_q_b[0]_PORT_B_data_out, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0] = Q1_q_b[0]_PORT_B_data_out_reg[0];


--E1L13 is RAW2RGB_2X:u4|add~1603
E1L13 = Q1_q_b[10] & (Q1_q_b[0] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[10] & Q1_q_b[0] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[0] is RAW2RGB_2X:u4|mDATAd_1[0]
E1_mDATAd_1[0] = DFFEAS(Q1_q_b[0], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[0] is RAW2RGB_2X:u4|mDATAd_0[0]
E1_mDATAd_0[0] = DFFEAS(Q1_q_b[10], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L14 is RAW2RGB_2X:u4|add~1604
E1L14 = E1_mDATAd_1[0] & (E1_mDATAd_0[0] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[0] & E1_mDATAd_0[0] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L40 is RAW2RGB_2X:u4|mCCD_G[6]~753
E1L40 = CARRY(E1L13 & E1L14);


--E1L42 is RAW2RGB_2X:u4|mCCD_G[6]~755
E1L42 = CARRY(E1L11 & !E1L12 & !E1L40 # !E1L11 & (!E1L40 # !E1L12));


--E1L44 is RAW2RGB_2X:u4|mCCD_G[6]~757
E1L44 = CARRY(E1L9 & (E1L10 # !E1L42) # !E1L9 & E1L10 & !E1L42);


--E1L46 is RAW2RGB_2X:u4|mCCD_G[6]~759
E1L46 = CARRY(E1L7 & !E1L8 & !E1L44 # !E1L7 & (!E1L44 # !E1L8));


--E1L48 is RAW2RGB_2X:u4|mCCD_G[6]~761
E1L48 = CARRY(E1L5 & (E1L6 # !E1L46) # !E1L5 & E1L6 & !E1L46);


--E1L50 is RAW2RGB_2X:u4|mCCD_G[6]~763
E1L50 = CARRY(E1L3 & !E1L4 & !E1L48 # !E1L3 & (!E1L48 # !E1L4));


--E1L51 is RAW2RGB_2X:u4|mCCD_G[6]~764
E1L51 = (E1L1 $ E1L2 $ !E1L50) # GND;

--E1L52 is RAW2RGB_2X:u4|mCCD_G[6]~765
E1L52 = CARRY(E1L1 & (E1L2 # !E1L50) # !E1L1 & E1L2 & !E1L50);


--L1L1 is RAW2RGB_4X:v4|add~1591
L1L1 = Q2_q_b[16] & (Q2_q_b[6] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[16] & Q2_q_b[6] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L2 is RAW2RGB_4X:v4|add~1592
L1L2 = L1_mDATAd_1[6] & (L1_mDATAd_0[6] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[6] & L1_mDATAd_0[6] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L3 is RAW2RGB_4X:v4|add~1593
L1L3 = Q2_q_b[15] & (Q2_q_b[5] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[15] & Q2_q_b[5] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L4 is RAW2RGB_4X:v4|add~1594
L1L4 = L1_mDATAd_1[5] & (L1_mDATAd_0[5] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[5] & L1_mDATAd_0[5] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--Q2_q_b[14] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[14]_PORT_A_data_in = Q2_q_b[4];
Q2_q_b[14]_PORT_A_data_in_reg = DFFE(Q2_q_b[14]_PORT_A_data_in, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[14]_PORT_A_address_reg = DFFE(Q2_q_b[14]_PORT_A_address, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[14]_PORT_B_address_reg = DFFE(Q2_q_b[14]_PORT_B_address, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14]_PORT_A_write_enable = VCC;
Q2_q_b[14]_PORT_A_write_enable_reg = DFFE(Q2_q_b[14]_PORT_A_write_enable, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14]_PORT_B_read_enable = VCC;
Q2_q_b[14]_PORT_B_read_enable_reg = DFFE(Q2_q_b[14]_PORT_B_read_enable, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14]_clock_0 = CCD2_PIXCLK;
Q2_q_b[14]_clock_enable_0 = D2_oDVAL;
Q2_q_b[14]_PORT_B_data_out = MEMORY(Q2_q_b[14]_PORT_A_data_in_reg, , Q2_q_b[14]_PORT_A_address_reg, Q2_q_b[14]_PORT_B_address_reg, Q2_q_b[14]_PORT_A_write_enable_reg, Q2_q_b[14]_PORT_B_read_enable_reg, , , Q2_q_b[14]_clock_0, , Q2_q_b[14]_clock_enable_0, , , );
Q2_q_b[14]_PORT_B_data_out_reg = DFFE(Q2_q_b[14]_PORT_B_data_out, Q2_q_b[14]_clock_0, , , Q2_q_b[14]_clock_enable_0);
Q2_q_b[14] = Q2_q_b[14]_PORT_B_data_out_reg[0];


--Q2_q_b[4] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[4]_PORT_A_data_in = D2_mCCD_DATA[4];
Q2_q_b[4]_PORT_A_data_in_reg = DFFE(Q2_q_b[4]_PORT_A_data_in, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_A_address_reg = DFFE(Q2_q_b[4]_PORT_A_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_B_address_reg = DFFE(Q2_q_b[4]_PORT_B_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_write_enable = VCC;
Q2_q_b[4]_PORT_A_write_enable_reg = DFFE(Q2_q_b[4]_PORT_A_write_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_read_enable = VCC;
Q2_q_b[4]_PORT_B_read_enable_reg = DFFE(Q2_q_b[4]_PORT_B_read_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_clock_0 = CCD2_PIXCLK;
Q2_q_b[4]_clock_enable_0 = D2_oDVAL;
Q2_q_b[4]_PORT_B_data_out = MEMORY(Q2_q_b[4]_PORT_A_data_in_reg, , Q2_q_b[4]_PORT_A_address_reg, Q2_q_b[4]_PORT_B_address_reg, Q2_q_b[4]_PORT_A_write_enable_reg, Q2_q_b[4]_PORT_B_read_enable_reg, , , Q2_q_b[4]_clock_0, , Q2_q_b[4]_clock_enable_0, , , );
Q2_q_b[4]_PORT_B_data_out_reg = DFFE(Q2_q_b[4]_PORT_B_data_out, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4] = Q2_q_b[4]_PORT_B_data_out_reg[0];


--L1L5 is RAW2RGB_4X:v4|add~1595
L1L5 = Q2_q_b[14] & (Q2_q_b[4] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[14] & Q2_q_b[4] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1_mDATAd_1[4] is RAW2RGB_4X:v4|mDATAd_1[4]
L1_mDATAd_1[4] = DFFEAS(Q2_q_b[4], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[4] is RAW2RGB_4X:v4|mDATAd_0[4]
L1_mDATAd_0[4] = DFFEAS(Q2_q_b[14], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L6 is RAW2RGB_4X:v4|add~1596
L1L6 = L1_mDATAd_1[4] & (L1_mDATAd_0[4] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[4] & L1_mDATAd_0[4] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--Q2_q_b[13] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[13]_PORT_A_data_in = Q2_q_b[3];
Q2_q_b[13]_PORT_A_data_in_reg = DFFE(Q2_q_b[13]_PORT_A_data_in, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[13]_PORT_A_address_reg = DFFE(Q2_q_b[13]_PORT_A_address, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[13]_PORT_B_address_reg = DFFE(Q2_q_b[13]_PORT_B_address, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13]_PORT_A_write_enable = VCC;
Q2_q_b[13]_PORT_A_write_enable_reg = DFFE(Q2_q_b[13]_PORT_A_write_enable, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13]_PORT_B_read_enable = VCC;
Q2_q_b[13]_PORT_B_read_enable_reg = DFFE(Q2_q_b[13]_PORT_B_read_enable, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13]_clock_0 = CCD2_PIXCLK;
Q2_q_b[13]_clock_enable_0 = D2_oDVAL;
Q2_q_b[13]_PORT_B_data_out = MEMORY(Q2_q_b[13]_PORT_A_data_in_reg, , Q2_q_b[13]_PORT_A_address_reg, Q2_q_b[13]_PORT_B_address_reg, Q2_q_b[13]_PORT_A_write_enable_reg, Q2_q_b[13]_PORT_B_read_enable_reg, , , Q2_q_b[13]_clock_0, , Q2_q_b[13]_clock_enable_0, , , );
Q2_q_b[13]_PORT_B_data_out_reg = DFFE(Q2_q_b[13]_PORT_B_data_out, Q2_q_b[13]_clock_0, , , Q2_q_b[13]_clock_enable_0);
Q2_q_b[13] = Q2_q_b[13]_PORT_B_data_out_reg[0];


--Q2_q_b[3] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[3]_PORT_A_data_in = D2_mCCD_DATA[3];
Q2_q_b[3]_PORT_A_data_in_reg = DFFE(Q2_q_b[3]_PORT_A_data_in, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_A_address_reg = DFFE(Q2_q_b[3]_PORT_A_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_B_address_reg = DFFE(Q2_q_b[3]_PORT_B_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_write_enable = VCC;
Q2_q_b[3]_PORT_A_write_enable_reg = DFFE(Q2_q_b[3]_PORT_A_write_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_read_enable = VCC;
Q2_q_b[3]_PORT_B_read_enable_reg = DFFE(Q2_q_b[3]_PORT_B_read_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_clock_0 = CCD2_PIXCLK;
Q2_q_b[3]_clock_enable_0 = D2_oDVAL;
Q2_q_b[3]_PORT_B_data_out = MEMORY(Q2_q_b[3]_PORT_A_data_in_reg, , Q2_q_b[3]_PORT_A_address_reg, Q2_q_b[3]_PORT_B_address_reg, Q2_q_b[3]_PORT_A_write_enable_reg, Q2_q_b[3]_PORT_B_read_enable_reg, , , Q2_q_b[3]_clock_0, , Q2_q_b[3]_clock_enable_0, , , );
Q2_q_b[3]_PORT_B_data_out_reg = DFFE(Q2_q_b[3]_PORT_B_data_out, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3] = Q2_q_b[3]_PORT_B_data_out_reg[0];


--L1L7 is RAW2RGB_4X:v4|add~1597
L1L7 = Q2_q_b[13] & (Q2_q_b[3] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[13] & Q2_q_b[3] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1_mDATAd_1[3] is RAW2RGB_4X:v4|mDATAd_1[3]
L1_mDATAd_1[3] = DFFEAS(Q2_q_b[3], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[3] is RAW2RGB_4X:v4|mDATAd_0[3]
L1_mDATAd_0[3] = DFFEAS(Q2_q_b[13], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L8 is RAW2RGB_4X:v4|add~1598
L1L8 = L1_mDATAd_1[3] & (L1_mDATAd_0[3] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[3] & L1_mDATAd_0[3] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--Q2_q_b[12] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[12]_PORT_A_data_in = Q2_q_b[2];
Q2_q_b[12]_PORT_A_data_in_reg = DFFE(Q2_q_b[12]_PORT_A_data_in, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[12]_PORT_A_address_reg = DFFE(Q2_q_b[12]_PORT_A_address, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[12]_PORT_B_address_reg = DFFE(Q2_q_b[12]_PORT_B_address, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12]_PORT_A_write_enable = VCC;
Q2_q_b[12]_PORT_A_write_enable_reg = DFFE(Q2_q_b[12]_PORT_A_write_enable, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12]_PORT_B_read_enable = VCC;
Q2_q_b[12]_PORT_B_read_enable_reg = DFFE(Q2_q_b[12]_PORT_B_read_enable, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12]_clock_0 = CCD2_PIXCLK;
Q2_q_b[12]_clock_enable_0 = D2_oDVAL;
Q2_q_b[12]_PORT_B_data_out = MEMORY(Q2_q_b[12]_PORT_A_data_in_reg, , Q2_q_b[12]_PORT_A_address_reg, Q2_q_b[12]_PORT_B_address_reg, Q2_q_b[12]_PORT_A_write_enable_reg, Q2_q_b[12]_PORT_B_read_enable_reg, , , Q2_q_b[12]_clock_0, , Q2_q_b[12]_clock_enable_0, , , );
Q2_q_b[12]_PORT_B_data_out_reg = DFFE(Q2_q_b[12]_PORT_B_data_out, Q2_q_b[12]_clock_0, , , Q2_q_b[12]_clock_enable_0);
Q2_q_b[12] = Q2_q_b[12]_PORT_B_data_out_reg[0];


--Q2_q_b[2] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[2]_PORT_A_data_in = D2_mCCD_DATA[2];
Q2_q_b[2]_PORT_A_data_in_reg = DFFE(Q2_q_b[2]_PORT_A_data_in, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_A_address_reg = DFFE(Q2_q_b[2]_PORT_A_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_B_address_reg = DFFE(Q2_q_b[2]_PORT_B_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_write_enable = VCC;
Q2_q_b[2]_PORT_A_write_enable_reg = DFFE(Q2_q_b[2]_PORT_A_write_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_read_enable = VCC;
Q2_q_b[2]_PORT_B_read_enable_reg = DFFE(Q2_q_b[2]_PORT_B_read_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_clock_0 = CCD2_PIXCLK;
Q2_q_b[2]_clock_enable_0 = D2_oDVAL;
Q2_q_b[2]_PORT_B_data_out = MEMORY(Q2_q_b[2]_PORT_A_data_in_reg, , Q2_q_b[2]_PORT_A_address_reg, Q2_q_b[2]_PORT_B_address_reg, Q2_q_b[2]_PORT_A_write_enable_reg, Q2_q_b[2]_PORT_B_read_enable_reg, , , Q2_q_b[2]_clock_0, , Q2_q_b[2]_clock_enable_0, , , );
Q2_q_b[2]_PORT_B_data_out_reg = DFFE(Q2_q_b[2]_PORT_B_data_out, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2] = Q2_q_b[2]_PORT_B_data_out_reg[0];


--L1L9 is RAW2RGB_4X:v4|add~1599
L1L9 = Q2_q_b[12] & (Q2_q_b[2] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[12] & Q2_q_b[2] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1_mDATAd_1[2] is RAW2RGB_4X:v4|mDATAd_1[2]
L1_mDATAd_1[2] = DFFEAS(Q2_q_b[2], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[2] is RAW2RGB_4X:v4|mDATAd_0[2]
L1_mDATAd_0[2] = DFFEAS(Q2_q_b[12], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L10 is RAW2RGB_4X:v4|add~1600
L1L10 = L1_mDATAd_1[2] & (L1_mDATAd_0[2] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[2] & L1_mDATAd_0[2] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--Q2_q_b[11] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[11]_PORT_A_data_in = Q2_q_b[1];
Q2_q_b[11]_PORT_A_data_in_reg = DFFE(Q2_q_b[11]_PORT_A_data_in, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[11]_PORT_A_address_reg = DFFE(Q2_q_b[11]_PORT_A_address, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[11]_PORT_B_address_reg = DFFE(Q2_q_b[11]_PORT_B_address, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11]_PORT_A_write_enable = VCC;
Q2_q_b[11]_PORT_A_write_enable_reg = DFFE(Q2_q_b[11]_PORT_A_write_enable, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11]_PORT_B_read_enable = VCC;
Q2_q_b[11]_PORT_B_read_enable_reg = DFFE(Q2_q_b[11]_PORT_B_read_enable, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11]_clock_0 = CCD2_PIXCLK;
Q2_q_b[11]_clock_enable_0 = D2_oDVAL;
Q2_q_b[11]_PORT_B_data_out = MEMORY(Q2_q_b[11]_PORT_A_data_in_reg, , Q2_q_b[11]_PORT_A_address_reg, Q2_q_b[11]_PORT_B_address_reg, Q2_q_b[11]_PORT_A_write_enable_reg, Q2_q_b[11]_PORT_B_read_enable_reg, , , Q2_q_b[11]_clock_0, , Q2_q_b[11]_clock_enable_0, , , );
Q2_q_b[11]_PORT_B_data_out_reg = DFFE(Q2_q_b[11]_PORT_B_data_out, Q2_q_b[11]_clock_0, , , Q2_q_b[11]_clock_enable_0);
Q2_q_b[11] = Q2_q_b[11]_PORT_B_data_out_reg[0];


--Q2_q_b[1] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[1]_PORT_A_data_in = D2_mCCD_DATA[1];
Q2_q_b[1]_PORT_A_data_in_reg = DFFE(Q2_q_b[1]_PORT_A_data_in, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_A_address_reg = DFFE(Q2_q_b[1]_PORT_A_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_B_address_reg = DFFE(Q2_q_b[1]_PORT_B_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_write_enable = VCC;
Q2_q_b[1]_PORT_A_write_enable_reg = DFFE(Q2_q_b[1]_PORT_A_write_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_read_enable = VCC;
Q2_q_b[1]_PORT_B_read_enable_reg = DFFE(Q2_q_b[1]_PORT_B_read_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_clock_0 = CCD2_PIXCLK;
Q2_q_b[1]_clock_enable_0 = D2_oDVAL;
Q2_q_b[1]_PORT_B_data_out = MEMORY(Q2_q_b[1]_PORT_A_data_in_reg, , Q2_q_b[1]_PORT_A_address_reg, Q2_q_b[1]_PORT_B_address_reg, Q2_q_b[1]_PORT_A_write_enable_reg, Q2_q_b[1]_PORT_B_read_enable_reg, , , Q2_q_b[1]_clock_0, , Q2_q_b[1]_clock_enable_0, , , );
Q2_q_b[1]_PORT_B_data_out_reg = DFFE(Q2_q_b[1]_PORT_B_data_out, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1] = Q2_q_b[1]_PORT_B_data_out_reg[0];


--L1L11 is RAW2RGB_4X:v4|add~1601
L1L11 = Q2_q_b[11] & (Q2_q_b[1] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[11] & Q2_q_b[1] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1_mDATAd_1[1] is RAW2RGB_4X:v4|mDATAd_1[1]
L1_mDATAd_1[1] = DFFEAS(Q2_q_b[1], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[1] is RAW2RGB_4X:v4|mDATAd_0[1]
L1_mDATAd_0[1] = DFFEAS(Q2_q_b[11], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L12 is RAW2RGB_4X:v4|add~1602
L1L12 = L1_mDATAd_1[1] & (L1_mDATAd_0[1] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[1] & L1_mDATAd_0[1] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--Q2_q_b[10] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[10]_PORT_A_data_in = Q2_q_b[0];
Q2_q_b[10]_PORT_A_data_in_reg = DFFE(Q2_q_b[10]_PORT_A_data_in, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[10]_PORT_A_address_reg = DFFE(Q2_q_b[10]_PORT_A_address, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[10]_PORT_B_address_reg = DFFE(Q2_q_b[10]_PORT_B_address, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10]_PORT_A_write_enable = VCC;
Q2_q_b[10]_PORT_A_write_enable_reg = DFFE(Q2_q_b[10]_PORT_A_write_enable, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10]_PORT_B_read_enable = VCC;
Q2_q_b[10]_PORT_B_read_enable_reg = DFFE(Q2_q_b[10]_PORT_B_read_enable, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10]_clock_0 = CCD2_PIXCLK;
Q2_q_b[10]_clock_enable_0 = D2_oDVAL;
Q2_q_b[10]_PORT_B_data_out = MEMORY(Q2_q_b[10]_PORT_A_data_in_reg, , Q2_q_b[10]_PORT_A_address_reg, Q2_q_b[10]_PORT_B_address_reg, Q2_q_b[10]_PORT_A_write_enable_reg, Q2_q_b[10]_PORT_B_read_enable_reg, , , Q2_q_b[10]_clock_0, , Q2_q_b[10]_clock_enable_0, , , );
Q2_q_b[10]_PORT_B_data_out_reg = DFFE(Q2_q_b[10]_PORT_B_data_out, Q2_q_b[10]_clock_0, , , Q2_q_b[10]_clock_enable_0);
Q2_q_b[10] = Q2_q_b[10]_PORT_B_data_out_reg[0];


--Q2_q_b[0] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[0]_PORT_A_data_in = D2_mCCD_DATA[0];
Q2_q_b[0]_PORT_A_data_in_reg = DFFE(Q2_q_b[0]_PORT_A_data_in, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_A_address_reg = DFFE(Q2_q_b[0]_PORT_A_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_B_address_reg = DFFE(Q2_q_b[0]_PORT_B_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_write_enable = VCC;
Q2_q_b[0]_PORT_A_write_enable_reg = DFFE(Q2_q_b[0]_PORT_A_write_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_read_enable = VCC;
Q2_q_b[0]_PORT_B_read_enable_reg = DFFE(Q2_q_b[0]_PORT_B_read_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_clock_0 = CCD2_PIXCLK;
Q2_q_b[0]_clock_enable_0 = D2_oDVAL;
Q2_q_b[0]_PORT_B_data_out = MEMORY(Q2_q_b[0]_PORT_A_data_in_reg, , Q2_q_b[0]_PORT_A_address_reg, Q2_q_b[0]_PORT_B_address_reg, Q2_q_b[0]_PORT_A_write_enable_reg, Q2_q_b[0]_PORT_B_read_enable_reg, , , Q2_q_b[0]_clock_0, , Q2_q_b[0]_clock_enable_0, , , );
Q2_q_b[0]_PORT_B_data_out_reg = DFFE(Q2_q_b[0]_PORT_B_data_out, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0] = Q2_q_b[0]_PORT_B_data_out_reg[0];


--L1L13 is RAW2RGB_4X:v4|add~1603
L1L13 = Q2_q_b[10] & (Q2_q_b[0] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[10] & Q2_q_b[0] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1_mDATAd_1[0] is RAW2RGB_4X:v4|mDATAd_1[0]
L1_mDATAd_1[0] = DFFEAS(Q2_q_b[0], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[0] is RAW2RGB_4X:v4|mDATAd_0[0]
L1_mDATAd_0[0] = DFFEAS(Q2_q_b[10], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--L1L14 is RAW2RGB_4X:v4|add~1604
L1L14 = L1_mDATAd_1[0] & (L1_mDATAd_0[0] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[0] & L1_mDATAd_0[0] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L40 is RAW2RGB_4X:v4|mCCD_G[6]~753
L1L40 = CARRY(L1L13 & L1L14);


--L1L42 is RAW2RGB_4X:v4|mCCD_G[6]~755
L1L42 = CARRY(L1L11 & !L1L12 & !L1L40 # !L1L11 & (!L1L40 # !L1L12));


--L1L44 is RAW2RGB_4X:v4|mCCD_G[6]~757
L1L44 = CARRY(L1L9 & (L1L10 # !L1L42) # !L1L9 & L1L10 & !L1L42);


--L1L46 is RAW2RGB_4X:v4|mCCD_G[6]~759
L1L46 = CARRY(L1L7 & !L1L8 & !L1L44 # !L1L7 & (!L1L44 # !L1L8));


--L1L48 is RAW2RGB_4X:v4|mCCD_G[6]~761
L1L48 = CARRY(L1L5 & (L1L6 # !L1L46) # !L1L5 & L1L6 & !L1L46);


--L1L50 is RAW2RGB_4X:v4|mCCD_G[6]~763
L1L50 = CARRY(L1L3 & !L1L4 & !L1L48 # !L1L3 & (!L1L48 # !L1L4));


--L1L51 is RAW2RGB_4X:v4|mCCD_G[6]~764
L1L51 = (L1L1 $ L1L2 $ !L1L50) # GND;

--L1L52 is RAW2RGB_4X:v4|mCCD_G[6]~765
L1L52 = CARRY(L1L1 & (L1L2 # !L1L50) # !L1L1 & L1L2 & !L1L50);


--E1L15 is RAW2RGB_2X:u4|add~1605
E1L15 = Q1_q_b[17] & (Q1_q_b[7] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[17] & Q1_q_b[7] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L16 is RAW2RGB_2X:u4|add~1606
E1L16 = E1_mDATAd_1[7] & (E1_mDATAd_0[7] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[7] & E1_mDATAd_0[7] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L54 is RAW2RGB_2X:u4|mCCD_G[7]~766
E1L54 = E1L15 & (E1L16 & E1L52 & VCC # !E1L16 & !E1L52) # !E1L15 & (E1L16 & !E1L52 # !E1L16 & (E1L52 # GND));

--E1L55 is RAW2RGB_2X:u4|mCCD_G[7]~767
E1L55 = CARRY(E1L15 & !E1L16 & !E1L52 # !E1L15 & (!E1L52 # !E1L16));


--L1L15 is RAW2RGB_4X:v4|add~1605
L1L15 = Q2_q_b[17] & (Q2_q_b[7] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[17] & Q2_q_b[7] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L16 is RAW2RGB_4X:v4|add~1606
L1L16 = L1_mDATAd_1[7] & (L1_mDATAd_0[7] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[7] & L1_mDATAd_0[7] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L54 is RAW2RGB_4X:v4|mCCD_G[7]~766
L1L54 = L1L15 & (L1L16 & L1L52 & VCC # !L1L16 & !L1L52) # !L1L15 & (L1L16 & !L1L52 # !L1L16 & (L1L52 # GND));

--L1L55 is RAW2RGB_4X:v4|mCCD_G[7]~767
L1L55 = CARRY(L1L15 & !L1L16 & !L1L52 # !L1L15 & (!L1L52 # !L1L16));


--E1L17 is RAW2RGB_2X:u4|add~1607
E1L17 = Q1_q_b[18] & (Q1_q_b[8] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[18] & Q1_q_b[8] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L18 is RAW2RGB_2X:u4|add~1608
E1L18 = E1_mDATAd_1[8] & (E1_mDATAd_0[8] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[8] & E1_mDATAd_0[8] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L57 is RAW2RGB_2X:u4|mCCD_G[8]~768
E1L57 = (E1L17 $ E1L18 $ !E1L55) # GND;

--E1L58 is RAW2RGB_2X:u4|mCCD_G[8]~769
E1L58 = CARRY(E1L17 & (E1L18 # !E1L55) # !E1L17 & E1L18 & !E1L55);


--L1L17 is RAW2RGB_4X:v4|add~1607
L1L17 = Q2_q_b[18] & (Q2_q_b[8] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[18] & Q2_q_b[8] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L18 is RAW2RGB_4X:v4|add~1608
L1L18 = L1_mDATAd_1[8] & (L1_mDATAd_0[8] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[8] & L1_mDATAd_0[8] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L57 is RAW2RGB_4X:v4|mCCD_G[8]~768
L1L57 = (L1L17 $ L1L18 $ !L1L55) # GND;

--L1L58 is RAW2RGB_4X:v4|mCCD_G[8]~769
L1L58 = CARRY(L1L17 & (L1L18 # !L1L55) # !L1L17 & L1L18 & !L1L55);


--E1L19 is RAW2RGB_2X:u4|add~1609
E1L19 = Q1_q_b[19] & (Q1_q_b[9] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[19] & Q1_q_b[9] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L20 is RAW2RGB_2X:u4|add~1610
E1L20 = E1_mDATAd_1[9] & (E1_mDATAd_0[9] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[9] & E1_mDATAd_0[9] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L60 is RAW2RGB_2X:u4|mCCD_G[9]~770
E1L60 = E1L19 & (E1L20 & E1L58 & VCC # !E1L20 & !E1L58) # !E1L19 & (E1L20 & !E1L58 # !E1L20 & (E1L58 # GND));

--E1L61 is RAW2RGB_2X:u4|mCCD_G[9]~771
E1L61 = CARRY(E1L19 & !E1L20 & !E1L58 # !E1L19 & (!E1L58 # !E1L20));


--L1L19 is RAW2RGB_4X:v4|add~1609
L1L19 = Q2_q_b[19] & (Q2_q_b[9] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[19] & Q2_q_b[9] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L20 is RAW2RGB_4X:v4|add~1610
L1L20 = L1_mDATAd_1[9] & (L1_mDATAd_0[9] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !L1_mDATAd_1[9] & L1_mDATAd_0[9] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L60 is RAW2RGB_4X:v4|mCCD_G[9]~770
L1L60 = L1L19 & (L1L20 & L1L58 & VCC # !L1L20 & !L1L58) # !L1L19 & (L1L20 & !L1L58 # !L1L20 & (L1L58 # GND));

--L1L61 is RAW2RGB_4X:v4|mCCD_G[9]~771
L1L61 = CARRY(L1L19 & !L1L20 & !L1L58 # !L1L19 & (!L1L58 # !L1L20));


--E1L63 is RAW2RGB_2X:u4|mCCD_G[10]~772
E1L63 = !E1L61;


--L1L63 is RAW2RGB_4X:v4|mCCD_G[10]~772
L1L63 = !L1L61;


--E1L71 is RAW2RGB_2X:u4|mCCD_R~735
E1L71 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[15] # !D1_X_Cont[0] & (E1_mDATAd_0[5]));


--E1L72 is RAW2RGB_2X:u4|mCCD_R~736
E1L72 = D1_Y_Cont[0] & (E1L71 & (Q1_q_b[5]) # !E1L71 & E1_mDATAd_1[5]) # !D1_Y_Cont[0] & (E1L71);


--L1L71 is RAW2RGB_4X:v4|mCCD_R~735
L1L71 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[5] # !D2_Y_Cont[0] & (L1_mDATAd_0[5]));


--L1L72 is RAW2RGB_4X:v4|mCCD_R~736
L1L72 = D2_X_Cont[0] & (L1L71 & (Q2_q_b[5]) # !L1L71 & Q2_q_b[15]) # !D2_X_Cont[0] & (L1L71);


--E1L73 is RAW2RGB_2X:u4|mCCD_R~737
E1L73 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[6] # !D1_Y_Cont[0] & (E1_mDATAd_0[6]));


--E1L74 is RAW2RGB_2X:u4|mCCD_R~738
E1L74 = D1_X_Cont[0] & (E1L73 & (Q1_q_b[6]) # !E1L73 & Q1_q_b[16]) # !D1_X_Cont[0] & (E1L73);


--L1L73 is RAW2RGB_4X:v4|mCCD_R~737
L1L73 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[16] # !D2_X_Cont[0] & (L1_mDATAd_0[6]));


--L1L74 is RAW2RGB_4X:v4|mCCD_R~738
L1L74 = D2_Y_Cont[0] & (L1L73 & (Q2_q_b[6]) # !L1L73 & L1_mDATAd_1[6]) # !D2_Y_Cont[0] & (L1L73);


--E1L75 is RAW2RGB_2X:u4|mCCD_R~739
E1L75 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[17] # !D1_X_Cont[0] & (E1_mDATAd_0[7]));


--E1L76 is RAW2RGB_2X:u4|mCCD_R~740
E1L76 = D1_Y_Cont[0] & (E1L75 & (Q1_q_b[7]) # !E1L75 & E1_mDATAd_1[7]) # !D1_Y_Cont[0] & (E1L75);


--L1L75 is RAW2RGB_4X:v4|mCCD_R~739
L1L75 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[7] # !D2_Y_Cont[0] & (L1_mDATAd_0[7]));


--L1L76 is RAW2RGB_4X:v4|mCCD_R~740
L1L76 = D2_X_Cont[0] & (L1L75 & (Q2_q_b[7]) # !L1L75 & Q2_q_b[17]) # !D2_X_Cont[0] & (L1L75);


--E1L77 is RAW2RGB_2X:u4|mCCD_R~741
E1L77 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[8] # !D1_Y_Cont[0] & (E1_mDATAd_0[8]));


--E1L78 is RAW2RGB_2X:u4|mCCD_R~742
E1L78 = D1_X_Cont[0] & (E1L77 & (Q1_q_b[8]) # !E1L77 & Q1_q_b[18]) # !D1_X_Cont[0] & (E1L77);


--L1L77 is RAW2RGB_4X:v4|mCCD_R~741
L1L77 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[18] # !D2_X_Cont[0] & (L1_mDATAd_0[8]));


--L1L78 is RAW2RGB_4X:v4|mCCD_R~742
L1L78 = D2_Y_Cont[0] & (L1L77 & (Q2_q_b[8]) # !L1L77 & L1_mDATAd_1[8]) # !D2_Y_Cont[0] & (L1L77);


--E1L79 is RAW2RGB_2X:u4|mCCD_R~743
E1L79 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[19] # !D1_X_Cont[0] & (E1_mDATAd_0[9]));


--E1L80 is RAW2RGB_2X:u4|mCCD_R~744
E1L80 = D1_Y_Cont[0] & (E1L79 & (Q1_q_b[9]) # !E1L79 & E1_mDATAd_1[9]) # !D1_Y_Cont[0] & (E1L79);


--L1L79 is RAW2RGB_4X:v4|mCCD_R~743
L1L79 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[9] # !D2_Y_Cont[0] & (L1_mDATAd_0[9]));


--L1L80 is RAW2RGB_4X:v4|mCCD_R~744
L1L80 = D2_X_Cont[0] & (L1L79 & (Q2_q_b[9]) # !L1L79 & Q2_q_b[19]) # !D2_X_Cont[0] & (L1L79);


--NB1L13 is I2C_CCD_Config:u7|I2C_Controller:u0|END~124
NB1L13 = NB1L56Q & NB1L44Q & NB1L50Q & NB1L53Q;


--NB1L14 is I2C_CCD_Config:u7|I2C_Controller:u0|END~125
NB1L14 = NB1L47Q & (NB1L13 & (NB1L59Q) # !NB1L13 & NB1_END) # !NB1L47Q & (NB1_END);


--NB1_ACK3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3
NB1_ACK3 = DFFEAS(NB1L11, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB1_ACK1 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1
NB1_ACK1 = DFFEAS(NB1L3, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB1_ACK2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2
NB1_ACK2 = DFFEAS(NB1L8, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H1L126 is I2C_CCD_Config:u7|mSetup_ST~124
H1L126 = !NB1_ACK3 & !NB1_ACK1 & !NB1_ACK2;


--H1L127 is I2C_CCD_Config:u7|mSetup_ST~125
H1L127 = H1_mSetup_ST.0001 & H1L126 & !NB1_END;


--H1_mSetup_ST.0000 is I2C_CCD_Config:u7|mSetup_ST.0000
H1_mSetup_ST.0000 = DFFEAS(H1L41, H2_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1L40 is I2C_CCD_Config:u7|Select~136
H1L40 = H1_mSetup_ST.0001 & NB1_END # !H1_mSetup_ST.0000;


--H1L14 is I2C_CCD_Config:u7|LUT_INDEX[0]~821
H1L14 = H1_LUT_INDEX[0] $ VCC;

--H1L15 is I2C_CCD_Config:u7|LUT_INDEX[0]~822
H1L15 = CARRY(H1_LUT_INDEX[0]);


--H1L17 is I2C_CCD_Config:u7|LUT_INDEX[1]~823
H1L17 = H1_LUT_INDEX[1] & !H1L15 # !H1_LUT_INDEX[1] & (H1L15 # GND);

--H1L18 is I2C_CCD_Config:u7|LUT_INDEX[1]~824
H1L18 = CARRY(!H1L15 # !H1_LUT_INDEX[1]);


--H1L20 is I2C_CCD_Config:u7|LUT_INDEX[2]~825
H1L20 = H1_LUT_INDEX[2] & (H1L18 $ GND) # !H1_LUT_INDEX[2] & !H1L18 & VCC;

--H1L21 is I2C_CCD_Config:u7|LUT_INDEX[2]~826
H1L21 = CARRY(H1_LUT_INDEX[2] & !H1L18);


--H1L29 is I2C_CCD_Config:u7|LUT_INDEX[5]~0
H1L29 = H1_mSetup_ST.0010 & H1L38;


--H1L23 is I2C_CCD_Config:u7|LUT_INDEX[3]~827
H1L23 = H1_LUT_INDEX[3] & !H1L21 # !H1_LUT_INDEX[3] & (H1L21 # GND);

--H1L24 is I2C_CCD_Config:u7|LUT_INDEX[3]~828
H1L24 = CARRY(!H1L21 # !H1_LUT_INDEX[3]);


--H1L26 is I2C_CCD_Config:u7|LUT_INDEX[4]~829
H1L26 = H1_LUT_INDEX[4] & (H1L24 $ GND) # !H1_LUT_INDEX[4] & !H1L24 & VCC;

--H1L27 is I2C_CCD_Config:u7|LUT_INDEX[4]~830
H1L27 = CARRY(H1_LUT_INDEX[4] & !H1L24);


--H1L30 is I2C_CCD_Config:u7|LUT_INDEX[5]~831
H1L30 = H1_LUT_INDEX[5] $ H1L27;


--H1L8 is I2C_CCD_Config:u7|LUT_DATA[6]~1513
H1L8 = H1_LUT_INDEX[3] & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[2];


--H1L112 is I2C_CCD_Config:u7|mI2C_DATA[7]~969
H1L112 = H1_LUT_INDEX[4] # H1_LUT_INDEX[1] # H1_LUT_INDEX[3] # !H1_LUT_INDEX[2];


--H1L99 is I2C_CCD_Config:u7|mI2C_DATA[2]~906
H1L99 = H1L112 & (H1L8) # !H1L112 & SW[2];


--H1L113 is I2C_CCD_Config:u7|mI2C_DATA[7]~970
H1L113 = H1_LUT_INDEX[4] # H1_LUT_INDEX[2] # H1_LUT_INDEX[3] # !H1_LUT_INDEX[1];


--H1L114 is I2C_CCD_Config:u7|mI2C_DATA[7]~971
H1L114 = H1_LUT_INDEX[5] # H1_LUT_INDEX[0] & H1L113;


--H1L121 is I2C_CCD_Config:u7|mI2C_DATA[15]~972
H1L121 = KEY[1] & H1L38 & !H1_mSetup_ST.0000;


--H1L128 is I2C_CCD_Config:u7|reduce_or~162
H1L128 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[1] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L129 is I2C_CCD_Config:u7|reduce_or~163
H1L129 = H1_LUT_INDEX[4] & (H1L37 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L128;


--H1L130 is I2C_CCD_Config:u7|reduce_or~164
H1L130 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[1] & (H1_LUT_INDEX[3]) # !H1_LUT_INDEX[1] & H1_LUT_INDEX[2] & !H1_LUT_INDEX[3]);


--H1L96 is I2C_CCD_Config:u7|mI2C_DATA[1]~907
H1L96 = H1L112 & (H1L8) # !H1L112 & SW[1];


--H1L9 is I2C_CCD_Config:u7|LUT_DATA[7]~1514
H1L9 = H1_LUT_INDEX[3] # H1_LUT_INDEX[2] & (SW[7] # H1_LUT_INDEX[1]);


--H1L10 is I2C_CCD_Config:u7|LUT_DATA[7]~1515
H1L10 = H1_LUT_INDEX[0] & SW[15] # !H1_LUT_INDEX[0] & (H1L9 & !H1_LUT_INDEX[4]);


--H1L1 is I2C_CCD_Config:u7|LUT_DATA[0]~1516
H1L1 = !H1_LUT_INDEX[2] & (H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));


--H1L93 is I2C_CCD_Config:u7|mI2C_DATA[0]~908
H1L93 = H1L112 & (H1L1) # !H1L112 & SW[0];


--H1L4 is I2C_CCD_Config:u7|LUT_DATA[4]~1517
H1L4 = H1_LUT_INDEX[2] & !H1_LUT_INDEX[4] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[1]) # !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3] & H1_LUT_INDEX[4];


--H1L105 is I2C_CCD_Config:u7|mI2C_DATA[4]~909
H1L105 = H1L112 & (H1L4) # !H1L112 & SW[4];


--H1L131 is I2C_CCD_Config:u7|reduce_or~165
H1L131 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] & H1_LUT_INDEX[2]);


--H1L132 is I2C_CCD_Config:u7|reduce_or~166
H1L132 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));


--H1L2 is I2C_CCD_Config:u7|LUT_DATA[3]~1518
H1L2 = !H1_LUT_INDEX[1] & (H1_LUT_INDEX[4] & (!H1_LUT_INDEX[2]) # !H1_LUT_INDEX[4] & SW[3] & H1_LUT_INDEX[2]);


--H1L3 is I2C_CCD_Config:u7|LUT_DATA[3]~1519
H1L3 = !H1_LUT_INDEX[4] & (H1_LUT_INDEX[1] # !H1_LUT_INDEX[2]);


--H1L102 is I2C_CCD_Config:u7|mI2C_DATA[3]~910
H1L102 = H1_LUT_INDEX[3] & (H1L3) # !H1_LUT_INDEX[3] & H1L2;


--H1L109 is I2C_CCD_Config:u7|mI2C_DATA[6]~911
H1L109 = H1L112 & (H1L8) # !H1L112 & SW[6];


--H1L5 is I2C_CCD_Config:u7|LUT_DATA[5]~1520
H1L5 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[3]) # !H1_LUT_INDEX[1] & (SW[5] # H1_LUT_INDEX[3]);


--H1L6 is I2C_CCD_Config:u7|LUT_DATA[5]~1521
H1L6 = H1_LUT_INDEX[2] & H1L5 & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[0];


--H1L7 is I2C_CCD_Config:u7|LUT_DATA[5]~1522
H1L7 = !H1L114 & (H1L6 # SW[13] & H1_LUT_INDEX[0]);


--H1L133 is I2C_CCD_Config:u7|reduce_or~167
H1L133 = H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L134 is I2C_CCD_Config:u7|reduce_or~168
H1L134 = H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[0] $ H1_LUT_INDEX[1]);


--H1L135 is I2C_CCD_Config:u7|reduce_or~169
H1L135 = H1_LUT_INDEX[4] & (H1L37 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L134;


--NB2L13 is I2C_CCD_Config:v7|I2C_Controller:u0|END~124
NB2L13 = NB2L56Q & NB2L44Q & NB2L50Q & NB2L53Q;


--NB2L14 is I2C_CCD_Config:v7|I2C_Controller:u0|END~125
NB2L14 = NB2L47Q & (NB2L13 & (NB2L59Q) # !NB2L13 & NB2_END) # !NB2L47Q & (NB2_END);


--NB2_ACK3 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3
NB2_ACK3 = DFFEAS(NB2L11, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB2_ACK1 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1
NB2_ACK1 = DFFEAS(NB2L3, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--NB2_ACK2 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2
NB2_ACK2 = DFFEAS(NB2L8, H2_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H2L74 is I2C_CCD_Config:v7|mSetup_ST~124
H2L74 = !NB2_ACK3 & !NB2_ACK1 & !NB2_ACK2;


--H2L75 is I2C_CCD_Config:v7|mSetup_ST~125
H2L75 = H2_mSetup_ST.0001 & H2L74 & !NB2_END;


--H2_mSetup_ST.0000 is I2C_CCD_Config:v7|mSetup_ST.0000
H2_mSetup_ST.0000 = DFFEAS(H2L36, H2_mI2C_CTRL_CLK, KEY[1],  , H2L33,  ,  ,  ,  );


--H2L35 is I2C_CCD_Config:v7|Select~136
H2L35 = H2_mSetup_ST.0001 & NB2_END # !H2_mSetup_ST.0000;


--H2L14 is I2C_CCD_Config:v7|LUT_INDEX[0]~821
H2L14 = H2_LUT_INDEX[0] $ VCC;

--H2L15 is I2C_CCD_Config:v7|LUT_INDEX[0]~822
H2L15 = CARRY(H2_LUT_INDEX[0]);


--H2L17 is I2C_CCD_Config:v7|LUT_INDEX[1]~823
H2L17 = H2_LUT_INDEX[1] & !H2L15 # !H2_LUT_INDEX[1] & (H2L15 # GND);

--H2L18 is I2C_CCD_Config:v7|LUT_INDEX[1]~824
H2L18 = CARRY(!H2L15 # !H2_LUT_INDEX[1]);


--H2L20 is I2C_CCD_Config:v7|LUT_INDEX[2]~825
H2L20 = H2_LUT_INDEX[2] & (H2L18 $ GND) # !H2_LUT_INDEX[2] & !H2L18 & VCC;

--H2L21 is I2C_CCD_Config:v7|LUT_INDEX[2]~826
H2L21 = CARRY(H2_LUT_INDEX[2] & !H2L18);


--H2L29 is I2C_CCD_Config:v7|LUT_INDEX[5]~0
H2L29 = H2_mSetup_ST.0010 & H2L33;


--H2L23 is I2C_CCD_Config:v7|LUT_INDEX[3]~827
H2L23 = H2_LUT_INDEX[3] & !H2L21 # !H2_LUT_INDEX[3] & (H2L21 # GND);

--H2L24 is I2C_CCD_Config:v7|LUT_INDEX[3]~828
H2L24 = CARRY(!H2L21 # !H2_LUT_INDEX[3]);


--H2L26 is I2C_CCD_Config:v7|LUT_INDEX[4]~829
H2L26 = H2_LUT_INDEX[4] & (H2L24 $ GND) # !H2_LUT_INDEX[4] & !H2L24 & VCC;

--H2L27 is I2C_CCD_Config:v7|LUT_INDEX[4]~830
H2L27 = CARRY(H2_LUT_INDEX[4] & !H2L24);


--H2L30 is I2C_CCD_Config:v7|LUT_INDEX[5]~831
H2L30 = H2_LUT_INDEX[5] $ H2L27;


--H2L8 is I2C_CCD_Config:v7|LUT_DATA[6]~1513
H2L8 = H2_LUT_INDEX[3] & !H2_LUT_INDEX[4] & !H2_LUT_INDEX[2];


--H2L56 is I2C_CCD_Config:v7|mI2C_DATA[5]~969
H2L56 = H2_LUT_INDEX[4] # H2_LUT_INDEX[1] # H2_LUT_INDEX[3] # !H2_LUT_INDEX[2];


--H2L47 is I2C_CCD_Config:v7|mI2C_DATA[2]~906
H2L47 = H2L56 & (H2L8) # !H2L56 & SW[2];


--H2L57 is I2C_CCD_Config:v7|mI2C_DATA[5]~970
H2L57 = H2_LUT_INDEX[4] # H2_LUT_INDEX[2] # H2_LUT_INDEX[3] # !H2_LUT_INDEX[1];


--H2L58 is I2C_CCD_Config:v7|mI2C_DATA[5]~971
H2L58 = H2_LUT_INDEX[5] # H2_LUT_INDEX[0] & H2L57;


--H2L69 is I2C_CCD_Config:v7|mI2C_DATA[15]~972
H2L69 = KEY[1] & H2L33 & !H2_mSetup_ST.0000;


--H2L76 is I2C_CCD_Config:v7|reduce_or~162
H2L76 = H2_LUT_INDEX[1] & (!H2_LUT_INDEX[2] & !H2_LUT_INDEX[3] # !H2_LUT_INDEX[0]) # !H2_LUT_INDEX[1] & (H2_LUT_INDEX[2] # H2_LUT_INDEX[3]);


--H2L77 is I2C_CCD_Config:v7|reduce_or~163
H2L77 = H2_LUT_INDEX[4] & (H2L32 & !H2_LUT_INDEX[0]) # !H2_LUT_INDEX[4] & H2L76;


--H2L78 is I2C_CCD_Config:v7|reduce_or~164
H2L78 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[1] & (H2_LUT_INDEX[3]) # !H2_LUT_INDEX[1] & H2_LUT_INDEX[2] & !H2_LUT_INDEX[3]);


--H2L44 is I2C_CCD_Config:v7|mI2C_DATA[1]~907
H2L44 = H2L56 & (H2L8) # !H2L56 & SW[1];


--H2L9 is I2C_CCD_Config:v7|LUT_DATA[7]~1514
H2L9 = H2_LUT_INDEX[3] # H2_LUT_INDEX[2] & (SW[7] # H2_LUT_INDEX[1]);


--H2L10 is I2C_CCD_Config:v7|LUT_DATA[7]~1515
H2L10 = H2_LUT_INDEX[0] & SW[15] # !H2_LUT_INDEX[0] & (H2L9 & !H2_LUT_INDEX[4]);


--H2L1 is I2C_CCD_Config:v7|LUT_DATA[0]~1516
H2L1 = !H2_LUT_INDEX[2] & (H2_LUT_INDEX[4] $ (H2_LUT_INDEX[1] # H2_LUT_INDEX[3]));


--H2L41 is I2C_CCD_Config:v7|mI2C_DATA[0]~908
H2L41 = H2L56 & (H2L1) # !H2L56 & SW[0];


--H2L4 is I2C_CCD_Config:v7|LUT_DATA[4]~1517
H2L4 = H2_LUT_INDEX[2] & !H2_LUT_INDEX[4] & (!H2_LUT_INDEX[3] # !H2_LUT_INDEX[1]) # !H2_LUT_INDEX[2] & !H2_LUT_INDEX[1] & !H2_LUT_INDEX[3] & H2_LUT_INDEX[4];


--H2L53 is I2C_CCD_Config:v7|mI2C_DATA[4]~909
H2L53 = H2L56 & (H2L4) # !H2L56 & SW[4];


--H2L79 is I2C_CCD_Config:v7|reduce_or~165
H2L79 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[3] # H2_LUT_INDEX[1] & H2_LUT_INDEX[2]);


--H2L80 is I2C_CCD_Config:v7|reduce_or~166
H2L80 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[2] & (!H2_LUT_INDEX[3]) # !H2_LUT_INDEX[2] & (H2_LUT_INDEX[1] # H2_LUT_INDEX[3]));


--H2L2 is I2C_CCD_Config:v7|LUT_DATA[3]~1518
H2L2 = !H2_LUT_INDEX[1] & (H2_LUT_INDEX[4] & (!H2_LUT_INDEX[2]) # !H2_LUT_INDEX[4] & SW[3] & H2_LUT_INDEX[2]);


--H2L3 is I2C_CCD_Config:v7|LUT_DATA[3]~1519
H2L3 = !H2_LUT_INDEX[4] & (H2_LUT_INDEX[1] # !H2_LUT_INDEX[2]);


--H2L50 is I2C_CCD_Config:v7|mI2C_DATA[3]~910
H2L50 = H2_LUT_INDEX[3] & (H2L3) # !H2_LUT_INDEX[3] & H2L2;


--H2L60 is I2C_CCD_Config:v7|mI2C_DATA[6]~911
H2L60 = H2L56 & (H2L8) # !H2L56 & SW[6];


--H2L5 is I2C_CCD_Config:v7|LUT_DATA[5]~1520
H2L5 = H2_LUT_INDEX[1] & (!H2_LUT_INDEX[3]) # !H2_LUT_INDEX[1] & (SW[5] # H2_LUT_INDEX[3]);


--H2L6 is I2C_CCD_Config:v7|LUT_DATA[5]~1521
H2L6 = H2_LUT_INDEX[2] & H2L5 & !H2_LUT_INDEX[4] & !H2_LUT_INDEX[0];


--H2L7 is I2C_CCD_Config:v7|LUT_DATA[5]~1522
H2L7 = !H2L58 & (H2L6 # SW[13] & H2_LUT_INDEX[0]);


--H2L81 is I2C_CCD_Config:v7|reduce_or~167
H2L81 = H2_LUT_INDEX[4] $ (H2_LUT_INDEX[1] # H2_LUT_INDEX[2] # H2_LUT_INDEX[3]);


--H2L82 is I2C_CCD_Config:v7|reduce_or~168
H2L82 = H2_LUT_INDEX[2] & (!H2_LUT_INDEX[3] # !H2_LUT_INDEX[0]) # !H2_LUT_INDEX[2] & (H2_LUT_INDEX[3] # H2_LUT_INDEX[0] $ H2_LUT_INDEX[1]);


--H2L83 is I2C_CCD_Config:v7|reduce_or~169
H2L83 = H2_LUT_INDEX[4] & (H2L32 & !H2_LUT_INDEX[0]) # !H2_LUT_INDEX[4] & H2L82;


--T1_command_delay[2] is Sdram_Control_4Port:u6|command:command1|command_delay[2]
T1_command_delay[2] = DFFEAS(T1L69, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L68 is Sdram_Control_4Port:u6|command:command1|command_delay~320
T1L68 = !U1_INIT_REQ & (T1L56 # T1_command_delay[2]);


--T1_rp_shift[2] is Sdram_Control_4Port:u6|command:command1|rp_shift[2]
T1_rp_shift[2] = DFFEAS(T1L105, MB1__clk0,  ,  , T1L101,  ,  ,  ,  );


--T1L104 is Sdram_Control_4Port:u6|command:command1|rp_shift~807
T1L104 = !U1_INIT_REQ & (T1_rp_shift[2] # T1_command_done & !T1_command_delay[0]);


--D1_oDVAL is CCD_Capture:u3|oDVAL
D1_oDVAL = D1_mCCD_FVAL & D1_mCCD_LVAL;


--R1_safe_q[0] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]
R1_safe_q[0] = DFFEAS(R1_counter_comb_bita0, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[1] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]
R1_safe_q[1] = DFFEAS(R1_counter_comb_bita1, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[2] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]
R1_safe_q[2] = DFFEAS(R1_counter_comb_bita2, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[3] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]
R1_safe_q[3] = DFFEAS(R1_counter_comb_bita3, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[4] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]
R1_safe_q[4] = DFFEAS(R1_counter_comb_bita4, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[5] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]
R1_safe_q[5] = DFFEAS(R1_counter_comb_bita5, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[6] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]
R1_safe_q[6] = DFFEAS(R1_counter_comb_bita6, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[7] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]
R1_safe_q[7] = DFFEAS(R1_counter_comb_bita7, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[8] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]
R1_safe_q[8] = DFFEAS(R1_counter_comb_bita8, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[9] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]
R1_safe_q[9] = DFFEAS(R1_counter_comb_bita9, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[10] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]
R1_safe_q[10] = DFFEAS(R1_counter_comb_bita10, CCD1_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--D1_mCCD_DATA[5] is CCD_Capture:u3|mCCD_DATA[5]
D1_mCCD_DATA[5] = DFFEAS(rCCD1_DATA[5], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--rCCD2_FVAL is rCCD2_FVAL
rCCD2_FVAL = DFFEAS(A1L226, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--D2_mSTART is CCD_Capture:v3|mSTART
D2_mSTART = DFFEAS(KEY[2], CCD2_PIXCLK, C1_oRST_1,  , D1L183,  ,  ,  ,  );


--D2_Pre_FVAL is CCD_Capture:v3|Pre_FVAL
D2_Pre_FVAL = DFFEAS(rCCD2_FVAL, CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2L61 is CCD_Capture:v3|mCCD_FVAL~56
D2L61 = D2_mCCD_FVAL & (rCCD2_FVAL # !D2_Pre_FVAL) # !D2_mCCD_FVAL & rCCD2_FVAL & D2_mSTART & !D2_Pre_FVAL;


--rCCD2_LVAL is rCCD2_LVAL
rCCD2_LVAL = DFFEAS(A1L224, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--D2_X_Cont[8] is CCD_Capture:v3|X_Cont[8]
D2_X_Cont[8] = DFFEAS(D2L33, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[9] is CCD_Capture:v3|X_Cont[9]
D2_X_Cont[9] = DFFEAS(D2L36, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2L1 is CCD_Capture:v3|LessThan~137
D2L1 = !D2_X_Cont[8] & !D2_X_Cont[9];


--D2_X_Cont[2] is CCD_Capture:v3|X_Cont[2]
D2_X_Cont[2] = DFFEAS(D2L15, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[3] is CCD_Capture:v3|X_Cont[3]
D2_X_Cont[3] = DFFEAS(D2L18, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2L2 is CCD_Capture:v3|LessThan~138
D2L2 = !D2_X_Cont[3] # !D2_X_Cont[2] # !D2_X_Cont[1] # !D2_X_Cont[0];


--D2_X_Cont[4] is CCD_Capture:v3|X_Cont[4]
D2_X_Cont[4] = DFFEAS(D2L21, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[5] is CCD_Capture:v3|X_Cont[5]
D2_X_Cont[5] = DFFEAS(D2L24, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[6] is CCD_Capture:v3|X_Cont[6]
D2_X_Cont[6] = DFFEAS(D2L27, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2_X_Cont[7] is CCD_Capture:v3|X_Cont[7]
D2_X_Cont[7] = DFFEAS(D2L30, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2L3 is CCD_Capture:v3|LessThan~139
D2L3 = !D2_X_Cont[7] # !D2_X_Cont[6] # !D2_X_Cont[5] # !D2_X_Cont[4];


--D2_X_Cont[10] is CCD_Capture:v3|X_Cont[10]
D2_X_Cont[10] = DFFEAS(D2L39, CCD2_PIXCLK, C1_oRST_1,  , D2L48,  ,  , D2L11,  );


--D2L4 is CCD_Capture:v3|LessThan~140
D2L4 = D2L1 & (D2L2 # D2L3) # !D2_X_Cont[10];


--D2L43 is CCD_Capture:v3|Y_Cont[0]~815
D2L43 = D2L4 & D2_Y_Cont[0] & VCC # !D2L4 & (D2_Y_Cont[0] $ VCC);

--D2L44 is CCD_Capture:v3|Y_Cont[0]~816
D2L44 = CARRY(!D2L4 & D2_Y_Cont[0]);


--D2L48 is CCD_Capture:v3|Y_Cont[4]~817
D2L48 = D2_mCCD_LVAL # !D2_mCCD_FVAL;


--D2L46 is CCD_Capture:v3|Y_Cont[1]~818
D2L46 = D2_Y_Cont[1] $ D2L44;


--D2L8 is CCD_Capture:v3|X_Cont[0]~934
D2L8 = D2_X_Cont[0] $ VCC;

--D2L9 is CCD_Capture:v3|X_Cont[0]~935
D2L9 = CARRY(D2_X_Cont[0]);


--D2L11 is CCD_Capture:v3|X_Cont[1]~936
D2L11 = !D2L4 # !D2_mCCD_FVAL;


--D2L12 is CCD_Capture:v3|X_Cont[1]~937
D2L12 = D2_X_Cont[1] & !D2L9 # !D2_X_Cont[1] & (D2L9 # GND);

--D2L13 is CCD_Capture:v3|X_Cont[1]~938
D2L13 = CARRY(!D2L9 # !D2_X_Cont[1]);


--R2_safe_q[0] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]
R2_safe_q[0] = DFFEAS(R2_counter_comb_bita0, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[1] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]
R2_safe_q[1] = DFFEAS(R2_counter_comb_bita1, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[2] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]
R2_safe_q[2] = DFFEAS(R2_counter_comb_bita2, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[3] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]
R2_safe_q[3] = DFFEAS(R2_counter_comb_bita3, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[4] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]
R2_safe_q[4] = DFFEAS(R2_counter_comb_bita4, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[5] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]
R2_safe_q[5] = DFFEAS(R2_counter_comb_bita5, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[6] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]
R2_safe_q[6] = DFFEAS(R2_counter_comb_bita6, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[7] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]
R2_safe_q[7] = DFFEAS(R2_counter_comb_bita7, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[8] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]
R2_safe_q[8] = DFFEAS(R2_counter_comb_bita8, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[9] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]
R2_safe_q[9] = DFFEAS(R2_counter_comb_bita9, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[10] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]
R2_safe_q[10] = DFFEAS(R2_counter_comb_bita10, CCD2_PIXCLK,  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--D2_mCCD_DATA[5] is CCD_Capture:v3|mCCD_DATA[5]
D2_mCCD_DATA[5] = DFFEAS(rCCD2_DATA[5], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L37 is Mirror_Col_4X:u9|Z_Cont[9]~179
K1L37 = K1_Z_Cont[9] $ K1L35;


--D1_mCCD_DATA[6] is CCD_Capture:u3|mCCD_DATA[6]
D1_mCCD_DATA[6] = DFFEAS(rCCD1_DATA[6], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[6] is CCD_Capture:v3|mCCD_DATA[6]
D2_mCCD_DATA[6] = DFFEAS(rCCD2_DATA[6], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[7] is CCD_Capture:u3|mCCD_DATA[7]
D1_mCCD_DATA[7] = DFFEAS(rCCD1_DATA[7], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[7] is CCD_Capture:v3|mCCD_DATA[7]
D2_mCCD_DATA[7] = DFFEAS(rCCD2_DATA[7], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[8] is CCD_Capture:u3|mCCD_DATA[8]
D1_mCCD_DATA[8] = DFFEAS(rCCD1_DATA[8], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[8] is CCD_Capture:v3|mCCD_DATA[8]
D2_mCCD_DATA[8] = DFFEAS(rCCD2_DATA[8], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[9] is CCD_Capture:u3|mCCD_DATA[9]
D1_mCCD_DATA[9] = DFFEAS(rCCD1_DATA[9], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[9] is CCD_Capture:v3|mCCD_DATA[9]
D2_mCCD_DATA[9] = DFFEAS(rCCD2_DATA[9], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[4] is CCD_Capture:u3|mCCD_DATA[4]
D1_mCCD_DATA[4] = DFFEAS(rCCD1_DATA[4], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[3] is CCD_Capture:u3|mCCD_DATA[3]
D1_mCCD_DATA[3] = DFFEAS(rCCD1_DATA[3], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[2] is CCD_Capture:u3|mCCD_DATA[2]
D1_mCCD_DATA[2] = DFFEAS(rCCD1_DATA[2], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[1] is CCD_Capture:u3|mCCD_DATA[1]
D1_mCCD_DATA[1] = DFFEAS(rCCD1_DATA[1], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[0] is CCD_Capture:u3|mCCD_DATA[0]
D1_mCCD_DATA[0] = DFFEAS(rCCD1_DATA[0], CCD1_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[4] is CCD_Capture:v3|mCCD_DATA[4]
D2_mCCD_DATA[4] = DFFEAS(rCCD2_DATA[4], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[3] is CCD_Capture:v3|mCCD_DATA[3]
D2_mCCD_DATA[3] = DFFEAS(rCCD2_DATA[3], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[2] is CCD_Capture:v3|mCCD_DATA[2]
D2_mCCD_DATA[2] = DFFEAS(rCCD2_DATA[2], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[1] is CCD_Capture:v3|mCCD_DATA[1]
D2_mCCD_DATA[1] = DFFEAS(rCCD2_DATA[1], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[0] is CCD_Capture:v3|mCCD_DATA[0]
D2_mCCD_DATA[0] = DFFEAS(rCCD2_DATA[0], CCD2_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--NB1L10 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~215
NB1L10 = NB1L44Q & NB1L59Q & (NB1L41 # NB1L60);


--NB1L78 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1099
NB1L78 = NB1L44Q & (CCD1_SDAT & !NB1L50Q) # !NB1L44Q & NB1_ACK1;


--NB1L2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~170
NB1L2 = NB1L56Q & NB1L59Q & (NB1L50Q $ !NB1L53Q);


--NB1L3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~171
NB1L3 = NB1L47Q & (NB1L2 & NB1L78 # !NB1L2 & (NB1_ACK1)) # !NB1L47Q & (NB1_ACK1);


--NB1L6 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~251
NB1L6 = NB1L56Q & (!NB1L50Q # !NB1L44Q) # !NB1L56Q & (NB1L44Q # NB1L50Q) # !NB1L59Q;


--H1L41 is I2C_CCD_Config:u7|Select~137
H1L41 = !H1_mSetup_ST.0010 & (NB1_END # H1L126 # !H1_mSetup_ST.0001);


--NB2L10 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3~215
NB2L10 = NB2L44Q & NB2L59Q & (NB2L41 # NB2L60);


--NB2L78 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1074
NB2L78 = NB2L44Q & (CCD2_SDAT & !NB2L50Q) # !NB2L44Q & NB2_ACK1;


--NB2L2 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1~170
NB2L2 = NB2L56Q & NB2L59Q & (NB2L50Q $ !NB2L53Q);


--NB2L3 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1~171
NB2L3 = NB2L47Q & (NB2L2 & NB2L78 # !NB2L2 & (NB2_ACK1)) # !NB2L47Q & (NB2_ACK1);


--NB2L6 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~232
NB2L6 = NB2L56Q & (!NB2L50Q # !NB2L44Q) # !NB2L56Q & (NB2L44Q # NB2L50Q) # !NB2L59Q;


--H2L36 is I2C_CCD_Config:v7|Select~137
H2L36 = !H2_mSetup_ST.0010 & (NB2_END # H2L74 # !H2_mSetup_ST.0001);


--T1_command_delay[3] is Sdram_Control_4Port:u6|command:command1|command_delay[3]
T1_command_delay[3] = DFFEAS(T1L70, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L69 is Sdram_Control_4Port:u6|command:command1|command_delay~321
T1L69 = !U1_INIT_REQ & (T1L56 # T1_command_delay[3]);


--T1_rp_shift[3] is Sdram_Control_4Port:u6|command:command1|rp_shift[3]
T1_rp_shift[3] = DFFEAS(T1L107, MB1__clk0,  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L105 is Sdram_Control_4Port:u6|command:command1|rp_shift~808
T1L105 = !U1_INIT_REQ & (T1_rp_shift[3] # T1_command_done & !T1_command_delay[0]);


--R1_counter_comb_bita0 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0
R1_counter_comb_bita0 = R1_safe_q[0] $ VCC;

--R1L5 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0~COUT
R1L5 = CARRY(R1_safe_q[0]);


--R1_counter_comb_bita1 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1
R1_counter_comb_bita1 = R1_safe_q[1] & !R1L5 # !R1_safe_q[1] & (R1L5 # GND);

--R1L7 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1~COUT
R1L7 = CARRY(!R1L5 # !R1_safe_q[1]);


--R1_counter_comb_bita2 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2
R1_counter_comb_bita2 = R1_safe_q[2] & (R1L7 $ GND) # !R1_safe_q[2] & !R1L7 & VCC;

--R1L9 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2~COUT
R1L9 = CARRY(R1_safe_q[2] & !R1L7);


--R1_counter_comb_bita3 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3
R1_counter_comb_bita3 = R1_safe_q[3] & !R1L9 # !R1_safe_q[3] & (R1L9 # GND);

--R1L11 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3~COUT
R1L11 = CARRY(!R1L9 # !R1_safe_q[3]);


--R1_counter_comb_bita4 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4
R1_counter_comb_bita4 = R1_safe_q[4] & (R1L11 $ GND) # !R1_safe_q[4] & !R1L11 & VCC;

--R1L13 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4~COUT
R1L13 = CARRY(R1_safe_q[4] & !R1L11);


--R1_counter_comb_bita5 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5
R1_counter_comb_bita5 = R1_safe_q[5] & !R1L13 # !R1_safe_q[5] & (R1L13 # GND);

--R1L15 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5~COUT
R1L15 = CARRY(!R1L13 # !R1_safe_q[5]);


--R1_counter_comb_bita6 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6
R1_counter_comb_bita6 = R1_safe_q[6] & (R1L15 $ GND) # !R1_safe_q[6] & !R1L15 & VCC;

--R1L17 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6~COUT
R1L17 = CARRY(R1_safe_q[6] & !R1L15);


--R1_counter_comb_bita7 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7
R1_counter_comb_bita7 = R1_safe_q[7] & !R1L17 # !R1_safe_q[7] & (R1L17 # GND);

--R1L19 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7~COUT
R1L19 = CARRY(!R1L17 # !R1_safe_q[7]);


--R1_counter_comb_bita8 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8
R1_counter_comb_bita8 = R1_safe_q[8] & (R1L19 $ GND) # !R1_safe_q[8] & !R1L19 & VCC;

--R1L21 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8~COUT
R1L21 = CARRY(R1_safe_q[8] & !R1L19);


--R1_counter_comb_bita9 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9
R1_counter_comb_bita9 = R1_safe_q[9] & !R1L21 # !R1_safe_q[9] & (R1L21 # GND);

--R1L23 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9~COUT
R1L23 = CARRY(!R1L21 # !R1_safe_q[9]);


--R1_counter_comb_bita10 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10
R1_counter_comb_bita10 = R1_safe_q[10] & (R1L23 $ GND) # !R1_safe_q[10] & !R1L23 & VCC;

--R1L27 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~COUT
R1L27 = CARRY(R1_safe_q[10] & !R1L23);


--R1L25 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~9
R1L25 = R1L27;


--R1L1 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~68
R1L1 = R1_safe_q[0] & R1_safe_q[2] & R1_safe_q[3] & !R1_safe_q[1];


--R1L2 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~69
R1L2 = R1_safe_q[4] & R1_safe_q[5] & R1_safe_q[6] & R1_safe_q[7];


--R1L3 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~70
R1L3 = R1_safe_q[10] & !R1_safe_q[8] & !R1_safe_q[9];


--R1_cout_actual is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cout_actual
R1_cout_actual = R1L25 # R1L1 & R1L2 & R1L3;


--rCCD1_DATA[5] is rCCD1_DATA[5]
rCCD1_DATA[5] = DFFEAS(A1L178, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--D2L15 is CCD_Capture:v3|X_Cont[2]~939
D2L15 = D2_X_Cont[2] & (D2L13 $ GND) # !D2_X_Cont[2] & !D2L13 & VCC;

--D2L16 is CCD_Capture:v3|X_Cont[2]~940
D2L16 = CARRY(D2_X_Cont[2] & !D2L13);


--D2L18 is CCD_Capture:v3|X_Cont[3]~941
D2L18 = D2_X_Cont[3] & !D2L16 # !D2_X_Cont[3] & (D2L16 # GND);

--D2L19 is CCD_Capture:v3|X_Cont[3]~942
D2L19 = CARRY(!D2L16 # !D2_X_Cont[3]);


--D2L21 is CCD_Capture:v3|X_Cont[4]~943
D2L21 = D2_X_Cont[4] & (D2L19 $ GND) # !D2_X_Cont[4] & !D2L19 & VCC;

--D2L22 is CCD_Capture:v3|X_Cont[4]~944
D2L22 = CARRY(D2_X_Cont[4] & !D2L19);


--D2L24 is CCD_Capture:v3|X_Cont[5]~945
D2L24 = D2_X_Cont[5] & !D2L22 # !D2_X_Cont[5] & (D2L22 # GND);

--D2L25 is CCD_Capture:v3|X_Cont[5]~946
D2L25 = CARRY(!D2L22 # !D2_X_Cont[5]);


--D2L27 is CCD_Capture:v3|X_Cont[6]~947
D2L27 = D2_X_Cont[6] & (D2L25 $ GND) # !D2_X_Cont[6] & !D2L25 & VCC;

--D2L28 is CCD_Capture:v3|X_Cont[6]~948
D2L28 = CARRY(D2_X_Cont[6] & !D2L25);


--D2L30 is CCD_Capture:v3|X_Cont[7]~949
D2L30 = D2_X_Cont[7] & !D2L28 # !D2_X_Cont[7] & (D2L28 # GND);

--D2L31 is CCD_Capture:v3|X_Cont[7]~950
D2L31 = CARRY(!D2L28 # !D2_X_Cont[7]);


--D2L33 is CCD_Capture:v3|X_Cont[8]~951
D2L33 = D2_X_Cont[8] & (D2L31 $ GND) # !D2_X_Cont[8] & !D2L31 & VCC;

--D2L34 is CCD_Capture:v3|X_Cont[8]~952
D2L34 = CARRY(D2_X_Cont[8] & !D2L31);


--D2L36 is CCD_Capture:v3|X_Cont[9]~953
D2L36 = D2_X_Cont[9] & !D2L34 # !D2_X_Cont[9] & (D2L34 # GND);

--D2L37 is CCD_Capture:v3|X_Cont[9]~954
D2L37 = CARRY(!D2L34 # !D2_X_Cont[9]);


--D2L39 is CCD_Capture:v3|X_Cont[10]~955
D2L39 = D2_X_Cont[10] $ !D2L37;


--R2_counter_comb_bita0 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0
R2_counter_comb_bita0 = R2_safe_q[0] $ VCC;

--R2L5 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0~COUT
R2L5 = CARRY(R2_safe_q[0]);


--R2_counter_comb_bita1 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1
R2_counter_comb_bita1 = R2_safe_q[1] & !R2L5 # !R2_safe_q[1] & (R2L5 # GND);

--R2L7 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1~COUT
R2L7 = CARRY(!R2L5 # !R2_safe_q[1]);


--R2_counter_comb_bita2 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2
R2_counter_comb_bita2 = R2_safe_q[2] & (R2L7 $ GND) # !R2_safe_q[2] & !R2L7 & VCC;

--R2L9 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2~COUT
R2L9 = CARRY(R2_safe_q[2] & !R2L7);


--R2_counter_comb_bita3 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3
R2_counter_comb_bita3 = R2_safe_q[3] & !R2L9 # !R2_safe_q[3] & (R2L9 # GND);

--R2L11 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3~COUT
R2L11 = CARRY(!R2L9 # !R2_safe_q[3]);


--R2_counter_comb_bita4 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4
R2_counter_comb_bita4 = R2_safe_q[4] & (R2L11 $ GND) # !R2_safe_q[4] & !R2L11 & VCC;

--R2L13 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4~COUT
R2L13 = CARRY(R2_safe_q[4] & !R2L11);


--R2_counter_comb_bita5 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5
R2_counter_comb_bita5 = R2_safe_q[5] & !R2L13 # !R2_safe_q[5] & (R2L13 # GND);

--R2L15 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5~COUT
R2L15 = CARRY(!R2L13 # !R2_safe_q[5]);


--R2_counter_comb_bita6 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6
R2_counter_comb_bita6 = R2_safe_q[6] & (R2L15 $ GND) # !R2_safe_q[6] & !R2L15 & VCC;

--R2L17 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6~COUT
R2L17 = CARRY(R2_safe_q[6] & !R2L15);


--R2_counter_comb_bita7 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7
R2_counter_comb_bita7 = R2_safe_q[7] & !R2L17 # !R2_safe_q[7] & (R2L17 # GND);

--R2L19 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7~COUT
R2L19 = CARRY(!R2L17 # !R2_safe_q[7]);


--R2_counter_comb_bita8 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8
R2_counter_comb_bita8 = R2_safe_q[8] & (R2L19 $ GND) # !R2_safe_q[8] & !R2L19 & VCC;

--R2L21 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8~COUT
R2L21 = CARRY(R2_safe_q[8] & !R2L19);


--R2_counter_comb_bita9 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9
R2_counter_comb_bita9 = R2_safe_q[9] & !R2L21 # !R2_safe_q[9] & (R2L21 # GND);

--R2L23 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9~COUT
R2L23 = CARRY(!R2L21 # !R2_safe_q[9]);


--R2_counter_comb_bita10 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10
R2_counter_comb_bita10 = R2_safe_q[10] & (R2L23 $ GND) # !R2_safe_q[10] & !R2L23 & VCC;

--R2L27 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~COUT
R2L27 = CARRY(R2_safe_q[10] & !R2L23);


--R2L25 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~9
R2L25 = R2L27;


--R2L1 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~68
R2L1 = R2_safe_q[0] & R2_safe_q[2] & R2_safe_q[3] & !R2_safe_q[1];


--R2L2 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~69
R2L2 = R2_safe_q[4] & R2_safe_q[5] & R2_safe_q[6] & R2_safe_q[7];


--R2L3 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~70
R2L3 = R2_safe_q[10] & !R2_safe_q[8] & !R2_safe_q[9];


--R2_cout_actual is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cout_actual
R2_cout_actual = R2L25 # R2L1 & R2L2 & R2L3;


--rCCD2_DATA[5] is rCCD2_DATA[5]
rCCD2_DATA[5] = DFFEAS(A1L210, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[6] is rCCD1_DATA[6]
rCCD1_DATA[6] = DFFEAS(A1L182, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[6] is rCCD2_DATA[6]
rCCD2_DATA[6] = DFFEAS(A1L214, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[7] is rCCD1_DATA[7]
rCCD1_DATA[7] = DFFEAS(A1L184, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[7] is rCCD2_DATA[7]
rCCD2_DATA[7] = DFFEAS(A1L216, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[8] is rCCD1_DATA[8]
rCCD1_DATA[8] = DFFEAS(A1L186, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[8] is rCCD2_DATA[8]
rCCD2_DATA[8] = DFFEAS(A1L218, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[9] is rCCD1_DATA[9]
rCCD1_DATA[9] = DFFEAS(A1L188, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[9] is rCCD2_DATA[9]
rCCD2_DATA[9] = DFFEAS(A1L220, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[4] is rCCD1_DATA[4]
rCCD1_DATA[4] = DFFEAS(A1L174, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[3] is rCCD1_DATA[3]
rCCD1_DATA[3] = DFFEAS(A1L176, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[2] is rCCD1_DATA[2]
rCCD1_DATA[2] = DFFEAS(A1L180, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[1] is rCCD1_DATA[1]
rCCD1_DATA[1] = DFFEAS(A1L172, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD1_DATA[0] is rCCD1_DATA[0]
rCCD1_DATA[0] = DFFEAS(A1L170, CCD1_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[4] is rCCD2_DATA[4]
rCCD2_DATA[4] = DFFEAS(A1L206, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[3] is rCCD2_DATA[3]
rCCD2_DATA[3] = DFFEAS(A1L208, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[2] is rCCD2_DATA[2]
rCCD2_DATA[2] = DFFEAS(A1L212, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[1] is rCCD2_DATA[1]
rCCD2_DATA[1] = DFFEAS(A1L204, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD2_DATA[0] is rCCD2_DATA[0]
rCCD2_DATA[0] = DFFEAS(A1L202, CCD2_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--T1_command_delay[4] is Sdram_Control_4Port:u6|command:command1|command_delay[4]
T1_command_delay[4] = DFFEAS(T1L71, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L70 is Sdram_Control_4Port:u6|command:command1|command_delay~322
T1L70 = !U1_INIT_REQ & (T1L56 # T1_command_delay[4]);


--T1L106 is Sdram_Control_4Port:u6|command:command1|rp_shift~809
T1L106 = T1_rp_shift[3] & (T1_ex_read # T1_ex_write);


--T1L107 is Sdram_Control_4Port:u6|command:command1|rp_shift~810
T1L107 = T1_command_done & (!G1_PM_STOP & T1L106 # !T1_command_delay[0]) # !T1_command_done & (!G1_PM_STOP & T1L106);


--T1_command_delay[5] is Sdram_Control_4Port:u6|command:command1|command_delay[5]
T1_command_delay[5] = DFFEAS(T1L72, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L71 is Sdram_Control_4Port:u6|command:command1|command_delay~323
T1L71 = !U1_INIT_REQ & (T1L56 # T1_command_delay[5]);


--T1_command_delay[6] is Sdram_Control_4Port:u6|command:command1|command_delay[6]
T1_command_delay[6] = DFFEAS(T1L73, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L72 is Sdram_Control_4Port:u6|command:command1|command_delay~324
T1L72 = !U1_INIT_REQ & (T1L56 # T1_command_delay[6]);


--T1_command_delay[7] is Sdram_Control_4Port:u6|command:command1|command_delay[7]
T1_command_delay[7] = DFFEAS(T1L74, MB1__clk0,  ,  ,  ,  ,  ,  ,  );


--T1L73 is Sdram_Control_4Port:u6|command:command1|command_delay~325
T1L73 = !U1_INIT_REQ & (T1L56 # T1_command_delay[7]);


--T1L74 is Sdram_Control_4Port:u6|command:command1|command_delay~326
T1L74 = !U1_INIT_REQ & (T1_do_reada # !T1L54 # !T1L109);


--NB1L40 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~8
NB1L40 = NB1L59Q & !NB1L44Q & NB1L41 & KEY[1];


--NB2L40 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]~8
NB2L40 = NB2L59Q & !NB2L44Q & KEY[1] & NB2L41;


--H1L11 is I2C_CCD_Config:u7|LUT_DATA[7]~1523
H1L11 = !H1_LUT_INDEX[5] & H1L10 & (!H1L113 # !H1_LUT_INDEX[0]);


--H2L11 is I2C_CCD_Config:v7|LUT_DATA[7]~1523
H2L11 = !H2_LUT_INDEX[5] & H2L10 & (!H2L57 # !H2_LUT_INDEX[0]);


--NB1L11 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~216
NB1L11 = NB1L10 & CCD1_SDAT & !NB1L56Q # !NB1L10 & (NB1_ACK3);


--NB2L11 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3~216
NB2L11 = NB2L10 & CCD2_SDAT & !NB2L56Q # !NB2L10 & (NB2_ACK3);


--NB1L5 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~237
NB1L5 = !NB1L50Q & !NB1L56Q & CCD1_SDAT & !NB1L44Q;


--NB2L5 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~218
NB2L5 = !NB2L50Q & !NB2L56Q & CCD2_SDAT & !NB2L44Q;


--NB2L7 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~233
NB2L7 = NB2_ACK2 & (NB2L6 # NB2L59Q & NB2L5) # !NB2_ACK2 & NB2L59Q & NB2L5;


--NB2L8 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~234
NB2L8 = NB2L53Q & (NB2L47Q & (NB2L7) # !NB2L47Q & NB2_ACK2) # !NB2L53Q & NB2_ACK2;


--NB1L7 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~252
NB1L7 = NB1_ACK2 & (NB1L6 # NB1L59Q & NB1L5) # !NB1_ACK2 & NB1L59Q & NB1L5;


--NB1L8 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~253
NB1L8 = NB1L53Q & (NB1L47Q & (NB1L7) # !NB1L47Q & NB1_ACK2) # !NB1L53Q & NB1_ACK2;


--A1L8 is CCD1_MCLK~2
A1L8 = !CCD1_MCLK;


--Z4L45 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
Z4L45 = !GB4_counter_ffa[0];


--Z3L37 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
Z3L37 = !GB3_counter_ffa[0];


--Z1L37 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
Z1L37 = !GB1_counter_ffa[0];


--Z2L39 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
Z2L39 = !GB2_counter_ffa[0];


--~GND is ~GND
~GND = GND;


--CLOCK_27 is CLOCK_27
--operation mode is input

CLOCK_27 = INPUT();


--EXT_CLOCK is EXT_CLOCK
--operation mode is input

EXT_CLOCK = INPUT();


--UART_RXD is UART_RXD
--operation mode is input

UART_RXD = INPUT();


--IRDA_RXD is IRDA_RXD
--operation mode is input

IRDA_RXD = INPUT();


--OTG_INT0 is OTG_INT0
--operation mode is input

OTG_INT0 = INPUT();


--OTG_INT1 is OTG_INT1
--operation mode is input

OTG_INT1 = INPUT();


--OTG_DREQ0 is OTG_DREQ0
--operation mode is input

OTG_DREQ0 = INPUT();


--OTG_DREQ1 is OTG_DREQ1
--operation mode is input

OTG_DREQ1 = INPUT();


--TDI is TDI
--operation mode is input

TDI = INPUT();


--TCK is TCK
--operation mode is input

TCK = INPUT();


--TCS is TCS
--operation mode is input

TCS = INPUT();


--PS2_DAT is PS2_DAT
--operation mode is input

PS2_DAT = INPUT();


--PS2_CLK is PS2_CLK
--operation mode is input

PS2_CLK = INPUT();


--ENET_INT is ENET_INT
--operation mode is input

ENET_INT = INPUT();


--AUD_ADCDAT is AUD_ADCDAT
--operation mode is input

AUD_ADCDAT = INPUT();


--TD_DATA[0] is TD_DATA[0]
--operation mode is input

TD_DATA[0] = INPUT();


--TD_DATA[1] is TD_DATA[1]
--operation mode is input

TD_DATA[1] = INPUT();


--TD_DATA[2] is TD_DATA[2]
--operation mode is input

TD_DATA[2] = INPUT();


--TD_DATA[3] is TD_DATA[3]
--operation mode is input

TD_DATA[3] = INPUT();


--TD_DATA[4] is TD_DATA[4]
--operation mode is input

TD_DATA[4] = INPUT();


--TD_DATA[5] is TD_DATA[5]
--operation mode is input

TD_DATA[5] = INPUT();


--TD_DATA[6] is TD_DATA[6]
--operation mode is input

TD_DATA[6] = INPUT();


--TD_DATA[7] is TD_DATA[7]
--operation mode is input

TD_DATA[7] = INPUT();


--TD_HS is TD_HS
--operation mode is input

TD_HS = INPUT();


--TD_VS is TD_VS
--operation mode is input

TD_VS = INPUT();


--SW[0] is SW[0]
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1]
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2]
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3]
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4]
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5]
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6]
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7]
--operation mode is input

SW[7] = INPUT();


--SW[8] is SW[8]
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9]
--operation mode is input

SW[9] = INPUT();


--SW[10] is SW[10]
--operation mode is input

SW[10] = INPUT();


--SW[11] is SW[11]
--operation mode is input

SW[11] = INPUT();


--SW[12] is SW[12]
--operation mode is input

SW[12] = INPUT();


--SW[13] is SW[13]
--operation mode is input

SW[13] = INPUT();


--SW[14] is SW[14]
--operation mode is input

SW[14] = INPUT();


--SW[15] is SW[15]
--operation mode is input

SW[15] = INPUT();


--SW[16] is SW[16]
--operation mode is input

SW[16] = INPUT();


--SW[17] is SW[17]
--operation mode is input

SW[17] = INPUT();


--CLOCK_50 is CLOCK_50
--operation mode is input

CLOCK_50 = INPUT();


--KEY[0] is KEY[0]
--operation mode is input

KEY[0] = INPUT();


--KEY[2] is KEY[2]
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3]
--operation mode is input

KEY[3] = INPUT();


--KEY[1] is KEY[1]
--operation mode is input

KEY[1] = INPUT();


--HEX0[0] is HEX0[0]
--operation mode is output

HEX0[0] = OUTPUT(S1L1);


--HEX0[1] is HEX0[1]
--operation mode is output

HEX0[1] = OUTPUT(S1L2);


--HEX0[2] is HEX0[2]
--operation mode is output

HEX0[2] = OUTPUT(S1L3);


--HEX0[3] is HEX0[3]
--operation mode is output

HEX0[3] = OUTPUT(S1L4);


--HEX0[4] is HEX0[4]
--operation mode is output

HEX0[4] = OUTPUT(S1L5);


--HEX0[5] is HEX0[5]
--operation mode is output

HEX0[5] = OUTPUT(S1L6);


--HEX0[6] is HEX0[6]
--operation mode is output

HEX0[6] = OUTPUT(!S1L7);


--HEX1[0] is HEX1[0]
--operation mode is output

HEX1[0] = OUTPUT(S2L1);


--HEX1[1] is HEX1[1]
--operation mode is output

HEX1[1] = OUTPUT(S2L2);


--HEX1[2] is HEX1[2]
--operation mode is output

HEX1[2] = OUTPUT(S2L3);


--HEX1[3] is HEX1[3]
--operation mode is output

HEX1[3] = OUTPUT(S2L4);


--HEX1[4] is HEX1[4]
--operation mode is output

HEX1[4] = OUTPUT(S2L5);


--HEX1[5] is HEX1[5]
--operation mode is output

HEX1[5] = OUTPUT(S2L6);


--HEX1[6] is HEX1[6]
--operation mode is output

HEX1[6] = OUTPUT(!S2L7);


--HEX2[0] is HEX2[0]
--operation mode is output

HEX2[0] = OUTPUT(S3L1);


--HEX2[1] is HEX2[1]
--operation mode is output

HEX2[1] = OUTPUT(S3L2);


--HEX2[2] is HEX2[2]
--operation mode is output

HEX2[2] = OUTPUT(S3L3);


--HEX2[3] is HEX2[3]
--operation mode is output

HEX2[3] = OUTPUT(S3L4);


--HEX2[4] is HEX2[4]
--operation mode is output

HEX2[4] = OUTPUT(S3L5);


--HEX2[5] is HEX2[5]
--operation mode is output

HEX2[5] = OUTPUT(S3L6);


--HEX2[6] is HEX2[6]
--operation mode is output

HEX2[6] = OUTPUT(!S3L7);


--HEX3[0] is HEX3[0]
--operation mode is output

HEX3[0] = OUTPUT(S4L1);


--HEX3[1] is HEX3[1]
--operation mode is output

HEX3[1] = OUTPUT(S4L2);


--HEX3[2] is HEX3[2]
--operation mode is output

HEX3[2] = OUTPUT(S4L3);


--HEX3[3] is HEX3[3]
--operation mode is output

HEX3[3] = OUTPUT(S4L4);


--HEX3[4] is HEX3[4]
--operation mode is output

HEX3[4] = OUTPUT(S4L5);


--HEX3[5] is HEX3[5]
--operation mode is output

HEX3[5] = OUTPUT(S4L6);


--HEX3[6] is HEX3[6]
--operation mode is output

HEX3[6] = OUTPUT(!S4L7);


--HEX4[0] is HEX4[0]
--operation mode is output

HEX4[0] = OUTPUT(S5L1);


--HEX4[1] is HEX4[1]
--operation mode is output

HEX4[1] = OUTPUT(S5L2);


--HEX4[2] is HEX4[2]
--operation mode is output

HEX4[2] = OUTPUT(S5L3);


--HEX4[3] is HEX4[3]
--operation mode is output

HEX4[3] = OUTPUT(S5L4);


--HEX4[4] is HEX4[4]
--operation mode is output

HEX4[4] = OUTPUT(S5L5);


--HEX4[5] is HEX4[5]
--operation mode is output

HEX4[5] = OUTPUT(S5L6);


--HEX4[6] is HEX4[6]
--operation mode is output

HEX4[6] = OUTPUT(!S5L7);


--HEX5[0] is HEX5[0]
--operation mode is output

HEX5[0] = OUTPUT(S6L1);


--HEX5[1] is HEX5[1]
--operation mode is output

HEX5[1] = OUTPUT(S6L2);


--HEX5[2] is HEX5[2]
--operation mode is output

HEX5[2] = OUTPUT(S6L3);


--HEX5[3] is HEX5[3]
--operation mode is output

HEX5[3] = OUTPUT(S6L4);


--HEX5[4] is HEX5[4]
--operation mode is output

HEX5[4] = OUTPUT(S6L5);


--HEX5[5] is HEX5[5]
--operation mode is output

HEX5[5] = OUTPUT(S6L6);


--HEX5[6] is HEX5[6]
--operation mode is output

HEX5[6] = OUTPUT(!S6L7);


--HEX6[0] is HEX6[0]
--operation mode is output

HEX6[0] = OUTPUT(S7L1);


--HEX6[1] is HEX6[1]
--operation mode is output

HEX6[1] = OUTPUT(S7L2);


--HEX6[2] is HEX6[2]
--operation mode is output

HEX6[2] = OUTPUT(S7L3);


--HEX6[3] is HEX6[3]
--operation mode is output

HEX6[3] = OUTPUT(S7L4);


--HEX6[4] is HEX6[4]
--operation mode is output

HEX6[4] = OUTPUT(S7L5);


--HEX6[5] is HEX6[5]
--operation mode is output

HEX6[5] = OUTPUT(S7L6);


--HEX6[6] is HEX6[6]
--operation mode is output

HEX6[6] = OUTPUT(!S7L7);


--HEX7[0] is HEX7[0]
--operation mode is output

HEX7[0] = OUTPUT(S8L1);


--HEX7[1] is HEX7[1]
--operation mode is output

HEX7[1] = OUTPUT(S8L2);


--HEX7[2] is HEX7[2]
--operation mode is output

HEX7[2] = OUTPUT(S8L3);


--HEX7[3] is HEX7[3]
--operation mode is output

HEX7[3] = OUTPUT(S8L4);


--HEX7[4] is HEX7[4]
--operation mode is output

HEX7[4] = OUTPUT(S8L5);


--HEX7[5] is HEX7[5]
--operation mode is output

HEX7[5] = OUTPUT(S8L6);


--HEX7[6] is HEX7[6]
--operation mode is output

HEX7[6] = OUTPUT(!S8L7);


--LEDG[0] is LEDG[0]
--operation mode is output

LEDG[0] = OUTPUT(D1_Y_Cont[0]);


--LEDG[1] is LEDG[1]
--operation mode is output

LEDG[1] = OUTPUT(D1_Y_Cont[1]);


--LEDG[2] is LEDG[2]
--operation mode is output

LEDG[2] = OUTPUT(D1_Y_Cont[2]);


--LEDG[3] is LEDG[3]
--operation mode is output

LEDG[3] = OUTPUT(D1_Y_Cont[3]);


--LEDG[4] is LEDG[4]
--operation mode is output

LEDG[4] = OUTPUT(D1_Y_Cont[4]);


--LEDG[5] is LEDG[5]
--operation mode is output

LEDG[5] = OUTPUT(D1_Y_Cont[5]);


--LEDG[6] is LEDG[6]
--operation mode is output

LEDG[6] = OUTPUT(D1_Y_Cont[6]);


--LEDG[7] is LEDG[7]
--operation mode is output

LEDG[7] = OUTPUT(D1_Y_Cont[7]);


--LEDG[8] is LEDG[8]
--operation mode is output

LEDG[8] = OUTPUT(D1_Y_Cont[8]);


--LEDR[0] is LEDR[0]
--operation mode is output

LEDR[0] = OUTPUT(SW[0]);


--LEDR[1] is LEDR[1]
--operation mode is output

LEDR[1] = OUTPUT(SW[1]);


--LEDR[2] is LEDR[2]
--operation mode is output

LEDR[2] = OUTPUT(SW[2]);


--LEDR[3] is LEDR[3]
--operation mode is output

LEDR[3] = OUTPUT(SW[3]);


--LEDR[4] is LEDR[4]
--operation mode is output

LEDR[4] = OUTPUT(SW[4]);


--LEDR[5] is LEDR[5]
--operation mode is output

LEDR[5] = OUTPUT(SW[5]);


--LEDR[6] is LEDR[6]
--operation mode is output

LEDR[6] = OUTPUT(SW[6]);


--LEDR[7] is LEDR[7]
--operation mode is output

LEDR[7] = OUTPUT(SW[7]);


--LEDR[8] is LEDR[8]
--operation mode is output

LEDR[8] = OUTPUT(SW[8]);


--LEDR[9] is LEDR[9]
--operation mode is output

LEDR[9] = OUTPUT(SW[9]);


--LEDR[10] is LEDR[10]
--operation mode is output

LEDR[10] = OUTPUT(SW[10]);


--LEDR[11] is LEDR[11]
--operation mode is output

LEDR[11] = OUTPUT(SW[11]);


--LEDR[12] is LEDR[12]
--operation mode is output

LEDR[12] = OUTPUT(SW[12]);


--LEDR[13] is LEDR[13]
--operation mode is output

LEDR[13] = OUTPUT(SW[13]);


--LEDR[14] is LEDR[14]
--operation mode is output

LEDR[14] = OUTPUT(SW[14]);


--LEDR[15] is LEDR[15]
--operation mode is output

LEDR[15] = OUTPUT(SW[15]);


--LEDR[16] is LEDR[16]
--operation mode is output

LEDR[16] = OUTPUT(SW[16]);


--LEDR[17] is LEDR[17]
--operation mode is output

LEDR[17] = OUTPUT(SW[17]);


--UART_TXD is UART_TXD
--operation mode is output

UART_TXD = OUTPUT(GND);


--IRDA_TXD is IRDA_TXD
--operation mode is output

IRDA_TXD = OUTPUT(GND);


--DRAM_ADDR[0] is DRAM_ADDR[0]
--operation mode is output

DRAM_ADDR[0] = OUTPUT(G1_SA[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1]
--operation mode is output

DRAM_ADDR[1] = OUTPUT(G1_SA[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2]
--operation mode is output

DRAM_ADDR[2] = OUTPUT(G1_SA[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3]
--operation mode is output

DRAM_ADDR[3] = OUTPUT(G1_SA[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4]
--operation mode is output

DRAM_ADDR[4] = OUTPUT(G1_SA[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5]
--operation mode is output

DRAM_ADDR[5] = OUTPUT(G1_SA[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6]
--operation mode is output

DRAM_ADDR[6] = OUTPUT(G1_SA[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7]
--operation mode is output

DRAM_ADDR[7] = OUTPUT(G1_SA[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8]
--operation mode is output

DRAM_ADDR[8] = OUTPUT(G1_SA[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9]
--operation mode is output

DRAM_ADDR[9] = OUTPUT(G1_SA[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10]
--operation mode is output

DRAM_ADDR[10] = OUTPUT(G1_SA[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11]
--operation mode is output

DRAM_ADDR[11] = OUTPUT(G1_SA[11]);


--DRAM_LDQM is DRAM_LDQM
--operation mode is output

DRAM_LDQM = OUTPUT(G1_DQM[1]);


--DRAM_UDQM is DRAM_UDQM
--operation mode is output

DRAM_UDQM = OUTPUT(G1_DQM[1]);


--DRAM_WE_N is DRAM_WE_N
--operation mode is output

DRAM_WE_N = OUTPUT(G1_WE_N);


--DRAM_CAS_N is DRAM_CAS_N
--operation mode is output

DRAM_CAS_N = OUTPUT(G1_CAS_N);


--DRAM_RAS_N is DRAM_RAS_N
--operation mode is output

DRAM_RAS_N = OUTPUT(G1_RAS_N);


--DRAM_CS_N is DRAM_CS_N
--operation mode is output

DRAM_CS_N = OUTPUT(G1_CS_N[0]);


--DRAM_BA_0 is DRAM_BA_0
--operation mode is output

DRAM_BA_0 = OUTPUT(G1_BA[0]);


--DRAM_BA_1 is DRAM_BA_1
--operation mode is output

DRAM_BA_1 = OUTPUT(G1_BA[1]);


--DRAM_CLK is DRAM_CLK
--operation mode is output

DRAM_CLK = OUTPUT(MB1__clk1);


--DRAM_CKE is DRAM_CKE
--operation mode is output

DRAM_CKE = OUTPUT(VCC);


--FL_ADDR[0] is FL_ADDR[0]
--operation mode is output

FL_ADDR[0] = OUTPUT(GND);


--FL_ADDR[1] is FL_ADDR[1]
--operation mode is output

FL_ADDR[1] = OUTPUT(GND);


--FL_ADDR[2] is FL_ADDR[2]
--operation mode is output

FL_ADDR[2] = OUTPUT(GND);


--FL_ADDR[3] is FL_ADDR[3]
--operation mode is output

FL_ADDR[3] = OUTPUT(GND);


--FL_ADDR[4] is FL_ADDR[4]
--operation mode is output

FL_ADDR[4] = OUTPUT(GND);


--FL_ADDR[5] is FL_ADDR[5]
--operation mode is output

FL_ADDR[5] = OUTPUT(GND);


--FL_ADDR[6] is FL_ADDR[6]
--operation mode is output

FL_ADDR[6] = OUTPUT(GND);


--FL_ADDR[7] is FL_ADDR[7]
--operation mode is output

FL_ADDR[7] = OUTPUT(GND);


--FL_ADDR[8] is FL_ADDR[8]
--operation mode is output

FL_ADDR[8] = OUTPUT(GND);


--FL_ADDR[9] is FL_ADDR[9]
--operation mode is output

FL_ADDR[9] = OUTPUT(GND);


--FL_ADDR[10] is FL_ADDR[10]
--operation mode is output

FL_ADDR[10] = OUTPUT(GND);


--FL_ADDR[11] is FL_ADDR[11]
--operation mode is output

FL_ADDR[11] = OUTPUT(GND);


--FL_ADDR[12] is FL_ADDR[12]
--operation mode is output

FL_ADDR[12] = OUTPUT(GND);


--FL_ADDR[13] is FL_ADDR[13]
--operation mode is output

FL_ADDR[13] = OUTPUT(GND);


--FL_ADDR[14] is FL_ADDR[14]
--operation mode is output

FL_ADDR[14] = OUTPUT(GND);


--FL_ADDR[15] is FL_ADDR[15]
--operation mode is output

FL_ADDR[15] = OUTPUT(GND);


--FL_ADDR[16] is FL_ADDR[16]
--operation mode is output

FL_ADDR[16] = OUTPUT(GND);


--FL_ADDR[17] is FL_ADDR[17]
--operation mode is output

FL_ADDR[17] = OUTPUT(GND);


--FL_ADDR[18] is FL_ADDR[18]
--operation mode is output

FL_ADDR[18] = OUTPUT(GND);


--FL_ADDR[19] is FL_ADDR[19]
--operation mode is output

FL_ADDR[19] = OUTPUT(GND);


--FL_ADDR[20] is FL_ADDR[20]
--operation mode is output

FL_ADDR[20] = OUTPUT(GND);


--FL_ADDR[21] is FL_ADDR[21]
--operation mode is output

FL_ADDR[21] = OUTPUT(GND);


--FL_WE_N is FL_WE_N
--operation mode is output

FL_WE_N = OUTPUT(GND);


--FL_RST_N is FL_RST_N
--operation mode is output

FL_RST_N = OUTPUT(GND);


--FL_OE_N is FL_OE_N
--operation mode is output

FL_OE_N = OUTPUT(GND);


--FL_CE_N is FL_CE_N
--operation mode is output

FL_CE_N = OUTPUT(GND);


--SRAM_ADDR[0] is SRAM_ADDR[0]
--operation mode is output

SRAM_ADDR[0] = OUTPUT(GND);


--SRAM_ADDR[1] is SRAM_ADDR[1]
--operation mode is output

SRAM_ADDR[1] = OUTPUT(GND);


--SRAM_ADDR[2] is SRAM_ADDR[2]
--operation mode is output

SRAM_ADDR[2] = OUTPUT(GND);


--SRAM_ADDR[3] is SRAM_ADDR[3]
--operation mode is output

SRAM_ADDR[3] = OUTPUT(GND);


--SRAM_ADDR[4] is SRAM_ADDR[4]
--operation mode is output

SRAM_ADDR[4] = OUTPUT(GND);


--SRAM_ADDR[5] is SRAM_ADDR[5]
--operation mode is output

SRAM_ADDR[5] = OUTPUT(GND);


--SRAM_ADDR[6] is SRAM_ADDR[6]
--operation mode is output

SRAM_ADDR[6] = OUTPUT(GND);


--SRAM_ADDR[7] is SRAM_ADDR[7]
--operation mode is output

SRAM_ADDR[7] = OUTPUT(GND);


--SRAM_ADDR[8] is SRAM_ADDR[8]
--operation mode is output

SRAM_ADDR[8] = OUTPUT(GND);


--SRAM_ADDR[9] is SRAM_ADDR[9]
--operation mode is output

SRAM_ADDR[9] = OUTPUT(GND);


--SRAM_ADDR[10] is SRAM_ADDR[10]
--operation mode is output

SRAM_ADDR[10] = OUTPUT(GND);


--SRAM_ADDR[11] is SRAM_ADDR[11]
--operation mode is output

SRAM_ADDR[11] = OUTPUT(GND);


--SRAM_ADDR[12] is SRAM_ADDR[12]
--operation mode is output

SRAM_ADDR[12] = OUTPUT(GND);


--SRAM_ADDR[13] is SRAM_ADDR[13]
--operation mode is output

SRAM_ADDR[13] = OUTPUT(GND);


--SRAM_ADDR[14] is SRAM_ADDR[14]
--operation mode is output

SRAM_ADDR[14] = OUTPUT(GND);


--SRAM_ADDR[15] is SRAM_ADDR[15]
--operation mode is output

SRAM_ADDR[15] = OUTPUT(GND);


--SRAM_ADDR[16] is SRAM_ADDR[16]
--operation mode is output

SRAM_ADDR[16] = OUTPUT(GND);


--SRAM_ADDR[17] is SRAM_ADDR[17]
--operation mode is output

SRAM_ADDR[17] = OUTPUT(GND);


--SRAM_UB_N is SRAM_UB_N
--operation mode is output

SRAM_UB_N = OUTPUT(GND);


--SRAM_LB_N is SRAM_LB_N
--operation mode is output

SRAM_LB_N = OUTPUT(GND);


--SRAM_WE_N is SRAM_WE_N
--operation mode is output

SRAM_WE_N = OUTPUT(GND);


--SRAM_CE_N is SRAM_CE_N
--operation mode is output

SRAM_CE_N = OUTPUT(GND);


--SRAM_OE_N is SRAM_OE_N
--operation mode is output

SRAM_OE_N = OUTPUT(GND);


--OTG_ADDR[0] is OTG_ADDR[0]
--operation mode is output

OTG_ADDR[0] = OUTPUT(GND);


--OTG_ADDR[1] is OTG_ADDR[1]
--operation mode is output

OTG_ADDR[1] = OUTPUT(GND);


--OTG_CS_N is OTG_CS_N
--operation mode is output

OTG_CS_N = OUTPUT(GND);


--OTG_RD_N is OTG_RD_N
--operation mode is output

OTG_RD_N = OUTPUT(GND);


--OTG_WR_N is OTG_WR_N
--operation mode is output

OTG_WR_N = OUTPUT(GND);


--OTG_RST_N is OTG_RST_N
--operation mode is output

OTG_RST_N = OUTPUT(GND);


--OTG_FSPEED is OTG_FSPEED
--operation mode is output

OTG_FSPEED = OUTPUT(GND);


--OTG_LSPEED is OTG_LSPEED
--operation mode is output

OTG_LSPEED = OUTPUT(GND);


--OTG_DACK0_N is OTG_DACK0_N
--operation mode is output

OTG_DACK0_N = OUTPUT(GND);


--OTG_DACK1_N is OTG_DACK1_N
--operation mode is output

OTG_DACK1_N = OUTPUT(GND);


--LCD_ON is LCD_ON
--operation mode is output

LCD_ON = OUTPUT(VCC);


--LCD_BLON is LCD_BLON
--operation mode is output

LCD_BLON = OUTPUT(VCC);


--LCD_RW is LCD_RW
--operation mode is output

LCD_RW = OUTPUT(GND);


--LCD_EN is LCD_EN
--operation mode is output

LCD_EN = OUTPUT(GND);


--LCD_RS is LCD_RS
--operation mode is output

LCD_RS = OUTPUT(GND);


--SD_CLK is SD_CLK
--operation mode is output

SD_CLK = OUTPUT(GND);


--TDO is TDO
--operation mode is output

TDO = OUTPUT(GND);


--I2C_SCLK is I2C_SCLK
--operation mode is output

I2C_SCLK = OUTPUT(GND);


--VGA_CLK is VGA_CLK
--operation mode is output

VGA_CLK = OUTPUT(!CCD1_MCLK);


--VGA_HS is VGA_HS
--operation mode is output

VGA_HS = OUTPUT(B1_oVGA_H_SYNC);


--VGA_VS is VGA_VS
--operation mode is output

VGA_VS = OUTPUT(B1_oVGA_V_SYNC);


--VGA_BLANK is VGA_BLANK
--operation mode is output

VGA_BLANK = OUTPUT(B1_oVGA_BLANK);


--VGA_SYNC is VGA_SYNC
--operation mode is output

VGA_SYNC = OUTPUT(GND);


--VGA_R[0] is VGA_R[0]
--operation mode is output

VGA_R[0] = OUTPUT(GND);


--VGA_R[1] is VGA_R[1]
--operation mode is output

VGA_R[1] = OUTPUT(GND);


--VGA_R[2] is VGA_R[2]
--operation mode is output

VGA_R[2] = OUTPUT(GND);


--VGA_R[3] is VGA_R[3]
--operation mode is output

VGA_R[3] = OUTPUT(GND);


--VGA_R[4] is VGA_R[4]
--operation mode is output

VGA_R[4] = OUTPUT(GND);


--VGA_R[5] is VGA_R[5]
--operation mode is output

VGA_R[5] = OUTPUT(B1L150);


--VGA_R[6] is VGA_R[6]
--operation mode is output

VGA_R[6] = OUTPUT(B1L151);


--VGA_R[7] is VGA_R[7]
--operation mode is output

VGA_R[7] = OUTPUT(B1L152);


--VGA_R[8] is VGA_R[8]
--operation mode is output

VGA_R[8] = OUTPUT(B1L153);


--VGA_R[9] is VGA_R[9]
--operation mode is output

VGA_R[9] = OUTPUT(B1L154);


--VGA_G[0] is VGA_G[0]
--operation mode is output

VGA_G[0] = OUTPUT(GND);


--VGA_G[1] is VGA_G[1]
--operation mode is output

VGA_G[1] = OUTPUT(GND);


--VGA_G[2] is VGA_G[2]
--operation mode is output

VGA_G[2] = OUTPUT(GND);


--VGA_G[3] is VGA_G[3]
--operation mode is output

VGA_G[3] = OUTPUT(GND);


--VGA_G[4] is VGA_G[4]
--operation mode is output

VGA_G[4] = OUTPUT(GND);


--VGA_G[5] is VGA_G[5]
--operation mode is output

VGA_G[5] = OUTPUT(B1L144);


--VGA_G[6] is VGA_G[6]
--operation mode is output

VGA_G[6] = OUTPUT(B1L145);


--VGA_G[7] is VGA_G[7]
--operation mode is output

VGA_G[7] = OUTPUT(B1L146);


--VGA_G[8] is VGA_G[8]
--operation mode is output

VGA_G[8] = OUTPUT(B1L147);


--VGA_G[9] is VGA_G[9]
--operation mode is output

VGA_G[9] = OUTPUT(B1L148);


--VGA_B[0] is VGA_B[0]
--operation mode is output

VGA_B[0] = OUTPUT(GND);


--VGA_B[1] is VGA_B[1]
--operation mode is output

VGA_B[1] = OUTPUT(GND);


--VGA_B[2] is VGA_B[2]
--operation mode is output

VGA_B[2] = OUTPUT(GND);


--VGA_B[3] is VGA_B[3]
--operation mode is output

VGA_B[3] = OUTPUT(GND);


--VGA_B[4] is VGA_B[4]
--operation mode is output

VGA_B[4] = OUTPUT(GND);


--VGA_B[5] is VGA_B[5]
--operation mode is output

VGA_B[5] = OUTPUT(B1L139);


--VGA_B[6] is VGA_B[6]
--operation mode is output

VGA_B[6] = OUTPUT(B1L140);


--VGA_B[7] is VGA_B[7]
--operation mode is output

VGA_B[7] = OUTPUT(B1L141);


--VGA_B[8] is VGA_B[8]
--operation mode is output

VGA_B[8] = OUTPUT(B1L142);


--VGA_B[9] is VGA_B[9]
--operation mode is output

VGA_B[9] = OUTPUT(B1L143);


--ENET_CMD is ENET_CMD
--operation mode is output

ENET_CMD = OUTPUT(GND);


--ENET_CS_N is ENET_CS_N
--operation mode is output

ENET_CS_N = OUTPUT(GND);


--ENET_WR_N is ENET_WR_N
--operation mode is output

ENET_WR_N = OUTPUT(GND);


--ENET_RD_N is ENET_RD_N
--operation mode is output

ENET_RD_N = OUTPUT(GND);


--ENET_RST_N is ENET_RST_N
--operation mode is output

ENET_RST_N = OUTPUT(GND);


--ENET_CLK is ENET_CLK
--operation mode is output

ENET_CLK = OUTPUT(GND);


--AUD_DACDAT is AUD_DACDAT
--operation mode is output

AUD_DACDAT = OUTPUT(GND);


--AUD_XCK is AUD_XCK
--operation mode is output

AUD_XCK = OUTPUT(GND);


--TD_RESET is TD_RESET
--operation mode is output

TD_RESET = OUTPUT(VCC);


--SD_DAT3 is SD_DAT3
--operation mode is bidir

SD_DAT3 = BIDIR(OPNDRN(VCC));


--SD_CMD is SD_CMD
--operation mode is bidir

SD_CMD = BIDIR(OPNDRN(VCC));


--GPIO_0[0] is GPIO_0[0]
--operation mode is bidir

GPIO_0[0] = BIDIR(OPNDRN(VCC));


--GPIO_0[1] is GPIO_0[1]
--operation mode is bidir

GPIO_0[1] = BIDIR(OPNDRN(VCC));


--GPIO_0[2] is GPIO_0[2]
--operation mode is bidir

GPIO_0[2] = BIDIR(OPNDRN(VCC));


--GPIO_0[3] is GPIO_0[3]
--operation mode is bidir

GPIO_0[3] = BIDIR(OPNDRN(VCC));


--GPIO_0[4] is GPIO_0[4]
--operation mode is bidir

GPIO_0[4] = BIDIR(OPNDRN(VCC));


--GPIO_0[5] is GPIO_0[5]
--operation mode is bidir

GPIO_0[5] = BIDIR(OPNDRN(VCC));


--GPIO_0[6] is GPIO_0[6]
--operation mode is bidir

GPIO_0[6] = BIDIR(OPNDRN(VCC));


--GPIO_0[7] is GPIO_0[7]
--operation mode is bidir

GPIO_0[7] = BIDIR(OPNDRN(VCC));


--GPIO_0[8] is GPIO_0[8]
--operation mode is bidir

GPIO_0[8] = BIDIR(OPNDRN(VCC));


--GPIO_0[9] is GPIO_0[9]
--operation mode is bidir

GPIO_0[9] = BIDIR(OPNDRN(VCC));


--GPIO_0[10] is GPIO_0[10]
--operation mode is bidir

GPIO_0[10] = BIDIR(OPNDRN(VCC));


--GPIO_0[11] is GPIO_0[11]
--operation mode is bidir

GPIO_0[11] = BIDIR(OPNDRN(VCC));


--GPIO_0[12] is GPIO_0[12]
--operation mode is bidir

GPIO_0[12] = BIDIR(OPNDRN(VCC));


--GPIO_0[13] is GPIO_0[13]
--operation mode is bidir

GPIO_0[13] = BIDIR(OPNDRN(VCC));


--GPIO_0[14] is GPIO_0[14]
--operation mode is bidir

GPIO_0[14] = BIDIR(OPNDRN(VCC));


--GPIO_0[15] is GPIO_0[15]
--operation mode is bidir

GPIO_0[15] = BIDIR(OPNDRN(VCC));


--GPIO_0[16] is GPIO_0[16]
--operation mode is bidir

GPIO_0[16] = BIDIR(OPNDRN(VCC));


--GPIO_0[17] is GPIO_0[17]
--operation mode is bidir

GPIO_0[17] = BIDIR(OPNDRN(VCC));


--GPIO_0[18] is GPIO_0[18]
--operation mode is bidir

GPIO_0[18] = BIDIR(OPNDRN(VCC));


--GPIO_0[19] is GPIO_0[19]
--operation mode is bidir

GPIO_0[19] = BIDIR(OPNDRN(VCC));


--GPIO_0[20] is GPIO_0[20]
--operation mode is bidir

GPIO_0[20] = BIDIR(OPNDRN(VCC));


--GPIO_0[21] is GPIO_0[21]
--operation mode is bidir

GPIO_0[21] = BIDIR(OPNDRN(VCC));


--GPIO_0[22] is GPIO_0[22]
--operation mode is bidir

GPIO_0[22] = BIDIR(OPNDRN(VCC));


--GPIO_0[23] is GPIO_0[23]
--operation mode is bidir

GPIO_0[23] = BIDIR(OPNDRN(VCC));


--GPIO_0[24] is GPIO_0[24]
--operation mode is bidir

GPIO_0[24] = BIDIR(OPNDRN(VCC));


--GPIO_0[25] is GPIO_0[25]
--operation mode is bidir

GPIO_0[25] = BIDIR(OPNDRN(VCC));


--GPIO_0[26] is GPIO_0[26]
--operation mode is bidir

GPIO_0[26] = BIDIR(OPNDRN(VCC));


--GPIO_0[27] is GPIO_0[27]
--operation mode is bidir

GPIO_0[27] = BIDIR(OPNDRN(VCC));


--GPIO_0[28] is GPIO_0[28]
--operation mode is bidir

GPIO_0[28] = BIDIR(OPNDRN(VCC));


--GPIO_0[29] is GPIO_0[29]
--operation mode is bidir

GPIO_0[29] = BIDIR(OPNDRN(VCC));


--GPIO_0[30] is GPIO_0[30]
--operation mode is bidir

GPIO_0[30] = BIDIR(OPNDRN(VCC));


--GPIO_0[31] is GPIO_0[31]
--operation mode is bidir

GPIO_0[31] = BIDIR(OPNDRN(VCC));


--GPIO_0[32] is GPIO_0[32]
--operation mode is bidir

GPIO_0[32] = BIDIR(OPNDRN(VCC));


--GPIO_0[33] is GPIO_0[33]
--operation mode is bidir

GPIO_0[33] = BIDIR(OPNDRN(VCC));


--GPIO_0[34] is GPIO_0[34]
--operation mode is bidir

GPIO_0[34] = BIDIR(OPNDRN(VCC));


--GPIO_0[35] is GPIO_0[35]
--operation mode is bidir

GPIO_0[35] = BIDIR(OPNDRN(VCC));


--GPIO_1[16] is GPIO_1[16]
--operation mode is bidir

GPIO_1[16] = BIDIR(OPNDRN(VCC));


--GPIO_1[17] is GPIO_1[17]
--operation mode is bidir

GPIO_1[17] = BIDIR(OPNDRN(VCC));


--GPIO_1[18] is GPIO_1[18]
--operation mode is bidir

GPIO_1[18] = BIDIR(OPNDRN(VCC));


--GPIO_1[19] is GPIO_1[19]
--operation mode is bidir

GPIO_1[19] = BIDIR(OPNDRN(VCC));


--A1L36 is DRAM_DQ[0]~15
--operation mode is bidir

A1L36 = DRAM_DQ[0];

--DRAM_DQ[0] is DRAM_DQ[0]
--operation mode is bidir

DRAM_DQ[0]_tri_out = TRI(G1L223, T1_OE);
DRAM_DQ[0] = BIDIR(DRAM_DQ[0]_tri_out);


--A1L38 is DRAM_DQ[1]~14
--operation mode is bidir

A1L38 = DRAM_DQ[1];

--DRAM_DQ[1] is DRAM_DQ[1]
--operation mode is bidir

DRAM_DQ[1]_tri_out = TRI(G1L224, T1_OE);
DRAM_DQ[1] = BIDIR(DRAM_DQ[1]_tri_out);


--A1L40 is DRAM_DQ[2]~13
--operation mode is bidir

A1L40 = DRAM_DQ[2];

--DRAM_DQ[2] is DRAM_DQ[2]
--operation mode is bidir

DRAM_DQ[2]_tri_out = TRI(G1L225, T1_OE);
DRAM_DQ[2] = BIDIR(DRAM_DQ[2]_tri_out);


--A1L42 is DRAM_DQ[3]~12
--operation mode is bidir

A1L42 = DRAM_DQ[3];

--DRAM_DQ[3] is DRAM_DQ[3]
--operation mode is bidir

DRAM_DQ[3]_tri_out = TRI(G1L226, T1_OE);
DRAM_DQ[3] = BIDIR(DRAM_DQ[3]_tri_out);


--A1L44 is DRAM_DQ[4]~11
--operation mode is bidir

A1L44 = DRAM_DQ[4];

--DRAM_DQ[4] is DRAM_DQ[4]
--operation mode is bidir

DRAM_DQ[4]_tri_out = TRI(G1L227, T1_OE);
DRAM_DQ[4] = BIDIR(DRAM_DQ[4]_tri_out);


--A1L46 is DRAM_DQ[5]~10
--operation mode is bidir

A1L46 = DRAM_DQ[5];

--DRAM_DQ[5] is DRAM_DQ[5]
--operation mode is bidir

DRAM_DQ[5]_tri_out = TRI(G1L228, T1_OE);
DRAM_DQ[5] = BIDIR(DRAM_DQ[5]_tri_out);


--A1L48 is DRAM_DQ[6]~9
--operation mode is bidir

A1L48 = DRAM_DQ[6];

--DRAM_DQ[6] is DRAM_DQ[6]
--operation mode is bidir

DRAM_DQ[6]_tri_out = TRI(G1L229, T1_OE);
DRAM_DQ[6] = BIDIR(DRAM_DQ[6]_tri_out);


--A1L50 is DRAM_DQ[7]~8
--operation mode is bidir

A1L50 = DRAM_DQ[7];

--DRAM_DQ[7] is DRAM_DQ[7]
--operation mode is bidir

DRAM_DQ[7]_tri_out = TRI(G1L230, T1_OE);
DRAM_DQ[7] = BIDIR(DRAM_DQ[7]_tri_out);


--A1L52 is DRAM_DQ[8]~7
--operation mode is bidir

A1L52 = DRAM_DQ[8];

--DRAM_DQ[8] is DRAM_DQ[8]
--operation mode is bidir

DRAM_DQ[8]_tri_out = TRI(G1L231, T1_OE);
DRAM_DQ[8] = BIDIR(DRAM_DQ[8]_tri_out);


--A1L54 is DRAM_DQ[9]~6
--operation mode is bidir

A1L54 = DRAM_DQ[9];

--DRAM_DQ[9] is DRAM_DQ[9]
--operation mode is bidir

DRAM_DQ[9]_tri_out = TRI(G1L232, T1_OE);
DRAM_DQ[9] = BIDIR(DRAM_DQ[9]_tri_out);


--A1L56 is DRAM_DQ[10]~5
--operation mode is bidir

A1L56 = DRAM_DQ[10];

--DRAM_DQ[10] is DRAM_DQ[10]
--operation mode is bidir

DRAM_DQ[10]_tri_out = TRI(G1L233, T1_OE);
DRAM_DQ[10] = BIDIR(DRAM_DQ[10]_tri_out);


--A1L58 is DRAM_DQ[11]~4
--operation mode is bidir

A1L58 = DRAM_DQ[11];

--DRAM_DQ[11] is DRAM_DQ[11]
--operation mode is bidir

DRAM_DQ[11]_tri_out = TRI(G1L234, T1_OE);
DRAM_DQ[11] = BIDIR(DRAM_DQ[11]_tri_out);


--A1L60 is DRAM_DQ[12]~3
--operation mode is bidir

A1L60 = DRAM_DQ[12];

--DRAM_DQ[12] is DRAM_DQ[12]
--operation mode is bidir

DRAM_DQ[12]_tri_out = TRI(G1L235, T1_OE);
DRAM_DQ[12] = BIDIR(DRAM_DQ[12]_tri_out);


--A1L62 is DRAM_DQ[13]~2
--operation mode is bidir

A1L62 = DRAM_DQ[13];

--DRAM_DQ[13] is DRAM_DQ[13]
--operation mode is bidir

DRAM_DQ[13]_tri_out = TRI(G1L236, T1_OE);
DRAM_DQ[13] = BIDIR(DRAM_DQ[13]_tri_out);


--A1L64 is DRAM_DQ[14]~1
--operation mode is bidir

A1L64 = DRAM_DQ[14];

--DRAM_DQ[14] is DRAM_DQ[14]
--operation mode is bidir

DRAM_DQ[14]_tri_out = TRI(G1L237, T1_OE);
DRAM_DQ[14] = BIDIR(DRAM_DQ[14]_tri_out);


--DRAM_DQ[15] is DRAM_DQ[15]
--operation mode is bidir

DRAM_DQ[15]_tri_out = TRI(G1L238, T1_OE);
DRAM_DQ[15] = BIDIR(DRAM_DQ[15]_tri_out);


--FL_DQ[0] is FL_DQ[0]
--operation mode is bidir

FL_DQ[0] = BIDIR(OPNDRN(VCC));


--FL_DQ[1] is FL_DQ[1]
--operation mode is bidir

FL_DQ[1] = BIDIR(OPNDRN(VCC));


--FL_DQ[2] is FL_DQ[2]
--operation mode is bidir

FL_DQ[2] = BIDIR(OPNDRN(VCC));


--FL_DQ[3] is FL_DQ[3]
--operation mode is bidir

FL_DQ[3] = BIDIR(OPNDRN(VCC));


--FL_DQ[4] is FL_DQ[4]
--operation mode is bidir

FL_DQ[4] = BIDIR(OPNDRN(VCC));


--FL_DQ[5] is FL_DQ[5]
--operation mode is bidir

FL_DQ[5] = BIDIR(OPNDRN(VCC));


--FL_DQ[6] is FL_DQ[6]
--operation mode is bidir

FL_DQ[6] = BIDIR(OPNDRN(VCC));


--FL_DQ[7] is FL_DQ[7]
--operation mode is bidir

FL_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[0] is SRAM_DQ[0]
--operation mode is bidir

SRAM_DQ[0] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[1] is SRAM_DQ[1]
--operation mode is bidir

SRAM_DQ[1] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[2] is SRAM_DQ[2]
--operation mode is bidir

SRAM_DQ[2] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[3] is SRAM_DQ[3]
--operation mode is bidir

SRAM_DQ[3] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[4] is SRAM_DQ[4]
--operation mode is bidir

SRAM_DQ[4] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[5] is SRAM_DQ[5]
--operation mode is bidir

SRAM_DQ[5] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[6] is SRAM_DQ[6]
--operation mode is bidir

SRAM_DQ[6] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[7] is SRAM_DQ[7]
--operation mode is bidir

SRAM_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[8] is SRAM_DQ[8]
--operation mode is bidir

SRAM_DQ[8] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[9] is SRAM_DQ[9]
--operation mode is bidir

SRAM_DQ[9] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[10] is SRAM_DQ[10]
--operation mode is bidir

SRAM_DQ[10] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[11] is SRAM_DQ[11]
--operation mode is bidir

SRAM_DQ[11] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[12] is SRAM_DQ[12]
--operation mode is bidir

SRAM_DQ[12] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[13] is SRAM_DQ[13]
--operation mode is bidir

SRAM_DQ[13] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[14] is SRAM_DQ[14]
--operation mode is bidir

SRAM_DQ[14] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[15] is SRAM_DQ[15]
--operation mode is bidir

SRAM_DQ[15] = BIDIR(OPNDRN(VCC));


--OTG_DATA[0] is OTG_DATA[0]
--operation mode is bidir

OTG_DATA[0] = BIDIR(OPNDRN(VCC));


--OTG_DATA[1] is OTG_DATA[1]
--operation mode is bidir

OTG_DATA[1] = BIDIR(OPNDRN(VCC));


--OTG_DATA[2] is OTG_DATA[2]
--operation mode is bidir

OTG_DATA[2] = BIDIR(OPNDRN(VCC));


--OTG_DATA[3] is OTG_DATA[3]
--operation mode is bidir

OTG_DATA[3] = BIDIR(OPNDRN(VCC));


--OTG_DATA[4] is OTG_DATA[4]
--operation mode is bidir

OTG_DATA[4] = BIDIR(OPNDRN(VCC));


--OTG_DATA[5] is OTG_DATA[5]
--operation mode is bidir

OTG_DATA[5] = BIDIR(OPNDRN(VCC));


--OTG_DATA[6] is OTG_DATA[6]
--operation mode is bidir

OTG_DATA[6] = BIDIR(OPNDRN(VCC));


--OTG_DATA[7] is OTG_DATA[7]
--operation mode is bidir

OTG_DATA[7] = BIDIR(OPNDRN(VCC));


--OTG_DATA[8] is OTG_DATA[8]
--operation mode is bidir

OTG_DATA[8] = BIDIR(OPNDRN(VCC));


--OTG_DATA[9] is OTG_DATA[9]
--operation mode is bidir

OTG_DATA[9] = BIDIR(OPNDRN(VCC));


--OTG_DATA[10] is OTG_DATA[10]
--operation mode is bidir

OTG_DATA[10] = BIDIR(OPNDRN(VCC));


--OTG_DATA[11] is OTG_DATA[11]
--operation mode is bidir

OTG_DATA[11] = BIDIR(OPNDRN(VCC));


--OTG_DATA[12] is OTG_DATA[12]
--operation mode is bidir

OTG_DATA[12] = BIDIR(OPNDRN(VCC));


--OTG_DATA[13] is OTG_DATA[13]
--operation mode is bidir

OTG_DATA[13] = BIDIR(OPNDRN(VCC));


--OTG_DATA[14] is OTG_DATA[14]
--operation mode is bidir

OTG_DATA[14] = BIDIR(OPNDRN(VCC));


--OTG_DATA[15] is OTG_DATA[15]
--operation mode is bidir

OTG_DATA[15] = BIDIR(OPNDRN(VCC));


--LCD_DATA[0] is LCD_DATA[0]
--operation mode is bidir

LCD_DATA[0] = BIDIR(OPNDRN(VCC));


--LCD_DATA[1] is LCD_DATA[1]
--operation mode is bidir

LCD_DATA[1] = BIDIR(OPNDRN(VCC));


--LCD_DATA[2] is LCD_DATA[2]
--operation mode is bidir

LCD_DATA[2] = BIDIR(OPNDRN(VCC));


--LCD_DATA[3] is LCD_DATA[3]
--operation mode is bidir

LCD_DATA[3] = BIDIR(OPNDRN(VCC));


--LCD_DATA[4] is LCD_DATA[4]
--operation mode is bidir

LCD_DATA[4] = BIDIR(OPNDRN(VCC));


--LCD_DATA[5] is LCD_DATA[5]
--operation mode is bidir

LCD_DATA[5] = BIDIR(OPNDRN(VCC));


--LCD_DATA[6] is LCD_DATA[6]
--operation mode is bidir

LCD_DATA[6] = BIDIR(OPNDRN(VCC));


--LCD_DATA[7] is LCD_DATA[7]
--operation mode is bidir

LCD_DATA[7] = BIDIR(OPNDRN(VCC));


--SD_DAT is SD_DAT
--operation mode is bidir

SD_DAT = BIDIR(OPNDRN(VCC));


--I2C_SDAT is I2C_SDAT
--operation mode is bidir

I2C_SDAT = BIDIR(OPNDRN(VCC));


--ENET_DATA[0] is ENET_DATA[0]
--operation mode is bidir

ENET_DATA[0] = BIDIR(OPNDRN(VCC));


--ENET_DATA[1] is ENET_DATA[1]
--operation mode is bidir

ENET_DATA[1] = BIDIR(OPNDRN(VCC));


--ENET_DATA[2] is ENET_DATA[2]
--operation mode is bidir

ENET_DATA[2] = BIDIR(OPNDRN(VCC));


--ENET_DATA[3] is ENET_DATA[3]
--operation mode is bidir

ENET_DATA[3] = BIDIR(OPNDRN(VCC));


--ENET_DATA[4] is ENET_DATA[4]
--operation mode is bidir

ENET_DATA[4] = BIDIR(OPNDRN(VCC));


--ENET_DATA[5] is ENET_DATA[5]
--operation mode is bidir

ENET_DATA[5] = BIDIR(OPNDRN(VCC));


--ENET_DATA[6] is ENET_DATA[6]
--operation mode is bidir

ENET_DATA[6] = BIDIR(OPNDRN(VCC));


--ENET_DATA[7] is ENET_DATA[7]
--operation mode is bidir

ENET_DATA[7] = BIDIR(OPNDRN(VCC));


--ENET_DATA[8] is ENET_DATA[8]
--operation mode is bidir

ENET_DATA[8] = BIDIR(OPNDRN(VCC));


--ENET_DATA[9] is ENET_DATA[9]
--operation mode is bidir

ENET_DATA[9] = BIDIR(OPNDRN(VCC));


--ENET_DATA[10] is ENET_DATA[10]
--operation mode is bidir

ENET_DATA[10] = BIDIR(OPNDRN(VCC));


--ENET_DATA[11] is ENET_DATA[11]
--operation mode is bidir

ENET_DATA[11] = BIDIR(OPNDRN(VCC));


--ENET_DATA[12] is ENET_DATA[12]
--operation mode is bidir

ENET_DATA[12] = BIDIR(OPNDRN(VCC));


--ENET_DATA[13] is ENET_DATA[13]
--operation mode is bidir

ENET_DATA[13] = BIDIR(OPNDRN(VCC));


--ENET_DATA[14] is ENET_DATA[14]
--operation mode is bidir

ENET_DATA[14] = BIDIR(OPNDRN(VCC));


--ENET_DATA[15] is ENET_DATA[15]
--operation mode is bidir

ENET_DATA[15] = BIDIR(OPNDRN(VCC));


--AUD_ADCLRCK is AUD_ADCLRCK
--operation mode is bidir

AUD_ADCLRCK = BIDIR(OPNDRN(VCC));


--AUD_DACLRCK is AUD_DACLRCK
--operation mode is bidir

AUD_DACLRCK = BIDIR(OPNDRN(VCC));


--AUD_BCLK is AUD_BCLK
--operation mode is bidir

AUD_BCLK = BIDIR(OPNDRN(VCC));


--A1L170 is GPIO_1[0]~9
--operation mode is bidir

A1L170 = GPIO_1[0];

--GPIO_1[0] is GPIO_1[0]
--operation mode is bidir

GPIO_1[0] = BIDIR(OPNDRN(VCC));


--A1L172 is GPIO_1[1]~8
--operation mode is bidir

A1L172 = GPIO_1[1];

--GPIO_1[1] is GPIO_1[1]
--operation mode is bidir

GPIO_1[1] = BIDIR(OPNDRN(VCC));


--A1L174 is GPIO_1[2]~5
--operation mode is bidir

A1L174 = GPIO_1[2];

--GPIO_1[2] is GPIO_1[2]
--operation mode is bidir

GPIO_1[2] = BIDIR(OPNDRN(VCC));


--A1L176 is GPIO_1[3]~6
--operation mode is bidir

A1L176 = GPIO_1[3];

--GPIO_1[3] is GPIO_1[3]
--operation mode is bidir

GPIO_1[3] = BIDIR(OPNDRN(VCC));


--A1L178 is GPIO_1[4]~4
--operation mode is bidir

A1L178 = GPIO_1[4];

--GPIO_1[4] is GPIO_1[4]
--operation mode is bidir

GPIO_1[4] = BIDIR(OPNDRN(VCC));


--A1L180 is GPIO_1[5]~7
--operation mode is bidir

A1L180 = GPIO_1[5];

--GPIO_1[5] is GPIO_1[5]
--operation mode is bidir

GPIO_1[5] = BIDIR(OPNDRN(VCC));


--A1L182 is GPIO_1[6]~3
--operation mode is bidir

A1L182 = GPIO_1[6];

--GPIO_1[6] is GPIO_1[6]
--operation mode is bidir

GPIO_1[6] = BIDIR(OPNDRN(VCC));


--A1L184 is GPIO_1[7]~2
--operation mode is bidir

A1L184 = GPIO_1[7];

--GPIO_1[7] is GPIO_1[7]
--operation mode is bidir

GPIO_1[7] = BIDIR(OPNDRN(VCC));


--A1L186 is GPIO_1[8]~1
--operation mode is bidir

A1L186 = GPIO_1[8];

--GPIO_1[8] is GPIO_1[8]
--operation mode is bidir

GPIO_1[8] = BIDIR(OPNDRN(VCC));


--A1L188 is GPIO_1[9]~0
--operation mode is bidir

A1L188 = GPIO_1[9];

--GPIO_1[9] is GPIO_1[9]
--operation mode is bidir

GPIO_1[9] = BIDIR(OPNDRN(VCC));


--CCD1_PIXCLK is CCD1_PIXCLK
--operation mode is bidir

CCD1_PIXCLK = GPIO_1[10];

--GPIO_1[10] is GPIO_1[10]
--operation mode is bidir

GPIO_1[10] = BIDIR(OPNDRN(VCC));


--GPIO_1[11] is GPIO_1[11]
--operation mode is bidir

GPIO_1[11]_tri_out = TRI(CCD1_MCLK, VCC);
GPIO_1[11] = BIDIR(GPIO_1[11]_tri_out);


--A1L192 is GPIO_1[12]~11
--operation mode is bidir

A1L192 = GPIO_1[12];

--GPIO_1[12] is GPIO_1[12]
--operation mode is bidir

GPIO_1[12] = BIDIR(OPNDRN(VCC));


--A1L194 is GPIO_1[13]~10
--operation mode is bidir

A1L194 = GPIO_1[13];

--GPIO_1[13] is GPIO_1[13]
--operation mode is bidir

GPIO_1[13] = BIDIR(OPNDRN(VCC));


--GPIO_1[14] is GPIO_1[14]
--operation mode is bidir

GPIO_1[14]_tri_out = TRI(NB1L17, VCC);
GPIO_1[14] = BIDIR(GPIO_1[14]_tri_out);


--CCD1_SDAT is CCD1_SDAT
--operation mode is bidir

CCD1_SDAT = GPIO_1[15];

--GPIO_1[15] is GPIO_1[15]
--operation mode is bidir

GPIO_1[15] = BIDIR(OPNDRN(!NB1L25Q));


--A1L202 is GPIO_1[20]~21
--operation mode is bidir

A1L202 = GPIO_1[20];

--GPIO_1[20] is GPIO_1[20]
--operation mode is bidir

GPIO_1[20] = BIDIR(OPNDRN(VCC));


--A1L204 is GPIO_1[21]~20
--operation mode is bidir

A1L204 = GPIO_1[21];

--GPIO_1[21] is GPIO_1[21]
--operation mode is bidir

GPIO_1[21] = BIDIR(OPNDRN(VCC));


--A1L206 is GPIO_1[22]~17
--operation mode is bidir

A1L206 = GPIO_1[22];

--GPIO_1[22] is GPIO_1[22]
--operation mode is bidir

GPIO_1[22] = BIDIR(OPNDRN(VCC));


--A1L208 is GPIO_1[23]~18
--operation mode is bidir

A1L208 = GPIO_1[23];

--GPIO_1[23] is GPIO_1[23]
--operation mode is bidir

GPIO_1[23] = BIDIR(OPNDRN(VCC));


--A1L210 is GPIO_1[24]~16
--operation mode is bidir

A1L210 = GPIO_1[24];

--GPIO_1[24] is GPIO_1[24]
--operation mode is bidir

GPIO_1[24] = BIDIR(OPNDRN(VCC));


--A1L212 is GPIO_1[25]~19
--operation mode is bidir

A1L212 = GPIO_1[25];

--GPIO_1[25] is GPIO_1[25]
--operation mode is bidir

GPIO_1[25] = BIDIR(OPNDRN(VCC));


--A1L214 is GPIO_1[26]~15
--operation mode is bidir

A1L214 = GPIO_1[26];

--GPIO_1[26] is GPIO_1[26]
--operation mode is bidir

GPIO_1[26] = BIDIR(OPNDRN(VCC));


--A1L216 is GPIO_1[27]~14
--operation mode is bidir

A1L216 = GPIO_1[27];

--GPIO_1[27] is GPIO_1[27]
--operation mode is bidir

GPIO_1[27] = BIDIR(OPNDRN(VCC));


--A1L218 is GPIO_1[28]~13
--operation mode is bidir

A1L218 = GPIO_1[28];

--GPIO_1[28] is GPIO_1[28]
--operation mode is bidir

GPIO_1[28] = BIDIR(OPNDRN(VCC));


--A1L220 is GPIO_1[29]~12
--operation mode is bidir

A1L220 = GPIO_1[29];

--GPIO_1[29] is GPIO_1[29]
--operation mode is bidir

GPIO_1[29] = BIDIR(OPNDRN(VCC));


--CCD2_PIXCLK is CCD2_PIXCLK
--operation mode is bidir

CCD2_PIXCLK = GPIO_1[30];

--GPIO_1[30] is GPIO_1[30]
--operation mode is bidir

GPIO_1[30] = BIDIR(OPNDRN(VCC));


--GPIO_1[31] is GPIO_1[31]
--operation mode is bidir

GPIO_1[31]_tri_out = TRI(CCD1_MCLK, VCC);
GPIO_1[31] = BIDIR(GPIO_1[31]_tri_out);


--A1L224 is GPIO_1[32]~23
--operation mode is bidir

A1L224 = GPIO_1[32];

--GPIO_1[32] is GPIO_1[32]
--operation mode is bidir

GPIO_1[32] = BIDIR(OPNDRN(VCC));


--A1L226 is GPIO_1[33]~22
--operation mode is bidir

A1L226 = GPIO_1[33];

--GPIO_1[33] is GPIO_1[33]
--operation mode is bidir

GPIO_1[33] = BIDIR(OPNDRN(VCC));


--GPIO_1[34] is GPIO_1[34]
--operation mode is bidir

GPIO_1[34]_tri_out = TRI(NB2L17, VCC);
GPIO_1[34] = BIDIR(GPIO_1[34]_tri_out);


--CCD2_SDAT is CCD2_SDAT
--operation mode is bidir

CCD2_SDAT = GPIO_1[35];

--GPIO_1[35] is GPIO_1[35]
--operation mode is bidir

GPIO_1[35] = BIDIR(OPNDRN(!NB2L25Q));


--J1L6 is Mirror_Col_2X:u8|Z_Cont[0]~183
J1L6 = !J1_Z_Cont[0];


--J1L10 is Mirror_Col_2X:u8|Z_Cont[1]~184
J1L10 = !J1_Z_Cont[1];


--J1L14 is Mirror_Col_2X:u8|Z_Cont[2]~185
J1L14 = !J1_Z_Cont[2];


--J1L18 is Mirror_Col_2X:u8|Z_Cont[3]~186
J1L18 = !J1_Z_Cont[3];


--J1L22 is Mirror_Col_2X:u8|Z_Cont[4]~187
J1L22 = !J1_Z_Cont[4];


--J1L26 is Mirror_Col_2X:u8|Z_Cont[5]~188
J1L26 = !J1_Z_Cont[5];


--J1L30 is Mirror_Col_2X:u8|Z_Cont[6]~189
J1L30 = !J1_Z_Cont[6];


--K1L6 is Mirror_Col_4X:u9|Z_Cont[0]~181
K1L6 = !K1_Z_Cont[0];


--K1L10 is Mirror_Col_4X:u9|Z_Cont[1]~182
K1L10 = !K1_Z_Cont[1];


--K1L14 is Mirror_Col_4X:u9|Z_Cont[2]~183
K1L14 = !K1_Z_Cont[2];


--K1L18 is Mirror_Col_4X:u9|Z_Cont[3]~184
K1L18 = !K1_Z_Cont[3];


--K1L22 is Mirror_Col_4X:u9|Z_Cont[4]~185
K1L22 = !K1_Z_Cont[4];


--K1L26 is Mirror_Col_4X:u9|Z_Cont[5]~186
K1L26 = !K1_Z_Cont[5];


--T1L19 is Sdram_Control_4Port:u6|command:command1|REF_ACK~56
T1L19 = !T1_REF_ACK;


