Flow report for vga_protocol_top
Thu Apr 20 18:09:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Thu Apr 20 18:09:01 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; vga_protocol_top                                ;
; Top-level Entity Name              ; vga_protocol_top                                ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 253 / 114,480 ( < 1 % )                         ;
;     Total combinational functions  ; 251 / 114,480 ( < 1 % )                         ;
;     Dedicated logic registers      ; 114 / 114,480 ( < 1 % )                         ;
; Total registers                    ; 114                                             ;
; Total pins                         ; 30 / 529 ( 6 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 600,000 / 3,981,312 ( 15 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/07/2022 11:16:08 ;
; Main task         ; Compilation         ;
; Revision Name     ; vga_protocol_top    ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 168202110175110.165457176758044        ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; vga_tb         ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; vga_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; ../src/vga_tb.v                        ; --            ; --          ; vga_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; vga_tb                                 ; --            ; --          ; vga_tb         ;
; EDA_TEST_BENCH_NAME                  ; vga_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --             ;
; MISC_FILE                            ; ../ip/rom_inst.v                       ; --            ; --          ; --             ;
; MISC_FILE                            ; ../ip/rom_bb.v                         ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 4790 MB             ; 00:00:27                           ;
; Fitter               ; 00:00:24     ; 1.0                     ; 5732 MB             ; 00:00:34                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 4690 MB             ; 00:00:06                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 4849 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4660 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 4809 MB             ; 00:00:28                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4689 MB             ; 00:00:01                           ;
; Fitter               ; 00:00:20     ; 1.0                     ; 5737 MB             ; 00:00:30                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 4690 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 4853 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4662 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4713 MB             ; 00:00:24                           ;
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 4813 MB             ; 00:00:26                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4691 MB             ; 00:00:01                           ;
; Fitter               ; 00:00:19     ; 1.0                     ; 5728 MB             ; 00:00:29                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 4689 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 4850 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4661 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 4797 MB             ; 00:00:27                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4688 MB             ; 00:00:01                           ;
; Fitter               ; 00:00:20     ; 1.0                     ; 5726 MB             ; 00:00:29                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 4690 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 4850 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4660 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 4796 MB             ; 00:00:27                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4688 MB             ; 00:00:01                           ;
; Fitter               ; 00:00:20     ; 1.0                     ; 5730 MB             ; 00:00:29                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 4686 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:03     ; 1.2                     ; 4850 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4661 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4737 MB             ; 00:00:24                           ;
; Partition Merge      ; 00:00:02     ; 1.0                     ; 4788 MB             ; 00:00:02                           ;
; Fitter               ; 00:00:11     ; 1.0                     ; 5742 MB             ; 00:00:17                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 4688 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 4853 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4660 MB             ; 00:00:03                           ;
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4748 MB             ; 00:00:09                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4693 MB             ; 00:00:00                           ;
; Fitter               ; 00:00:20     ; 1.0                     ; 6060 MB             ; 00:00:12                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4691 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:03     ; 1.2                     ; 4902 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4665 MB             ; 00:00:01                           ;
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4719 MB             ; 00:00:07                           ;
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4838 MB             ; 00:00:08                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 4692 MB             ; 00:00:00                           ;
; Fitter               ; 00:00:19     ; 1.0                     ; 6058 MB             ; 00:00:12                           ;
; Assembler            ; 00:00:04     ; 1.0                     ; 4686 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:03     ; 1.2                     ; 4895 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; Total                ; 00:06:21     ; --                      ; --                  ; 00:08:09                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; novaɭ           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Analysis & Synthesis ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; ppqppl           ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_cdb --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top
quartus_sta vga_protocol -c vga_protocol_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_protocol -c vga_protocol_top



