# Power-Efficient-Systolic-Array-Design-for-ML
A power-efficient systolic array design based on Radix-8 multiplication and Radix-4 addition for ML acceleration, implemented in Verilog.
