<?xml version="1.0" encoding="UTF-8"?>
<device name="TSB12LV26" desc="model of TSB12V26 1394 OHCI host controller" limitations="&lt;dl&gt;&lt;dt&gt;Limitations&lt;/dt&gt;&lt;dd&gt;&lt;ul&gt;    &lt;li&gt;The only contexts implemented are the ARRS, ATRQ and IsoRecv contexts.&lt;/li&gt;    &lt;li&gt;The wake field in the ContextControl registers of the DMA contexts is ignored.&lt;/li&gt;  &lt;/ul&gt;&lt;/dd&gt;&lt;/dl&gt;" bitorder="le">
  <bank name="PHY" byte_order="little-endian">
    <register name="PortReg0" offset="8" size="1">
    </register>
    <register name="PortReg1" offset="9" size="1">
    </register>
    <group name="Ports" vsize="3">
    </group>
    <register name="Reg0" offset="0" size="1">
      <field name="phys_id" msb="7" lsb="2" />
      <field name="ps" limitations="Not implemented." msb="0" lsb="0" />
      <field name="r" msb="1" lsb="1" />
    </register>
    <register name="Reg1" offset="1" size="1">
      <field name="gap_count" msb="5" lsb="0" />
      <field name="ibr" msb="6" lsb="6" />
      <field name="rhb" limitations="Not implemented." msb="7" lsb="7" />
    </register>
    <register name="Reg2" offset="2" size="1">
      <field name="extended" msb="7" lsb="5" />
      <field name="total_ports" limitations="Not implemented." msb="3" lsb="0" />
    </register>
    <register name="Reg3" offset="3" size="1">
      <field name="max_speed" msb="7" lsb="5" />
      <field name="repeater_delay" msb="3" lsb="0" />
    </register>
    <register name="Reg4" offset="4" size="1">
      <field name="contend" msb="6" lsb="6" />
      <field name="delay_jitter" msb="5" lsb="3" />
      <field name="link_active" msb="7" lsb="7" />
      <field name="pwr" msb="2" lsb="0" />
    </register>
    <register name="Reg5" offset="5" size="1">
      <field name="enable_accel" limitations="Not implemented." msb="1" lsb="1" />
      <field name="enable_multi" limitations="Not implemented." msb="0" lsb="0" />
      <field name="isbr" msb="6" lsb="6" />
      <field name="loop" msb="5" lsb="5" />
      <field name="port_event" limitations="Not implemented." msb="2" lsb="2" />
      <field name="power_fail" msb="4" lsb="4" />
      <field name="resume_interrupt" limitations="Not implemented." msb="7" lsb="7" />
      <field name="timeout" msb="3" lsb="3" />
    </register>
    <register name="Reg7" offset="7" size="1">
      <field name="page_select" limitations="Not implemented." msb="7" lsb="5" />
      <field name="port_select" msb="3" lsb="0" />
    </register>
  </bank>
  <bank name="csr_aliases" byte_order="little-endian">
    <register name="bandwidth_available" offset="4" size="4">
    </register>
    <register name="bus_manager_id" offset="0" size="4">
    </register>
    <register name="channels_available_hi" offset="8" size="4">
    </register>
    <register name="channels_available_lo" offset="12" size="4">
    </register>
  </bank>
  <bank name="firewire_config_registers" byte_order="big-endian">
    <register name="bandwidth_available" offset="544" size="4">
    </register>
    <register name="bus_manager_id" offset="540" size="4">
    </register>
    <register name="channels_available_hi" offset="548" size="4">
    </register>
    <register name="channels_available_lo" offset="552" size="4">
    </register>
    <register name="fairness_budget" offset="536" size="4">
      <field name="pri_max" msb="12" lsb="7" />
      <field name="pri_req" msb="5" lsb="0" />
    </register>
    <register name="node_ids" offset="8" size="4">
      <field name="bus_id" msb="31" lsb="22" />
      <field name="offset_id" msb="21" lsb="16" />
    </register>
    <register name="reset_start" offset="12" size="4">
      <field name="nt" msb="0" lsb="0" />
    </register>
    <register name="split_timeout_hi" offset="24" size="4">
      <field name="secs" msb="2" lsb="0" />
    </register>
    <register name="split_timeout_lo" offset="28" size="4">
      <field name="cycles" msb="31" lsb="19" />
    </register>
    <register name="state_clear" offset="0" size="4">
    </register>
    <register name="state_set" offset="4" size="4">
    </register>
  </bank>
  <bank name="ohci" byte_order="little-endian" function="1">
    <group name="ARRQ">
      <register name="CommandPtr" offset="460" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="452" size="4">
        </register>
        <register name="set" offset="448" size="4">
        </register>
      </group>
    </group>
    <group name="ARRS">
      <register name="CommandPtr" offset="492" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="484" size="4">
        </register>
        <register name="set" offset="480" size="4">
        </register>
      </group>
    </group>
    <group name="ATRQ">
      <register name="CommandPtr" offset="396" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="388" size="4">
        </register>
        <register name="set" offset="384" size="4">
        </register>
      </group>
    </group>
    <group name="ATRS">
      <register name="CommandPtr" offset="428" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="420" size="4">
        </register>
        <register name="set" offset="416" size="4">
        </register>
      </group>
    </group>
    <register name="ATRetries" offset="8" size="4">
      <field name="cycleLimit" msb="28" lsb="16" />
      <field name="maxATReqRetries" msb="3" lsb="0" />
      <field name="maxAtRespRetries" msb="7" lsb="4" />
      <field name="maxPhysRespRetries" msb="11" lsb="8" />
      <field name="secondLimit" msb="31" lsb="29" />
    </register>
    <group name="AsyncRequestFilterHi">
      <register name="clear" offset="260" size="4">
      </register>
      <register name="set" offset="256" size="4">
      </register>
    </group>
    <group name="AsyncRequestFilterLo">
      <register name="clear" offset="268" size="4">
      </register>
      <register name="set" offset="264" size="4">
      </register>
    </group>
    <register name="BusID" offset="28" size="4">
    </register>
    <register name="BusOptions" offset="32" size="4">
      <field name="Lnk_spd" msb="2" lsb="0" />
      <field name="bmc" msb="28" lsb="28" />
      <field name="cmc" msb="30" lsb="30" />
      <field name="cyc_clk_acc" msb="23" lsb="16" />
      <field name="g" msb="7" lsb="6" />
      <field name="irmc" msb="31" lsb="31" />
      <field name="isc" msb="29" lsb="29" />
      <field name="max_rec" msb="15" lsb="12" />
      <field name="pmc" msb="27" lsb="27" />
    </register>
    <register name="CSRCompareData" offset="16" size="4">
    </register>
    <register name="CSRControl" offset="20" size="4">
      <field name="csrDone" msb="31" lsb="31" />
      <field name="csrSel" msb="1" lsb="0" />
    </register>
    <register name="CSRData" offset="12" size="4">
    </register>
    <register name="ConfigROMMap" offset="52" size="4">
      <field name="configROMaddr" msb="31" lsb="10" />
    </register>
    <register name="ConfigRomHdr" offset="24" size="4">
      <field name="crc_length" msb="23" lsb="16" />
      <field name="info_length" msb="31" lsb="24" />
      <field name="rom_crc_value" msb="15" lsb="0" />
    </register>
    <register name="FairnessControl" offset="220" size="4">
      <field name="pri_req" msb="7" lsb="0" />
    </register>
    <register name="GUIDHi" offset="36" size="4">
    </register>
    <register name="GUIDLo" offset="40" size="4">
    </register>
    <register name="GUID_ROM" offset="4" size="4">
      <field name="addrReset" msb="31" lsb="31" />
      <field name="rdData" msb="23" lsb="16" />
      <field name="rdStart" msb="25" lsb="25" />
    </register>
    <group name="HCControl">
      <register name="clear" offset="84" size="4">
      </register>
      <register name="set" offset="80" size="4">
      </register>
    </group>
    <group name="IRChannelMaskHi">
      <register name="clear" offset="116" size="4">
      </register>
      <register name="set" offset="112" size="4">
      </register>
    </group>
    <group name="IRChannelMaskLo">
      <register name="clear" offset="124" size="4">
      </register>
      <register name="set" offset="120" size="4">
      </register>
    </group>
    <group name="Int">
      <group name="event">
        <register name="clear" offset="132" size="4">
        </register>
        <register name="set" offset="128" size="4">
        </register>
      </group>
      <group name="mask">
        <register name="clear" offset="140" size="4">
        </register>
        <register name="set" offset="136" size="4">
        </register>
      </group>
    </group>
    <group name="IsoRecv" vsize="4">
      <register name="CommandPtr" offset="1036 1068 1100 1132" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="1028 1060 1092 1124" size="4">
        </register>
        <register name="set" offset="1024 1056 1088 1120" size="4">
        </register>
      </group>
      <register name="ContextMatch" offset="1040 1072 1104 1136" size="4">
        <field name="channelNumber" msb="5" lsb="0" />
        <field name="cycleMatch" limitations="Not implemented." msb="26" lsb="12" />
        <field name="sync" limitations="Not implemented." msb="11" lsb="8" />
        <field name="tag1SyncFilter" limitations="Not implemented." msb="6" lsb="6" />
        <field name="tags" msb="31" lsb="28" />
      </register>
    </group>
    <group name="IsoRecvInt">
      <group name="event">
        <register name="clear" offset="164" size="4">
        </register>
        <register name="set" offset="160" size="4">
        </register>
      </group>
      <group name="mask">
        <register name="clear" offset="172" size="4">
        </register>
        <register name="set" offset="168" size="4">
        </register>
      </group>
    </group>
    <group name="IsoXmit" vsize="8">
      <register name="CommandPtr" offset="524 540 556 572 588 604 620 636" size="4">
        <field name="Z" msb="3" lsb="0" />
        <field name="descriptorAddress" msb="31" lsb="4" />
      </register>
      <group name="ContextControl">
        <register name="clear" offset="516 532 548 564 580 596 612 628" size="4">
        </register>
        <register name="set" offset="512 528 544 560 576 592 608 624" size="4">
        </register>
      </group>
    </group>
    <group name="IsoXmitInt">
      <group name="event">
        <register name="clear" offset="148" size="4">
        </register>
        <register name="set" offset="144" size="4">
        </register>
      </group>
      <group name="mask">
        <register name="clear" offset="156" size="4">
        </register>
        <register name="set" offset="152" size="4">
        </register>
      </group>
    </group>
    <register name="Isocyctimer" offset="240" size="4">
      <field name="cycleCount" msb="24" lsb="12" />
      <field name="cycleOffset" msb="11" lsb="0" />
      <field name="cycleSeconds" msb="31" lsb="25" />
    </register>
    <group name="LinkControl">
      <register name="clear" offset="228" size="4">
      </register>
      <register name="set" offset="224" size="4">
      </register>
    </group>
    <register name="NodeID" offset="232" size="4">
      <field name="BusNumber" msb="15" lsb="6" />
      <field name="CPS" msb="27" lsb="27" />
      <field name="NodeNumber" msb="5" lsb="0" />
      <field name="iDValid" msb="31" lsb="31" />
      <field name="root" msb="30" lsb="30" />
    </register>
    <register name="PhyControl" offset="236" size="4">
      <field name="rdAddr" msb="27" lsb="24" />
      <field name="rdData" msb="23" lsb="16" />
      <field name="rdDone" msb="31" lsb="31" />
      <field name="rdReg" msb="15" lsb="15" />
      <field name="regAddr" msb="11" lsb="8" />
      <field name="wrData" msb="7" lsb="0" />
      <field name="wrReg" msb="14" lsb="14" />
    </register>
    <group name="PhysicalRequestFilterHi">
      <register name="clear" offset="276" size="4">
      </register>
      <register name="set" offset="272" size="4">
      </register>
    </group>
    <group name="PhysicalRequestFilterLo">
      <register name="clear" offset="284" size="4">
      </register>
      <register name="set" offset="280" size="4">
      </register>
    </group>
    <register name="PhysicalUpperBound" offset="288" size="4">
    </register>
    <register name="PostedWriteAddressHi" offset="60" size="4">
      <field name="offsetHi" msb="15" lsb="0" />
      <field name="sourceID" msb="31" lsb="16" />
    </register>
    <register name="PostedWriteAddressLo" offset="56" size="4">
      <field name="offsetLo" msb="31" lsb="0" />
    </register>
    <register name="SelfIDBuffer" offset="100" size="4">
    </register>
    <register name="SelfIDCount" offset="104" size="4">
      <field name="selfIDError" msb="31" lsb="31" />
      <field name="selfIDGeneration" msb="23" lsb="16" />
      <field name="selfIDSize" msb="10" lsb="2" />
    </register>
    <register name="VendorID" offset="64" size="4">
    </register>
    <register name="Version" offset="0" size="4">
      <field name="GUID_ROM" msb="24" lsb="24" />
      <field name="revision" msb="7" lsb="0" />
      <field name="version" msb="23" lsb="16" />
    </register>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_2" offset="24" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="gpio2" offset="254" size="1">
    </register>
    <register name="gpio3" offset="255" size="1">
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="link_enhancement_control" offset="244" size="4">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="misc_config" offset="240" size="4">
    </register>
    <register name="ohci_bar" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="ohci_control" offset="64" size="4">
    </register>
    <register name="pm_capabilities" documentation="Power Management Capabilities" offset="70" size="2">
      <field name="auxc" desc="AUX Current" msb="8" lsb="6" />
      <field name="d1s" desc="D1 Support" msb="9" lsb="9" />
      <field name="d2s" desc="D2 Support" msb="10" lsb="10" />
      <field name="dsi" desc="Device Specific Initialization" msb="5" lsb="5" />
      <field name="irortd0" desc="Immediate Readiness on Return to D0" msb="4" lsb="4" />
      <field name="pmec" desc="PME Clock" msb="3" lsb="3" />
      <field name="pmes" desc="PME Support" msb="15" lsb="11" />
      <field name="v" desc="Version" msb="2" lsb="0" />
    </register>
    <register name="pm_capability_header" documentation="Capability Header" offset="68" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="pm_data" documentation="Power Management Data" offset="75" size="1">
    </register>
    <register name="pm_sc_bridge" documentation="Power Management Control/Status Bridge Extensions" offset="74" size="1">
      <field name="bbs" desc="B2/B3 Support" msb="6" lsb="6" />
      <field name="bpcce" desc="Bus Power/Clock Control Enable" msb="7" lsb="7" />
    </register>
    <register name="pm_status_control" documentation="Power Management Status and Control" offset="72" size="2">
      <field name="dsc" desc="Data Scale" msb="14" lsb="13" />
      <field name="dse" desc="Data Select" msb="12" lsb="9" />
      <field name="nsr" desc="No Soft Reset" msb="3" lsb="3" />
      <field name="pmee" desc="PME Enable" msb="8" lsb="8" />
      <field name="pmes" desc="PME Status" msb="15" lsb="15" />
      <field name="ps" desc="Power State" msb="1" lsb="0" />
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_id_alias" offset="252" size="2">
    </register>
    <register name="subsystem_vecndor_id_alias" offset="248" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="ti_extensions_bar" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
  <bank name="ti_extensions" byte_order="little-endian" function="2">
  </bank>
</device>
