<stg><name>conv2d.5</name>


<trans_list>

<trans id="987" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:3 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten32"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters

]]></Node>
<StgValue><ssdm name="filters_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="62">
<![CDATA[
entry:9 %sext_ln12 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %store_ln12 = store i11 0, i11 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:11 %store_ln12 = store i5 0, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %store_ln12 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:13 %store_ln12 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:14 %store_ln12 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln12 = br void %VITIS_LOOP_16_4

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_16_4:0 %i_13 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_16_4:1 %f_1 = load i5 %f

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_16_4:2 %indvar_flatten32_load = load i11 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="indvar_flatten32_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="5">
<![CDATA[
VITIS_LOOP_16_4:3 %zext_ln12 = zext i5 %f_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_16_4:4 %empty = mul i12 %zext_ln12, i12 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_16_4:8 %p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_13, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_16_4:10 %icmp_ln12 = icmp_eq  i11 %indvar_flatten32_load, i11 1600

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_16_4:11 %add_ln12 = add i11 %indvar_flatten32_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_16_4:12 %br_ln12 = br i1 %icmp_ln12, void %for.inc55, void %for.end57

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc55:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc55:1 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:4 %icmp_ln13 = icmp_eq  i8 %indvar_flatten_load, i8 100

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:5 %select_ln12 = select i1 %icmp_ln13, i4 0, i4 %i_13

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55:6 %add_ln12_2 = add i5 %f_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:14 %select_ln12_2 = select i1 %icmp_ln13, i5 %add_ln12_2, i5 %f_1

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="5">
<![CDATA[
for.inc55:15 %zext_ln12_2 = zext i5 %select_ln12_2

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:16 %add_ln12_1 = add i63 %zext_ln12_2, i63 %sext_ln12

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:17 %sext_ln12_1 = sext i63 %add_ln12_1

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:18 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc55:30 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_13, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc55:31 %select_ln12_4 = select i1 %icmp_ln13, i7 0, i7 %p_shl

]]></Node>
<StgValue><ssdm name="select_ln12_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:32 %select_ln12_5 = select i1 %icmp_ln13, i5 0, i5 %p_shl1

]]></Node>
<StgValue><ssdm name="select_ln12_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:34 %xor_ln12 = xor i1 %icmp_ln13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:35 %icmp_ln14 = icmp_eq  i4 %j_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:36 %and_ln12 = and i1 %icmp_ln14, i1 %xor_ln12

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:37 %add_ln13 = add i4 %select_ln12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:39 %or_ln13 = or i1 %and_ln12, i1 %icmp_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:40 %select_ln13 = select i1 %or_ln13, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc55:41 %p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln13, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc55:42 %select_ln13_1 = select i1 %and_ln12, i7 %p_shl_mid1, i7 %select_ln12_4

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc55:43 %p_shl1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln13, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:44 %select_ln13_2 = select i1 %and_ln12, i5 %p_shl1_mid1, i5 %select_ln12_5

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="5">
<![CDATA[
for.inc55:45 %zext_ln14 = zext i5 %select_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="5">
<![CDATA[
for.inc55:46 %select_ln13_3_cast = zext i5 %select_ln13_2

]]></Node>
<StgValue><ssdm name="select_ln13_3_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:48 %select_ln13_3 = select i1 %and_ln12, i4 %add_ln13, i4 %select_ln12

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="4">
<![CDATA[
for.inc55:51 %j_cast = zext i4 %select_ln13

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:53 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln13_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
for.inc55:54 %p_shl2_0_cast = zext i8 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_0_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:55 %empty_42 = sub i9 %p_shl2_0_cast, i9 %select_ln13_3_cast

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:56 %add_ln18 = add i9 %empty_42, i9 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:57 %sext_ln18 = sext i9 %add_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:58 %input_addr = getelementptr i32 %input_r, i64 0, i64 %sext_ln18

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:59 %input_load = load i11 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:62 %add_ln18_1 = add i9 %add_ln18, i9 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:63 %sext_ln18_1 = sext i9 %add_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:64 %input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:65 %input_load_7 = load i11 %input_addr_7

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:371 %add_ln21_1 = add i7 %select_ln13_1, i7 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:378 %add_ln14 = add i4 %select_ln13, i4 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:379 %add_ln13_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:380 %select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13_1

]]></Node>
<StgValue><ssdm name="select_ln13_4"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:381 %store_ln14 = store i11 %add_ln12, i11 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:382 %store_ln14 = store i5 %select_ln12_2, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:383 %store_ln14 = store i8 %select_ln13_4, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:384 %store_ln14 = store i4 %select_ln13_3, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:385 %store_ln14 = store i4 %add_ln14, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_16_4:5 %p_cast16 = zext i12 %empty

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_16_4:6 %empty_41 = add i64 %p_cast16, i64 %filters_read

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_4:7 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_16_4:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="5">
<![CDATA[
for.inc55:7 %zext_ln12_1 = zext i5 %add_ln12_2

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55:8 %p_mid1 = mul i12 %zext_ln12_1, i12 100

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.inc55:9 %p_cast16_mid1 = zext i12 %p_mid1

]]></Node>
<StgValue><ssdm name="p_cast16_mid1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="12">
<![CDATA[
for.inc55:10 %trunc_ln12 = trunc i12 %p_mid1

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="12">
<![CDATA[
for.inc55:11 %trunc_ln12_1 = trunc i12 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc55:12 %select_ln12_1 = select i1 %icmp_ln13, i11 %trunc_ln12, i11 %trunc_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55:13 %p_mid112 = add i64 %p_cast16_mid1, i64 %filters_read

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:22 %trunc_ln16_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid112, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln16_mid1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc55:23 %select_ln12_3 = select i1 %icmp_ln13, i62 %trunc_ln16_mid1, i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln12_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="4">
<![CDATA[
for.inc55:49 %j_cast15 = zext i4 %select_ln13

]]></Node>
<StgValue><ssdm name="j_cast15"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:59 %input_load = load i11 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:65 %input_load_7 = load i11 %input_addr_7

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:74 %add_ln18_3 = add i9 %add_ln18, i9 2

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:75 %sext_ln18_3 = sext i9 %add_ln18_3

]]></Node>
<StgValue><ssdm name="sext_ln18_3"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:76 %input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_3

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:77 %input_load_8 = load i11 %input_addr_8

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:86 %add_ln18_5 = add i9 %add_ln18, i9 3

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:87 %sext_ln18_5 = sext i9 %add_ln18_5

]]></Node>
<StgValue><ssdm name="sext_ln18_5"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:88 %input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_5

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:89 %input_load_9 = load i11 %input_addr_9

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="7">
<![CDATA[
for.inc55:372 %zext_ln21 = zext i7 %add_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:373 %add_ln21_2 = add i11 %select_ln12_1, i11 %j_cast15

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:374 %add_ln21 = add i11 %add_ln21_2, i11 %zext_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="218" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="62">
<![CDATA[
for.inc55:24 %sext_ln12_2 = sext i62 %select_ln12_3

]]></Node>
<StgValue><ssdm name="sext_ln12_2"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="62">
<![CDATA[
for.inc55:25 %sext_ln12_3 = sext i62 %select_ln12_3

]]></Node>
<StgValue><ssdm name="sext_ln12_3"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:26 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12_3

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:66 %add_ln18_2 = add i63 %sext_ln12_2, i63 1

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:67 %sext_ln18_2 = sext i63 %add_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln18_2"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:68 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln18_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:77 %input_load_8 = load i11 %input_addr_8

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:89 %input_load_9 = load i11 %input_addr_9

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:98 %add_ln18_7 = add i9 %add_ln18, i9 4

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:99 %sext_ln18_7 = sext i9 %add_ln18_7

]]></Node>
<StgValue><ssdm name="sext_ln18_7"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:100 %input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_7

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:101 %input_load_10 = load i11 %input_addr_10

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:110 %empty_43 = add i4 %select_ln13_3, i4 1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:111 %p_shl2_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_43, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
for.inc55:112 %p_shl2_1_cast = zext i8 %p_shl2_1

]]></Node>
<StgValue><ssdm name="p_shl2_1_cast"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc55:113 %p_shl3_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_43, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="5">
<![CDATA[
for.inc55:114 %p_shl3_1_cast = zext i5 %p_shl3_1

]]></Node>
<StgValue><ssdm name="p_shl3_1_cast"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:115 %empty_44 = sub i9 %p_shl2_1_cast, i9 %p_shl3_1_cast

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:116 %add_ln18_9 = add i9 %empty_44, i9 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:117 %sext_ln18_9 = sext i9 %add_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln18_9"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:118 %input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_9

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:119 %input_load_11 = load i11 %input_addr_11

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="242" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:78 %add_ln18_4 = add i63 %sext_ln12_2, i63 2

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:79 %sext_ln18_4 = sext i63 %add_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln18_4"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:80 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln18_4

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:101 %input_load_10 = load i11 %input_addr_10

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:119 %input_load_11 = load i11 %input_addr_11

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:128 %add_ln18_11 = add i9 %add_ln18_9, i9 1

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:129 %sext_ln18_11 = sext i9 %add_ln18_11

]]></Node>
<StgValue><ssdm name="sext_ln18_11"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:130 %input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_11

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:131 %input_load_12 = load i11 %input_addr_12

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:140 %add_ln18_13 = add i9 %add_ln18_9, i9 2

]]></Node>
<StgValue><ssdm name="add_ln18_13"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:141 %sext_ln18_13 = sext i9 %add_ln18_13

]]></Node>
<StgValue><ssdm name="sext_ln18_13"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:142 %input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_13

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:143 %input_load_13 = load i11 %input_addr_13

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="258" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:90 %add_ln18_6 = add i63 %sext_ln12_2, i63 3

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:91 %sext_ln18_6 = sext i63 %add_ln18_6

]]></Node>
<StgValue><ssdm name="sext_ln18_6"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:92 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln18_6

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:131 %input_load_12 = load i11 %input_addr_12

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:143 %input_load_13 = load i11 %input_addr_13

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:152 %add_ln18_15 = add i9 %add_ln18_9, i9 3

]]></Node>
<StgValue><ssdm name="add_ln18_15"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:153 %sext_ln18_15 = sext i9 %add_ln18_15

]]></Node>
<StgValue><ssdm name="sext_ln18_15"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:154 %input_addr_14 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_15

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:155 %input_load_14 = load i11 %input_addr_14

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc55:164 %add_ln18_17 = add i9 %add_ln18_9, i9 4

]]></Node>
<StgValue><ssdm name="add_ln18_17"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
for.inc55:165 %zext_ln18 = zext i9 %add_ln18_17

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:166 %input_addr_15 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:167 %input_load_15 = load i11 %input_addr_15

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="275" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:50 %j_cast8 = zext i4 %select_ln13

]]></Node>
<StgValue><ssdm name="j_cast8"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:102 %add_ln18_8 = add i63 %sext_ln12_2, i63 4

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:103 %sext_ln18_8 = sext i63 %add_ln18_8

]]></Node>
<StgValue><ssdm name="sext_ln18_8"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:104 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln18_8

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:155 %input_load_14 = load i11 %input_addr_14

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:167 %input_load_15 = load i11 %input_addr_15

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:176 %empty_45 = add i4 %select_ln13_3, i4 2

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:177 %p_shl2_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_45, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_2"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc55:178 %p_shl3_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_45, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="5">
<![CDATA[
for.inc55:179 %p_shl3_2_cast = zext i5 %p_shl3_2

]]></Node>
<StgValue><ssdm name="p_shl3_2_cast"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:180 %empty_46 = sub i8 %p_shl2_2, i8 %p_shl3_2_cast

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:181 %add_ln18_19 = add i8 %empty_46, i8 %j_cast8

]]></Node>
<StgValue><ssdm name="add_ln18_19"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:182 %zext_ln18_1 = zext i8 %add_ln18_19

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:183 %input_addr_16 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:184 %input_load_16 = load i11 %input_addr_16

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:193 %add_ln18_21 = add i8 %add_ln18_19, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18_21"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:194 %zext_ln18_2 = zext i8 %add_ln18_21

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:195 %input_addr_17 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:196 %input_load_17 = load i11 %input_addr_17

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="299" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:120 %add_ln18_10 = add i63 %sext_ln12_2, i63 5

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:121 %sext_ln18_10 = sext i63 %add_ln18_10

]]></Node>
<StgValue><ssdm name="sext_ln18_10"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:122 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln18_10

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:184 %input_load_16 = load i11 %input_addr_16

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:196 %input_load_17 = load i11 %input_addr_17

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:205 %add_ln18_23 = add i8 %add_ln18_19, i8 2

]]></Node>
<StgValue><ssdm name="add_ln18_23"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:206 %zext_ln18_3 = zext i8 %add_ln18_23

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:207 %input_addr_18 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:208 %input_load_18 = load i11 %input_addr_18

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:217 %add_ln18_25 = add i8 %add_ln18_19, i8 3

]]></Node>
<StgValue><ssdm name="add_ln18_25"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:218 %zext_ln18_4 = zext i8 %add_ln18_25

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:219 %input_addr_19 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:220 %input_load_19 = load i11 %input_addr_19

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="318" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:132 %add_ln18_12 = add i63 %sext_ln12_2, i63 6

]]></Node>
<StgValue><ssdm name="add_ln18_12"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:133 %sext_ln18_12 = sext i63 %add_ln18_12

]]></Node>
<StgValue><ssdm name="sext_ln18_12"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:134 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln18_12

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:208 %input_load_18 = load i11 %input_addr_18

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:220 %input_load_19 = load i11 %input_addr_19

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:229 %add_ln18_27 = add i8 %add_ln18_19, i8 4

]]></Node>
<StgValue><ssdm name="add_ln18_27"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:230 %zext_ln18_5 = zext i8 %add_ln18_27

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:231 %input_addr_20 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:232 %input_load_20 = load i11 %input_addr_20

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:241 %empty_47 = add i4 %select_ln13_3, i4 3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:242 %p_shl2_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_47, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc55:243 %p_shl3_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_47, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_3"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="5">
<![CDATA[
for.inc55:244 %p_shl3_3_cast = zext i5 %p_shl3_3

]]></Node>
<StgValue><ssdm name="p_shl3_3_cast"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:245 %empty_48 = sub i8 %p_shl2_3, i8 %p_shl3_3_cast

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:246 %add_ln18_29 = add i8 %empty_48, i8 %j_cast8

]]></Node>
<StgValue><ssdm name="add_ln18_29"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:247 %zext_ln18_6 = zext i8 %add_ln18_29

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:248 %input_addr_21 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:249 %input_load_21 = load i11 %input_addr_21

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:306 %empty_49 = add i4 %select_ln13_3, i4 4

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:307 %p_shl2_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_49, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_4"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc55:308 %p_shl3_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_49, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_4"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="5">
<![CDATA[
for.inc55:309 %p_shl3_4_cast = zext i5 %p_shl3_4

]]></Node>
<StgValue><ssdm name="p_shl3_4_cast"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:310 %empty_50 = sub i8 %p_shl2_4, i8 %p_shl3_4_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:311 %add_ln18_39 = add i8 %empty_50, i8 %j_cast8

]]></Node>
<StgValue><ssdm name="add_ln18_39"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="349" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55:19 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:144 %add_ln18_14 = add i63 %sext_ln12_2, i63 7

]]></Node>
<StgValue><ssdm name="add_ln18_14"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:145 %sext_ln18_14 = sext i63 %add_ln18_14

]]></Node>
<StgValue><ssdm name="sext_ln18_14"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:146 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln18_14

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:232 %input_load_20 = load i11 %input_addr_20

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:249 %input_load_21 = load i11 %input_addr_21

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:258 %add_ln18_31 = add i8 %add_ln18_29, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18_31"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:259 %zext_ln18_7 = zext i8 %add_ln18_31

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:260 %input_addr_22 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:261 %input_load_22 = load i11 %input_addr_22

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:270 %add_ln18_33 = add i8 %add_ln18_29, i8 2

]]></Node>
<StgValue><ssdm name="add_ln18_33"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:271 %zext_ln18_8 = zext i8 %add_ln18_33

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:272 %input_addr_23 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:273 %input_load_23 = load i11 %input_addr_23

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="370" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:20 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:27 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:156 %add_ln18_16 = add i63 %sext_ln12_2, i63 8

]]></Node>
<StgValue><ssdm name="add_ln18_16"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:157 %sext_ln18_16 = sext i63 %add_ln18_16

]]></Node>
<StgValue><ssdm name="sext_ln18_16"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:158 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln18_16

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:261 %input_load_22 = load i11 %input_addr_22

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:273 %input_load_23 = load i11 %input_addr_23

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:282 %add_ln18_35 = add i8 %add_ln18_29, i8 3

]]></Node>
<StgValue><ssdm name="add_ln18_35"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:283 %zext_ln18_9 = zext i8 %add_ln18_35

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:284 %input_addr_24 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:285 %input_load_24 = load i11 %input_addr_24

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:294 %add_ln18_37 = add i8 %add_ln18_29, i8 4

]]></Node>
<StgValue><ssdm name="add_ln18_37"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:295 %zext_ln18_10 = zext i8 %add_ln18_37

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:296 %input_addr_25 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:297 %input_load_25 = load i11 %input_addr_25

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="392" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:28 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:69 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:168 %add_ln18_18 = add i63 %sext_ln12_2, i63 9

]]></Node>
<StgValue><ssdm name="add_ln18_18"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:169 %sext_ln18_17 = sext i63 %add_ln18_18

]]></Node>
<StgValue><ssdm name="sext_ln18_17"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:170 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln18_17

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:285 %input_load_24 = load i11 %input_addr_24

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:297 %input_load_25 = load i11 %input_addr_25

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:312 %zext_ln18_11 = zext i8 %add_ln18_39

]]></Node>
<StgValue><ssdm name="zext_ln18_11"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:313 %input_addr_26 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:314 %input_load_26 = load i11 %input_addr_26

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:323 %add_ln18_41 = add i8 %add_ln18_39, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18_41"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:324 %zext_ln18_12 = zext i8 %add_ln18_41

]]></Node>
<StgValue><ssdm name="zext_ln18_12"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:325 %input_addr_27 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:326 %input_load_27 = load i11 %input_addr_27

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:29 %bitcast_ln12_1 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:60 %mul = fmul i32 %input_load, i32 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:70 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:81 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:185 %add_ln18_20 = add i63 %sext_ln12_2, i63 10

]]></Node>
<StgValue><ssdm name="add_ln18_20"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:186 %sext_ln18_18 = sext i63 %add_ln18_20

]]></Node>
<StgValue><ssdm name="sext_ln18_18"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:187 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln18_18

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:314 %input_load_26 = load i11 %input_addr_26

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:326 %input_load_27 = load i11 %input_addr_27

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:335 %add_ln18_43 = add i8 %add_ln18_39, i8 2

]]></Node>
<StgValue><ssdm name="add_ln18_43"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:336 %zext_ln18_13 = zext i8 %add_ln18_43

]]></Node>
<StgValue><ssdm name="zext_ln18_13"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:337 %input_addr_28 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:338 %input_load_28 = load i11 %input_addr_28

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:347 %add_ln18_45 = add i8 %add_ln18_39, i8 3

]]></Node>
<StgValue><ssdm name="add_ln18_45"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:348 %zext_ln18_14 = zext i8 %add_ln18_45

]]></Node>
<StgValue><ssdm name="zext_ln18_14"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:349 %input_addr_29 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:350 %input_load_29 = load i11 %input_addr_29

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="437" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:60 %mul = fmul i32 %input_load, i32 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:71 %bitcast_ln18 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:72 %mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:82 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:93 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:197 %add_ln18_22 = add i63 %sext_ln12_2, i63 11

]]></Node>
<StgValue><ssdm name="add_ln18_22"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:198 %sext_ln18_19 = sext i63 %add_ln18_22

]]></Node>
<StgValue><ssdm name="sext_ln18_19"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:199 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln18_19

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:338 %input_load_28 = load i11 %input_addr_28

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:350 %input_load_29 = load i11 %input_addr_29

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:359 %add_ln18_47 = add i8 %add_ln18_39, i8 4

]]></Node>
<StgValue><ssdm name="add_ln18_47"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:360 %zext_ln18_15 = zext i8 %add_ln18_47

]]></Node>
<StgValue><ssdm name="zext_ln18_15"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:361 %input_addr_30 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_15

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:362 %input_load_30 = load i11 %input_addr_30

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="458" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:60 %mul = fmul i32 %input_load, i32 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:72 %mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:83 %bitcast_ln18_1 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:84 %mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:94 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:105 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:209 %add_ln18_24 = add i63 %sext_ln12_2, i63 12

]]></Node>
<StgValue><ssdm name="add_ln18_24"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:210 %sext_ln18_20 = sext i63 %add_ln18_24

]]></Node>
<StgValue><ssdm name="sext_ln18_20"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:211 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln18_20

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="11">
<![CDATA[
for.inc55:362 %input_load_30 = load i11 %input_addr_30

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:21 %bitcast_ln12 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:61 %sum_5 = fadd i32 %bitcast_ln12, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:72 %mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:84 %mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:95 %bitcast_ln18_2 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_2"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:96 %mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:106 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:123 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:221 %add_ln18_26 = add i63 %sext_ln12_2, i63 13

]]></Node>
<StgValue><ssdm name="add_ln18_26"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:222 %sext_ln18_21 = sext i63 %add_ln18_26

]]></Node>
<StgValue><ssdm name="sext_ln18_21"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:223 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln18_21

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="493" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:61 %sum_5 = fadd i32 %bitcast_ln12, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:84 %mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:96 %mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:107 %bitcast_ln18_3 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_3"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:108 %mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:124 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:135 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:233 %add_ln18_28 = add i63 %sext_ln12_2, i63 14

]]></Node>
<StgValue><ssdm name="add_ln18_28"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:234 %sext_ln18_22 = sext i63 %add_ln18_28

]]></Node>
<StgValue><ssdm name="sext_ln18_22"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:235 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln18_22

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="510" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:61 %sum_5 = fadd i32 %bitcast_ln12, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:96 %mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:108 %mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:125 %bitcast_ln18_4 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_4"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:126 %mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:136 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:147 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:250 %add_ln18_30 = add i63 %sext_ln12_2, i63 15

]]></Node>
<StgValue><ssdm name="add_ln18_30"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:251 %sext_ln18_23 = sext i63 %add_ln18_30

]]></Node>
<StgValue><ssdm name="sext_ln18_23"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:252 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln18_23

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="527" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:61 %sum_5 = fadd i32 %bitcast_ln12, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:108 %mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:126 %mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:137 %bitcast_ln18_5 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_5"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:138 %mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:148 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:159 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:262 %add_ln18_32 = add i63 %sext_ln12_2, i63 16

]]></Node>
<StgValue><ssdm name="add_ln18_32"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:263 %sext_ln18_24 = sext i63 %add_ln18_32

]]></Node>
<StgValue><ssdm name="sext_ln18_24"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:264 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln18_24

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="544" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:73 %sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_5_0_1"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:126 %mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:138 %mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:149 %bitcast_ln18_6 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_6"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:150 %mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:160 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:171 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:274 %add_ln18_34 = add i63 %sext_ln12_2, i63 17

]]></Node>
<StgValue><ssdm name="add_ln18_34"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:275 %sext_ln18_25 = sext i63 %add_ln18_34

]]></Node>
<StgValue><ssdm name="sext_ln18_25"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:276 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln18_25

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="561" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:73 %sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_5_0_1"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:138 %mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:150 %mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:161 %bitcast_ln18_7 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_7"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:162 %mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:172 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:188 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:286 %add_ln18_36 = add i63 %sext_ln12_2, i63 18

]]></Node>
<StgValue><ssdm name="add_ln18_36"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:287 %sext_ln18_26 = sext i63 %add_ln18_36

]]></Node>
<StgValue><ssdm name="sext_ln18_26"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:288 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln18_26

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="578" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:73 %sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_5_0_1"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:150 %mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:162 %mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:173 %bitcast_ln18_8 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_8"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:174 %mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:189 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:200 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:298 %add_ln18_38 = add i63 %sext_ln12_2, i63 19

]]></Node>
<StgValue><ssdm name="add_ln18_38"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:299 %sext_ln18_27 = sext i63 %add_ln18_38

]]></Node>
<StgValue><ssdm name="sext_ln18_27"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:300 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln18_27

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="595" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:73 %sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_5_0_1"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:162 %mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:174 %mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:190 %bitcast_ln18_9 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_9"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:191 %mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:201 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:212 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:315 %add_ln18_40 = add i63 %sext_ln12_2, i63 20

]]></Node>
<StgValue><ssdm name="add_ln18_40"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:316 %sext_ln18_28 = sext i63 %add_ln18_40

]]></Node>
<StgValue><ssdm name="sext_ln18_28"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:317 %gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln18_28

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="612" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:85 %sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_5_0_2"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:174 %mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:191 %mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:202 %bitcast_ln18_10 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_10"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:203 %mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:213 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:224 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:327 %add_ln18_42 = add i63 %sext_ln12_2, i63 21

]]></Node>
<StgValue><ssdm name="add_ln18_42"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:328 %sext_ln18_29 = sext i63 %add_ln18_42

]]></Node>
<StgValue><ssdm name="sext_ln18_29"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:329 %gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln18_29

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="629" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:85 %sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_5_0_2"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:191 %mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:203 %mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:214 %bitcast_ln18_11 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_11"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:215 %mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:225 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:236 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:339 %add_ln18_44 = add i63 %sext_ln12_2, i63 22

]]></Node>
<StgValue><ssdm name="add_ln18_44"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:340 %sext_ln18_30 = sext i63 %add_ln18_44

]]></Node>
<StgValue><ssdm name="sext_ln18_30"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:341 %gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln18_30

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="646" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:85 %sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_5_0_2"/></StgValue>
</operation>

<operation id="647" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:203 %mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="648" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:215 %mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:226 %bitcast_ln18_12 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_12"/></StgValue>
</operation>

<operation id="650" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:227 %mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="651" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:237 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="652" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:253 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:351 %add_ln18_46 = add i63 %sext_ln12_2, i63 23

]]></Node>
<StgValue><ssdm name="add_ln18_46"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:352 %sext_ln18_31 = sext i63 %add_ln18_46

]]></Node>
<StgValue><ssdm name="sext_ln18_31"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:353 %gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln18_31

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc55:363 %add_ln18_48 = add i63 %sext_ln12_2, i63 24

]]></Node>
<StgValue><ssdm name="add_ln18_48"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="63">
<![CDATA[
for.inc55:364 %sext_ln18_32 = sext i63 %add_ln18_48

]]></Node>
<StgValue><ssdm name="sext_ln18_32"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc55:365 %gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln18_32

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="666" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:85 %sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_5_0_2"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:215 %mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:227 %mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:238 %bitcast_ln18_13 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_13"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:239 %mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:254 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:265 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="680" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_5_0_3"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:227 %mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:239 %mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:255 %bitcast_ln18_14 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_14"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:256 %mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:266 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:277 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="694" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_5_0_3"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:239 %mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:256 %mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:267 %bitcast_ln18_15 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_15"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:268 %mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:278 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:289 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="707" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_5_0_3"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:256 %mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:268 %mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:279 %bitcast_ln18_16 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_16"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:280 %mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="712" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:290 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="713" st_id="29" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:301 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="714" st_id="29" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="715" st_id="29" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="716" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="717" st_id="29" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="718" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="719" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_5_0_3"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:268 %mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:280 %mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:291 %bitcast_ln18_17 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_17"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:292 %mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:302 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:318 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="730" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:109 %sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_5_0_4"/></StgValue>
</operation>

<operation id="731" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:280 %mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="732" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:292 %mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="733" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:303 %bitcast_ln18_18 = bitcast i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_18"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:319 %gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:330 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="740" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:109 %sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_5_0_4"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:292 %mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:320 %bitcast_ln18_19 = bitcast i32 %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_19"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:321 %mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:331 %gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:342 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="749" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:109 %sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_5_0_4"/></StgValue>
</operation>

<operation id="750" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="751" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:321 %mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:332 %bitcast_ln18_20 = bitcast i32 %gmem_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_20"/></StgValue>
</operation>

<operation id="753" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:333 %mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="754" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:343 %gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="755" st_id="33" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:354 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="756" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="757" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:109 %sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_5_0_4"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:321 %mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:333 %mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:344 %bitcast_ln18_21 = bitcast i32 %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_21"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:345 %mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:355 %gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc55:366 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="764" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:127 %sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_5_1"/></StgValue>
</operation>

<operation id="765" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:333 %mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:345 %mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:356 %bitcast_ln18_22 = bitcast i32 %gmem_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_22"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:357 %mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:367 %gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="770" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:127 %sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_5_1"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:345 %mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:357 %mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:368 %bitcast_ln18_23 = bitcast i32 %gmem_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln18_23"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:369 %mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="775" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:127 %sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_5_1"/></StgValue>
</operation>

<operation id="776" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:357 %mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="777" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:369 %mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="778" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:127 %sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_5_1"/></StgValue>
</operation>

<operation id="779" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:369 %mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="780" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:139 %sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_5_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="781" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:139 %sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_5_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="782" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:139 %sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_5_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="783" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:139 %sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_5_1_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="784" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_5_1_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="785" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_5_1_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="786" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_5_1_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="787" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_5_1_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="788" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:163 %sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_5_1_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="789" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:163 %sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_5_1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="790" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:163 %sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_5_1_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="791" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:163 %sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_5_1_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="792" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:175 %sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_5_1_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="793" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:175 %sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_5_1_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="794" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:175 %sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_5_1_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="795" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:175 %sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_5_1_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="796" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:192 %sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_5_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="797" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:192 %sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_5_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="798" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:192 %sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_5_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="799" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:192 %sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_5_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="800" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_5_2_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="801" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_5_2_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="802" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_5_2_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="803" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_5_2_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="804" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:216 %sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_5_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="805" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:216 %sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_5_2_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="806" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:216 %sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_5_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="807" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:216 %sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_5_2_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">
</state>

<state id="68" st_id="69">

<operation id="808" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_5_2_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="809" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_5_2_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="810" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_5_2_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="811" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_5_2_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="812" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_5_2_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="813" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_5_2_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="814" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_5_2_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="815" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_5_2_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="816" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:257 %sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_5_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="817" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:257 %sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_5_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="818" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:257 %sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_5_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="819" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:257 %sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_5_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="820" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:269 %sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_5_3_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="821" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:269 %sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_5_3_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="822" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:269 %sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_5_3_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="823" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:269 %sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_5_3_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="824" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:281 %sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_5_3_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="825" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:281 %sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_5_3_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="826" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:281 %sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_5_3_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="827" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:281 %sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_5_3_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="828" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:293 %sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_5_3_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="829" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:293 %sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_5_3_3"/></StgValue>
</operation>

<operation id="866" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
for.end57:0 %ret_ln25 = ret

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="830" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:293 %sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_5_3_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="831" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:293 %sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_5_3_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="832" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:305 %sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_5_3_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="833" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:305 %sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_5_3_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="834" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:305 %sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_5_3_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="835" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:305 %sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_5_3_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="836" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:322 %sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_5_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="837" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:322 %sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_5_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="838" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:322 %sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_5_4"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="839" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:322 %sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_5_4"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="840" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:334 %sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_5_4_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="841" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:334 %sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_5_4_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="842" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:334 %sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_5_4_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="843" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:334 %sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_5_4_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="844" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:346 %sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_5_4_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="845" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:346 %sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_5_4_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="846" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:346 %sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_5_4_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="847" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:346 %sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_5_4_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="848" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:358 %sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_5_4_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="849" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:358 %sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_5_4_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="850" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:358 %sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_5_4_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="851" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:358 %sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_5_4_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="852" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:370 %sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_5_4_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="853" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:370 %sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_5_4_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="854" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:370 %sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_5_4_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="855" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="856" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1600, i64 1600, i64 1600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="857" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="858" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:38 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_14_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="859" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55:47 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="860" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:52 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="861" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:370 %sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_5_4_4"/></StgValue>
</operation>

<operation id="862" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="11">
<![CDATA[
for.inc55:375 %zext_ln21_1 = zext i11 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="863" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:376 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="864" st_id="115" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc55:377 %store_ln21 = store i32 %sum_5_4_4, i11 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="865" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:386 %br_ln14 = br void %VITIS_LOOP_16_4

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
