Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 29B3D948656
	for <lists+qemu-devel@lfdr.de>; Tue,  6 Aug 2024 01:48:32 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sb7QP-0002yf-Or; Mon, 05 Aug 2024 19:47:37 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sb7Q4-0002wf-QF; Mon, 05 Aug 2024 19:47:18 -0400
Received: from mail-ua1-x935.google.com ([2607:f8b0:4864:20::935])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sb7Q0-0003Sv-3c; Mon, 05 Aug 2024 19:47:14 -0400
Received: by mail-ua1-x935.google.com with SMTP id
 a1e0cc1a2514c-8223f0614b6so15210241.2; 
 Mon, 05 Aug 2024 16:47:11 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1722901630; x=1723506430; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=9G4wGdPYySHE4aaJVNSSNTFe/CXpffMoBFD5Kqv2wOE=;
 b=NIp1aIH35SQbElaRWojiKnnSR0AQ3neysG1/qhMRQdOkC46N8Z2sTCM6E7cKlyyj+s
 cIjcq2b4NTRMxFpdlHi3nDx0NqNo5GkIC9EZAZmsz6sjkiESNY9nbCTPHPPL2wdCvuHf
 oaSV9BPi0LLn0KkCKeutFxQAa2WF4IsXaiBbZH1JzcdsHL/4DJ2hnvxOmrXld+rbVc8T
 arkemTfaf6NFCz8u0bp/B4U4Tu06UDewNNEfyQ6ky5u9Lf6llicaGynMsJq38SC6ORKz
 IgC7yudbMiar7KP1fkRgooUKpR2/du75Rteu9Lc7kGMgVexHouukJzJvYxIuw1PMvEo9
 BVzQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1722901630; x=1723506430;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=9G4wGdPYySHE4aaJVNSSNTFe/CXpffMoBFD5Kqv2wOE=;
 b=Wy3b2AGiI7ln/lbwTGZKKKP0/Fl2jfTMp8eB4WYo1KhD4DRhEW5cdG3NO2T7Q0g+JI
 DZDN4i2T9b0nZSF0sgRAu6RevmZNVF4/mFPNc0+dcS2mLcJPSwRKqcKcWe2MNZ+27aQn
 ZM5G25AsJ1mUJT62iKdFQGVFLUaT07uc9OvKDHQvfNiOfvMQS+U3ujgNshhAx6WjXLcV
 h5+aQpG5UzfBe/ynkcLZCO4YiikqN8zF/erk3gNcZdMQkd5HaBvCCoYWi+v/tM1EdQ9F
 L/vfjgauS4gTY+1qZNlo26pzC5md79Y9Y3c762W+VCA0WEIvuMM0pXk4fvQ1DpWxLmGa
 YiDQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCWjWSdUg9TNnBMJgwzNvxZxiFX64kXSbGflwlvYiCmusGMlQ1Ham2Z9AMRVKvAGPLlg+C3Gacm8knIWxuRq2UgOsktbMbQ=
X-Gm-Message-State: AOJu0YynjZ/i8mQbgx3x+FI4kg6C01OUcvO1rX3iqwwvo9PwvrWolfgh
 k3jVVdMjij6R1o1VAMIVv6YvhaoBsykfEAFpfaUETdo2wc5zkxmgcHCkxZqaE6D4+pNXRxuirq6
 +C2R87u+N2S78bfIBkXqcoBGmyoDTll1kC04=
X-Google-Smtp-Source: AGHT+IGeoogP20+gIkTRDdrG2kQAKggldcxokybmVzQ3nl7Vq2C4AYg2D/MpGJk15sAQGMrebD3DwmSPgw/IWyG28mI=
X-Received: by 2002:a05:6102:cc7:b0:48f:df11:5f28 with SMTP id
 ada2fe7eead31-4945bc0f7ffmr16690902137.0.1722901630231; Mon, 05 Aug 2024
 16:47:10 -0700 (PDT)
MIME-Version: 1.0
References: <20240801154334.1009852-1-dbarboza@ventanamicro.com>
 <20240801154334.1009852-3-dbarboza@ventanamicro.com>
 <CAKmqyKM527MOuZGhidn6PJNE7ZA+8yO4fouAG6Rw9MFY3E425g@mail.gmail.com>
 <949b69e8-f180-4251-aa47-5d3ccdf21bf2@ventanamicro.com>
In-Reply-To: <949b69e8-f180-4251-aa47-5d3ccdf21bf2@ventanamicro.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 6 Aug 2024 09:46:44 +1000
Message-ID: <CAKmqyKM6vWGOmgiCvpjE4aC7WjGi4pjz-2jso+QtG48W9GqAog@mail.gmail.com>
Subject: Re: [PATCH for-9.2 v6 02/12] hw/riscv: add riscv-iommu-bits.h
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, alistair.francis@wdc.com, 
 bmeng@tinylab.org, liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com, 
 palmer@rivosinc.com, jason.chien@sifive.com, frank.chang@sifive.com, 
 ajones@ventanamicro.com, Tomasz Jeznach <tjeznach@rivosinc.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::935;
 envelope-from=alistair23@gmail.com; helo=mail-ua1-x935.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 UPPERCASE_50_75=0.008 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Tue, Aug 6, 2024 at 4:25=E2=80=AFAM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
>
>
> On 8/4/24 8:04 PM, Alistair Francis wrote:
> > On Fri, Aug 2, 2024 at 1:45=E2=80=AFAM Daniel Henrique Barboza
> > <dbarboza@ventanamicro.com> wrote:
> >>
> >> From: Tomasz Jeznach <tjeznach@rivosinc.com>
> >>
> >> This header will be used by the RISC-V IOMMU emulation to be added
> >> in the next patch. Due to its size it's being sent in separate for
> >> an easier review.
> >>
> >> One thing to notice is that this header can be replaced by the future
> >> Linux RISC-V IOMMU driver header, which would become a linux-header we
> >> would import instead of keeping our own. The Linux implementation isn'=
t
> >> upstream yet so for now we'll have to manage riscv-iommu-bits.h.
> >>
> >> Signed-off-by: Tomasz Jeznach <tjeznach@rivosinc.com>
> >> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
> >> Reviewed-by: Frank Chang <frank.chang@sifive.com>
> >> Reviewed-by: Jason Chien <jason.chien@sifive.com>
> >> ---
> >>   hw/riscv/riscv-iommu-bits.h | 345 ++++++++++++++++++++++++++++++++++=
++
> >>   1 file changed, 345 insertions(+)
> >>   create mode 100644 hw/riscv/riscv-iommu-bits.h
> >>
> >> diff --git a/hw/riscv/riscv-iommu-bits.h b/hw/riscv/riscv-iommu-bits.h
> >> new file mode 100644
> >> index 0000000000..9d9512ca71
> >> --- /dev/null
> >> +++ b/hw/riscv/riscv-iommu-bits.h
> >> @@ -0,0 +1,345 @@
> >> +/* SPDX-License-Identifier: GPL-2.0-only */
> >> +/*
> >> + * Copyright =C2=A9 2022-2023 Rivos Inc.
> >> + * Copyright =C2=A9 2023 FORTH-ICS/CARV
> >> + * Copyright =C2=A9 2023 RISC-V IOMMU Task Group
> >> + *
> >> + * RISC-V IOMMU - Register Layout and Data Structures.
> >> + *
> >> + * Based on the IOMMU spec version 1.0, 3/2023
> >> + * https://github.com/riscv-non-isa/riscv-iommu
> >> + */
> >> +
> >> +#ifndef HW_RISCV_IOMMU_BITS_H
> >> +#define HW_RISCV_IOMMU_BITS_H
> >> +
> >> +#define RISCV_IOMMU_SPEC_DOT_VER 0x010
> >> +
> >> +#ifndef GENMASK_ULL
> >> +#define GENMASK_ULL(h, l) (((~0ULL) >> (63 - (h) + (l))) << (l))
> >> +#endif
> >
> > We should avoid adding any more RISC-V specific bit macros like this,
> > you should be able to use the existing __GENMASK_ULL
>
> The existing genmask_ull is being declared in linux-headers/linux/bits.h.=
 The files
> that are adding this header are either from linux-headers or linux-user f=
olders. I
> suppose this is why this definition ended up here - if we remove it this =
file won't
> build.
>
> What we can do is replace it with MAKE_64BIT_MASK(). We would need to do =
some conversion
> to use it since genmask_ull() uses a bit interval and make_64bit_mask() u=
ses shift + size.
>
> One thing to keep in mind is that this header will, in time, be imported =
from Linux like
> other linux headers we already use. So I'm not sure it's worth changing a=
ll 30-ish instances
> of GENMASK_ULL() we have in this file just to toss it out later when we e=
nd up importing the
> header.

Ah! Sorry I forgot about this part. This seems fine as is then

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

>
>
> Thanks,
>
> Daniel
>
>
>
> >
> > Alistair
> >
> >> +
> >> +/*
> >> + * struct riscv_iommu_fq_record - Fault/Event Queue Record
> >> + * See section 3.2 for more info.
> >> + */
> >> +struct riscv_iommu_fq_record {
> >> +    uint64_t hdr;
> >> +    uint64_t _reserved;
> >> +    uint64_t iotval;
> >> +    uint64_t iotval2;
> >> +};
> >> +/* Header fields */
> >> +#define RISCV_IOMMU_FQ_HDR_CAUSE        GENMASK_ULL(11, 0)
> >> +#define RISCV_IOMMU_FQ_HDR_PID          GENMASK_ULL(31, 12)
> >> +#define RISCV_IOMMU_FQ_HDR_PV           BIT_ULL(32)
> >> +#define RISCV_IOMMU_FQ_HDR_TTYPE        GENMASK_ULL(39, 34)
> >> +#define RISCV_IOMMU_FQ_HDR_DID          GENMASK_ULL(63, 40)
> >> +
> >> +/*
> >> + * struct riscv_iommu_pq_record - PCIe Page Request record
> >> + * For more infos on the PCIe Page Request queue see chapter 3.3.
> >> + */
> >> +struct riscv_iommu_pq_record {
> >> +      uint64_t hdr;
> >> +      uint64_t payload;
> >> +};
> >> +/* Header fields */
> >> +#define RISCV_IOMMU_PREQ_HDR_PID        GENMASK_ULL(31, 12)
> >> +#define RISCV_IOMMU_PREQ_HDR_PV         BIT_ULL(32)
> >> +#define RISCV_IOMMU_PREQ_HDR_PRIV       BIT_ULL(33)
> >> +#define RISCV_IOMMU_PREQ_HDR_EXEC       BIT_ULL(34)
> >> +#define RISCV_IOMMU_PREQ_HDR_DID        GENMASK_ULL(63, 40)
> >> +/* Payload fields */
> >> +#define RISCV_IOMMU_PREQ_PAYLOAD_M      GENMASK_ULL(2, 0)
> >> +
> >> +/* Common field positions */
> >> +#define RISCV_IOMMU_PPN_FIELD           GENMASK_ULL(53, 10)
> >> +#define RISCV_IOMMU_QUEUE_LOGSZ_FIELD   GENMASK_ULL(4, 0)
> >> +#define RISCV_IOMMU_QUEUE_INDEX_FIELD   GENMASK_ULL(31, 0)
> >> +#define RISCV_IOMMU_QUEUE_ENABLE        BIT(0)
> >> +#define RISCV_IOMMU_QUEUE_INTR_ENABLE   BIT(1)
> >> +#define RISCV_IOMMU_QUEUE_MEM_FAULT     BIT(8)
> >> +#define RISCV_IOMMU_QUEUE_OVERFLOW      BIT(9)
> >> +#define RISCV_IOMMU_QUEUE_ACTIVE        BIT(16)
> >> +#define RISCV_IOMMU_QUEUE_BUSY          BIT(17)
> >> +#define RISCV_IOMMU_ATP_PPN_FIELD       GENMASK_ULL(43, 0)
> >> +#define RISCV_IOMMU_ATP_MODE_FIELD      GENMASK_ULL(63, 60)
> >> +
> >> +/* 5.3 IOMMU Capabilities (64bits) */
> >> +#define RISCV_IOMMU_REG_CAP             0x0000
> >> +#define RISCV_IOMMU_CAP_VERSION         GENMASK_ULL(7, 0)
> >> +#define RISCV_IOMMU_CAP_MSI_FLAT        BIT_ULL(22)
> >> +#define RISCV_IOMMU_CAP_MSI_MRIF        BIT_ULL(23)
> >> +#define RISCV_IOMMU_CAP_T2GPA           BIT_ULL(26)
> >> +#define RISCV_IOMMU_CAP_IGS             GENMASK_ULL(29, 28)
> >> +#define RISCV_IOMMU_CAP_PAS             GENMASK_ULL(37, 32)
> >> +#define RISCV_IOMMU_CAP_PD8             BIT_ULL(38)
> >> +#define RISCV_IOMMU_CAP_PD17            BIT_ULL(39)
> >> +#define RISCV_IOMMU_CAP_PD20            BIT_ULL(40)
> >> +
> >> +/* 5.4 Features control register (32bits) */
> >> +#define RISCV_IOMMU_REG_FCTL            0x0008
> >> +#define RISCV_IOMMU_FCTL_WSI            BIT(1)
> >> +
> >> +/* 5.5 Device-directory-table pointer (64bits) */
> >> +#define RISCV_IOMMU_REG_DDTP            0x0010
> >> +#define RISCV_IOMMU_DDTP_MODE           GENMASK_ULL(3, 0)
> >> +#define RISCV_IOMMU_DDTP_BUSY           BIT_ULL(4)
> >> +#define RISCV_IOMMU_DDTP_PPN            RISCV_IOMMU_PPN_FIELD
> >> +
> >> +enum riscv_iommu_ddtp_modes {
> >> +    RISCV_IOMMU_DDTP_MODE_OFF =3D 0,
> >> +    RISCV_IOMMU_DDTP_MODE_BARE =3D 1,
> >> +    RISCV_IOMMU_DDTP_MODE_1LVL =3D 2,
> >> +    RISCV_IOMMU_DDTP_MODE_2LVL =3D 3,
> >> +    RISCV_IOMMU_DDTP_MODE_3LVL =3D 4,
> >> +    RISCV_IOMMU_DDTP_MODE_MAX =3D 4
> >> +};
> >> +
> >> +/* 5.6 Command Queue Base (64bits) */
> >> +#define RISCV_IOMMU_REG_CQB             0x0018
> >> +#define RISCV_IOMMU_CQB_LOG2SZ          RISCV_IOMMU_QUEUE_LOGSZ_FIELD
> >> +#define RISCV_IOMMU_CQB_PPN             RISCV_IOMMU_PPN_FIELD
> >> +
> >> +/* 5.7 Command Queue head (32bits) */
> >> +#define RISCV_IOMMU_REG_CQH             0x0020
> >> +
> >> +/* 5.8 Command Queue tail (32bits) */
> >> +#define RISCV_IOMMU_REG_CQT             0x0024
> >> +
> >> +/* 5.9 Fault Queue Base (64bits) */
> >> +#define RISCV_IOMMU_REG_FQB             0x0028
> >> +#define RISCV_IOMMU_FQB_LOG2SZ          RISCV_IOMMU_QUEUE_LOGSZ_FIELD
> >> +#define RISCV_IOMMU_FQB_PPN             RISCV_IOMMU_PPN_FIELD
> >> +
> >> +/* 5.10 Fault Queue Head (32bits) */
> >> +#define RISCV_IOMMU_REG_FQH             0x0030
> >> +
> >> +/* 5.11 Fault Queue tail (32bits) */
> >> +#define RISCV_IOMMU_REG_FQT             0x0034
> >> +
> >> +/* 5.12 Page Request Queue base (64bits) */
> >> +#define RISCV_IOMMU_REG_PQB             0x0038
> >> +#define RISCV_IOMMU_PQB_LOG2SZ          RISCV_IOMMU_QUEUE_LOGSZ_FIELD
> >> +#define RISCV_IOMMU_PQB_PPN             RISCV_IOMMU_PPN_FIELD
> >> +
> >> +/* 5.13 Page Request Queue head (32bits) */
> >> +#define RISCV_IOMMU_REG_PQH             0x0040
> >> +
> >> +/* 5.14 Page Request Queue tail (32bits) */
> >> +#define RISCV_IOMMU_REG_PQT             0x0044
> >> +
> >> +/* 5.15 Command Queue CSR (32bits) */
> >> +#define RISCV_IOMMU_REG_CQCSR           0x0048
> >> +#define RISCV_IOMMU_CQCSR_CQEN          RISCV_IOMMU_QUEUE_ENABLE
> >> +#define RISCV_IOMMU_CQCSR_CIE           RISCV_IOMMU_QUEUE_INTR_ENABLE
> >> +#define RISCV_IOMMU_CQCSR_CQMF          RISCV_IOMMU_QUEUE_MEM_FAULT
> >> +#define RISCV_IOMMU_CQCSR_CMD_TO        BIT(9)
> >> +#define RISCV_IOMMU_CQCSR_CMD_ILL       BIT(10)
> >> +#define RISCV_IOMMU_CQCSR_FENCE_W_IP    BIT(11)
> >> +#define RISCV_IOMMU_CQCSR_CQON          RISCV_IOMMU_QUEUE_ACTIVE
> >> +#define RISCV_IOMMU_CQCSR_BUSY          RISCV_IOMMU_QUEUE_BUSY
> >> +
> >> +/* 5.16 Fault Queue CSR (32bits) */
> >> +#define RISCV_IOMMU_REG_FQCSR           0x004C
> >> +#define RISCV_IOMMU_FQCSR_FQEN          RISCV_IOMMU_QUEUE_ENABLE
> >> +#define RISCV_IOMMU_FQCSR_FIE           RISCV_IOMMU_QUEUE_INTR_ENABLE
> >> +#define RISCV_IOMMU_FQCSR_FQMF          RISCV_IOMMU_QUEUE_MEM_FAULT
> >> +#define RISCV_IOMMU_FQCSR_FQOF          RISCV_IOMMU_QUEUE_OVERFLOW
> >> +#define RISCV_IOMMU_FQCSR_FQON          RISCV_IOMMU_QUEUE_ACTIVE
> >> +#define RISCV_IOMMU_FQCSR_BUSY          RISCV_IOMMU_QUEUE_BUSY
> >> +
> >> +/* 5.17 Page Request Queue CSR (32bits) */
> >> +#define RISCV_IOMMU_REG_PQCSR           0x0050
> >> +#define RISCV_IOMMU_PQCSR_PQEN          RISCV_IOMMU_QUEUE_ENABLE
> >> +#define RISCV_IOMMU_PQCSR_PIE           RISCV_IOMMU_QUEUE_INTR_ENABLE
> >> +#define RISCV_IOMMU_PQCSR_PQMF          RISCV_IOMMU_QUEUE_MEM_FAULT
> >> +#define RISCV_IOMMU_PQCSR_PQOF          RISCV_IOMMU_QUEUE_OVERFLOW
> >> +#define RISCV_IOMMU_PQCSR_PQON          RISCV_IOMMU_QUEUE_ACTIVE
> >> +#define RISCV_IOMMU_PQCSR_BUSY          RISCV_IOMMU_QUEUE_BUSY
> >> +
> >> +/* 5.18 Interrupt Pending Status (32bits) */
> >> +#define RISCV_IOMMU_REG_IPSR            0x0054
> >> +#define RISCV_IOMMU_IPSR_CIP            BIT(0)
> >> +#define RISCV_IOMMU_IPSR_FIP            BIT(1)
> >> +#define RISCV_IOMMU_IPSR_PIP            BIT(3)
> >> +
> >> +enum {
> >> +    RISCV_IOMMU_INTR_CQ,
> >> +    RISCV_IOMMU_INTR_FQ,
> >> +    RISCV_IOMMU_INTR_PM,
> >> +    RISCV_IOMMU_INTR_PQ,
> >> +    RISCV_IOMMU_INTR_COUNT
> >> +};
> >> +
> >> +/* 5.27 Interrupt cause to vector (64bits) */
> >> +#define RISCV_IOMMU_REG_ICVEC            0x02F8
> >> +
> >> +/* 5.28 MSI Configuration table (32 * 64bits) */
> >> +#define RISCV_IOMMU_REG_MSI_CONFIG      0x0300
> >> +
> >> +#define RISCV_IOMMU_REG_SIZE            0x1000
> >> +
> >> +#define RISCV_IOMMU_DDTE_VALID          BIT_ULL(0)
> >> +#define RISCV_IOMMU_DDTE_PPN            RISCV_IOMMU_PPN_FIELD
> >> +
> >> +/* Struct riscv_iommu_dc - Device Context - section 2.1 */
> >> +struct riscv_iommu_dc {
> >> +      uint64_t tc;
> >> +      uint64_t iohgatp;
> >> +      uint64_t ta;
> >> +      uint64_t fsc;
> >> +      uint64_t msiptp;
> >> +      uint64_t msi_addr_mask;
> >> +      uint64_t msi_addr_pattern;
> >> +      uint64_t _reserved;
> >> +};
> >> +
> >> +/* Translation control fields */
> >> +#define RISCV_IOMMU_DC_TC_V             BIT_ULL(0)
> >> +#define RISCV_IOMMU_DC_TC_EN_PRI        BIT_ULL(2)
> >> +#define RISCV_IOMMU_DC_TC_T2GPA         BIT_ULL(3)
> >> +#define RISCV_IOMMU_DC_TC_DTF           BIT_ULL(4)
> >> +#define RISCV_IOMMU_DC_TC_PDTV          BIT_ULL(5)
> >> +#define RISCV_IOMMU_DC_TC_PRPR          BIT_ULL(6)
> >> +#define RISCV_IOMMU_DC_TC_DPE           BIT_ULL(9)
> >> +#define RISCV_IOMMU_DC_TC_SBE           BIT_ULL(10)
> >> +#define RISCV_IOMMU_DC_TC_SXL           BIT_ULL(11)
> >> +
> >> +/* Second-stage (aka G-stage) context fields */
> >> +#define RISCV_IOMMU_DC_IOHGATP_PPN      RISCV_IOMMU_ATP_PPN_FIELD
> >> +#define RISCV_IOMMU_DC_IOHGATP_GSCID    GENMASK_ULL(59, 44)
> >> +#define RISCV_IOMMU_DC_IOHGATP_MODE     RISCV_IOMMU_ATP_MODE_FIELD
> >> +
> >> +enum riscv_iommu_dc_iohgatp_modes {
> >> +    RISCV_IOMMU_DC_IOHGATP_MODE_BARE =3D 0,
> >> +    RISCV_IOMMU_DC_IOHGATP_MODE_SV32X4 =3D 8,
> >> +    RISCV_IOMMU_DC_IOHGATP_MODE_SV39X4 =3D 8,
> >> +    RISCV_IOMMU_DC_IOHGATP_MODE_SV48X4 =3D 9,
> >> +    RISCV_IOMMU_DC_IOHGATP_MODE_SV57X4 =3D 10
> >> +};
> >> +
> >> +/* Translation attributes fields */
> >> +#define RISCV_IOMMU_DC_TA_PSCID         GENMASK_ULL(31, 12)
> >> +
> >> +/* First-stage context fields */
> >> +#define RISCV_IOMMU_DC_FSC_PPN          RISCV_IOMMU_ATP_PPN_FIELD
> >> +#define RISCV_IOMMU_DC_FSC_MODE         RISCV_IOMMU_ATP_MODE_FIELD
> >> +
> >> +/* Generic I/O MMU command structure - check section 3.1 */
> >> +struct riscv_iommu_command {
> >> +    uint64_t dword0;
> >> +    uint64_t dword1;
> >> +};
> >> +
> >> +#define RISCV_IOMMU_CMD_OPCODE          GENMASK_ULL(6, 0)
> >> +#define RISCV_IOMMU_CMD_FUNC            GENMASK_ULL(9, 7)
> >> +
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_OPCODE         1
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_FUNC_VMA       0
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_FUNC_GVMA      1
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_AV     BIT_ULL(10)
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_PSCID  GENMASK_ULL(31, 12)
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_PSCV   BIT_ULL(32)
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_GV     BIT_ULL(33)
> >> +#define RISCV_IOMMU_CMD_IOTINVAL_GSCID  GENMASK_ULL(59, 44)
> >> +
> >> +#define RISCV_IOMMU_CMD_IOFENCE_OPCODE          2
> >> +#define RISCV_IOMMU_CMD_IOFENCE_FUNC_C          0
> >> +#define RISCV_IOMMU_CMD_IOFENCE_AV      BIT_ULL(10)
> >> +#define RISCV_IOMMU_CMD_IOFENCE_DATA    GENMASK_ULL(63, 32)
> >> +
> >> +#define RISCV_IOMMU_CMD_IODIR_OPCODE            3
> >> +#define RISCV_IOMMU_CMD_IODIR_FUNC_INVAL_DDT    0
> >> +#define RISCV_IOMMU_CMD_IODIR_FUNC_INVAL_PDT    1
> >> +#define RISCV_IOMMU_CMD_IODIR_PID       GENMASK_ULL(31, 12)
> >> +#define RISCV_IOMMU_CMD_IODIR_DV        BIT_ULL(33)
> >> +#define RISCV_IOMMU_CMD_IODIR_DID       GENMASK_ULL(63, 40)
> >> +
> >> +enum riscv_iommu_dc_fsc_atp_modes {
> >> +    RISCV_IOMMU_DC_FSC_MODE_BARE =3D 0,
> >> +    RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV32 =3D 8,
> >> +    RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV39 =3D 8,
> >> +    RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV48 =3D 9,
> >> +    RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV57 =3D 10,
> >> +    RISCV_IOMMU_DC_FSC_PDTP_MODE_PD8 =3D 1,
> >> +    RISCV_IOMMU_DC_FSC_PDTP_MODE_PD17 =3D 2,
> >> +    RISCV_IOMMU_DC_FSC_PDTP_MODE_PD20 =3D 3
> >> +};
> >> +
> >> +enum riscv_iommu_fq_causes {
> >> +    RISCV_IOMMU_FQ_CAUSE_INST_FAULT           =3D 1,
> >> +    RISCV_IOMMU_FQ_CAUSE_RD_ADDR_MISALIGNED   =3D 4,
> >> +    RISCV_IOMMU_FQ_CAUSE_RD_FAULT             =3D 5,
> >> +    RISCV_IOMMU_FQ_CAUSE_WR_ADDR_MISALIGNED   =3D 6,
> >> +    RISCV_IOMMU_FQ_CAUSE_WR_FAULT             =3D 7,
> >> +    RISCV_IOMMU_FQ_CAUSE_INST_FAULT_S         =3D 12,
> >> +    RISCV_IOMMU_FQ_CAUSE_RD_FAULT_S           =3D 13,
> >> +    RISCV_IOMMU_FQ_CAUSE_WR_FAULT_S           =3D 15,
> >> +    RISCV_IOMMU_FQ_CAUSE_INST_FAULT_VS        =3D 20,
> >> +    RISCV_IOMMU_FQ_CAUSE_RD_FAULT_VS          =3D 21,
> >> +    RISCV_IOMMU_FQ_CAUSE_WR_FAULT_VS          =3D 23,
> >> +    RISCV_IOMMU_FQ_CAUSE_DMA_DISABLED         =3D 256,
> >> +    RISCV_IOMMU_FQ_CAUSE_DDT_LOAD_FAULT       =3D 257,
> >> +    RISCV_IOMMU_FQ_CAUSE_DDT_INVALID          =3D 258,
> >> +    RISCV_IOMMU_FQ_CAUSE_DDT_MISCONFIGURED    =3D 259,
> >> +    RISCV_IOMMU_FQ_CAUSE_TTYPE_BLOCKED        =3D 260,
> >> +    RISCV_IOMMU_FQ_CAUSE_MSI_LOAD_FAULT       =3D 261,
> >> +    RISCV_IOMMU_FQ_CAUSE_MSI_INVALID          =3D 262,
> >> +    RISCV_IOMMU_FQ_CAUSE_MSI_MISCONFIGURED    =3D 263,
> >> +    RISCV_IOMMU_FQ_CAUSE_MRIF_FAULT           =3D 264,
> >> +    RISCV_IOMMU_FQ_CAUSE_PDT_LOAD_FAULT       =3D 265,
> >> +    RISCV_IOMMU_FQ_CAUSE_PDT_INVALID          =3D 266,
> >> +    RISCV_IOMMU_FQ_CAUSE_PDT_MISCONFIGURED    =3D 267,
> >> +    RISCV_IOMMU_FQ_CAUSE_DDT_CORRUPTED        =3D 268,
> >> +    RISCV_IOMMU_FQ_CAUSE_PDT_CORRUPTED        =3D 269,
> >> +    RISCV_IOMMU_FQ_CAUSE_MSI_PT_CORRUPTED     =3D 270,
> >> +    RISCV_IOMMU_FQ_CAUSE_MRIF_CORRUIPTED      =3D 271,
> >> +    RISCV_IOMMU_FQ_CAUSE_INTERNAL_DP_ERROR    =3D 272,
> >> +    RISCV_IOMMU_FQ_CAUSE_MSI_WR_FAULT         =3D 273,
> >> +    RISCV_IOMMU_FQ_CAUSE_PT_CORRUPTED         =3D 274
> >> +};
> >> +
> >> +/* MSI page table pointer */
> >> +#define RISCV_IOMMU_DC_MSIPTP_PPN       RISCV_IOMMU_ATP_PPN_FIELD
> >> +#define RISCV_IOMMU_DC_MSIPTP_MODE      RISCV_IOMMU_ATP_MODE_FIELD
> >> +#define RISCV_IOMMU_DC_MSIPTP_MODE_OFF  0
> >> +#define RISCV_IOMMU_DC_MSIPTP_MODE_FLAT 1
> >> +
> >> +/* Translation attributes fields */
> >> +#define RISCV_IOMMU_PC_TA_V             BIT_ULL(0)
> >> +
> >> +/* First stage context fields */
> >> +#define RISCV_IOMMU_PC_FSC_PPN          GENMASK_ULL(43, 0)
> >> +
> >> +enum riscv_iommu_fq_ttypes {
> >> +    RISCV_IOMMU_FQ_TTYPE_NONE =3D 0,
> >> +    RISCV_IOMMU_FQ_TTYPE_UADDR_INST_FETCH =3D 1,
> >> +    RISCV_IOMMU_FQ_TTYPE_UADDR_RD =3D 2,
> >> +    RISCV_IOMMU_FQ_TTYPE_UADDR_WR =3D 3,
> >> +    RISCV_IOMMU_FQ_TTYPE_TADDR_INST_FETCH =3D 5,
> >> +    RISCV_IOMMU_FQ_TTYPE_TADDR_RD =3D 6,
> >> +    RISCV_IOMMU_FQ_TTYPE_TADDR_WR =3D 7,
> >> +    RISCV_IOMMU_FW_TTYPE_PCIE_MSG_REQ =3D 8,
> >> +};
> >> +
> >> +/* Fields on pte */
> >> +#define RISCV_IOMMU_MSI_PTE_V           BIT_ULL(0)
> >> +#define RISCV_IOMMU_MSI_PTE_M           GENMASK_ULL(2, 1)
> >> +
> >> +#define RISCV_IOMMU_MSI_PTE_M_MRIF      1
> >> +#define RISCV_IOMMU_MSI_PTE_M_BASIC     3
> >> +
> >> +/* When M =3D=3D 1 (MRIF mode) */
> >> +#define RISCV_IOMMU_MSI_PTE_MRIF_ADDR   GENMASK_ULL(53, 7)
> >> +/* When M =3D=3D 3 (basic mode) */
> >> +#define RISCV_IOMMU_MSI_PTE_PPN         RISCV_IOMMU_PPN_FIELD
> >> +#define RISCV_IOMMU_MSI_PTE_C           BIT_ULL(63)
> >> +
> >> +/* Fields on mrif_info */
> >> +#define RISCV_IOMMU_MSI_MRIF_NID        GENMASK_ULL(9, 0)
> >> +#define RISCV_IOMMU_MSI_MRIF_NPPN       RISCV_IOMMU_PPN_FIELD
> >> +#define RISCV_IOMMU_MSI_MRIF_NID_MSB    BIT_ULL(60)
> >> +
> >> +#endif /* _RISCV_IOMMU_BITS_H_ */
> >> --
> >> 2.45.2
> >>
> >>

