{
  "module_name": "hibmc_drm_regs.h",
  "hash_id": "abc1e6ad295a68e07b74ea7ed537ae7177a9356ea8a65fbfe17a592e2a585a87",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_regs.h",
  "human_readable_source": " \n \n\n#ifndef HIBMC_DRM_HW_H\n#define HIBMC_DRM_HW_H\n\n \n#define HIBMC_MISC_CTRL\t\t\t\t0x4\n\n#define HIBMC_MSCCTL_LOCALMEM_RESET(x)\t\t((x) << 6)\n#define HIBMC_MSCCTL_LOCALMEM_RESET_MASK\t0x40\n\n#define HIBMC_CURRENT_GATE\t\t\t0x000040\n#define HIBMC_CURR_GATE_DISPLAY(x)\t\t((x) << 2)\n#define HIBMC_CURR_GATE_DISPLAY_MASK\t\t0x4\n\n#define HIBMC_CURR_GATE_LOCALMEM(x)\t\t((x) << 1)\n#define HIBMC_CURR_GATE_LOCALMEM_MASK\t\t0x2\n\n#define HIBMC_MODE0_GATE\t\t\t0x000044\n#define HIBMC_MODE1_GATE\t\t\t0x000048\n#define HIBMC_POWER_MODE_CTRL\t\t\t0x00004C\n\n#define HIBMC_PW_MODE_CTL_OSC_INPUT(x)\t\t((x) << 3)\n#define HIBMC_PW_MODE_CTL_OSC_INPUT_MASK\t0x8\n\n#define HIBMC_PW_MODE_CTL_MODE(x)\t\t((x) << 0)\n#define HIBMC_PW_MODE_CTL_MODE_MASK\t\t0x03\n#define HIBMC_PW_MODE_CTL_MODE_SHIFT\t\t0\n\n#define HIBMC_PW_MODE_CTL_MODE_MODE0\t\t0\n#define HIBMC_PW_MODE_CTL_MODE_MODE1\t\t1\n#define HIBMC_PW_MODE_CTL_MODE_SLEEP\t\t2\n\n#define HIBMC_PANEL_PLL_CTRL\t\t\t0x00005C\n#define HIBMC_CRT_PLL_CTRL\t\t\t0x000060\n\n#define HIBMC_PLL_CTRL_BYPASS(x)\t\t((x) << 18)\n#define HIBMC_PLL_CTRL_BYPASS_MASK\t\t0x40000\n\n#define HIBMC_PLL_CTRL_POWER(x)\t\t\t((x) << 17)\n#define HIBMC_PLL_CTRL_POWER_MASK\t\t0x20000\n\n#define HIBMC_PLL_CTRL_INPUT(x)\t\t\t((x) << 16)\n#define HIBMC_PLL_CTRL_INPUT_MASK\t\t0x10000\n\n#define HIBMC_PLL_CTRL_POD(x)\t\t\t((x) << 14)\n#define HIBMC_PLL_CTRL_POD_MASK\t\t\t0xC000\n\n#define HIBMC_PLL_CTRL_OD(x)\t\t\t((x) << 12)\n#define HIBMC_PLL_CTRL_OD_MASK\t\t\t0x3000\n\n#define HIBMC_PLL_CTRL_N(x)\t\t\t((x) << 8)\n#define HIBMC_PLL_CTRL_N_MASK\t\t\t0xF00\n\n#define HIBMC_PLL_CTRL_M(x)\t\t\t((x) << 0)\n#define HIBMC_PLL_CTRL_M_MASK\t\t\t0xFF\n\n#define HIBMC_CRT_DISP_CTL\t\t\t0x80200\n\n#define HIBMC_CRT_DISP_CTL_DPMS(x)\t\t((x) << 30)\n#define HIBMC_CRT_DISP_CTL_DPMS_MASK\t\t0xc0000000\n\n#define HIBMC_CRT_DPMS_ON\t\t\t0\n#define HIBMC_CRT_DPMS_OFF\t\t\t3\n\n#define HIBMC_CRT_DISP_CTL_CRTSELECT(x)\t\t((x) << 25)\n#define HIBMC_CRT_DISP_CTL_CRTSELECT_MASK\t0x2000000\n\n#define HIBMC_CRTSELECT_CRT\t\t\t1\n\n#define HIBMC_CRT_DISP_CTL_CLOCK_PHASE(x)\t((x) << 14)\n#define HIBMC_CRT_DISP_CTL_CLOCK_PHASE_MASK\t0x4000\n\n#define HIBMC_CRT_DISP_CTL_VSYNC_PHASE(x)\t((x) << 13)\n#define HIBMC_CRT_DISP_CTL_VSYNC_PHASE_MASK\t0x2000\n\n#define HIBMC_CRT_DISP_CTL_HSYNC_PHASE(x)\t((x) << 12)\n#define HIBMC_CRT_DISP_CTL_HSYNC_PHASE_MASK\t0x1000\n\n#define HIBMC_CRT_DISP_CTL_TIMING(x)\t\t((x) << 8)\n#define HIBMC_CRT_DISP_CTL_TIMING_MASK\t\t0x100\n\n#define HIBMC_CTL_DISP_CTL_GAMMA(x)\t\t((x) << 3)\n#define HIBMC_CTL_DISP_CTL_GAMMA_MASK\t\t0x08\n\n#define HIBMC_CRT_DISP_CTL_PLANE(x)\t\t((x) << 2)\n#define HIBMC_CRT_DISP_CTL_PLANE_MASK\t\t4\n\n#define HIBMC_CRT_DISP_CTL_FORMAT(x)\t\t((x) << 0)\n#define HIBMC_CRT_DISP_CTL_FORMAT_MASK\t\t0x03\n\n#define HIBMC_CRT_FB_ADDRESS\t\t\t0x080204\n\n#define HIBMC_CRT_FB_WIDTH\t\t\t0x080208\n#define HIBMC_CRT_FB_WIDTH_WIDTH(x)\t\t((x) << 16)\n#define HIBMC_CRT_FB_WIDTH_WIDTH_MASK\t\t0x3FFF0000\n#define HIBMC_CRT_FB_WIDTH_OFFS(x)\t\t((x) << 0)\n#define HIBMC_CRT_FB_WIDTH_OFFS_MASK\t\t0x3FFF\n\n#define HIBMC_CRT_HORZ_TOTAL\t\t\t0x08020C\n#define HIBMC_CRT_HORZ_TOTAL_TOTAL(x)\t\t((x) << 16)\n#define HIBMC_CRT_HORZ_TOTAL_TOTAL_MASK\t\t0xFFF0000\n\n#define HIBMC_CRT_HORZ_TOTAL_DISP_END(x)\t((x) << 0)\n#define HIBMC_CRT_HORZ_TOTAL_DISP_END_MASK\t0xFFF\n\n#define HIBMC_CRT_HORZ_SYNC\t\t\t0x080210\n#define HIBMC_CRT_HORZ_SYNC_WIDTH(x)\t\t((x) << 16)\n#define HIBMC_CRT_HORZ_SYNC_WIDTH_MASK\t\t0xFF0000\n\n#define HIBMC_CRT_HORZ_SYNC_START(x)\t\t((x) << 0)\n#define HIBMC_CRT_HORZ_SYNC_START_MASK\t\t0xFFF\n\n#define HIBMC_CRT_VERT_TOTAL\t\t\t0x080214\n#define HIBMC_CRT_VERT_TOTAL_TOTAL(x)\t\t((x) << 16)\n#define HIBMC_CRT_VERT_TOTAL_TOTAL_MASK\t\t0x7FFF0000\n\n#define HIBMC_CRT_VERT_TOTAL_DISP_END(x)\t((x) << 0)\n#define HIBMC_CRT_VERT_TOTAL_DISP_END_MASK\t0x7FF\n\n#define HIBMC_CRT_VERT_SYNC\t\t\t0x080218\n#define HIBMC_CRT_VERT_SYNC_HEIGHT(x)\t\t((x) << 16)\n#define HIBMC_CRT_VERT_SYNC_HEIGHT_MASK\t\t0x3F0000\n\n#define HIBMC_CRT_VERT_SYNC_START(x)\t\t((x) << 0)\n#define HIBMC_CRT_VERT_SYNC_START_MASK\t\t0x7FF\n\n \n#define HIBMC_CRT_AUTO_CENTERING_TL\t\t0x080280\n#define HIBMC_CRT_AUTO_CENTERING_TL_TOP(x)\t((x) << 16)\n#define HIBMC_CRT_AUTO_CENTERING_TL_TOP_MASK\t0x7FF0000\n\n#define HIBMC_CRT_AUTO_CENTERING_TL_LEFT(x)\t((x) << 0)\n#define HIBMC_CRT_AUTO_CENTERING_TL_LEFT_MASK\t0x7FF\n\n#define HIBMC_CRT_AUTO_CENTERING_BR\t\t0x080284\n#define HIBMC_CRT_AUTO_CENTERING_BR_BOTTOM(x)\t((x) << 16)\n#define HIBMC_CRT_AUTO_CENTERING_BR_BOTTOM_MASK\t0x7FF0000\n\n#define HIBMC_CRT_AUTO_CENTERING_BR_RIGHT(x)\t((x) << 0)\n#define HIBMC_CRT_AUTO_CENTERING_BR_RIGHT_MASK\t0x7FF\n\n \n#define HIBMC_DISPLAY_CONTROL_HISILE\t\t0x80288\n#define HIBMC_DISPLAY_CONTROL_FPVDDEN(x)\t((x) << 0)\n#define HIBMC_DISPLAY_CONTROL_PANELDATE(x)\t((x) << 1)\n#define HIBMC_DISPLAY_CONTROL_FPEN(x)\t\t((x) << 2)\n#define HIBMC_DISPLAY_CONTROL_VBIASEN(x)\t((x) << 3)\n\n#define HIBMC_RAW_INTERRUPT\t\t\t0x80290\n#define HIBMC_RAW_INTERRUPT_VBLANK(x)\t\t((x) << 2)\n#define HIBMC_RAW_INTERRUPT_VBLANK_MASK\t\t0x4\n\n#define HIBMC_RAW_INTERRUPT_EN\t\t\t0x80298\n#define HIBMC_RAW_INTERRUPT_EN_VBLANK(x)\t((x) << 2)\n#define HIBMC_RAW_INTERRUPT_EN_VBLANK_MASK\t0x4\n\n \n#define CRT_PLL1_HS\t\t\t\t0x802a8\n#define CRT_PLL1_HS_OUTER_BYPASS(x)\t\t((x) << 30)\n#define CRT_PLL1_HS_INTER_BYPASS(x)\t\t((x) << 29)\n#define CRT_PLL1_HS_POWERON(x)\t\t\t((x) << 24)\n\n#define CRT_PLL1_HS_25MHZ\t\t\t0x23d40f02\n#define CRT_PLL1_HS_40MHZ\t\t\t0x23940801\n#define CRT_PLL1_HS_65MHZ\t\t\t0x23940d01\n#define CRT_PLL1_HS_78MHZ\t\t\t0x23540F82\n#define CRT_PLL1_HS_74MHZ\t\t\t0x23941dc2\n#define CRT_PLL1_HS_80MHZ\t\t\t0x23941001\n#define CRT_PLL1_HS_80MHZ_1152\t\t\t0x23540fc2\n#define CRT_PLL1_HS_106MHZ\t\t\t0x237C1641\n#define CRT_PLL1_HS_108MHZ\t\t\t0x23b41b01\n#define CRT_PLL1_HS_162MHZ\t\t\t0x23480681\n#define CRT_PLL1_HS_148MHZ\t\t\t0x23541dc2\n#define CRT_PLL1_HS_193MHZ\t\t\t0x234807c1\n\n#define CRT_PLL2_HS\t\t\t\t0x802ac\n#define CRT_PLL2_HS_25MHZ\t\t\t0x206B851E\n#define CRT_PLL2_HS_40MHZ\t\t\t0x30000000\n#define CRT_PLL2_HS_65MHZ\t\t\t0x40000000\n#define CRT_PLL2_HS_78MHZ\t\t\t0x50E147AE\n#define CRT_PLL2_HS_74MHZ\t\t\t0x602B6AE7\n#define CRT_PLL2_HS_80MHZ\t\t\t0x70000000\n#define CRT_PLL2_HS_106MHZ\t\t\t0x0075c28f\n#define CRT_PLL2_HS_108MHZ\t\t\t0x80000000\n#define CRT_PLL2_HS_162MHZ\t\t\t0xA0000000\n#define CRT_PLL2_HS_148MHZ\t\t\t0xB0CCCCCD\n#define CRT_PLL2_HS_193MHZ\t\t\t0xC0872B02\n\n#define HIBMC_CRT_PALETTE                       0x80C00\n\n#define HIBMC_FIELD(field, value) (field(value) & field##_MASK)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}