# **_RTL-design-with-verilog-using-SKY130-Technology_**


<p align="center">
<left="100" img src="https://user-images.githubusercontent.com/54993262/119881189-a1ebc380-bf4a-11eb-9bdf-6cc93bbcf1bd.png" width="600" height="400">
</p>

## **_Introduction to Verilog RTL design and and synthesis_**




