Release 7.1.01i - libgen Xilinx EDK 7.1.2
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: F:\fpga\proj\DesignContest08_vjs_64bit_blk4\
Part (-p)			: virtex2p

Software Specification file	: system.mss
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/data/plb_ddr_v2_1_0.tcl
...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:42
- tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x10000000-0x1fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0xcc800000-0xcc80ffff) accel_sort_plb_0	plb
  (0xfffff000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1

Check platform configuration ...
WARNING:MDT - plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
   F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:163 - An example UCF
   for this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
isocm_v10 (iocm) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:92 - 1
master(s) : 1 slave(s)
plb_v34 (plb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:117 - 2
master(s) : 3 slave(s)
opb_v20 (opb) - F:\fpga\proj\DesignContest08_vjs_64bit_blk4\system.mhs:126 - 1
master(s) : 1 slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d:35 - tcl overriding C_ISARCVALUE value 0x30 to 0xFF
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 4096
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:37
- tool overriding c_num_slaves value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_512mb_64mx64_rank2_row13_col10_cl2_5) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v1_11_a\data\plb_ddr_v2_1_0.mpd:78
- tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:33 - tool overriding c_plb_num_masters value 8 to 2
accel_sort_plb (accel_sort_plb_0) -
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\data\a
ccel_sort_plb_v2_1_0.mpd:34 - tool overriding c_plb_mid_width value 3 to 1

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/data/ddr_v2_1_0.tcl ...

Performing System level DRCs on properties...
WARNING:MDT - Peripheral sysclk_inv is not connected to any of the processors in
   the system. Check for the following reasons.
   1. sysclk_inv is not connected to any of the buses connected to a processor. 
   2. sysclk_inv does not have adresses set correctly. 
   3. sysclk_inv's address is not within any of the bridge windows connected to
   a processor.
WARNING:MDT - Peripheral clk90_inv is not connected to any of the processors in
   the system. Check for the following reasons.
   1. clk90_inv is not connected to any of the buses connected to a processor. 
   2. clk90_inv does not have adresses set correctly. 
   3. clk90_inv's address is not within any of the bridge windows connected to a
   processor.
WARNING:MDT - Peripheral ddr_clk90_inv is not connected to any of the processors
   in the system. Check for the following reasons.
   1. ddr_clk90_inv is not connected to any of the buses connected to a
   processor. 
   2. ddr_clk90_inv does not have adresses set correctly. 
   3. ddr_clk90_inv's address is not within any of the bridge windows connected
   to a processor.
WARNING:MDT - Peripheral dcm_0 is not connected to any of the processors in the
   system. Check for the following reasons.
   1. dcm_0 is not connected to any of the buses connected to a processor. 
   2. dcm_0 does not have adresses set correctly. 
   3. dcm_0's address is not within any of the bridge windows connected to a
   processor.
WARNING:MDT - Peripheral dcm_1 is not connected to any of the processors in the
   system. Check for the following reasons.
   1. dcm_1 is not connected to any of the buses connected to a processor. 
   2. dcm_1 does not have adresses set correctly. 
   3. dcm_1's address is not within any of the bridge windows connected to a
   processor.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - RS232_Uart_1
  - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5
  - accel_sort_plb_0
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\libsrc\standalone_v1_00_a\
...

Copying files for driver uartlite_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_00_b\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\libsrc\uartlite_v1_00_b\
...

Copying files for driver ddr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\libsrc\ddr_v1_00_b\ ...

Copying files for driver accel_sort_plb_v1_00_a from
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\drivers\accel_sort_plb_v1_00_a\src\
to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\libsrc\accel_sort_plb_v1_00
_a\ ...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\libsrc\cpu_ppc405_v1_00_a\
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling ipi
Compiling bs
Compiling uartlit
Compiling dd
Compiling accel_sort_pl
Compiling cpu_ppc40

Libraries generated in
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_1\libsrc\standalone_v1_00_a\
...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_1\libsrc\cpu_ppc405_v1_00_a\
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling bs
Compiling cpu_ppc40

Libraries generated in
F:\fpga\proj\DesignContest08_vjs_64bit_blk4\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
