INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/accMult_2x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_2x2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/accMult_4x4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_4x4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/accMult_8x8v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_8x8v1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sim_1/new/tb_accMult_8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_accMult_8x8
