|gpu
clk => clk.IN1
reset => reset.IN1
start => dispatch:dispatch_instance.start
done << dispatch:dispatch_instance.done
device_control_write_enable => device_control_write_enable.IN1
device_control_data[0] => device_control_data[0].IN1
device_control_data[1] => device_control_data[1].IN1
device_control_data[2] => device_control_data[2].IN1
device_control_data[3] => device_control_data[3].IN1
device_control_data[4] => device_control_data[4].IN1
device_control_data[5] => device_control_data[5].IN1
device_control_data[6] => device_control_data[6].IN1
device_control_data[7] => device_control_data[7].IN1
program_mem_read_valid[0] << controller:program_memory_controller.mem_read_valid[0]
program_mem_read_address[0][0] << controller:program_memory_controller.mem_read_address[0][0]
program_mem_read_address[0][1] << controller:program_memory_controller.mem_read_address[0][1]
program_mem_read_address[0][2] << controller:program_memory_controller.mem_read_address[0][2]
program_mem_read_address[0][3] << controller:program_memory_controller.mem_read_address[0][3]
program_mem_read_address[0][4] << controller:program_memory_controller.mem_read_address[0][4]
program_mem_read_address[0][5] << controller:program_memory_controller.mem_read_address[0][5]
program_mem_read_address[0][6] << controller:program_memory_controller.mem_read_address[0][6]
program_mem_read_address[0][7] << controller:program_memory_controller.mem_read_address[0][7]
program_mem_read_ready[0] => controller:program_memory_controller.mem_read_ready[0]
program_mem_read_data[0][0] => controller:program_memory_controller.mem_read_data[0][0]
program_mem_read_data[0][1] => controller:program_memory_controller.mem_read_data[0][1]
program_mem_read_data[0][2] => controller:program_memory_controller.mem_read_data[0][2]
program_mem_read_data[0][3] => controller:program_memory_controller.mem_read_data[0][3]
program_mem_read_data[0][4] => controller:program_memory_controller.mem_read_data[0][4]
program_mem_read_data[0][5] => controller:program_memory_controller.mem_read_data[0][5]
program_mem_read_data[0][6] => controller:program_memory_controller.mem_read_data[0][6]
program_mem_read_data[0][7] => controller:program_memory_controller.mem_read_data[0][7]
program_mem_read_data[0][8] => controller:program_memory_controller.mem_read_data[0][8]
program_mem_read_data[0][9] => controller:program_memory_controller.mem_read_data[0][9]
program_mem_read_data[0][10] => controller:program_memory_controller.mem_read_data[0][10]
program_mem_read_data[0][11] => controller:program_memory_controller.mem_read_data[0][11]
program_mem_read_data[0][12] => controller:program_memory_controller.mem_read_data[0][12]
program_mem_read_data[0][13] => controller:program_memory_controller.mem_read_data[0][13]
program_mem_read_data[0][14] => controller:program_memory_controller.mem_read_data[0][14]
program_mem_read_data[0][15] => controller:program_memory_controller.mem_read_data[0][15]
data_mem_read_valid[0] << controller:data_memory_controller.mem_read_valid[0]
data_mem_read_valid[1] << controller:data_memory_controller.mem_read_valid[1]
data_mem_read_valid[2] << controller:data_memory_controller.mem_read_valid[2]
data_mem_read_valid[3] << controller:data_memory_controller.mem_read_valid[3]
data_mem_read_address[0][0] << controller:data_memory_controller.mem_read_address[0][0]
data_mem_read_address[0][1] << controller:data_memory_controller.mem_read_address[0][1]
data_mem_read_address[0][2] << controller:data_memory_controller.mem_read_address[0][2]
data_mem_read_address[0][3] << controller:data_memory_controller.mem_read_address[0][3]
data_mem_read_address[0][4] << controller:data_memory_controller.mem_read_address[0][4]
data_mem_read_address[0][5] << controller:data_memory_controller.mem_read_address[0][5]
data_mem_read_address[0][6] << controller:data_memory_controller.mem_read_address[0][6]
data_mem_read_address[0][7] << controller:data_memory_controller.mem_read_address[0][7]
data_mem_read_address[1][0] << controller:data_memory_controller.mem_read_address[1][0]
data_mem_read_address[1][1] << controller:data_memory_controller.mem_read_address[1][1]
data_mem_read_address[1][2] << controller:data_memory_controller.mem_read_address[1][2]
data_mem_read_address[1][3] << controller:data_memory_controller.mem_read_address[1][3]
data_mem_read_address[1][4] << controller:data_memory_controller.mem_read_address[1][4]
data_mem_read_address[1][5] << controller:data_memory_controller.mem_read_address[1][5]
data_mem_read_address[1][6] << controller:data_memory_controller.mem_read_address[1][6]
data_mem_read_address[1][7] << controller:data_memory_controller.mem_read_address[1][7]
data_mem_read_address[2][0] << controller:data_memory_controller.mem_read_address[2][0]
data_mem_read_address[2][1] << controller:data_memory_controller.mem_read_address[2][1]
data_mem_read_address[2][2] << controller:data_memory_controller.mem_read_address[2][2]
data_mem_read_address[2][3] << controller:data_memory_controller.mem_read_address[2][3]
data_mem_read_address[2][4] << controller:data_memory_controller.mem_read_address[2][4]
data_mem_read_address[2][5] << controller:data_memory_controller.mem_read_address[2][5]
data_mem_read_address[2][6] << controller:data_memory_controller.mem_read_address[2][6]
data_mem_read_address[2][7] << controller:data_memory_controller.mem_read_address[2][7]
data_mem_read_address[3][0] << controller:data_memory_controller.mem_read_address[3][0]
data_mem_read_address[3][1] << controller:data_memory_controller.mem_read_address[3][1]
data_mem_read_address[3][2] << controller:data_memory_controller.mem_read_address[3][2]
data_mem_read_address[3][3] << controller:data_memory_controller.mem_read_address[3][3]
data_mem_read_address[3][4] << controller:data_memory_controller.mem_read_address[3][4]
data_mem_read_address[3][5] << controller:data_memory_controller.mem_read_address[3][5]
data_mem_read_address[3][6] << controller:data_memory_controller.mem_read_address[3][6]
data_mem_read_address[3][7] << controller:data_memory_controller.mem_read_address[3][7]
data_mem_read_ready[0] => controller:data_memory_controller.mem_read_ready[0]
data_mem_read_ready[1] => controller:data_memory_controller.mem_read_ready[1]
data_mem_read_ready[2] => controller:data_memory_controller.mem_read_ready[2]
data_mem_read_ready[3] => controller:data_memory_controller.mem_read_ready[3]
data_mem_read_data[0][0] => controller:data_memory_controller.mem_read_data[0][0]
data_mem_read_data[0][1] => controller:data_memory_controller.mem_read_data[0][1]
data_mem_read_data[0][2] => controller:data_memory_controller.mem_read_data[0][2]
data_mem_read_data[0][3] => controller:data_memory_controller.mem_read_data[0][3]
data_mem_read_data[0][4] => controller:data_memory_controller.mem_read_data[0][4]
data_mem_read_data[0][5] => controller:data_memory_controller.mem_read_data[0][5]
data_mem_read_data[0][6] => controller:data_memory_controller.mem_read_data[0][6]
data_mem_read_data[0][7] => controller:data_memory_controller.mem_read_data[0][7]
data_mem_read_data[1][0] => controller:data_memory_controller.mem_read_data[1][0]
data_mem_read_data[1][1] => controller:data_memory_controller.mem_read_data[1][1]
data_mem_read_data[1][2] => controller:data_memory_controller.mem_read_data[1][2]
data_mem_read_data[1][3] => controller:data_memory_controller.mem_read_data[1][3]
data_mem_read_data[1][4] => controller:data_memory_controller.mem_read_data[1][4]
data_mem_read_data[1][5] => controller:data_memory_controller.mem_read_data[1][5]
data_mem_read_data[1][6] => controller:data_memory_controller.mem_read_data[1][6]
data_mem_read_data[1][7] => controller:data_memory_controller.mem_read_data[1][7]
data_mem_read_data[2][0] => controller:data_memory_controller.mem_read_data[2][0]
data_mem_read_data[2][1] => controller:data_memory_controller.mem_read_data[2][1]
data_mem_read_data[2][2] => controller:data_memory_controller.mem_read_data[2][2]
data_mem_read_data[2][3] => controller:data_memory_controller.mem_read_data[2][3]
data_mem_read_data[2][4] => controller:data_memory_controller.mem_read_data[2][4]
data_mem_read_data[2][5] => controller:data_memory_controller.mem_read_data[2][5]
data_mem_read_data[2][6] => controller:data_memory_controller.mem_read_data[2][6]
data_mem_read_data[2][7] => controller:data_memory_controller.mem_read_data[2][7]
data_mem_read_data[3][0] => controller:data_memory_controller.mem_read_data[3][0]
data_mem_read_data[3][1] => controller:data_memory_controller.mem_read_data[3][1]
data_mem_read_data[3][2] => controller:data_memory_controller.mem_read_data[3][2]
data_mem_read_data[3][3] => controller:data_memory_controller.mem_read_data[3][3]
data_mem_read_data[3][4] => controller:data_memory_controller.mem_read_data[3][4]
data_mem_read_data[3][5] => controller:data_memory_controller.mem_read_data[3][5]
data_mem_read_data[3][6] => controller:data_memory_controller.mem_read_data[3][6]
data_mem_read_data[3][7] => controller:data_memory_controller.mem_read_data[3][7]
data_mem_write_valid[0] << controller:data_memory_controller.mem_write_valid[0]
data_mem_write_valid[1] << controller:data_memory_controller.mem_write_valid[1]
data_mem_write_valid[2] << controller:data_memory_controller.mem_write_valid[2]
data_mem_write_valid[3] << controller:data_memory_controller.mem_write_valid[3]
data_mem_write_address[0][0] << controller:data_memory_controller.mem_write_address[0][0]
data_mem_write_address[0][1] << controller:data_memory_controller.mem_write_address[0][1]
data_mem_write_address[0][2] << controller:data_memory_controller.mem_write_address[0][2]
data_mem_write_address[0][3] << controller:data_memory_controller.mem_write_address[0][3]
data_mem_write_address[0][4] << controller:data_memory_controller.mem_write_address[0][4]
data_mem_write_address[0][5] << controller:data_memory_controller.mem_write_address[0][5]
data_mem_write_address[0][6] << controller:data_memory_controller.mem_write_address[0][6]
data_mem_write_address[0][7] << controller:data_memory_controller.mem_write_address[0][7]
data_mem_write_address[1][0] << controller:data_memory_controller.mem_write_address[1][0]
data_mem_write_address[1][1] << controller:data_memory_controller.mem_write_address[1][1]
data_mem_write_address[1][2] << controller:data_memory_controller.mem_write_address[1][2]
data_mem_write_address[1][3] << controller:data_memory_controller.mem_write_address[1][3]
data_mem_write_address[1][4] << controller:data_memory_controller.mem_write_address[1][4]
data_mem_write_address[1][5] << controller:data_memory_controller.mem_write_address[1][5]
data_mem_write_address[1][6] << controller:data_memory_controller.mem_write_address[1][6]
data_mem_write_address[1][7] << controller:data_memory_controller.mem_write_address[1][7]
data_mem_write_address[2][0] << controller:data_memory_controller.mem_write_address[2][0]
data_mem_write_address[2][1] << controller:data_memory_controller.mem_write_address[2][1]
data_mem_write_address[2][2] << controller:data_memory_controller.mem_write_address[2][2]
data_mem_write_address[2][3] << controller:data_memory_controller.mem_write_address[2][3]
data_mem_write_address[2][4] << controller:data_memory_controller.mem_write_address[2][4]
data_mem_write_address[2][5] << controller:data_memory_controller.mem_write_address[2][5]
data_mem_write_address[2][6] << controller:data_memory_controller.mem_write_address[2][6]
data_mem_write_address[2][7] << controller:data_memory_controller.mem_write_address[2][7]
data_mem_write_address[3][0] << controller:data_memory_controller.mem_write_address[3][0]
data_mem_write_address[3][1] << controller:data_memory_controller.mem_write_address[3][1]
data_mem_write_address[3][2] << controller:data_memory_controller.mem_write_address[3][2]
data_mem_write_address[3][3] << controller:data_memory_controller.mem_write_address[3][3]
data_mem_write_address[3][4] << controller:data_memory_controller.mem_write_address[3][4]
data_mem_write_address[3][5] << controller:data_memory_controller.mem_write_address[3][5]
data_mem_write_address[3][6] << controller:data_memory_controller.mem_write_address[3][6]
data_mem_write_address[3][7] << controller:data_memory_controller.mem_write_address[3][7]
data_mem_write_data[0][0] << controller:data_memory_controller.mem_write_data[0][0]
data_mem_write_data[0][1] << controller:data_memory_controller.mem_write_data[0][1]
data_mem_write_data[0][2] << controller:data_memory_controller.mem_write_data[0][2]
data_mem_write_data[0][3] << controller:data_memory_controller.mem_write_data[0][3]
data_mem_write_data[0][4] << controller:data_memory_controller.mem_write_data[0][4]
data_mem_write_data[0][5] << controller:data_memory_controller.mem_write_data[0][5]
data_mem_write_data[0][6] << controller:data_memory_controller.mem_write_data[0][6]
data_mem_write_data[0][7] << controller:data_memory_controller.mem_write_data[0][7]
data_mem_write_data[1][0] << controller:data_memory_controller.mem_write_data[1][0]
data_mem_write_data[1][1] << controller:data_memory_controller.mem_write_data[1][1]
data_mem_write_data[1][2] << controller:data_memory_controller.mem_write_data[1][2]
data_mem_write_data[1][3] << controller:data_memory_controller.mem_write_data[1][3]
data_mem_write_data[1][4] << controller:data_memory_controller.mem_write_data[1][4]
data_mem_write_data[1][5] << controller:data_memory_controller.mem_write_data[1][5]
data_mem_write_data[1][6] << controller:data_memory_controller.mem_write_data[1][6]
data_mem_write_data[1][7] << controller:data_memory_controller.mem_write_data[1][7]
data_mem_write_data[2][0] << controller:data_memory_controller.mem_write_data[2][0]
data_mem_write_data[2][1] << controller:data_memory_controller.mem_write_data[2][1]
data_mem_write_data[2][2] << controller:data_memory_controller.mem_write_data[2][2]
data_mem_write_data[2][3] << controller:data_memory_controller.mem_write_data[2][3]
data_mem_write_data[2][4] << controller:data_memory_controller.mem_write_data[2][4]
data_mem_write_data[2][5] << controller:data_memory_controller.mem_write_data[2][5]
data_mem_write_data[2][6] << controller:data_memory_controller.mem_write_data[2][6]
data_mem_write_data[2][7] << controller:data_memory_controller.mem_write_data[2][7]
data_mem_write_data[3][0] << controller:data_memory_controller.mem_write_data[3][0]
data_mem_write_data[3][1] << controller:data_memory_controller.mem_write_data[3][1]
data_mem_write_data[3][2] << controller:data_memory_controller.mem_write_data[3][2]
data_mem_write_data[3][3] << controller:data_memory_controller.mem_write_data[3][3]
data_mem_write_data[3][4] << controller:data_memory_controller.mem_write_data[3][4]
data_mem_write_data[3][5] << controller:data_memory_controller.mem_write_data[3][5]
data_mem_write_data[3][6] << controller:data_memory_controller.mem_write_data[3][6]
data_mem_write_data[3][7] << controller:data_memory_controller.mem_write_data[3][7]
data_mem_write_ready[0] => controller:data_memory_controller.mem_write_ready[0]
data_mem_write_ready[1] => controller:data_memory_controller.mem_write_ready[1]
data_mem_write_ready[2] => controller:data_memory_controller.mem_write_ready[2]
data_mem_write_ready[3] => controller:data_memory_controller.mem_write_ready[3]


|gpu|dcr:dcr_instance
clk => device_conrol_register[0].CLK
clk => device_conrol_register[1].CLK
clk => device_conrol_register[2].CLK
clk => device_conrol_register[3].CLK
clk => device_conrol_register[4].CLK
clk => device_conrol_register[5].CLK
clk => device_conrol_register[6].CLK
clk => device_conrol_register[7].CLK
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
reset => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_write_enable => device_conrol_register.OUTPUTSELECT
device_control_data[0] => device_conrol_register.DATAB
device_control_data[1] => device_conrol_register.DATAB
device_control_data[2] => device_conrol_register.DATAB
device_control_data[3] => device_conrol_register.DATAB
device_control_data[4] => device_conrol_register.DATAB
device_control_data[5] => device_conrol_register.DATAB
device_control_data[6] => device_conrol_register.DATAB
device_control_data[7] => device_conrol_register.DATAB
thread_count[0] <= device_conrol_register[0].DB_MAX_OUTPUT_PORT_TYPE
thread_count[1] <= device_conrol_register[1].DB_MAX_OUTPUT_PORT_TYPE
thread_count[2] <= device_conrol_register[2].DB_MAX_OUTPUT_PORT_TYPE
thread_count[3] <= device_conrol_register[3].DB_MAX_OUTPUT_PORT_TYPE
thread_count[4] <= device_conrol_register[4].DB_MAX_OUTPUT_PORT_TYPE
thread_count[5] <= device_conrol_register[5].DB_MAX_OUTPUT_PORT_TYPE
thread_count[6] <= device_conrol_register[6].DB_MAX_OUTPUT_PORT_TYPE
thread_count[7] <= device_conrol_register[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|controller:data_memory_controller
clk => controller_state[0][0].CLK
clk => controller_state[0][1].CLK
clk => controller_state[0][2].CLK
clk => controller_state[1][0].CLK
clk => controller_state[1][1].CLK
clk => controller_state[1][2].CLK
clk => controller_state[2][0].CLK
clk => controller_state[2][1].CLK
clk => controller_state[2][2].CLK
clk => controller_state[3][0].CLK
clk => controller_state[3][1].CLK
clk => controller_state[3][2].CLK
clk => current_consumer[0][0].CLK
clk => current_consumer[0][1].CLK
clk => current_consumer[0][2].CLK
clk => current_consumer[1][0].CLK
clk => current_consumer[1][1].CLK
clk => current_consumer[1][2].CLK
clk => current_consumer[2][0].CLK
clk => current_consumer[2][1].CLK
clk => current_consumer[2][2].CLK
clk => current_consumer[3][0].CLK
clk => current_consumer[3][1].CLK
clk => current_consumer[3][2].CLK
clk => consumer_read_data[0][0]~reg0.CLK
clk => consumer_read_data[0][1]~reg0.CLK
clk => consumer_read_data[0][2]~reg0.CLK
clk => consumer_read_data[0][3]~reg0.CLK
clk => consumer_read_data[0][4]~reg0.CLK
clk => consumer_read_data[0][5]~reg0.CLK
clk => consumer_read_data[0][6]~reg0.CLK
clk => consumer_read_data[0][7]~reg0.CLK
clk => consumer_read_data[1][0]~reg0.CLK
clk => consumer_read_data[1][1]~reg0.CLK
clk => consumer_read_data[1][2]~reg0.CLK
clk => consumer_read_data[1][3]~reg0.CLK
clk => consumer_read_data[1][4]~reg0.CLK
clk => consumer_read_data[1][5]~reg0.CLK
clk => consumer_read_data[1][6]~reg0.CLK
clk => consumer_read_data[1][7]~reg0.CLK
clk => consumer_read_data[2][0]~reg0.CLK
clk => consumer_read_data[2][1]~reg0.CLK
clk => consumer_read_data[2][2]~reg0.CLK
clk => consumer_read_data[2][3]~reg0.CLK
clk => consumer_read_data[2][4]~reg0.CLK
clk => consumer_read_data[2][5]~reg0.CLK
clk => consumer_read_data[2][6]~reg0.CLK
clk => consumer_read_data[2][7]~reg0.CLK
clk => consumer_read_data[3][0]~reg0.CLK
clk => consumer_read_data[3][1]~reg0.CLK
clk => consumer_read_data[3][2]~reg0.CLK
clk => consumer_read_data[3][3]~reg0.CLK
clk => consumer_read_data[3][4]~reg0.CLK
clk => consumer_read_data[3][5]~reg0.CLK
clk => consumer_read_data[3][6]~reg0.CLK
clk => consumer_read_data[3][7]~reg0.CLK
clk => consumer_read_data[4][0]~reg0.CLK
clk => consumer_read_data[4][1]~reg0.CLK
clk => consumer_read_data[4][2]~reg0.CLK
clk => consumer_read_data[4][3]~reg0.CLK
clk => consumer_read_data[4][4]~reg0.CLK
clk => consumer_read_data[4][5]~reg0.CLK
clk => consumer_read_data[4][6]~reg0.CLK
clk => consumer_read_data[4][7]~reg0.CLK
clk => consumer_read_data[5][0]~reg0.CLK
clk => consumer_read_data[5][1]~reg0.CLK
clk => consumer_read_data[5][2]~reg0.CLK
clk => consumer_read_data[5][3]~reg0.CLK
clk => consumer_read_data[5][4]~reg0.CLK
clk => consumer_read_data[5][5]~reg0.CLK
clk => consumer_read_data[5][6]~reg0.CLK
clk => consumer_read_data[5][7]~reg0.CLK
clk => consumer_read_data[6][0]~reg0.CLK
clk => consumer_read_data[6][1]~reg0.CLK
clk => consumer_read_data[6][2]~reg0.CLK
clk => consumer_read_data[6][3]~reg0.CLK
clk => consumer_read_data[6][4]~reg0.CLK
clk => consumer_read_data[6][5]~reg0.CLK
clk => consumer_read_data[6][6]~reg0.CLK
clk => consumer_read_data[6][7]~reg0.CLK
clk => consumer_read_data[7][0]~reg0.CLK
clk => consumer_read_data[7][1]~reg0.CLK
clk => consumer_read_data[7][2]~reg0.CLK
clk => consumer_read_data[7][3]~reg0.CLK
clk => consumer_read_data[7][4]~reg0.CLK
clk => consumer_read_data[7][5]~reg0.CLK
clk => consumer_read_data[7][6]~reg0.CLK
clk => consumer_read_data[7][7]~reg0.CLK
clk => mem_write_data[0][0]~reg0.CLK
clk => mem_write_data[0][1]~reg0.CLK
clk => mem_write_data[0][2]~reg0.CLK
clk => mem_write_data[0][3]~reg0.CLK
clk => mem_write_data[0][4]~reg0.CLK
clk => mem_write_data[0][5]~reg0.CLK
clk => mem_write_data[0][6]~reg0.CLK
clk => mem_write_data[0][7]~reg0.CLK
clk => mem_write_data[1][0]~reg0.CLK
clk => mem_write_data[1][1]~reg0.CLK
clk => mem_write_data[1][2]~reg0.CLK
clk => mem_write_data[1][3]~reg0.CLK
clk => mem_write_data[1][4]~reg0.CLK
clk => mem_write_data[1][5]~reg0.CLK
clk => mem_write_data[1][6]~reg0.CLK
clk => mem_write_data[1][7]~reg0.CLK
clk => mem_write_data[2][0]~reg0.CLK
clk => mem_write_data[2][1]~reg0.CLK
clk => mem_write_data[2][2]~reg0.CLK
clk => mem_write_data[2][3]~reg0.CLK
clk => mem_write_data[2][4]~reg0.CLK
clk => mem_write_data[2][5]~reg0.CLK
clk => mem_write_data[2][6]~reg0.CLK
clk => mem_write_data[2][7]~reg0.CLK
clk => mem_write_data[3][0]~reg0.CLK
clk => mem_write_data[3][1]~reg0.CLK
clk => mem_write_data[3][2]~reg0.CLK
clk => mem_write_data[3][3]~reg0.CLK
clk => mem_write_data[3][4]~reg0.CLK
clk => mem_write_data[3][5]~reg0.CLK
clk => mem_write_data[3][6]~reg0.CLK
clk => mem_write_data[3][7]~reg0.CLK
clk => mem_write_address[0][0]~reg0.CLK
clk => mem_write_address[0][1]~reg0.CLK
clk => mem_write_address[0][2]~reg0.CLK
clk => mem_write_address[0][3]~reg0.CLK
clk => mem_write_address[0][4]~reg0.CLK
clk => mem_write_address[0][5]~reg0.CLK
clk => mem_write_address[0][6]~reg0.CLK
clk => mem_write_address[0][7]~reg0.CLK
clk => mem_write_address[1][0]~reg0.CLK
clk => mem_write_address[1][1]~reg0.CLK
clk => mem_write_address[1][2]~reg0.CLK
clk => mem_write_address[1][3]~reg0.CLK
clk => mem_write_address[1][4]~reg0.CLK
clk => mem_write_address[1][5]~reg0.CLK
clk => mem_write_address[1][6]~reg0.CLK
clk => mem_write_address[1][7]~reg0.CLK
clk => mem_write_address[2][0]~reg0.CLK
clk => mem_write_address[2][1]~reg0.CLK
clk => mem_write_address[2][2]~reg0.CLK
clk => mem_write_address[2][3]~reg0.CLK
clk => mem_write_address[2][4]~reg0.CLK
clk => mem_write_address[2][5]~reg0.CLK
clk => mem_write_address[2][6]~reg0.CLK
clk => mem_write_address[2][7]~reg0.CLK
clk => mem_write_address[3][0]~reg0.CLK
clk => mem_write_address[3][1]~reg0.CLK
clk => mem_write_address[3][2]~reg0.CLK
clk => mem_write_address[3][3]~reg0.CLK
clk => mem_write_address[3][4]~reg0.CLK
clk => mem_write_address[3][5]~reg0.CLK
clk => mem_write_address[3][6]~reg0.CLK
clk => mem_write_address[3][7]~reg0.CLK
clk => mem_read_address[0][0]~reg0.CLK
clk => mem_read_address[0][1]~reg0.CLK
clk => mem_read_address[0][2]~reg0.CLK
clk => mem_read_address[0][3]~reg0.CLK
clk => mem_read_address[0][4]~reg0.CLK
clk => mem_read_address[0][5]~reg0.CLK
clk => mem_read_address[0][6]~reg0.CLK
clk => mem_read_address[0][7]~reg0.CLK
clk => mem_read_address[1][0]~reg0.CLK
clk => mem_read_address[1][1]~reg0.CLK
clk => mem_read_address[1][2]~reg0.CLK
clk => mem_read_address[1][3]~reg0.CLK
clk => mem_read_address[1][4]~reg0.CLK
clk => mem_read_address[1][5]~reg0.CLK
clk => mem_read_address[1][6]~reg0.CLK
clk => mem_read_address[1][7]~reg0.CLK
clk => mem_read_address[2][0]~reg0.CLK
clk => mem_read_address[2][1]~reg0.CLK
clk => mem_read_address[2][2]~reg0.CLK
clk => mem_read_address[2][3]~reg0.CLK
clk => mem_read_address[2][4]~reg0.CLK
clk => mem_read_address[2][5]~reg0.CLK
clk => mem_read_address[2][6]~reg0.CLK
clk => mem_read_address[2][7]~reg0.CLK
clk => mem_read_address[3][0]~reg0.CLK
clk => mem_read_address[3][1]~reg0.CLK
clk => mem_read_address[3][2]~reg0.CLK
clk => mem_read_address[3][3]~reg0.CLK
clk => mem_read_address[3][4]~reg0.CLK
clk => mem_read_address[3][5]~reg0.CLK
clk => mem_read_address[3][6]~reg0.CLK
clk => mem_read_address[3][7]~reg0.CLK
clk => channel_serving_consumer[0].CLK
clk => channel_serving_consumer[1].CLK
clk => channel_serving_consumer[2].CLK
clk => channel_serving_consumer[3].CLK
clk => channel_serving_consumer[4].CLK
clk => channel_serving_consumer[5].CLK
clk => channel_serving_consumer[6].CLK
clk => channel_serving_consumer[7].CLK
clk => consumer_write_ready[0]~reg0.CLK
clk => consumer_write_ready[1]~reg0.CLK
clk => consumer_write_ready[2]~reg0.CLK
clk => consumer_write_ready[3]~reg0.CLK
clk => consumer_write_ready[4]~reg0.CLK
clk => consumer_write_ready[5]~reg0.CLK
clk => consumer_write_ready[6]~reg0.CLK
clk => consumer_write_ready[7]~reg0.CLK
clk => consumer_read_ready[0]~reg0.CLK
clk => consumer_read_ready[1]~reg0.CLK
clk => consumer_read_ready[2]~reg0.CLK
clk => consumer_read_ready[3]~reg0.CLK
clk => consumer_read_ready[4]~reg0.CLK
clk => consumer_read_ready[5]~reg0.CLK
clk => consumer_read_ready[6]~reg0.CLK
clk => consumer_read_ready[7]~reg0.CLK
clk => mem_write_valid[0]~reg0.CLK
clk => mem_write_valid[1]~reg0.CLK
clk => mem_write_valid[2]~reg0.CLK
clk => mem_write_valid[3]~reg0.CLK
clk => mem_read_valid[0]~reg0.CLK
clk => mem_read_valid[1]~reg0.CLK
clk => mem_read_valid[2]~reg0.CLK
clk => mem_read_valid[3]~reg0.CLK
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
consumer_read_valid[0] => always0.IN1
consumer_read_valid[0] => Mux0.IN7
consumer_read_valid[0] => always0.IN1
consumer_read_valid[0] => Mux31.IN7
consumer_read_valid[0] => always0.IN1
consumer_read_valid[0] => Mux62.IN7
consumer_read_valid[0] => always0.IN1
consumer_read_valid[0] => Mux93.IN7
consumer_read_valid[1] => always0.IN1
consumer_read_valid[1] => Mux0.IN6
consumer_read_valid[1] => always0.IN1
consumer_read_valid[1] => Mux31.IN6
consumer_read_valid[1] => always0.IN1
consumer_read_valid[1] => Mux62.IN6
consumer_read_valid[1] => always0.IN1
consumer_read_valid[1] => Mux93.IN6
consumer_read_valid[2] => always0.IN1
consumer_read_valid[2] => Mux0.IN5
consumer_read_valid[2] => always0.IN1
consumer_read_valid[2] => Mux31.IN5
consumer_read_valid[2] => always0.IN1
consumer_read_valid[2] => Mux62.IN5
consumer_read_valid[2] => always0.IN1
consumer_read_valid[2] => Mux93.IN5
consumer_read_valid[3] => always0.IN1
consumer_read_valid[3] => Mux0.IN4
consumer_read_valid[3] => always0.IN1
consumer_read_valid[3] => Mux31.IN4
consumer_read_valid[3] => always0.IN1
consumer_read_valid[3] => Mux62.IN4
consumer_read_valid[3] => always0.IN1
consumer_read_valid[3] => Mux93.IN4
consumer_read_valid[4] => always0.IN1
consumer_read_valid[4] => Mux0.IN3
consumer_read_valid[4] => always0.IN1
consumer_read_valid[4] => Mux31.IN3
consumer_read_valid[4] => always0.IN1
consumer_read_valid[4] => Mux62.IN3
consumer_read_valid[4] => always0.IN1
consumer_read_valid[4] => Mux93.IN3
consumer_read_valid[5] => always0.IN1
consumer_read_valid[5] => Mux0.IN2
consumer_read_valid[5] => always0.IN1
consumer_read_valid[5] => Mux31.IN2
consumer_read_valid[5] => always0.IN1
consumer_read_valid[5] => Mux62.IN2
consumer_read_valid[5] => always0.IN1
consumer_read_valid[5] => Mux93.IN2
consumer_read_valid[6] => always0.IN1
consumer_read_valid[6] => Mux0.IN1
consumer_read_valid[6] => always0.IN1
consumer_read_valid[6] => Mux31.IN1
consumer_read_valid[6] => always0.IN1
consumer_read_valid[6] => Mux62.IN1
consumer_read_valid[6] => always0.IN1
consumer_read_valid[6] => Mux93.IN1
consumer_read_valid[7] => always0.IN1
consumer_read_valid[7] => Mux0.IN0
consumer_read_valid[7] => always0.IN1
consumer_read_valid[7] => Mux31.IN0
consumer_read_valid[7] => always0.IN1
consumer_read_valid[7] => Mux62.IN0
consumer_read_valid[7] => always0.IN1
consumer_read_valid[7] => Mux93.IN0
consumer_read_address[0][0] => mem_read_address.DATAB
consumer_read_address[0][0] => mem_read_address.DATAB
consumer_read_address[0][0] => mem_read_address.DATAB
consumer_read_address[0][0] => mem_read_address.DATAB
consumer_read_address[0][1] => mem_read_address.DATAB
consumer_read_address[0][1] => mem_read_address.DATAB
consumer_read_address[0][1] => mem_read_address.DATAB
consumer_read_address[0][1] => mem_read_address.DATAB
consumer_read_address[0][2] => mem_read_address.DATAB
consumer_read_address[0][2] => mem_read_address.DATAB
consumer_read_address[0][2] => mem_read_address.DATAB
consumer_read_address[0][2] => mem_read_address.DATAB
consumer_read_address[0][3] => mem_read_address.DATAB
consumer_read_address[0][3] => mem_read_address.DATAB
consumer_read_address[0][3] => mem_read_address.DATAB
consumer_read_address[0][3] => mem_read_address.DATAB
consumer_read_address[0][4] => mem_read_address.DATAB
consumer_read_address[0][4] => mem_read_address.DATAB
consumer_read_address[0][4] => mem_read_address.DATAB
consumer_read_address[0][4] => mem_read_address.DATAB
consumer_read_address[0][5] => mem_read_address.DATAB
consumer_read_address[0][5] => mem_read_address.DATAB
consumer_read_address[0][5] => mem_read_address.DATAB
consumer_read_address[0][5] => mem_read_address.DATAB
consumer_read_address[0][6] => mem_read_address.DATAB
consumer_read_address[0][6] => mem_read_address.DATAB
consumer_read_address[0][6] => mem_read_address.DATAB
consumer_read_address[0][6] => mem_read_address.DATAB
consumer_read_address[0][7] => mem_read_address.DATAB
consumer_read_address[0][7] => mem_read_address.DATAB
consumer_read_address[0][7] => mem_read_address.DATAB
consumer_read_address[0][7] => mem_read_address.DATAB
consumer_read_address[1][0] => mem_read_address.DATAB
consumer_read_address[1][0] => mem_read_address.DATAB
consumer_read_address[1][0] => mem_read_address.DATAB
consumer_read_address[1][0] => mem_read_address.DATAB
consumer_read_address[1][1] => mem_read_address.DATAB
consumer_read_address[1][1] => mem_read_address.DATAB
consumer_read_address[1][1] => mem_read_address.DATAB
consumer_read_address[1][1] => mem_read_address.DATAB
consumer_read_address[1][2] => mem_read_address.DATAB
consumer_read_address[1][2] => mem_read_address.DATAB
consumer_read_address[1][2] => mem_read_address.DATAB
consumer_read_address[1][2] => mem_read_address.DATAB
consumer_read_address[1][3] => mem_read_address.DATAB
consumer_read_address[1][3] => mem_read_address.DATAB
consumer_read_address[1][3] => mem_read_address.DATAB
consumer_read_address[1][3] => mem_read_address.DATAB
consumer_read_address[1][4] => mem_read_address.DATAB
consumer_read_address[1][4] => mem_read_address.DATAB
consumer_read_address[1][4] => mem_read_address.DATAB
consumer_read_address[1][4] => mem_read_address.DATAB
consumer_read_address[1][5] => mem_read_address.DATAB
consumer_read_address[1][5] => mem_read_address.DATAB
consumer_read_address[1][5] => mem_read_address.DATAB
consumer_read_address[1][5] => mem_read_address.DATAB
consumer_read_address[1][6] => mem_read_address.DATAB
consumer_read_address[1][6] => mem_read_address.DATAB
consumer_read_address[1][6] => mem_read_address.DATAB
consumer_read_address[1][6] => mem_read_address.DATAB
consumer_read_address[1][7] => mem_read_address.DATAB
consumer_read_address[1][7] => mem_read_address.DATAB
consumer_read_address[1][7] => mem_read_address.DATAB
consumer_read_address[1][7] => mem_read_address.DATAB
consumer_read_address[2][0] => mem_read_address.DATAB
consumer_read_address[2][0] => mem_read_address.DATAB
consumer_read_address[2][0] => mem_read_address.DATAB
consumer_read_address[2][0] => mem_read_address.DATAB
consumer_read_address[2][1] => mem_read_address.DATAB
consumer_read_address[2][1] => mem_read_address.DATAB
consumer_read_address[2][1] => mem_read_address.DATAB
consumer_read_address[2][1] => mem_read_address.DATAB
consumer_read_address[2][2] => mem_read_address.DATAB
consumer_read_address[2][2] => mem_read_address.DATAB
consumer_read_address[2][2] => mem_read_address.DATAB
consumer_read_address[2][2] => mem_read_address.DATAB
consumer_read_address[2][3] => mem_read_address.DATAB
consumer_read_address[2][3] => mem_read_address.DATAB
consumer_read_address[2][3] => mem_read_address.DATAB
consumer_read_address[2][3] => mem_read_address.DATAB
consumer_read_address[2][4] => mem_read_address.DATAB
consumer_read_address[2][4] => mem_read_address.DATAB
consumer_read_address[2][4] => mem_read_address.DATAB
consumer_read_address[2][4] => mem_read_address.DATAB
consumer_read_address[2][5] => mem_read_address.DATAB
consumer_read_address[2][5] => mem_read_address.DATAB
consumer_read_address[2][5] => mem_read_address.DATAB
consumer_read_address[2][5] => mem_read_address.DATAB
consumer_read_address[2][6] => mem_read_address.DATAB
consumer_read_address[2][6] => mem_read_address.DATAB
consumer_read_address[2][6] => mem_read_address.DATAB
consumer_read_address[2][6] => mem_read_address.DATAB
consumer_read_address[2][7] => mem_read_address.DATAB
consumer_read_address[2][7] => mem_read_address.DATAB
consumer_read_address[2][7] => mem_read_address.DATAB
consumer_read_address[2][7] => mem_read_address.DATAB
consumer_read_address[3][0] => mem_read_address.DATAB
consumer_read_address[3][0] => mem_read_address.DATAB
consumer_read_address[3][0] => mem_read_address.DATAB
consumer_read_address[3][0] => mem_read_address.DATAB
consumer_read_address[3][1] => mem_read_address.DATAB
consumer_read_address[3][1] => mem_read_address.DATAB
consumer_read_address[3][1] => mem_read_address.DATAB
consumer_read_address[3][1] => mem_read_address.DATAB
consumer_read_address[3][2] => mem_read_address.DATAB
consumer_read_address[3][2] => mem_read_address.DATAB
consumer_read_address[3][2] => mem_read_address.DATAB
consumer_read_address[3][2] => mem_read_address.DATAB
consumer_read_address[3][3] => mem_read_address.DATAB
consumer_read_address[3][3] => mem_read_address.DATAB
consumer_read_address[3][3] => mem_read_address.DATAB
consumer_read_address[3][3] => mem_read_address.DATAB
consumer_read_address[3][4] => mem_read_address.DATAB
consumer_read_address[3][4] => mem_read_address.DATAB
consumer_read_address[3][4] => mem_read_address.DATAB
consumer_read_address[3][4] => mem_read_address.DATAB
consumer_read_address[3][5] => mem_read_address.DATAB
consumer_read_address[3][5] => mem_read_address.DATAB
consumer_read_address[3][5] => mem_read_address.DATAB
consumer_read_address[3][5] => mem_read_address.DATAB
consumer_read_address[3][6] => mem_read_address.DATAB
consumer_read_address[3][6] => mem_read_address.DATAB
consumer_read_address[3][6] => mem_read_address.DATAB
consumer_read_address[3][6] => mem_read_address.DATAB
consumer_read_address[3][7] => mem_read_address.DATAB
consumer_read_address[3][7] => mem_read_address.DATAB
consumer_read_address[3][7] => mem_read_address.DATAB
consumer_read_address[3][7] => mem_read_address.DATAB
consumer_read_address[4][0] => mem_read_address.DATAB
consumer_read_address[4][0] => mem_read_address.DATAB
consumer_read_address[4][0] => mem_read_address.DATAB
consumer_read_address[4][0] => mem_read_address.DATAB
consumer_read_address[4][1] => mem_read_address.DATAB
consumer_read_address[4][1] => mem_read_address.DATAB
consumer_read_address[4][1] => mem_read_address.DATAB
consumer_read_address[4][1] => mem_read_address.DATAB
consumer_read_address[4][2] => mem_read_address.DATAB
consumer_read_address[4][2] => mem_read_address.DATAB
consumer_read_address[4][2] => mem_read_address.DATAB
consumer_read_address[4][2] => mem_read_address.DATAB
consumer_read_address[4][3] => mem_read_address.DATAB
consumer_read_address[4][3] => mem_read_address.DATAB
consumer_read_address[4][3] => mem_read_address.DATAB
consumer_read_address[4][3] => mem_read_address.DATAB
consumer_read_address[4][4] => mem_read_address.DATAB
consumer_read_address[4][4] => mem_read_address.DATAB
consumer_read_address[4][4] => mem_read_address.DATAB
consumer_read_address[4][4] => mem_read_address.DATAB
consumer_read_address[4][5] => mem_read_address.DATAB
consumer_read_address[4][5] => mem_read_address.DATAB
consumer_read_address[4][5] => mem_read_address.DATAB
consumer_read_address[4][5] => mem_read_address.DATAB
consumer_read_address[4][6] => mem_read_address.DATAB
consumer_read_address[4][6] => mem_read_address.DATAB
consumer_read_address[4][6] => mem_read_address.DATAB
consumer_read_address[4][6] => mem_read_address.DATAB
consumer_read_address[4][7] => mem_read_address.DATAB
consumer_read_address[4][7] => mem_read_address.DATAB
consumer_read_address[4][7] => mem_read_address.DATAB
consumer_read_address[4][7] => mem_read_address.DATAB
consumer_read_address[5][0] => mem_read_address.DATAB
consumer_read_address[5][0] => mem_read_address.DATAB
consumer_read_address[5][0] => mem_read_address.DATAB
consumer_read_address[5][0] => mem_read_address.DATAB
consumer_read_address[5][1] => mem_read_address.DATAB
consumer_read_address[5][1] => mem_read_address.DATAB
consumer_read_address[5][1] => mem_read_address.DATAB
consumer_read_address[5][1] => mem_read_address.DATAB
consumer_read_address[5][2] => mem_read_address.DATAB
consumer_read_address[5][2] => mem_read_address.DATAB
consumer_read_address[5][2] => mem_read_address.DATAB
consumer_read_address[5][2] => mem_read_address.DATAB
consumer_read_address[5][3] => mem_read_address.DATAB
consumer_read_address[5][3] => mem_read_address.DATAB
consumer_read_address[5][3] => mem_read_address.DATAB
consumer_read_address[5][3] => mem_read_address.DATAB
consumer_read_address[5][4] => mem_read_address.DATAB
consumer_read_address[5][4] => mem_read_address.DATAB
consumer_read_address[5][4] => mem_read_address.DATAB
consumer_read_address[5][4] => mem_read_address.DATAB
consumer_read_address[5][5] => mem_read_address.DATAB
consumer_read_address[5][5] => mem_read_address.DATAB
consumer_read_address[5][5] => mem_read_address.DATAB
consumer_read_address[5][5] => mem_read_address.DATAB
consumer_read_address[5][6] => mem_read_address.DATAB
consumer_read_address[5][6] => mem_read_address.DATAB
consumer_read_address[5][6] => mem_read_address.DATAB
consumer_read_address[5][6] => mem_read_address.DATAB
consumer_read_address[5][7] => mem_read_address.DATAB
consumer_read_address[5][7] => mem_read_address.DATAB
consumer_read_address[5][7] => mem_read_address.DATAB
consumer_read_address[5][7] => mem_read_address.DATAB
consumer_read_address[6][0] => mem_read_address.DATAB
consumer_read_address[6][0] => mem_read_address.DATAB
consumer_read_address[6][0] => mem_read_address.DATAB
consumer_read_address[6][0] => mem_read_address.DATAB
consumer_read_address[6][1] => mem_read_address.DATAB
consumer_read_address[6][1] => mem_read_address.DATAB
consumer_read_address[6][1] => mem_read_address.DATAB
consumer_read_address[6][1] => mem_read_address.DATAB
consumer_read_address[6][2] => mem_read_address.DATAB
consumer_read_address[6][2] => mem_read_address.DATAB
consumer_read_address[6][2] => mem_read_address.DATAB
consumer_read_address[6][2] => mem_read_address.DATAB
consumer_read_address[6][3] => mem_read_address.DATAB
consumer_read_address[6][3] => mem_read_address.DATAB
consumer_read_address[6][3] => mem_read_address.DATAB
consumer_read_address[6][3] => mem_read_address.DATAB
consumer_read_address[6][4] => mem_read_address.DATAB
consumer_read_address[6][4] => mem_read_address.DATAB
consumer_read_address[6][4] => mem_read_address.DATAB
consumer_read_address[6][4] => mem_read_address.DATAB
consumer_read_address[6][5] => mem_read_address.DATAB
consumer_read_address[6][5] => mem_read_address.DATAB
consumer_read_address[6][5] => mem_read_address.DATAB
consumer_read_address[6][5] => mem_read_address.DATAB
consumer_read_address[6][6] => mem_read_address.DATAB
consumer_read_address[6][6] => mem_read_address.DATAB
consumer_read_address[6][6] => mem_read_address.DATAB
consumer_read_address[6][6] => mem_read_address.DATAB
consumer_read_address[6][7] => mem_read_address.DATAB
consumer_read_address[6][7] => mem_read_address.DATAB
consumer_read_address[6][7] => mem_read_address.DATAB
consumer_read_address[6][7] => mem_read_address.DATAB
consumer_read_address[7][0] => mem_read_address.DATAB
consumer_read_address[7][0] => mem_read_address.DATAB
consumer_read_address[7][0] => mem_read_address.DATAB
consumer_read_address[7][0] => mem_read_address.DATAB
consumer_read_address[7][1] => mem_read_address.DATAB
consumer_read_address[7][1] => mem_read_address.DATAB
consumer_read_address[7][1] => mem_read_address.DATAB
consumer_read_address[7][1] => mem_read_address.DATAB
consumer_read_address[7][2] => mem_read_address.DATAB
consumer_read_address[7][2] => mem_read_address.DATAB
consumer_read_address[7][2] => mem_read_address.DATAB
consumer_read_address[7][2] => mem_read_address.DATAB
consumer_read_address[7][3] => mem_read_address.DATAB
consumer_read_address[7][3] => mem_read_address.DATAB
consumer_read_address[7][3] => mem_read_address.DATAB
consumer_read_address[7][3] => mem_read_address.DATAB
consumer_read_address[7][4] => mem_read_address.DATAB
consumer_read_address[7][4] => mem_read_address.DATAB
consumer_read_address[7][4] => mem_read_address.DATAB
consumer_read_address[7][4] => mem_read_address.DATAB
consumer_read_address[7][5] => mem_read_address.DATAB
consumer_read_address[7][5] => mem_read_address.DATAB
consumer_read_address[7][5] => mem_read_address.DATAB
consumer_read_address[7][5] => mem_read_address.DATAB
consumer_read_address[7][6] => mem_read_address.DATAB
consumer_read_address[7][6] => mem_read_address.DATAB
consumer_read_address[7][6] => mem_read_address.DATAB
consumer_read_address[7][6] => mem_read_address.DATAB
consumer_read_address[7][7] => mem_read_address.DATAB
consumer_read_address[7][7] => mem_read_address.DATAB
consumer_read_address[7][7] => mem_read_address.DATAB
consumer_read_address[7][7] => mem_read_address.DATAB
consumer_read_ready[0] <= consumer_read_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[1] <= consumer_read_ready[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[2] <= consumer_read_ready[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[3] <= consumer_read_ready[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[4] <= consumer_read_ready[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[5] <= consumer_read_ready[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[6] <= consumer_read_ready[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[7] <= consumer_read_ready[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][0] <= consumer_read_data[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][1] <= consumer_read_data[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][2] <= consumer_read_data[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][3] <= consumer_read_data[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][4] <= consumer_read_data[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][5] <= consumer_read_data[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][6] <= consumer_read_data[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][7] <= consumer_read_data[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][0] <= consumer_read_data[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][1] <= consumer_read_data[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][2] <= consumer_read_data[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][3] <= consumer_read_data[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][4] <= consumer_read_data[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][5] <= consumer_read_data[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][6] <= consumer_read_data[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][7] <= consumer_read_data[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][0] <= consumer_read_data[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][1] <= consumer_read_data[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][2] <= consumer_read_data[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][3] <= consumer_read_data[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][4] <= consumer_read_data[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][5] <= consumer_read_data[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][6] <= consumer_read_data[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2][7] <= consumer_read_data[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][0] <= consumer_read_data[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][1] <= consumer_read_data[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][2] <= consumer_read_data[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][3] <= consumer_read_data[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][4] <= consumer_read_data[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][5] <= consumer_read_data[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][6] <= consumer_read_data[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3][7] <= consumer_read_data[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][0] <= consumer_read_data[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][1] <= consumer_read_data[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][2] <= consumer_read_data[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][3] <= consumer_read_data[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][4] <= consumer_read_data[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][5] <= consumer_read_data[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][6] <= consumer_read_data[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4][7] <= consumer_read_data[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][0] <= consumer_read_data[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][1] <= consumer_read_data[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][2] <= consumer_read_data[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][3] <= consumer_read_data[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][4] <= consumer_read_data[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][5] <= consumer_read_data[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][6] <= consumer_read_data[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5][7] <= consumer_read_data[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][0] <= consumer_read_data[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][1] <= consumer_read_data[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][2] <= consumer_read_data[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][3] <= consumer_read_data[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][4] <= consumer_read_data[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][5] <= consumer_read_data[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][6] <= consumer_read_data[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6][7] <= consumer_read_data[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][0] <= consumer_read_data[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][1] <= consumer_read_data[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][2] <= consumer_read_data[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][3] <= consumer_read_data[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][4] <= consumer_read_data[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][5] <= consumer_read_data[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][6] <= consumer_read_data[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7][7] <= consumer_read_data[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_valid[0] => always0.IN1
consumer_write_valid[0] => Mux1.IN7
consumer_write_valid[0] => always0.IN1
consumer_write_valid[0] => Mux32.IN7
consumer_write_valid[0] => always0.IN1
consumer_write_valid[0] => Mux63.IN7
consumer_write_valid[0] => always0.IN1
consumer_write_valid[0] => Mux94.IN7
consumer_write_valid[1] => always0.IN1
consumer_write_valid[1] => Mux1.IN6
consumer_write_valid[1] => always0.IN1
consumer_write_valid[1] => Mux32.IN6
consumer_write_valid[1] => always0.IN1
consumer_write_valid[1] => Mux63.IN6
consumer_write_valid[1] => always0.IN1
consumer_write_valid[1] => Mux94.IN6
consumer_write_valid[2] => always0.IN1
consumer_write_valid[2] => Mux1.IN5
consumer_write_valid[2] => always0.IN1
consumer_write_valid[2] => Mux32.IN5
consumer_write_valid[2] => always0.IN1
consumer_write_valid[2] => Mux63.IN5
consumer_write_valid[2] => always0.IN1
consumer_write_valid[2] => Mux94.IN5
consumer_write_valid[3] => always0.IN1
consumer_write_valid[3] => Mux1.IN4
consumer_write_valid[3] => always0.IN1
consumer_write_valid[3] => Mux32.IN4
consumer_write_valid[3] => always0.IN1
consumer_write_valid[3] => Mux63.IN4
consumer_write_valid[3] => always0.IN1
consumer_write_valid[3] => Mux94.IN4
consumer_write_valid[4] => always0.IN1
consumer_write_valid[4] => Mux1.IN3
consumer_write_valid[4] => always0.IN1
consumer_write_valid[4] => Mux32.IN3
consumer_write_valid[4] => always0.IN1
consumer_write_valid[4] => Mux63.IN3
consumer_write_valid[4] => always0.IN1
consumer_write_valid[4] => Mux94.IN3
consumer_write_valid[5] => always0.IN1
consumer_write_valid[5] => Mux1.IN2
consumer_write_valid[5] => always0.IN1
consumer_write_valid[5] => Mux32.IN2
consumer_write_valid[5] => always0.IN1
consumer_write_valid[5] => Mux63.IN2
consumer_write_valid[5] => always0.IN1
consumer_write_valid[5] => Mux94.IN2
consumer_write_valid[6] => always0.IN1
consumer_write_valid[6] => Mux1.IN1
consumer_write_valid[6] => always0.IN1
consumer_write_valid[6] => Mux32.IN1
consumer_write_valid[6] => always0.IN1
consumer_write_valid[6] => Mux63.IN1
consumer_write_valid[6] => always0.IN1
consumer_write_valid[6] => Mux94.IN1
consumer_write_valid[7] => always0.IN1
consumer_write_valid[7] => Mux1.IN0
consumer_write_valid[7] => always0.IN1
consumer_write_valid[7] => Mux32.IN0
consumer_write_valid[7] => always0.IN1
consumer_write_valid[7] => Mux63.IN0
consumer_write_valid[7] => always0.IN1
consumer_write_valid[7] => Mux94.IN0
consumer_write_address[0][0] => mem_write_address.DATAA
consumer_write_address[0][0] => mem_write_address.DATAA
consumer_write_address[0][0] => mem_write_address.DATAA
consumer_write_address[0][0] => mem_write_address.DATAA
consumer_write_address[0][1] => mem_write_address.DATAA
consumer_write_address[0][1] => mem_write_address.DATAA
consumer_write_address[0][1] => mem_write_address.DATAA
consumer_write_address[0][1] => mem_write_address.DATAA
consumer_write_address[0][2] => mem_write_address.DATAA
consumer_write_address[0][2] => mem_write_address.DATAA
consumer_write_address[0][2] => mem_write_address.DATAA
consumer_write_address[0][2] => mem_write_address.DATAA
consumer_write_address[0][3] => mem_write_address.DATAA
consumer_write_address[0][3] => mem_write_address.DATAA
consumer_write_address[0][3] => mem_write_address.DATAA
consumer_write_address[0][3] => mem_write_address.DATAA
consumer_write_address[0][4] => mem_write_address.DATAA
consumer_write_address[0][4] => mem_write_address.DATAA
consumer_write_address[0][4] => mem_write_address.DATAA
consumer_write_address[0][4] => mem_write_address.DATAA
consumer_write_address[0][5] => mem_write_address.DATAA
consumer_write_address[0][5] => mem_write_address.DATAA
consumer_write_address[0][5] => mem_write_address.DATAA
consumer_write_address[0][5] => mem_write_address.DATAA
consumer_write_address[0][6] => mem_write_address.DATAA
consumer_write_address[0][6] => mem_write_address.DATAA
consumer_write_address[0][6] => mem_write_address.DATAA
consumer_write_address[0][6] => mem_write_address.DATAA
consumer_write_address[0][7] => mem_write_address.DATAA
consumer_write_address[0][7] => mem_write_address.DATAA
consumer_write_address[0][7] => mem_write_address.DATAA
consumer_write_address[0][7] => mem_write_address.DATAA
consumer_write_address[1][0] => mem_write_address.DATAA
consumer_write_address[1][0] => mem_write_address.DATAA
consumer_write_address[1][0] => mem_write_address.DATAA
consumer_write_address[1][0] => mem_write_address.DATAA
consumer_write_address[1][1] => mem_write_address.DATAA
consumer_write_address[1][1] => mem_write_address.DATAA
consumer_write_address[1][1] => mem_write_address.DATAA
consumer_write_address[1][1] => mem_write_address.DATAA
consumer_write_address[1][2] => mem_write_address.DATAA
consumer_write_address[1][2] => mem_write_address.DATAA
consumer_write_address[1][2] => mem_write_address.DATAA
consumer_write_address[1][2] => mem_write_address.DATAA
consumer_write_address[1][3] => mem_write_address.DATAA
consumer_write_address[1][3] => mem_write_address.DATAA
consumer_write_address[1][3] => mem_write_address.DATAA
consumer_write_address[1][3] => mem_write_address.DATAA
consumer_write_address[1][4] => mem_write_address.DATAA
consumer_write_address[1][4] => mem_write_address.DATAA
consumer_write_address[1][4] => mem_write_address.DATAA
consumer_write_address[1][4] => mem_write_address.DATAA
consumer_write_address[1][5] => mem_write_address.DATAA
consumer_write_address[1][5] => mem_write_address.DATAA
consumer_write_address[1][5] => mem_write_address.DATAA
consumer_write_address[1][5] => mem_write_address.DATAA
consumer_write_address[1][6] => mem_write_address.DATAA
consumer_write_address[1][6] => mem_write_address.DATAA
consumer_write_address[1][6] => mem_write_address.DATAA
consumer_write_address[1][6] => mem_write_address.DATAA
consumer_write_address[1][7] => mem_write_address.DATAA
consumer_write_address[1][7] => mem_write_address.DATAA
consumer_write_address[1][7] => mem_write_address.DATAA
consumer_write_address[1][7] => mem_write_address.DATAA
consumer_write_address[2][0] => mem_write_address.DATAA
consumer_write_address[2][0] => mem_write_address.DATAA
consumer_write_address[2][0] => mem_write_address.DATAA
consumer_write_address[2][0] => mem_write_address.DATAA
consumer_write_address[2][1] => mem_write_address.DATAA
consumer_write_address[2][1] => mem_write_address.DATAA
consumer_write_address[2][1] => mem_write_address.DATAA
consumer_write_address[2][1] => mem_write_address.DATAA
consumer_write_address[2][2] => mem_write_address.DATAA
consumer_write_address[2][2] => mem_write_address.DATAA
consumer_write_address[2][2] => mem_write_address.DATAA
consumer_write_address[2][2] => mem_write_address.DATAA
consumer_write_address[2][3] => mem_write_address.DATAA
consumer_write_address[2][3] => mem_write_address.DATAA
consumer_write_address[2][3] => mem_write_address.DATAA
consumer_write_address[2][3] => mem_write_address.DATAA
consumer_write_address[2][4] => mem_write_address.DATAA
consumer_write_address[2][4] => mem_write_address.DATAA
consumer_write_address[2][4] => mem_write_address.DATAA
consumer_write_address[2][4] => mem_write_address.DATAA
consumer_write_address[2][5] => mem_write_address.DATAA
consumer_write_address[2][5] => mem_write_address.DATAA
consumer_write_address[2][5] => mem_write_address.DATAA
consumer_write_address[2][5] => mem_write_address.DATAA
consumer_write_address[2][6] => mem_write_address.DATAA
consumer_write_address[2][6] => mem_write_address.DATAA
consumer_write_address[2][6] => mem_write_address.DATAA
consumer_write_address[2][6] => mem_write_address.DATAA
consumer_write_address[2][7] => mem_write_address.DATAA
consumer_write_address[2][7] => mem_write_address.DATAA
consumer_write_address[2][7] => mem_write_address.DATAA
consumer_write_address[2][7] => mem_write_address.DATAA
consumer_write_address[3][0] => mem_write_address.DATAA
consumer_write_address[3][0] => mem_write_address.DATAA
consumer_write_address[3][0] => mem_write_address.DATAA
consumer_write_address[3][0] => mem_write_address.DATAA
consumer_write_address[3][1] => mem_write_address.DATAA
consumer_write_address[3][1] => mem_write_address.DATAA
consumer_write_address[3][1] => mem_write_address.DATAA
consumer_write_address[3][1] => mem_write_address.DATAA
consumer_write_address[3][2] => mem_write_address.DATAA
consumer_write_address[3][2] => mem_write_address.DATAA
consumer_write_address[3][2] => mem_write_address.DATAA
consumer_write_address[3][2] => mem_write_address.DATAA
consumer_write_address[3][3] => mem_write_address.DATAA
consumer_write_address[3][3] => mem_write_address.DATAA
consumer_write_address[3][3] => mem_write_address.DATAA
consumer_write_address[3][3] => mem_write_address.DATAA
consumer_write_address[3][4] => mem_write_address.DATAA
consumer_write_address[3][4] => mem_write_address.DATAA
consumer_write_address[3][4] => mem_write_address.DATAA
consumer_write_address[3][4] => mem_write_address.DATAA
consumer_write_address[3][5] => mem_write_address.DATAA
consumer_write_address[3][5] => mem_write_address.DATAA
consumer_write_address[3][5] => mem_write_address.DATAA
consumer_write_address[3][5] => mem_write_address.DATAA
consumer_write_address[3][6] => mem_write_address.DATAA
consumer_write_address[3][6] => mem_write_address.DATAA
consumer_write_address[3][6] => mem_write_address.DATAA
consumer_write_address[3][6] => mem_write_address.DATAA
consumer_write_address[3][7] => mem_write_address.DATAA
consumer_write_address[3][7] => mem_write_address.DATAA
consumer_write_address[3][7] => mem_write_address.DATAA
consumer_write_address[3][7] => mem_write_address.DATAA
consumer_write_address[4][0] => mem_write_address.DATAA
consumer_write_address[4][0] => mem_write_address.DATAA
consumer_write_address[4][0] => mem_write_address.DATAA
consumer_write_address[4][0] => mem_write_address.DATAA
consumer_write_address[4][1] => mem_write_address.DATAA
consumer_write_address[4][1] => mem_write_address.DATAA
consumer_write_address[4][1] => mem_write_address.DATAA
consumer_write_address[4][1] => mem_write_address.DATAA
consumer_write_address[4][2] => mem_write_address.DATAA
consumer_write_address[4][2] => mem_write_address.DATAA
consumer_write_address[4][2] => mem_write_address.DATAA
consumer_write_address[4][2] => mem_write_address.DATAA
consumer_write_address[4][3] => mem_write_address.DATAA
consumer_write_address[4][3] => mem_write_address.DATAA
consumer_write_address[4][3] => mem_write_address.DATAA
consumer_write_address[4][3] => mem_write_address.DATAA
consumer_write_address[4][4] => mem_write_address.DATAA
consumer_write_address[4][4] => mem_write_address.DATAA
consumer_write_address[4][4] => mem_write_address.DATAA
consumer_write_address[4][4] => mem_write_address.DATAA
consumer_write_address[4][5] => mem_write_address.DATAA
consumer_write_address[4][5] => mem_write_address.DATAA
consumer_write_address[4][5] => mem_write_address.DATAA
consumer_write_address[4][5] => mem_write_address.DATAA
consumer_write_address[4][6] => mem_write_address.DATAA
consumer_write_address[4][6] => mem_write_address.DATAA
consumer_write_address[4][6] => mem_write_address.DATAA
consumer_write_address[4][6] => mem_write_address.DATAA
consumer_write_address[4][7] => mem_write_address.DATAA
consumer_write_address[4][7] => mem_write_address.DATAA
consumer_write_address[4][7] => mem_write_address.DATAA
consumer_write_address[4][7] => mem_write_address.DATAA
consumer_write_address[5][0] => mem_write_address.DATAA
consumer_write_address[5][0] => mem_write_address.DATAA
consumer_write_address[5][0] => mem_write_address.DATAA
consumer_write_address[5][0] => mem_write_address.DATAA
consumer_write_address[5][1] => mem_write_address.DATAA
consumer_write_address[5][1] => mem_write_address.DATAA
consumer_write_address[5][1] => mem_write_address.DATAA
consumer_write_address[5][1] => mem_write_address.DATAA
consumer_write_address[5][2] => mem_write_address.DATAA
consumer_write_address[5][2] => mem_write_address.DATAA
consumer_write_address[5][2] => mem_write_address.DATAA
consumer_write_address[5][2] => mem_write_address.DATAA
consumer_write_address[5][3] => mem_write_address.DATAA
consumer_write_address[5][3] => mem_write_address.DATAA
consumer_write_address[5][3] => mem_write_address.DATAA
consumer_write_address[5][3] => mem_write_address.DATAA
consumer_write_address[5][4] => mem_write_address.DATAA
consumer_write_address[5][4] => mem_write_address.DATAA
consumer_write_address[5][4] => mem_write_address.DATAA
consumer_write_address[5][4] => mem_write_address.DATAA
consumer_write_address[5][5] => mem_write_address.DATAA
consumer_write_address[5][5] => mem_write_address.DATAA
consumer_write_address[5][5] => mem_write_address.DATAA
consumer_write_address[5][5] => mem_write_address.DATAA
consumer_write_address[5][6] => mem_write_address.DATAA
consumer_write_address[5][6] => mem_write_address.DATAA
consumer_write_address[5][6] => mem_write_address.DATAA
consumer_write_address[5][6] => mem_write_address.DATAA
consumer_write_address[5][7] => mem_write_address.DATAA
consumer_write_address[5][7] => mem_write_address.DATAA
consumer_write_address[5][7] => mem_write_address.DATAA
consumer_write_address[5][7] => mem_write_address.DATAA
consumer_write_address[6][0] => mem_write_address.DATAA
consumer_write_address[6][0] => mem_write_address.DATAA
consumer_write_address[6][0] => mem_write_address.DATAA
consumer_write_address[6][0] => mem_write_address.DATAA
consumer_write_address[6][1] => mem_write_address.DATAA
consumer_write_address[6][1] => mem_write_address.DATAA
consumer_write_address[6][1] => mem_write_address.DATAA
consumer_write_address[6][1] => mem_write_address.DATAA
consumer_write_address[6][2] => mem_write_address.DATAA
consumer_write_address[6][2] => mem_write_address.DATAA
consumer_write_address[6][2] => mem_write_address.DATAA
consumer_write_address[6][2] => mem_write_address.DATAA
consumer_write_address[6][3] => mem_write_address.DATAA
consumer_write_address[6][3] => mem_write_address.DATAA
consumer_write_address[6][3] => mem_write_address.DATAA
consumer_write_address[6][3] => mem_write_address.DATAA
consumer_write_address[6][4] => mem_write_address.DATAA
consumer_write_address[6][4] => mem_write_address.DATAA
consumer_write_address[6][4] => mem_write_address.DATAA
consumer_write_address[6][4] => mem_write_address.DATAA
consumer_write_address[6][5] => mem_write_address.DATAA
consumer_write_address[6][5] => mem_write_address.DATAA
consumer_write_address[6][5] => mem_write_address.DATAA
consumer_write_address[6][5] => mem_write_address.DATAA
consumer_write_address[6][6] => mem_write_address.DATAA
consumer_write_address[6][6] => mem_write_address.DATAA
consumer_write_address[6][6] => mem_write_address.DATAA
consumer_write_address[6][6] => mem_write_address.DATAA
consumer_write_address[6][7] => mem_write_address.DATAA
consumer_write_address[6][7] => mem_write_address.DATAA
consumer_write_address[6][7] => mem_write_address.DATAA
consumer_write_address[6][7] => mem_write_address.DATAA
consumer_write_address[7][0] => mem_write_address.DATAA
consumer_write_address[7][0] => mem_write_address.DATAA
consumer_write_address[7][0] => mem_write_address.DATAA
consumer_write_address[7][0] => mem_write_address.DATAA
consumer_write_address[7][1] => mem_write_address.DATAA
consumer_write_address[7][1] => mem_write_address.DATAA
consumer_write_address[7][1] => mem_write_address.DATAA
consumer_write_address[7][1] => mem_write_address.DATAA
consumer_write_address[7][2] => mem_write_address.DATAA
consumer_write_address[7][2] => mem_write_address.DATAA
consumer_write_address[7][2] => mem_write_address.DATAA
consumer_write_address[7][2] => mem_write_address.DATAA
consumer_write_address[7][3] => mem_write_address.DATAA
consumer_write_address[7][3] => mem_write_address.DATAA
consumer_write_address[7][3] => mem_write_address.DATAA
consumer_write_address[7][3] => mem_write_address.DATAA
consumer_write_address[7][4] => mem_write_address.DATAA
consumer_write_address[7][4] => mem_write_address.DATAA
consumer_write_address[7][4] => mem_write_address.DATAA
consumer_write_address[7][4] => mem_write_address.DATAA
consumer_write_address[7][5] => mem_write_address.DATAA
consumer_write_address[7][5] => mem_write_address.DATAA
consumer_write_address[7][5] => mem_write_address.DATAA
consumer_write_address[7][5] => mem_write_address.DATAA
consumer_write_address[7][6] => mem_write_address.DATAA
consumer_write_address[7][6] => mem_write_address.DATAA
consumer_write_address[7][6] => mem_write_address.DATAA
consumer_write_address[7][6] => mem_write_address.DATAA
consumer_write_address[7][7] => mem_write_address.DATAA
consumer_write_address[7][7] => mem_write_address.DATAA
consumer_write_address[7][7] => mem_write_address.DATAA
consumer_write_address[7][7] => mem_write_address.DATAA
consumer_write_data[0][0] => mem_write_data.DATAA
consumer_write_data[0][0] => mem_write_data.DATAA
consumer_write_data[0][0] => mem_write_data.DATAA
consumer_write_data[0][0] => mem_write_data.DATAA
consumer_write_data[0][1] => mem_write_data.DATAA
consumer_write_data[0][1] => mem_write_data.DATAA
consumer_write_data[0][1] => mem_write_data.DATAA
consumer_write_data[0][1] => mem_write_data.DATAA
consumer_write_data[0][2] => mem_write_data.DATAA
consumer_write_data[0][2] => mem_write_data.DATAA
consumer_write_data[0][2] => mem_write_data.DATAA
consumer_write_data[0][2] => mem_write_data.DATAA
consumer_write_data[0][3] => mem_write_data.DATAA
consumer_write_data[0][3] => mem_write_data.DATAA
consumer_write_data[0][3] => mem_write_data.DATAA
consumer_write_data[0][3] => mem_write_data.DATAA
consumer_write_data[0][4] => mem_write_data.DATAA
consumer_write_data[0][4] => mem_write_data.DATAA
consumer_write_data[0][4] => mem_write_data.DATAA
consumer_write_data[0][4] => mem_write_data.DATAA
consumer_write_data[0][5] => mem_write_data.DATAA
consumer_write_data[0][5] => mem_write_data.DATAA
consumer_write_data[0][5] => mem_write_data.DATAA
consumer_write_data[0][5] => mem_write_data.DATAA
consumer_write_data[0][6] => mem_write_data.DATAA
consumer_write_data[0][6] => mem_write_data.DATAA
consumer_write_data[0][6] => mem_write_data.DATAA
consumer_write_data[0][6] => mem_write_data.DATAA
consumer_write_data[0][7] => mem_write_data.DATAA
consumer_write_data[0][7] => mem_write_data.DATAA
consumer_write_data[0][7] => mem_write_data.DATAA
consumer_write_data[0][7] => mem_write_data.DATAA
consumer_write_data[1][0] => mem_write_data.DATAA
consumer_write_data[1][0] => mem_write_data.DATAA
consumer_write_data[1][0] => mem_write_data.DATAA
consumer_write_data[1][0] => mem_write_data.DATAA
consumer_write_data[1][1] => mem_write_data.DATAA
consumer_write_data[1][1] => mem_write_data.DATAA
consumer_write_data[1][1] => mem_write_data.DATAA
consumer_write_data[1][1] => mem_write_data.DATAA
consumer_write_data[1][2] => mem_write_data.DATAA
consumer_write_data[1][2] => mem_write_data.DATAA
consumer_write_data[1][2] => mem_write_data.DATAA
consumer_write_data[1][2] => mem_write_data.DATAA
consumer_write_data[1][3] => mem_write_data.DATAA
consumer_write_data[1][3] => mem_write_data.DATAA
consumer_write_data[1][3] => mem_write_data.DATAA
consumer_write_data[1][3] => mem_write_data.DATAA
consumer_write_data[1][4] => mem_write_data.DATAA
consumer_write_data[1][4] => mem_write_data.DATAA
consumer_write_data[1][4] => mem_write_data.DATAA
consumer_write_data[1][4] => mem_write_data.DATAA
consumer_write_data[1][5] => mem_write_data.DATAA
consumer_write_data[1][5] => mem_write_data.DATAA
consumer_write_data[1][5] => mem_write_data.DATAA
consumer_write_data[1][5] => mem_write_data.DATAA
consumer_write_data[1][6] => mem_write_data.DATAA
consumer_write_data[1][6] => mem_write_data.DATAA
consumer_write_data[1][6] => mem_write_data.DATAA
consumer_write_data[1][6] => mem_write_data.DATAA
consumer_write_data[1][7] => mem_write_data.DATAA
consumer_write_data[1][7] => mem_write_data.DATAA
consumer_write_data[1][7] => mem_write_data.DATAA
consumer_write_data[1][7] => mem_write_data.DATAA
consumer_write_data[2][0] => mem_write_data.DATAA
consumer_write_data[2][0] => mem_write_data.DATAA
consumer_write_data[2][0] => mem_write_data.DATAA
consumer_write_data[2][0] => mem_write_data.DATAA
consumer_write_data[2][1] => mem_write_data.DATAA
consumer_write_data[2][1] => mem_write_data.DATAA
consumer_write_data[2][1] => mem_write_data.DATAA
consumer_write_data[2][1] => mem_write_data.DATAA
consumer_write_data[2][2] => mem_write_data.DATAA
consumer_write_data[2][2] => mem_write_data.DATAA
consumer_write_data[2][2] => mem_write_data.DATAA
consumer_write_data[2][2] => mem_write_data.DATAA
consumer_write_data[2][3] => mem_write_data.DATAA
consumer_write_data[2][3] => mem_write_data.DATAA
consumer_write_data[2][3] => mem_write_data.DATAA
consumer_write_data[2][3] => mem_write_data.DATAA
consumer_write_data[2][4] => mem_write_data.DATAA
consumer_write_data[2][4] => mem_write_data.DATAA
consumer_write_data[2][4] => mem_write_data.DATAA
consumer_write_data[2][4] => mem_write_data.DATAA
consumer_write_data[2][5] => mem_write_data.DATAA
consumer_write_data[2][5] => mem_write_data.DATAA
consumer_write_data[2][5] => mem_write_data.DATAA
consumer_write_data[2][5] => mem_write_data.DATAA
consumer_write_data[2][6] => mem_write_data.DATAA
consumer_write_data[2][6] => mem_write_data.DATAA
consumer_write_data[2][6] => mem_write_data.DATAA
consumer_write_data[2][6] => mem_write_data.DATAA
consumer_write_data[2][7] => mem_write_data.DATAA
consumer_write_data[2][7] => mem_write_data.DATAA
consumer_write_data[2][7] => mem_write_data.DATAA
consumer_write_data[2][7] => mem_write_data.DATAA
consumer_write_data[3][0] => mem_write_data.DATAA
consumer_write_data[3][0] => mem_write_data.DATAA
consumer_write_data[3][0] => mem_write_data.DATAA
consumer_write_data[3][0] => mem_write_data.DATAA
consumer_write_data[3][1] => mem_write_data.DATAA
consumer_write_data[3][1] => mem_write_data.DATAA
consumer_write_data[3][1] => mem_write_data.DATAA
consumer_write_data[3][1] => mem_write_data.DATAA
consumer_write_data[3][2] => mem_write_data.DATAA
consumer_write_data[3][2] => mem_write_data.DATAA
consumer_write_data[3][2] => mem_write_data.DATAA
consumer_write_data[3][2] => mem_write_data.DATAA
consumer_write_data[3][3] => mem_write_data.DATAA
consumer_write_data[3][3] => mem_write_data.DATAA
consumer_write_data[3][3] => mem_write_data.DATAA
consumer_write_data[3][3] => mem_write_data.DATAA
consumer_write_data[3][4] => mem_write_data.DATAA
consumer_write_data[3][4] => mem_write_data.DATAA
consumer_write_data[3][4] => mem_write_data.DATAA
consumer_write_data[3][4] => mem_write_data.DATAA
consumer_write_data[3][5] => mem_write_data.DATAA
consumer_write_data[3][5] => mem_write_data.DATAA
consumer_write_data[3][5] => mem_write_data.DATAA
consumer_write_data[3][5] => mem_write_data.DATAA
consumer_write_data[3][6] => mem_write_data.DATAA
consumer_write_data[3][6] => mem_write_data.DATAA
consumer_write_data[3][6] => mem_write_data.DATAA
consumer_write_data[3][6] => mem_write_data.DATAA
consumer_write_data[3][7] => mem_write_data.DATAA
consumer_write_data[3][7] => mem_write_data.DATAA
consumer_write_data[3][7] => mem_write_data.DATAA
consumer_write_data[3][7] => mem_write_data.DATAA
consumer_write_data[4][0] => mem_write_data.DATAA
consumer_write_data[4][0] => mem_write_data.DATAA
consumer_write_data[4][0] => mem_write_data.DATAA
consumer_write_data[4][0] => mem_write_data.DATAA
consumer_write_data[4][1] => mem_write_data.DATAA
consumer_write_data[4][1] => mem_write_data.DATAA
consumer_write_data[4][1] => mem_write_data.DATAA
consumer_write_data[4][1] => mem_write_data.DATAA
consumer_write_data[4][2] => mem_write_data.DATAA
consumer_write_data[4][2] => mem_write_data.DATAA
consumer_write_data[4][2] => mem_write_data.DATAA
consumer_write_data[4][2] => mem_write_data.DATAA
consumer_write_data[4][3] => mem_write_data.DATAA
consumer_write_data[4][3] => mem_write_data.DATAA
consumer_write_data[4][3] => mem_write_data.DATAA
consumer_write_data[4][3] => mem_write_data.DATAA
consumer_write_data[4][4] => mem_write_data.DATAA
consumer_write_data[4][4] => mem_write_data.DATAA
consumer_write_data[4][4] => mem_write_data.DATAA
consumer_write_data[4][4] => mem_write_data.DATAA
consumer_write_data[4][5] => mem_write_data.DATAA
consumer_write_data[4][5] => mem_write_data.DATAA
consumer_write_data[4][5] => mem_write_data.DATAA
consumer_write_data[4][5] => mem_write_data.DATAA
consumer_write_data[4][6] => mem_write_data.DATAA
consumer_write_data[4][6] => mem_write_data.DATAA
consumer_write_data[4][6] => mem_write_data.DATAA
consumer_write_data[4][6] => mem_write_data.DATAA
consumer_write_data[4][7] => mem_write_data.DATAA
consumer_write_data[4][7] => mem_write_data.DATAA
consumer_write_data[4][7] => mem_write_data.DATAA
consumer_write_data[4][7] => mem_write_data.DATAA
consumer_write_data[5][0] => mem_write_data.DATAA
consumer_write_data[5][0] => mem_write_data.DATAA
consumer_write_data[5][0] => mem_write_data.DATAA
consumer_write_data[5][0] => mem_write_data.DATAA
consumer_write_data[5][1] => mem_write_data.DATAA
consumer_write_data[5][1] => mem_write_data.DATAA
consumer_write_data[5][1] => mem_write_data.DATAA
consumer_write_data[5][1] => mem_write_data.DATAA
consumer_write_data[5][2] => mem_write_data.DATAA
consumer_write_data[5][2] => mem_write_data.DATAA
consumer_write_data[5][2] => mem_write_data.DATAA
consumer_write_data[5][2] => mem_write_data.DATAA
consumer_write_data[5][3] => mem_write_data.DATAA
consumer_write_data[5][3] => mem_write_data.DATAA
consumer_write_data[5][3] => mem_write_data.DATAA
consumer_write_data[5][3] => mem_write_data.DATAA
consumer_write_data[5][4] => mem_write_data.DATAA
consumer_write_data[5][4] => mem_write_data.DATAA
consumer_write_data[5][4] => mem_write_data.DATAA
consumer_write_data[5][4] => mem_write_data.DATAA
consumer_write_data[5][5] => mem_write_data.DATAA
consumer_write_data[5][5] => mem_write_data.DATAA
consumer_write_data[5][5] => mem_write_data.DATAA
consumer_write_data[5][5] => mem_write_data.DATAA
consumer_write_data[5][6] => mem_write_data.DATAA
consumer_write_data[5][6] => mem_write_data.DATAA
consumer_write_data[5][6] => mem_write_data.DATAA
consumer_write_data[5][6] => mem_write_data.DATAA
consumer_write_data[5][7] => mem_write_data.DATAA
consumer_write_data[5][7] => mem_write_data.DATAA
consumer_write_data[5][7] => mem_write_data.DATAA
consumer_write_data[5][7] => mem_write_data.DATAA
consumer_write_data[6][0] => mem_write_data.DATAA
consumer_write_data[6][0] => mem_write_data.DATAA
consumer_write_data[6][0] => mem_write_data.DATAA
consumer_write_data[6][0] => mem_write_data.DATAA
consumer_write_data[6][1] => mem_write_data.DATAA
consumer_write_data[6][1] => mem_write_data.DATAA
consumer_write_data[6][1] => mem_write_data.DATAA
consumer_write_data[6][1] => mem_write_data.DATAA
consumer_write_data[6][2] => mem_write_data.DATAA
consumer_write_data[6][2] => mem_write_data.DATAA
consumer_write_data[6][2] => mem_write_data.DATAA
consumer_write_data[6][2] => mem_write_data.DATAA
consumer_write_data[6][3] => mem_write_data.DATAA
consumer_write_data[6][3] => mem_write_data.DATAA
consumer_write_data[6][3] => mem_write_data.DATAA
consumer_write_data[6][3] => mem_write_data.DATAA
consumer_write_data[6][4] => mem_write_data.DATAA
consumer_write_data[6][4] => mem_write_data.DATAA
consumer_write_data[6][4] => mem_write_data.DATAA
consumer_write_data[6][4] => mem_write_data.DATAA
consumer_write_data[6][5] => mem_write_data.DATAA
consumer_write_data[6][5] => mem_write_data.DATAA
consumer_write_data[6][5] => mem_write_data.DATAA
consumer_write_data[6][5] => mem_write_data.DATAA
consumer_write_data[6][6] => mem_write_data.DATAA
consumer_write_data[6][6] => mem_write_data.DATAA
consumer_write_data[6][6] => mem_write_data.DATAA
consumer_write_data[6][6] => mem_write_data.DATAA
consumer_write_data[6][7] => mem_write_data.DATAA
consumer_write_data[6][7] => mem_write_data.DATAA
consumer_write_data[6][7] => mem_write_data.DATAA
consumer_write_data[6][7] => mem_write_data.DATAA
consumer_write_data[7][0] => mem_write_data.DATAA
consumer_write_data[7][0] => mem_write_data.DATAA
consumer_write_data[7][0] => mem_write_data.DATAA
consumer_write_data[7][0] => mem_write_data.DATAA
consumer_write_data[7][1] => mem_write_data.DATAA
consumer_write_data[7][1] => mem_write_data.DATAA
consumer_write_data[7][1] => mem_write_data.DATAA
consumer_write_data[7][1] => mem_write_data.DATAA
consumer_write_data[7][2] => mem_write_data.DATAA
consumer_write_data[7][2] => mem_write_data.DATAA
consumer_write_data[7][2] => mem_write_data.DATAA
consumer_write_data[7][2] => mem_write_data.DATAA
consumer_write_data[7][3] => mem_write_data.DATAA
consumer_write_data[7][3] => mem_write_data.DATAA
consumer_write_data[7][3] => mem_write_data.DATAA
consumer_write_data[7][3] => mem_write_data.DATAA
consumer_write_data[7][4] => mem_write_data.DATAA
consumer_write_data[7][4] => mem_write_data.DATAA
consumer_write_data[7][4] => mem_write_data.DATAA
consumer_write_data[7][4] => mem_write_data.DATAA
consumer_write_data[7][5] => mem_write_data.DATAA
consumer_write_data[7][5] => mem_write_data.DATAA
consumer_write_data[7][5] => mem_write_data.DATAA
consumer_write_data[7][5] => mem_write_data.DATAA
consumer_write_data[7][6] => mem_write_data.DATAA
consumer_write_data[7][6] => mem_write_data.DATAA
consumer_write_data[7][6] => mem_write_data.DATAA
consumer_write_data[7][6] => mem_write_data.DATAA
consumer_write_data[7][7] => mem_write_data.DATAA
consumer_write_data[7][7] => mem_write_data.DATAA
consumer_write_data[7][7] => mem_write_data.DATAA
consumer_write_data[7][7] => mem_write_data.DATAA
consumer_write_ready[0] <= consumer_write_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[1] <= consumer_write_ready[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[2] <= consumer_write_ready[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[3] <= consumer_write_ready[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[4] <= consumer_write_ready[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[5] <= consumer_write_ready[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[6] <= consumer_write_ready[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[7] <= consumer_write_ready[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid[0] <= mem_read_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid[1] <= mem_read_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid[2] <= mem_read_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid[3] <= mem_read_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][0] <= mem_read_address[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][1] <= mem_read_address[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][2] <= mem_read_address[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][3] <= mem_read_address[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][4] <= mem_read_address[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][5] <= mem_read_address[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][6] <= mem_read_address[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][7] <= mem_read_address[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][0] <= mem_read_address[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][1] <= mem_read_address[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][2] <= mem_read_address[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][3] <= mem_read_address[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][4] <= mem_read_address[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][5] <= mem_read_address[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][6] <= mem_read_address[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1][7] <= mem_read_address[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][0] <= mem_read_address[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][1] <= mem_read_address[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][2] <= mem_read_address[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][3] <= mem_read_address[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][4] <= mem_read_address[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][5] <= mem_read_address[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][6] <= mem_read_address[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2][7] <= mem_read_address[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][0] <= mem_read_address[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][1] <= mem_read_address[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][2] <= mem_read_address[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][3] <= mem_read_address[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][4] <= mem_read_address[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][5] <= mem_read_address[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][6] <= mem_read_address[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3][7] <= mem_read_address[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready[0] => mem_read_valid.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_ready[1] => mem_read_valid.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => consumer_read_data.OUTPUTSELECT
mem_read_ready[1] => controller_state.OUTPUTSELECT
mem_read_ready[1] => controller_state.OUTPUTSELECT
mem_read_ready[1] => controller_state.OUTPUTSELECT
mem_read_ready[2] => mem_read_valid.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => consumer_read_data.OUTPUTSELECT
mem_read_ready[2] => controller_state.OUTPUTSELECT
mem_read_ready[2] => controller_state.OUTPUTSELECT
mem_read_ready[2] => controller_state.OUTPUTSELECT
mem_read_ready[3] => mem_read_valid.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => consumer_read_data.OUTPUTSELECT
mem_read_ready[3] => controller_state.OUTPUTSELECT
mem_read_ready[3] => controller_state.OUTPUTSELECT
mem_read_ready[3] => controller_state.OUTPUTSELECT
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][0] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][1] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][2] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][3] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][4] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][5] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][6] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[1][7] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][0] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][1] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][2] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][3] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][4] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][5] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][6] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[2][7] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][0] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][1] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][2] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][3] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][4] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][5] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][6] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_read_data[3][7] => consumer_read_data.DATAB
mem_write_valid[0] <= mem_write_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid[1] <= mem_write_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid[2] <= mem_write_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid[3] <= mem_write_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][0] <= mem_write_address[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][1] <= mem_write_address[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][2] <= mem_write_address[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][3] <= mem_write_address[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][4] <= mem_write_address[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][5] <= mem_write_address[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][6] <= mem_write_address[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][7] <= mem_write_address[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][0] <= mem_write_address[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][1] <= mem_write_address[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][2] <= mem_write_address[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][3] <= mem_write_address[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][4] <= mem_write_address[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][5] <= mem_write_address[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][6] <= mem_write_address[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1][7] <= mem_write_address[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][0] <= mem_write_address[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][1] <= mem_write_address[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][2] <= mem_write_address[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][3] <= mem_write_address[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][4] <= mem_write_address[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][5] <= mem_write_address[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][6] <= mem_write_address[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2][7] <= mem_write_address[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][0] <= mem_write_address[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][1] <= mem_write_address[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][2] <= mem_write_address[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][3] <= mem_write_address[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][4] <= mem_write_address[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][5] <= mem_write_address[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][6] <= mem_write_address[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3][7] <= mem_write_address[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][0] <= mem_write_data[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][1] <= mem_write_data[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][2] <= mem_write_data[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][3] <= mem_write_data[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][4] <= mem_write_data[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][5] <= mem_write_data[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][6] <= mem_write_data[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][7] <= mem_write_data[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][0] <= mem_write_data[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][1] <= mem_write_data[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][2] <= mem_write_data[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][3] <= mem_write_data[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][4] <= mem_write_data[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][5] <= mem_write_data[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][6] <= mem_write_data[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1][7] <= mem_write_data[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][0] <= mem_write_data[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][1] <= mem_write_data[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][2] <= mem_write_data[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][3] <= mem_write_data[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][4] <= mem_write_data[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][5] <= mem_write_data[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][6] <= mem_write_data[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2][7] <= mem_write_data[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][0] <= mem_write_data[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][1] <= mem_write_data[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][2] <= mem_write_data[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][3] <= mem_write_data[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][4] <= mem_write_data[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][5] <= mem_write_data[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][6] <= mem_write_data[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3][7] <= mem_write_data[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready[0] => mem_write_valid.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT
mem_write_ready[1] => mem_write_valid.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[1] => controller_state.OUTPUTSELECT
mem_write_ready[1] => controller_state.OUTPUTSELECT
mem_write_ready[1] => controller_state.OUTPUTSELECT
mem_write_ready[2] => mem_write_valid.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[2] => controller_state.OUTPUTSELECT
mem_write_ready[2] => controller_state.OUTPUTSELECT
mem_write_ready[2] => controller_state.OUTPUTSELECT
mem_write_ready[3] => mem_write_valid.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[3] => controller_state.OUTPUTSELECT
mem_write_ready[3] => controller_state.OUTPUTSELECT
mem_write_ready[3] => controller_state.OUTPUTSELECT


|gpu|controller:program_memory_controller
clk => controller_state[0][0].CLK
clk => controller_state[0][1].CLK
clk => controller_state[0][2].CLK
clk => current_consumer[0][0].CLK
clk => consumer_read_data[0][0]~reg0.CLK
clk => consumer_read_data[0][1]~reg0.CLK
clk => consumer_read_data[0][2]~reg0.CLK
clk => consumer_read_data[0][3]~reg0.CLK
clk => consumer_read_data[0][4]~reg0.CLK
clk => consumer_read_data[0][5]~reg0.CLK
clk => consumer_read_data[0][6]~reg0.CLK
clk => consumer_read_data[0][7]~reg0.CLK
clk => consumer_read_data[0][8]~reg0.CLK
clk => consumer_read_data[0][9]~reg0.CLK
clk => consumer_read_data[0][10]~reg0.CLK
clk => consumer_read_data[0][11]~reg0.CLK
clk => consumer_read_data[0][12]~reg0.CLK
clk => consumer_read_data[0][13]~reg0.CLK
clk => consumer_read_data[0][14]~reg0.CLK
clk => consumer_read_data[0][15]~reg0.CLK
clk => consumer_read_data[1][0]~reg0.CLK
clk => consumer_read_data[1][1]~reg0.CLK
clk => consumer_read_data[1][2]~reg0.CLK
clk => consumer_read_data[1][3]~reg0.CLK
clk => consumer_read_data[1][4]~reg0.CLK
clk => consumer_read_data[1][5]~reg0.CLK
clk => consumer_read_data[1][6]~reg0.CLK
clk => consumer_read_data[1][7]~reg0.CLK
clk => consumer_read_data[1][8]~reg0.CLK
clk => consumer_read_data[1][9]~reg0.CLK
clk => consumer_read_data[1][10]~reg0.CLK
clk => consumer_read_data[1][11]~reg0.CLK
clk => consumer_read_data[1][12]~reg0.CLK
clk => consumer_read_data[1][13]~reg0.CLK
clk => consumer_read_data[1][14]~reg0.CLK
clk => consumer_read_data[1][15]~reg0.CLK
clk => mem_write_data[0][0]~reg0.CLK
clk => mem_write_data[0][1]~reg0.CLK
clk => mem_write_data[0][2]~reg0.CLK
clk => mem_write_data[0][3]~reg0.CLK
clk => mem_write_data[0][4]~reg0.CLK
clk => mem_write_data[0][5]~reg0.CLK
clk => mem_write_data[0][6]~reg0.CLK
clk => mem_write_data[0][7]~reg0.CLK
clk => mem_write_data[0][8]~reg0.CLK
clk => mem_write_data[0][9]~reg0.CLK
clk => mem_write_data[0][10]~reg0.CLK
clk => mem_write_data[0][11]~reg0.CLK
clk => mem_write_data[0][12]~reg0.CLK
clk => mem_write_data[0][13]~reg0.CLK
clk => mem_write_data[0][14]~reg0.CLK
clk => mem_write_data[0][15]~reg0.CLK
clk => mem_write_address[0][0]~reg0.CLK
clk => mem_write_address[0][1]~reg0.CLK
clk => mem_write_address[0][2]~reg0.CLK
clk => mem_write_address[0][3]~reg0.CLK
clk => mem_write_address[0][4]~reg0.CLK
clk => mem_write_address[0][5]~reg0.CLK
clk => mem_write_address[0][6]~reg0.CLK
clk => mem_write_address[0][7]~reg0.CLK
clk => mem_read_address[0][0]~reg0.CLK
clk => mem_read_address[0][1]~reg0.CLK
clk => mem_read_address[0][2]~reg0.CLK
clk => mem_read_address[0][3]~reg0.CLK
clk => mem_read_address[0][4]~reg0.CLK
clk => mem_read_address[0][5]~reg0.CLK
clk => mem_read_address[0][6]~reg0.CLK
clk => mem_read_address[0][7]~reg0.CLK
clk => channel_serving_consumer[0].CLK
clk => channel_serving_consumer[1].CLK
clk => consumer_write_ready[0]~reg0.CLK
clk => consumer_write_ready[1]~reg0.CLK
clk => consumer_read_ready[0]~reg0.CLK
clk => consumer_read_ready[1]~reg0.CLK
clk => mem_write_valid[0]~reg0.CLK
clk => mem_read_valid[0]~reg0.CLK
reset => mem_read_valid.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_read_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => consumer_write_ready.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => channel_serving_consumer.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => consumer_read_data.OUTPUTSELECT
reset => current_consumer.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
reset => controller_state.OUTPUTSELECT
consumer_read_valid[0] => always0.IN1
consumer_read_valid[0] => always0.DATAA
consumer_read_valid[1] => always0.IN1
consumer_read_valid[1] => always0.DATAB
consumer_read_address[0][0] => mem_read_address.DATAB
consumer_read_address[0][1] => mem_read_address.DATAB
consumer_read_address[0][2] => mem_read_address.DATAB
consumer_read_address[0][3] => mem_read_address.DATAB
consumer_read_address[0][4] => mem_read_address.DATAB
consumer_read_address[0][5] => mem_read_address.DATAB
consumer_read_address[0][6] => mem_read_address.DATAB
consumer_read_address[0][7] => mem_read_address.DATAB
consumer_read_address[1][0] => mem_read_address.DATAB
consumer_read_address[1][1] => mem_read_address.DATAB
consumer_read_address[1][2] => mem_read_address.DATAB
consumer_read_address[1][3] => mem_read_address.DATAB
consumer_read_address[1][4] => mem_read_address.DATAB
consumer_read_address[1][5] => mem_read_address.DATAB
consumer_read_address[1][6] => mem_read_address.DATAB
consumer_read_address[1][7] => mem_read_address.DATAB
consumer_read_ready[0] <= consumer_read_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_ready[1] <= consumer_read_ready[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][0] <= consumer_read_data[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][1] <= consumer_read_data[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][2] <= consumer_read_data[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][3] <= consumer_read_data[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][4] <= consumer_read_data[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][5] <= consumer_read_data[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][6] <= consumer_read_data[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][7] <= consumer_read_data[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][8] <= consumer_read_data[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][9] <= consumer_read_data[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][10] <= consumer_read_data[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][11] <= consumer_read_data[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][12] <= consumer_read_data[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][13] <= consumer_read_data[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][14] <= consumer_read_data[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0][15] <= consumer_read_data[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][0] <= consumer_read_data[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][1] <= consumer_read_data[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][2] <= consumer_read_data[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][3] <= consumer_read_data[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][4] <= consumer_read_data[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][5] <= consumer_read_data[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][6] <= consumer_read_data[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][7] <= consumer_read_data[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][8] <= consumer_read_data[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][9] <= consumer_read_data[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][10] <= consumer_read_data[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][11] <= consumer_read_data[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][12] <= consumer_read_data[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][13] <= consumer_read_data[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][14] <= consumer_read_data[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1][15] <= consumer_read_data[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_valid[0] => always0.IN1
consumer_write_valid[0] => always0.DATAA
consumer_write_valid[1] => always0.IN1
consumer_write_valid[1] => always0.DATAB
consumer_write_address[0][0] => mem_write_address.DATAA
consumer_write_address[0][1] => mem_write_address.DATAA
consumer_write_address[0][2] => mem_write_address.DATAA
consumer_write_address[0][3] => mem_write_address.DATAA
consumer_write_address[0][4] => mem_write_address.DATAA
consumer_write_address[0][5] => mem_write_address.DATAA
consumer_write_address[0][6] => mem_write_address.DATAA
consumer_write_address[0][7] => mem_write_address.DATAA
consumer_write_address[1][0] => mem_write_address.DATAA
consumer_write_address[1][1] => mem_write_address.DATAA
consumer_write_address[1][2] => mem_write_address.DATAA
consumer_write_address[1][3] => mem_write_address.DATAA
consumer_write_address[1][4] => mem_write_address.DATAA
consumer_write_address[1][5] => mem_write_address.DATAA
consumer_write_address[1][6] => mem_write_address.DATAA
consumer_write_address[1][7] => mem_write_address.DATAA
consumer_write_data[0][0] => mem_write_data.DATAA
consumer_write_data[0][1] => mem_write_data.DATAA
consumer_write_data[0][2] => mem_write_data.DATAA
consumer_write_data[0][3] => mem_write_data.DATAA
consumer_write_data[0][4] => mem_write_data.DATAA
consumer_write_data[0][5] => mem_write_data.DATAA
consumer_write_data[0][6] => mem_write_data.DATAA
consumer_write_data[0][7] => mem_write_data.DATAA
consumer_write_data[0][8] => mem_write_data.DATAA
consumer_write_data[0][9] => mem_write_data.DATAA
consumer_write_data[0][10] => mem_write_data.DATAA
consumer_write_data[0][11] => mem_write_data.DATAA
consumer_write_data[0][12] => mem_write_data.DATAA
consumer_write_data[0][13] => mem_write_data.DATAA
consumer_write_data[0][14] => mem_write_data.DATAA
consumer_write_data[0][15] => mem_write_data.DATAA
consumer_write_data[1][0] => mem_write_data.DATAA
consumer_write_data[1][1] => mem_write_data.DATAA
consumer_write_data[1][2] => mem_write_data.DATAA
consumer_write_data[1][3] => mem_write_data.DATAA
consumer_write_data[1][4] => mem_write_data.DATAA
consumer_write_data[1][5] => mem_write_data.DATAA
consumer_write_data[1][6] => mem_write_data.DATAA
consumer_write_data[1][7] => mem_write_data.DATAA
consumer_write_data[1][8] => mem_write_data.DATAA
consumer_write_data[1][9] => mem_write_data.DATAA
consumer_write_data[1][10] => mem_write_data.DATAA
consumer_write_data[1][11] => mem_write_data.DATAA
consumer_write_data[1][12] => mem_write_data.DATAA
consumer_write_data[1][13] => mem_write_data.DATAA
consumer_write_data[1][14] => mem_write_data.DATAA
consumer_write_data[1][15] => mem_write_data.DATAA
consumer_write_ready[0] <= consumer_write_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_ready[1] <= consumer_write_ready[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid[0] <= mem_read_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][0] <= mem_read_address[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][1] <= mem_read_address[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][2] <= mem_read_address[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][3] <= mem_read_address[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][4] <= mem_read_address[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][5] <= mem_read_address[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][6] <= mem_read_address[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0][7] <= mem_read_address[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready[0] => mem_read_valid.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_ready.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => consumer_read_data.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_ready[0] => controller_state.OUTPUTSELECT
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][0] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][1] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][2] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][3] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][4] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][5] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][6] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][7] => consumer_read_data.DATAB
mem_read_data[0][8] => consumer_read_data.DATAB
mem_read_data[0][8] => consumer_read_data.DATAB
mem_read_data[0][9] => consumer_read_data.DATAB
mem_read_data[0][9] => consumer_read_data.DATAB
mem_read_data[0][10] => consumer_read_data.DATAB
mem_read_data[0][10] => consumer_read_data.DATAB
mem_read_data[0][11] => consumer_read_data.DATAB
mem_read_data[0][11] => consumer_read_data.DATAB
mem_read_data[0][12] => consumer_read_data.DATAB
mem_read_data[0][12] => consumer_read_data.DATAB
mem_read_data[0][13] => consumer_read_data.DATAB
mem_read_data[0][13] => consumer_read_data.DATAB
mem_read_data[0][14] => consumer_read_data.DATAB
mem_read_data[0][14] => consumer_read_data.DATAB
mem_read_data[0][15] => consumer_read_data.DATAB
mem_read_data[0][15] => consumer_read_data.DATAB
mem_write_valid[0] <= mem_write_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][0] <= mem_write_address[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][1] <= mem_write_address[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][2] <= mem_write_address[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][3] <= mem_write_address[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][4] <= mem_write_address[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][5] <= mem_write_address[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][6] <= mem_write_address[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0][7] <= mem_write_address[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][0] <= mem_write_data[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][1] <= mem_write_data[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][2] <= mem_write_data[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][3] <= mem_write_data[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][4] <= mem_write_data[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][5] <= mem_write_data[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][6] <= mem_write_data[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][7] <= mem_write_data[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][8] <= mem_write_data[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][9] <= mem_write_data[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][10] <= mem_write_data[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][11] <= mem_write_data[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][12] <= mem_write_data[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][13] <= mem_write_data[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][14] <= mem_write_data[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0][15] <= mem_write_data[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready[0] => mem_write_valid.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => consumer_write_ready.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT
mem_write_ready[0] => controller_state.OUTPUTSELECT


|gpu|dispatch:dispatch_instance
clk => core_thread_count[0][0]~reg0.CLK
clk => core_thread_count[0][1]~reg0.CLK
clk => core_thread_count[0][2]~reg0.CLK
clk => core_thread_count[1][0]~reg0.CLK
clk => core_thread_count[1][1]~reg0.CLK
clk => core_thread_count[1][2]~reg0.CLK
clk => core_block_id[0][0]~reg0.CLK
clk => core_block_id[0][1]~reg0.CLK
clk => core_block_id[0][2]~reg0.CLK
clk => core_block_id[0][3]~reg0.CLK
clk => core_block_id[0][4]~reg0.CLK
clk => core_block_id[0][5]~reg0.CLK
clk => core_block_id[0][6]~reg0.CLK
clk => core_block_id[0][7]~reg0.CLK
clk => core_block_id[1][0]~reg0.CLK
clk => core_block_id[1][1]~reg0.CLK
clk => core_block_id[1][2]~reg0.CLK
clk => core_block_id[1][3]~reg0.CLK
clk => core_block_id[1][4]~reg0.CLK
clk => core_block_id[1][5]~reg0.CLK
clk => core_block_id[1][6]~reg0.CLK
clk => core_block_id[1][7]~reg0.CLK
clk => core_reset[0]~reg0.CLK
clk => core_reset[1]~reg0.CLK
clk => core_start[0]~reg0.CLK
clk => core_start[1]~reg0.CLK
clk => start_execution.CLK
clk => blocks_done[0].CLK
clk => blocks_done[1].CLK
clk => blocks_done[2].CLK
clk => blocks_done[3].CLK
clk => blocks_done[4].CLK
clk => blocks_done[5].CLK
clk => blocks_done[6].CLK
clk => blocks_done[7].CLK
clk => blocks_dispatched[0].CLK
clk => blocks_dispatched[1].CLK
clk => blocks_dispatched[2].CLK
clk => blocks_dispatched[3].CLK
clk => blocks_dispatched[4].CLK
clk => blocks_dispatched[5].CLK
clk => blocks_dispatched[6].CLK
clk => blocks_dispatched[7].CLK
clk => done~reg0.CLK
reset => done.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_dispatched.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => blocks_done.OUTPUTSELECT
reset => start_execution.OUTPUTSELECT
reset => core_start.OUTPUTSELECT
reset => core_start.OUTPUTSELECT
reset => core_reset.OUTPUTSELECT
reset => core_reset.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_block_id.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
reset => core_thread_count.OUTPUTSELECT
start => start_execution.OUTPUTSELECT
start => core_reset.OUTPUTSELECT
start => core_reset.OUTPUTSELECT
start => done.OUTPUTSELECT
start => core_start.OUTPUTSELECT
start => core_start.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_block_id.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => core_thread_count.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_dispatched.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
start => blocks_done.OUTPUTSELECT
thread_count[0] => Add1.IN18
thread_count[0] => core_thread_count.DATAB
thread_count[0] => core_thread_count.DATAB
thread_count[1] => Add1.IN17
thread_count[1] => core_thread_count.DATAB
thread_count[1] => core_thread_count.DATAB
thread_count[2] => Add0.IN12
thread_count[2] => Add2.IN16
thread_count[2] => Add5.IN16
thread_count[3] => Add0.IN11
thread_count[3] => Add2.IN15
thread_count[3] => Add5.IN15
thread_count[4] => Add0.IN10
thread_count[4] => Add2.IN14
thread_count[4] => Add5.IN14
thread_count[5] => Add0.IN9
thread_count[5] => Add2.IN13
thread_count[5] => Add5.IN13
thread_count[6] => Add0.IN8
thread_count[6] => Add2.IN12
thread_count[6] => Add5.IN12
thread_count[7] => Add0.IN7
thread_count[7] => Add2.IN11
thread_count[7] => Add5.IN11
core_done[0] => always0.IN1
core_done[1] => always0.IN1
core_start[0] <= core_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_start[1] <= core_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_reset[0] <= core_reset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_reset[1] <= core_reset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][0] <= core_block_id[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][1] <= core_block_id[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][2] <= core_block_id[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][3] <= core_block_id[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][4] <= core_block_id[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][5] <= core_block_id[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][6] <= core_block_id[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[0][7] <= core_block_id[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][0] <= core_block_id[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][1] <= core_block_id[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][2] <= core_block_id[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][3] <= core_block_id[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][4] <= core_block_id[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][5] <= core_block_id[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][6] <= core_block_id[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_block_id[1][7] <= core_block_id[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[0][0] <= core_thread_count[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[0][1] <= core_thread_count[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[0][2] <= core_thread_count[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[1][0] <= core_thread_count[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[1][1] <= core_thread_count[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_thread_count[1][2] <= core_thread_count[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance
clk => clk.IN18
reset => reset.IN18
start => scheduler:scheduler_instance.start
done <= scheduler:scheduler_instance.done
block_id[0] => block_id[0].IN4
block_id[1] => block_id[1].IN4
block_id[2] => block_id[2].IN4
block_id[3] => block_id[3].IN4
block_id[4] => block_id[4].IN4
block_id[5] => block_id[5].IN4
block_id[6] => block_id[6].IN4
block_id[7] => block_id[7].IN4
thread_count[0] => LessThan0.IN6
thread_count[0] => LessThan1.IN6
thread_count[0] => LessThan2.IN6
thread_count[0] => LessThan3.IN6
thread_count[0] => LessThan4.IN6
thread_count[0] => LessThan5.IN6
thread_count[0] => LessThan6.IN6
thread_count[0] => LessThan7.IN6
thread_count[0] => LessThan8.IN6
thread_count[0] => LessThan9.IN6
thread_count[0] => LessThan10.IN6
thread_count[0] => LessThan11.IN6
thread_count[0] => LessThan12.IN6
thread_count[0] => LessThan13.IN6
thread_count[0] => LessThan14.IN6
thread_count[0] => LessThan15.IN6
thread_count[1] => LessThan0.IN5
thread_count[1] => LessThan1.IN5
thread_count[1] => LessThan2.IN5
thread_count[1] => LessThan3.IN5
thread_count[1] => LessThan4.IN5
thread_count[1] => LessThan5.IN5
thread_count[1] => LessThan6.IN5
thread_count[1] => LessThan7.IN5
thread_count[1] => LessThan8.IN5
thread_count[1] => LessThan9.IN5
thread_count[1] => LessThan10.IN5
thread_count[1] => LessThan11.IN5
thread_count[1] => LessThan12.IN5
thread_count[1] => LessThan13.IN5
thread_count[1] => LessThan14.IN5
thread_count[1] => LessThan15.IN5
thread_count[2] => LessThan0.IN4
thread_count[2] => LessThan1.IN4
thread_count[2] => LessThan2.IN4
thread_count[2] => LessThan3.IN4
thread_count[2] => LessThan4.IN4
thread_count[2] => LessThan5.IN4
thread_count[2] => LessThan6.IN4
thread_count[2] => LessThan7.IN4
thread_count[2] => LessThan8.IN4
thread_count[2] => LessThan9.IN4
thread_count[2] => LessThan10.IN4
thread_count[2] => LessThan11.IN4
thread_count[2] => LessThan12.IN4
thread_count[2] => LessThan13.IN4
thread_count[2] => LessThan14.IN4
thread_count[2] => LessThan15.IN4
program_mem_read_valid <= fetcher:fetcher_instance.mem_read_valid
program_mem_read_address[0] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[1] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[2] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[3] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[4] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[5] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[6] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[7] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_ready => program_mem_read_ready.IN1
program_mem_read_data[0] => program_mem_read_data[0].IN1
program_mem_read_data[1] => program_mem_read_data[1].IN1
program_mem_read_data[2] => program_mem_read_data[2].IN1
program_mem_read_data[3] => program_mem_read_data[3].IN1
program_mem_read_data[4] => program_mem_read_data[4].IN1
program_mem_read_data[5] => program_mem_read_data[5].IN1
program_mem_read_data[6] => program_mem_read_data[6].IN1
program_mem_read_data[7] => program_mem_read_data[7].IN1
program_mem_read_data[8] => program_mem_read_data[8].IN1
program_mem_read_data[9] => program_mem_read_data[9].IN1
program_mem_read_data[10] => program_mem_read_data[10].IN1
program_mem_read_data[11] => program_mem_read_data[11].IN1
program_mem_read_data[12] => program_mem_read_data[12].IN1
program_mem_read_data[13] => program_mem_read_data[13].IN1
program_mem_read_data[14] => program_mem_read_data[14].IN1
program_mem_read_data[15] => program_mem_read_data[15].IN1
data_mem_read_valid[0] <= lsu:threads[0].lsu_instance.mem_read_valid
data_mem_read_valid[1] <= lsu:threads[1].lsu_instance.mem_read_valid
data_mem_read_valid[2] <= lsu:threads[2].lsu_instance.mem_read_valid
data_mem_read_valid[3] <= lsu:threads[3].lsu_instance.mem_read_valid
data_mem_read_address[0][0] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][1] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][2] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][3] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][4] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][5] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][6] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][7] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[1][0] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][1] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][2] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][3] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][4] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][5] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][6] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][7] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[2][0] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][1] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][2] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][3] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][4] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][5] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][6] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][7] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[3][0] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][1] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][2] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][3] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][4] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][5] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][6] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][7] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_ready[0] => data_mem_read_ready[0].IN1
data_mem_read_ready[1] => data_mem_read_ready[1].IN1
data_mem_read_ready[2] => data_mem_read_ready[2].IN1
data_mem_read_ready[3] => data_mem_read_ready[3].IN1
data_mem_read_data[0][0] => data_mem_read_data[0][0].IN1
data_mem_read_data[0][1] => data_mem_read_data[0][1].IN1
data_mem_read_data[0][2] => data_mem_read_data[0][2].IN1
data_mem_read_data[0][3] => data_mem_read_data[0][3].IN1
data_mem_read_data[0][4] => data_mem_read_data[0][4].IN1
data_mem_read_data[0][5] => data_mem_read_data[0][5].IN1
data_mem_read_data[0][6] => data_mem_read_data[0][6].IN1
data_mem_read_data[0][7] => data_mem_read_data[0][7].IN1
data_mem_read_data[1][0] => data_mem_read_data[1][0].IN1
data_mem_read_data[1][1] => data_mem_read_data[1][1].IN1
data_mem_read_data[1][2] => data_mem_read_data[1][2].IN1
data_mem_read_data[1][3] => data_mem_read_data[1][3].IN1
data_mem_read_data[1][4] => data_mem_read_data[1][4].IN1
data_mem_read_data[1][5] => data_mem_read_data[1][5].IN1
data_mem_read_data[1][6] => data_mem_read_data[1][6].IN1
data_mem_read_data[1][7] => data_mem_read_data[1][7].IN1
data_mem_read_data[2][0] => data_mem_read_data[2][0].IN1
data_mem_read_data[2][1] => data_mem_read_data[2][1].IN1
data_mem_read_data[2][2] => data_mem_read_data[2][2].IN1
data_mem_read_data[2][3] => data_mem_read_data[2][3].IN1
data_mem_read_data[2][4] => data_mem_read_data[2][4].IN1
data_mem_read_data[2][5] => data_mem_read_data[2][5].IN1
data_mem_read_data[2][6] => data_mem_read_data[2][6].IN1
data_mem_read_data[2][7] => data_mem_read_data[2][7].IN1
data_mem_read_data[3][0] => data_mem_read_data[3][0].IN1
data_mem_read_data[3][1] => data_mem_read_data[3][1].IN1
data_mem_read_data[3][2] => data_mem_read_data[3][2].IN1
data_mem_read_data[3][3] => data_mem_read_data[3][3].IN1
data_mem_read_data[3][4] => data_mem_read_data[3][4].IN1
data_mem_read_data[3][5] => data_mem_read_data[3][5].IN1
data_mem_read_data[3][6] => data_mem_read_data[3][6].IN1
data_mem_read_data[3][7] => data_mem_read_data[3][7].IN1
data_mem_write_valid[0] <= lsu:threads[0].lsu_instance.mem_write_valid
data_mem_write_valid[1] <= lsu:threads[1].lsu_instance.mem_write_valid
data_mem_write_valid[2] <= lsu:threads[2].lsu_instance.mem_write_valid
data_mem_write_valid[3] <= lsu:threads[3].lsu_instance.mem_write_valid
data_mem_write_address[0][0] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][1] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][2] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][3] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][4] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][5] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][6] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][7] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[1][0] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][1] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][2] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][3] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][4] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][5] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][6] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][7] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[2][0] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][1] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][2] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][3] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][4] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][5] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][6] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][7] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[3][0] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][1] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][2] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][3] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][4] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][5] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][6] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][7] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_data[0][0] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][1] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][2] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][3] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][4] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][5] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][6] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][7] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[1][0] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][1] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][2] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][3] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][4] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][5] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][6] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][7] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[2][0] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][1] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][2] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][3] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][4] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][5] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][6] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][7] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[3][0] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][1] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][2] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][3] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][4] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][5] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][6] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][7] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_ready[0] => data_mem_write_ready[0].IN1
data_mem_write_ready[1] => data_mem_write_ready[1].IN1
data_mem_write_ready[2] => data_mem_write_ready[2].IN1
data_mem_write_ready[3] => data_mem_write_ready[3].IN1


|gpu|core:cores[0].core_instance|fetcher:fetcher_instance
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
clk => instruction[8]~reg0.CLK
clk => instruction[9]~reg0.CLK
clk => instruction[10]~reg0.CLK
clk => instruction[11]~reg0.CLK
clk => instruction[12]~reg0.CLK
clk => instruction[13]~reg0.CLK
clk => instruction[14]~reg0.CLK
clk => instruction[15]~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => fetcher_state[0]~reg0.CLK
clk => fetcher_state[1]~reg0.CLK
clk => fetcher_state[2]~reg0.CLK
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
current_pc[0] => mem_read_address.DATAB
current_pc[1] => mem_read_address.DATAB
current_pc[2] => mem_read_address.DATAB
current_pc[3] => mem_read_address.DATAB
current_pc[4] => mem_read_address.DATAB
current_pc[5] => mem_read_address.DATAB
current_pc[6] => mem_read_address.DATAB
current_pc[7] => mem_read_address.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_data[0] => instruction.DATAB
mem_read_data[1] => instruction.DATAB
mem_read_data[2] => instruction.DATAB
mem_read_data[3] => instruction.DATAB
mem_read_data[4] => instruction.DATAB
mem_read_data[5] => instruction.DATAB
mem_read_data[6] => instruction.DATAB
mem_read_data[7] => instruction.DATAB
mem_read_data[8] => instruction.DATAB
mem_read_data[9] => instruction.DATAB
mem_read_data[10] => instruction.DATAB
mem_read_data[11] => instruction.DATAB
mem_read_data[12] => instruction.DATAB
mem_read_data[13] => instruction.DATAB
mem_read_data[14] => instruction.DATAB
mem_read_data[15] => instruction.DATAB
fetcher_state[0] <= fetcher_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[1] <= fetcher_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[2] <= fetcher_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|decoder:decoder_instance
clk => decoded_ret~reg0.CLK
clk => decoded_pc_mux~reg0.CLK
clk => decoded_alu_output_mux~reg0.CLK
clk => decoded_alu_arithmetic_mux[0]~reg0.CLK
clk => decoded_alu_arithmetic_mux[1]~reg0.CLK
clk => decoded_reg_input_mux[0]~reg0.CLK
clk => decoded_reg_input_mux[1]~reg0.CLK
clk => decoded_nzp_write_enable~reg0.CLK
clk => decoded_mem_write_enable~reg0.CLK
clk => decoded_mem_read_enable~reg0.CLK
clk => decoded_reg_write_enable~reg0.CLK
clk => decoded_nzp[0]~reg0.CLK
clk => decoded_nzp[1]~reg0.CLK
clk => decoded_nzp[2]~reg0.CLK
clk => decoded_immediate[0]~reg0.CLK
clk => decoded_immediate[1]~reg0.CLK
clk => decoded_immediate[2]~reg0.CLK
clk => decoded_immediate[3]~reg0.CLK
clk => decoded_immediate[4]~reg0.CLK
clk => decoded_immediate[5]~reg0.CLK
clk => decoded_immediate[6]~reg0.CLK
clk => decoded_immediate[7]~reg0.CLK
clk => decoded_rt_address[0]~reg0.CLK
clk => decoded_rt_address[1]~reg0.CLK
clk => decoded_rt_address[2]~reg0.CLK
clk => decoded_rt_address[3]~reg0.CLK
clk => decoded_rs_address[0]~reg0.CLK
clk => decoded_rs_address[1]~reg0.CLK
clk => decoded_rs_address[2]~reg0.CLK
clk => decoded_rs_address[3]~reg0.CLK
clk => decoded_rd_address[0]~reg0.CLK
clk => decoded_rd_address[1]~reg0.CLK
clk => decoded_rd_address[2]~reg0.CLK
clk => decoded_rd_address[3]~reg0.CLK
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_reg_write_enable.OUTPUTSELECT
reset => decoded_mem_read_enable.OUTPUTSELECT
reset => decoded_mem_write_enable.OUTPUTSELECT
reset => decoded_nzp_write_enable.OUTPUTSELECT
reset => decoded_reg_input_mux.OUTPUTSELECT
reset => decoded_reg_input_mux.OUTPUTSELECT
reset => decoded_alu_arithmetic_mux.OUTPUTSELECT
reset => decoded_alu_arithmetic_mux.OUTPUTSELECT
reset => decoded_alu_output_mux.OUTPUTSELECT
reset => decoded_pc_mux.OUTPUTSELECT
reset => decoded_ret.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
instruction[0] => decoded_rt_address.DATAB
instruction[0] => decoded_immediate.DATAB
instruction[1] => decoded_rt_address.DATAB
instruction[1] => decoded_immediate.DATAB
instruction[2] => decoded_rt_address.DATAB
instruction[2] => decoded_immediate.DATAB
instruction[3] => decoded_rt_address.DATAB
instruction[3] => decoded_immediate.DATAB
instruction[4] => decoded_rs_address.DATAB
instruction[4] => decoded_immediate.DATAB
instruction[5] => decoded_rs_address.DATAB
instruction[5] => decoded_immediate.DATAB
instruction[6] => decoded_rs_address.DATAB
instruction[6] => decoded_immediate.DATAB
instruction[7] => decoded_rs_address.DATAB
instruction[7] => decoded_immediate.DATAB
instruction[8] => decoded_rd_address.DATAB
instruction[9] => decoded_rd_address.DATAB
instruction[9] => decoded_nzp.DATAB
instruction[10] => decoded_rd_address.DATAB
instruction[10] => decoded_nzp.DATAB
instruction[11] => decoded_rd_address.DATAB
instruction[11] => decoded_nzp.DATAB
instruction[12] => Decoder0.IN3
instruction[12] => Decoder1.IN2
instruction[13] => Decoder0.IN2
instruction[14] => Decoder0.IN1
instruction[14] => Decoder1.IN1
instruction[15] => Decoder0.IN0
instruction[15] => Decoder1.IN0
decoded_rd_address[0] <= decoded_rd_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[1] <= decoded_rd_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[2] <= decoded_rd_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[3] <= decoded_rd_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[0] <= decoded_rs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[1] <= decoded_rs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[2] <= decoded_rs_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[3] <= decoded_rs_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[0] <= decoded_rt_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[1] <= decoded_rt_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[2] <= decoded_rt_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[3] <= decoded_rt_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[0] <= decoded_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[1] <= decoded_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[2] <= decoded_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[0] <= decoded_immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[1] <= decoded_immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[2] <= decoded_immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[3] <= decoded_immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[4] <= decoded_immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[5] <= decoded_immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[6] <= decoded_immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[7] <= decoded_immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_write_enable <= decoded_reg_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_mem_read_enable <= decoded_mem_read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_mem_write_enable <= decoded_mem_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp_write_enable <= decoded_nzp_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_input_mux[0] <= decoded_reg_input_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_input_mux[1] <= decoded_reg_input_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_arithmetic_mux[0] <= decoded_alu_arithmetic_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_arithmetic_mux[1] <= decoded_alu_arithmetic_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_output_mux <= decoded_alu_output_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_pc_mux <= decoded_pc_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_ret <= decoded_ret~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|scheduler:scheduler_instance
clk => any_lsu_waiting.CLK
clk => done~reg0.CLK
clk => core_state[0]~reg0.CLK
clk => core_state[1]~reg0.CLK
clk => core_state[2]~reg0.CLK
clk => current_pc[0]~reg0.CLK
clk => current_pc[1]~reg0.CLK
clk => current_pc[2]~reg0.CLK
clk => current_pc[3]~reg0.CLK
clk => current_pc[4]~reg0.CLK
clk => current_pc[5]~reg0.CLK
clk => current_pc[6]~reg0.CLK
clk => current_pc[7]~reg0.CLK
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => any_lsu_waiting.ENA
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
decoded_mem_read_enable => ~NO_FANOUT~
decoded_mem_write_enable => ~NO_FANOUT~
decoded_ret => done.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => Mux0.IN6
decoded_ret => Mux1.IN6
fetcher_state[0] => Equal0.IN2
fetcher_state[1] => Equal0.IN0
fetcher_state[2] => Equal0.IN1
lsu_state[0][0] => Equal1.IN0
lsu_state[0][0] => Equal2.IN1
lsu_state[0][1] => Equal1.IN1
lsu_state[0][1] => Equal2.IN0
lsu_state[1][0] => Equal3.IN0
lsu_state[1][0] => Equal4.IN1
lsu_state[1][1] => Equal3.IN1
lsu_state[1][1] => Equal4.IN0
lsu_state[2][0] => Equal5.IN0
lsu_state[2][0] => Equal6.IN1
lsu_state[2][1] => Equal5.IN1
lsu_state[2][1] => Equal6.IN0
lsu_state[3][0] => Equal7.IN0
lsu_state[3][0] => Equal8.IN1
lsu_state[3][1] => Equal7.IN1
lsu_state[3][1] => Equal8.IN0
current_pc[0] <= current_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[1] <= current_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[2] <= current_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[3] <= current_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[4] <= current_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[5] <= current_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[6] <= current_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[7] <= current_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[0][0] => ~NO_FANOUT~
next_pc[0][1] => ~NO_FANOUT~
next_pc[0][2] => ~NO_FANOUT~
next_pc[0][3] => ~NO_FANOUT~
next_pc[0][4] => ~NO_FANOUT~
next_pc[0][5] => ~NO_FANOUT~
next_pc[0][6] => ~NO_FANOUT~
next_pc[0][7] => ~NO_FANOUT~
next_pc[1][0] => ~NO_FANOUT~
next_pc[1][1] => ~NO_FANOUT~
next_pc[1][2] => ~NO_FANOUT~
next_pc[1][3] => ~NO_FANOUT~
next_pc[1][4] => ~NO_FANOUT~
next_pc[1][5] => ~NO_FANOUT~
next_pc[1][6] => ~NO_FANOUT~
next_pc[1][7] => ~NO_FANOUT~
next_pc[2][0] => ~NO_FANOUT~
next_pc[2][1] => ~NO_FANOUT~
next_pc[2][2] => ~NO_FANOUT~
next_pc[2][3] => ~NO_FANOUT~
next_pc[2][4] => ~NO_FANOUT~
next_pc[2][5] => ~NO_FANOUT~
next_pc[2][6] => ~NO_FANOUT~
next_pc[2][7] => ~NO_FANOUT~
next_pc[3][0] => current_pc.DATAA
next_pc[3][1] => current_pc.DATAA
next_pc[3][2] => current_pc.DATAA
next_pc[3][3] => current_pc.DATAA
next_pc[3][4] => current_pc.DATAA
next_pc[3][5] => current_pc.DATAA
next_pc[3][6] => current_pc.DATAA
next_pc[3][7] => current_pc.DATAA
core_state[0] <= core_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[1] <= core_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[2] <= core_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|alu:threads[0].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|lsu:threads[0].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|registers:threads[0].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|pc:threads[0].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|alu:threads[1].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|lsu:threads[1].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|registers:threads[1].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|pc:threads[1].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|alu:threads[2].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|lsu:threads[2].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|registers:threads[2].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|pc:threads[2].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|alu:threads[3].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|lsu:threads[3].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|registers:threads[3].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[0].core_instance|pc:threads[3].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance
clk => clk.IN18
reset => reset.IN18
start => scheduler:scheduler_instance.start
done <= scheduler:scheduler_instance.done
block_id[0] => block_id[0].IN4
block_id[1] => block_id[1].IN4
block_id[2] => block_id[2].IN4
block_id[3] => block_id[3].IN4
block_id[4] => block_id[4].IN4
block_id[5] => block_id[5].IN4
block_id[6] => block_id[6].IN4
block_id[7] => block_id[7].IN4
thread_count[0] => LessThan0.IN6
thread_count[0] => LessThan1.IN6
thread_count[0] => LessThan2.IN6
thread_count[0] => LessThan3.IN6
thread_count[0] => LessThan4.IN6
thread_count[0] => LessThan5.IN6
thread_count[0] => LessThan6.IN6
thread_count[0] => LessThan7.IN6
thread_count[0] => LessThan8.IN6
thread_count[0] => LessThan9.IN6
thread_count[0] => LessThan10.IN6
thread_count[0] => LessThan11.IN6
thread_count[0] => LessThan12.IN6
thread_count[0] => LessThan13.IN6
thread_count[0] => LessThan14.IN6
thread_count[0] => LessThan15.IN6
thread_count[1] => LessThan0.IN5
thread_count[1] => LessThan1.IN5
thread_count[1] => LessThan2.IN5
thread_count[1] => LessThan3.IN5
thread_count[1] => LessThan4.IN5
thread_count[1] => LessThan5.IN5
thread_count[1] => LessThan6.IN5
thread_count[1] => LessThan7.IN5
thread_count[1] => LessThan8.IN5
thread_count[1] => LessThan9.IN5
thread_count[1] => LessThan10.IN5
thread_count[1] => LessThan11.IN5
thread_count[1] => LessThan12.IN5
thread_count[1] => LessThan13.IN5
thread_count[1] => LessThan14.IN5
thread_count[1] => LessThan15.IN5
thread_count[2] => LessThan0.IN4
thread_count[2] => LessThan1.IN4
thread_count[2] => LessThan2.IN4
thread_count[2] => LessThan3.IN4
thread_count[2] => LessThan4.IN4
thread_count[2] => LessThan5.IN4
thread_count[2] => LessThan6.IN4
thread_count[2] => LessThan7.IN4
thread_count[2] => LessThan8.IN4
thread_count[2] => LessThan9.IN4
thread_count[2] => LessThan10.IN4
thread_count[2] => LessThan11.IN4
thread_count[2] => LessThan12.IN4
thread_count[2] => LessThan13.IN4
thread_count[2] => LessThan14.IN4
thread_count[2] => LessThan15.IN4
program_mem_read_valid <= fetcher:fetcher_instance.mem_read_valid
program_mem_read_address[0] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[1] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[2] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[3] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[4] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[5] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[6] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_address[7] <= fetcher:fetcher_instance.mem_read_address
program_mem_read_ready => program_mem_read_ready.IN1
program_mem_read_data[0] => program_mem_read_data[0].IN1
program_mem_read_data[1] => program_mem_read_data[1].IN1
program_mem_read_data[2] => program_mem_read_data[2].IN1
program_mem_read_data[3] => program_mem_read_data[3].IN1
program_mem_read_data[4] => program_mem_read_data[4].IN1
program_mem_read_data[5] => program_mem_read_data[5].IN1
program_mem_read_data[6] => program_mem_read_data[6].IN1
program_mem_read_data[7] => program_mem_read_data[7].IN1
program_mem_read_data[8] => program_mem_read_data[8].IN1
program_mem_read_data[9] => program_mem_read_data[9].IN1
program_mem_read_data[10] => program_mem_read_data[10].IN1
program_mem_read_data[11] => program_mem_read_data[11].IN1
program_mem_read_data[12] => program_mem_read_data[12].IN1
program_mem_read_data[13] => program_mem_read_data[13].IN1
program_mem_read_data[14] => program_mem_read_data[14].IN1
program_mem_read_data[15] => program_mem_read_data[15].IN1
data_mem_read_valid[0] <= lsu:threads[0].lsu_instance.mem_read_valid
data_mem_read_valid[1] <= lsu:threads[1].lsu_instance.mem_read_valid
data_mem_read_valid[2] <= lsu:threads[2].lsu_instance.mem_read_valid
data_mem_read_valid[3] <= lsu:threads[3].lsu_instance.mem_read_valid
data_mem_read_address[0][0] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][1] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][2] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][3] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][4] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][5] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][6] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[0][7] <= lsu:threads[0].lsu_instance.mem_read_address
data_mem_read_address[1][0] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][1] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][2] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][3] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][4] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][5] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][6] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[1][7] <= lsu:threads[1].lsu_instance.mem_read_address
data_mem_read_address[2][0] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][1] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][2] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][3] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][4] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][5] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][6] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[2][7] <= lsu:threads[2].lsu_instance.mem_read_address
data_mem_read_address[3][0] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][1] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][2] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][3] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][4] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][5] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][6] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_address[3][7] <= lsu:threads[3].lsu_instance.mem_read_address
data_mem_read_ready[0] => data_mem_read_ready[0].IN1
data_mem_read_ready[1] => data_mem_read_ready[1].IN1
data_mem_read_ready[2] => data_mem_read_ready[2].IN1
data_mem_read_ready[3] => data_mem_read_ready[3].IN1
data_mem_read_data[0][0] => data_mem_read_data[0][0].IN1
data_mem_read_data[0][1] => data_mem_read_data[0][1].IN1
data_mem_read_data[0][2] => data_mem_read_data[0][2].IN1
data_mem_read_data[0][3] => data_mem_read_data[0][3].IN1
data_mem_read_data[0][4] => data_mem_read_data[0][4].IN1
data_mem_read_data[0][5] => data_mem_read_data[0][5].IN1
data_mem_read_data[0][6] => data_mem_read_data[0][6].IN1
data_mem_read_data[0][7] => data_mem_read_data[0][7].IN1
data_mem_read_data[1][0] => data_mem_read_data[1][0].IN1
data_mem_read_data[1][1] => data_mem_read_data[1][1].IN1
data_mem_read_data[1][2] => data_mem_read_data[1][2].IN1
data_mem_read_data[1][3] => data_mem_read_data[1][3].IN1
data_mem_read_data[1][4] => data_mem_read_data[1][4].IN1
data_mem_read_data[1][5] => data_mem_read_data[1][5].IN1
data_mem_read_data[1][6] => data_mem_read_data[1][6].IN1
data_mem_read_data[1][7] => data_mem_read_data[1][7].IN1
data_mem_read_data[2][0] => data_mem_read_data[2][0].IN1
data_mem_read_data[2][1] => data_mem_read_data[2][1].IN1
data_mem_read_data[2][2] => data_mem_read_data[2][2].IN1
data_mem_read_data[2][3] => data_mem_read_data[2][3].IN1
data_mem_read_data[2][4] => data_mem_read_data[2][4].IN1
data_mem_read_data[2][5] => data_mem_read_data[2][5].IN1
data_mem_read_data[2][6] => data_mem_read_data[2][6].IN1
data_mem_read_data[2][7] => data_mem_read_data[2][7].IN1
data_mem_read_data[3][0] => data_mem_read_data[3][0].IN1
data_mem_read_data[3][1] => data_mem_read_data[3][1].IN1
data_mem_read_data[3][2] => data_mem_read_data[3][2].IN1
data_mem_read_data[3][3] => data_mem_read_data[3][3].IN1
data_mem_read_data[3][4] => data_mem_read_data[3][4].IN1
data_mem_read_data[3][5] => data_mem_read_data[3][5].IN1
data_mem_read_data[3][6] => data_mem_read_data[3][6].IN1
data_mem_read_data[3][7] => data_mem_read_data[3][7].IN1
data_mem_write_valid[0] <= lsu:threads[0].lsu_instance.mem_write_valid
data_mem_write_valid[1] <= lsu:threads[1].lsu_instance.mem_write_valid
data_mem_write_valid[2] <= lsu:threads[2].lsu_instance.mem_write_valid
data_mem_write_valid[3] <= lsu:threads[3].lsu_instance.mem_write_valid
data_mem_write_address[0][0] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][1] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][2] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][3] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][4] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][5] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][6] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[0][7] <= lsu:threads[0].lsu_instance.mem_write_address
data_mem_write_address[1][0] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][1] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][2] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][3] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][4] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][5] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][6] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[1][7] <= lsu:threads[1].lsu_instance.mem_write_address
data_mem_write_address[2][0] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][1] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][2] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][3] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][4] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][5] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][6] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[2][7] <= lsu:threads[2].lsu_instance.mem_write_address
data_mem_write_address[3][0] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][1] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][2] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][3] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][4] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][5] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][6] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_address[3][7] <= lsu:threads[3].lsu_instance.mem_write_address
data_mem_write_data[0][0] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][1] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][2] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][3] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][4] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][5] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][6] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[0][7] <= lsu:threads[0].lsu_instance.mem_write_data
data_mem_write_data[1][0] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][1] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][2] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][3] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][4] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][5] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][6] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[1][7] <= lsu:threads[1].lsu_instance.mem_write_data
data_mem_write_data[2][0] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][1] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][2] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][3] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][4] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][5] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][6] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[2][7] <= lsu:threads[2].lsu_instance.mem_write_data
data_mem_write_data[3][0] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][1] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][2] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][3] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][4] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][5] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][6] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_data[3][7] <= lsu:threads[3].lsu_instance.mem_write_data
data_mem_write_ready[0] => data_mem_write_ready[0].IN1
data_mem_write_ready[1] => data_mem_write_ready[1].IN1
data_mem_write_ready[2] => data_mem_write_ready[2].IN1
data_mem_write_ready[3] => data_mem_write_ready[3].IN1


|gpu|core:cores[1].core_instance|fetcher:fetcher_instance
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
clk => instruction[8]~reg0.CLK
clk => instruction[9]~reg0.CLK
clk => instruction[10]~reg0.CLK
clk => instruction[11]~reg0.CLK
clk => instruction[12]~reg0.CLK
clk => instruction[13]~reg0.CLK
clk => instruction[14]~reg0.CLK
clk => instruction[15]~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => fetcher_state[0]~reg0.CLK
clk => fetcher_state[1]~reg0.CLK
clk => fetcher_state[2]~reg0.CLK
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
current_pc[0] => mem_read_address.DATAB
current_pc[1] => mem_read_address.DATAB
current_pc[2] => mem_read_address.DATAB
current_pc[3] => mem_read_address.DATAB
current_pc[4] => mem_read_address.DATAB
current_pc[5] => mem_read_address.DATAB
current_pc[6] => mem_read_address.DATAB
current_pc[7] => mem_read_address.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_data[0] => instruction.DATAB
mem_read_data[1] => instruction.DATAB
mem_read_data[2] => instruction.DATAB
mem_read_data[3] => instruction.DATAB
mem_read_data[4] => instruction.DATAB
mem_read_data[5] => instruction.DATAB
mem_read_data[6] => instruction.DATAB
mem_read_data[7] => instruction.DATAB
mem_read_data[8] => instruction.DATAB
mem_read_data[9] => instruction.DATAB
mem_read_data[10] => instruction.DATAB
mem_read_data[11] => instruction.DATAB
mem_read_data[12] => instruction.DATAB
mem_read_data[13] => instruction.DATAB
mem_read_data[14] => instruction.DATAB
mem_read_data[15] => instruction.DATAB
fetcher_state[0] <= fetcher_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[1] <= fetcher_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[2] <= fetcher_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|decoder:decoder_instance
clk => decoded_ret~reg0.CLK
clk => decoded_pc_mux~reg0.CLK
clk => decoded_alu_output_mux~reg0.CLK
clk => decoded_alu_arithmetic_mux[0]~reg0.CLK
clk => decoded_alu_arithmetic_mux[1]~reg0.CLK
clk => decoded_reg_input_mux[0]~reg0.CLK
clk => decoded_reg_input_mux[1]~reg0.CLK
clk => decoded_nzp_write_enable~reg0.CLK
clk => decoded_mem_write_enable~reg0.CLK
clk => decoded_mem_read_enable~reg0.CLK
clk => decoded_reg_write_enable~reg0.CLK
clk => decoded_nzp[0]~reg0.CLK
clk => decoded_nzp[1]~reg0.CLK
clk => decoded_nzp[2]~reg0.CLK
clk => decoded_immediate[0]~reg0.CLK
clk => decoded_immediate[1]~reg0.CLK
clk => decoded_immediate[2]~reg0.CLK
clk => decoded_immediate[3]~reg0.CLK
clk => decoded_immediate[4]~reg0.CLK
clk => decoded_immediate[5]~reg0.CLK
clk => decoded_immediate[6]~reg0.CLK
clk => decoded_immediate[7]~reg0.CLK
clk => decoded_rt_address[0]~reg0.CLK
clk => decoded_rt_address[1]~reg0.CLK
clk => decoded_rt_address[2]~reg0.CLK
clk => decoded_rt_address[3]~reg0.CLK
clk => decoded_rs_address[0]~reg0.CLK
clk => decoded_rs_address[1]~reg0.CLK
clk => decoded_rs_address[2]~reg0.CLK
clk => decoded_rs_address[3]~reg0.CLK
clk => decoded_rd_address[0]~reg0.CLK
clk => decoded_rd_address[1]~reg0.CLK
clk => decoded_rd_address[2]~reg0.CLK
clk => decoded_rd_address[3]~reg0.CLK
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rd_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rs_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_rt_address.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_immediate.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_nzp.OUTPUTSELECT
reset => decoded_reg_write_enable.OUTPUTSELECT
reset => decoded_mem_read_enable.OUTPUTSELECT
reset => decoded_mem_write_enable.OUTPUTSELECT
reset => decoded_nzp_write_enable.OUTPUTSELECT
reset => decoded_reg_input_mux.OUTPUTSELECT
reset => decoded_reg_input_mux.OUTPUTSELECT
reset => decoded_alu_arithmetic_mux.OUTPUTSELECT
reset => decoded_alu_arithmetic_mux.OUTPUTSELECT
reset => decoded_alu_output_mux.OUTPUTSELECT
reset => decoded_pc_mux.OUTPUTSELECT
reset => decoded_ret.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
instruction[0] => decoded_rt_address.DATAB
instruction[0] => decoded_immediate.DATAB
instruction[1] => decoded_rt_address.DATAB
instruction[1] => decoded_immediate.DATAB
instruction[2] => decoded_rt_address.DATAB
instruction[2] => decoded_immediate.DATAB
instruction[3] => decoded_rt_address.DATAB
instruction[3] => decoded_immediate.DATAB
instruction[4] => decoded_rs_address.DATAB
instruction[4] => decoded_immediate.DATAB
instruction[5] => decoded_rs_address.DATAB
instruction[5] => decoded_immediate.DATAB
instruction[6] => decoded_rs_address.DATAB
instruction[6] => decoded_immediate.DATAB
instruction[7] => decoded_rs_address.DATAB
instruction[7] => decoded_immediate.DATAB
instruction[8] => decoded_rd_address.DATAB
instruction[9] => decoded_rd_address.DATAB
instruction[9] => decoded_nzp.DATAB
instruction[10] => decoded_rd_address.DATAB
instruction[10] => decoded_nzp.DATAB
instruction[11] => decoded_rd_address.DATAB
instruction[11] => decoded_nzp.DATAB
instruction[12] => Decoder0.IN3
instruction[12] => Decoder1.IN2
instruction[13] => Decoder0.IN2
instruction[14] => Decoder0.IN1
instruction[14] => Decoder1.IN1
instruction[15] => Decoder0.IN0
instruction[15] => Decoder1.IN0
decoded_rd_address[0] <= decoded_rd_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[1] <= decoded_rd_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[2] <= decoded_rd_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rd_address[3] <= decoded_rd_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[0] <= decoded_rs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[1] <= decoded_rs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[2] <= decoded_rs_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rs_address[3] <= decoded_rs_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[0] <= decoded_rt_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[1] <= decoded_rt_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[2] <= decoded_rt_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_rt_address[3] <= decoded_rt_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[0] <= decoded_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[1] <= decoded_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp[2] <= decoded_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[0] <= decoded_immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[1] <= decoded_immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[2] <= decoded_immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[3] <= decoded_immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[4] <= decoded_immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[5] <= decoded_immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[6] <= decoded_immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_immediate[7] <= decoded_immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_write_enable <= decoded_reg_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_mem_read_enable <= decoded_mem_read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_mem_write_enable <= decoded_mem_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_nzp_write_enable <= decoded_nzp_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_input_mux[0] <= decoded_reg_input_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_reg_input_mux[1] <= decoded_reg_input_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_arithmetic_mux[0] <= decoded_alu_arithmetic_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_arithmetic_mux[1] <= decoded_alu_arithmetic_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_alu_output_mux <= decoded_alu_output_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_pc_mux <= decoded_pc_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_ret <= decoded_ret~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|scheduler:scheduler_instance
clk => any_lsu_waiting.CLK
clk => done~reg0.CLK
clk => core_state[0]~reg0.CLK
clk => core_state[1]~reg0.CLK
clk => core_state[2]~reg0.CLK
clk => current_pc[0]~reg0.CLK
clk => current_pc[1]~reg0.CLK
clk => current_pc[2]~reg0.CLK
clk => current_pc[3]~reg0.CLK
clk => current_pc[4]~reg0.CLK
clk => current_pc[5]~reg0.CLK
clk => current_pc[6]~reg0.CLK
clk => current_pc[7]~reg0.CLK
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => any_lsu_waiting.ENA
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
decoded_mem_read_enable => ~NO_FANOUT~
decoded_mem_write_enable => ~NO_FANOUT~
decoded_ret => done.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => Mux0.IN6
decoded_ret => Mux1.IN6
fetcher_state[0] => Equal0.IN2
fetcher_state[1] => Equal0.IN0
fetcher_state[2] => Equal0.IN1
lsu_state[0][0] => Equal1.IN0
lsu_state[0][0] => Equal2.IN1
lsu_state[0][1] => Equal1.IN1
lsu_state[0][1] => Equal2.IN0
lsu_state[1][0] => Equal3.IN0
lsu_state[1][0] => Equal4.IN1
lsu_state[1][1] => Equal3.IN1
lsu_state[1][1] => Equal4.IN0
lsu_state[2][0] => Equal5.IN0
lsu_state[2][0] => Equal6.IN1
lsu_state[2][1] => Equal5.IN1
lsu_state[2][1] => Equal6.IN0
lsu_state[3][0] => Equal7.IN0
lsu_state[3][0] => Equal8.IN1
lsu_state[3][1] => Equal7.IN1
lsu_state[3][1] => Equal8.IN0
current_pc[0] <= current_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[1] <= current_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[2] <= current_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[3] <= current_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[4] <= current_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[5] <= current_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[6] <= current_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[7] <= current_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[0][0] => ~NO_FANOUT~
next_pc[0][1] => ~NO_FANOUT~
next_pc[0][2] => ~NO_FANOUT~
next_pc[0][3] => ~NO_FANOUT~
next_pc[0][4] => ~NO_FANOUT~
next_pc[0][5] => ~NO_FANOUT~
next_pc[0][6] => ~NO_FANOUT~
next_pc[0][7] => ~NO_FANOUT~
next_pc[1][0] => ~NO_FANOUT~
next_pc[1][1] => ~NO_FANOUT~
next_pc[1][2] => ~NO_FANOUT~
next_pc[1][3] => ~NO_FANOUT~
next_pc[1][4] => ~NO_FANOUT~
next_pc[1][5] => ~NO_FANOUT~
next_pc[1][6] => ~NO_FANOUT~
next_pc[1][7] => ~NO_FANOUT~
next_pc[2][0] => ~NO_FANOUT~
next_pc[2][1] => ~NO_FANOUT~
next_pc[2][2] => ~NO_FANOUT~
next_pc[2][3] => ~NO_FANOUT~
next_pc[2][4] => ~NO_FANOUT~
next_pc[2][5] => ~NO_FANOUT~
next_pc[2][6] => ~NO_FANOUT~
next_pc[2][7] => ~NO_FANOUT~
next_pc[3][0] => current_pc.DATAA
next_pc[3][1] => current_pc.DATAA
next_pc[3][2] => current_pc.DATAA
next_pc[3][3] => current_pc.DATAA
next_pc[3][4] => current_pc.DATAA
next_pc[3][5] => current_pc.DATAA
next_pc[3][6] => current_pc.DATAA
next_pc[3][7] => current_pc.DATAA
core_state[0] <= core_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[1] <= core_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[2] <= core_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|alu:threads[0].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|lsu:threads[0].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|registers:threads[0].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|pc:threads[0].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|alu:threads[1].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|lsu:threads[1].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|registers:threads[1].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|pc:threads[1].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|alu:threads[2].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|lsu:threads[2].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|registers:threads[2].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|pc:threads[2].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|alu:threads[3].alu_instance
clk => alu_out_reg[0].CLK
clk => alu_out_reg[1].CLK
clk => alu_out_reg[2].CLK
clk => alu_out_reg[3].CLK
clk => alu_out_reg[4].CLK
clk => alu_out_reg[5].CLK
clk => alu_out_reg[6].CLK
clk => alu_out_reg[7].CLK
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
reset => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
enable => alu_out_reg.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
decoded_alu_arithmetic_mux[0] => Mux0.IN5
decoded_alu_arithmetic_mux[0] => Mux1.IN5
decoded_alu_arithmetic_mux[0] => Mux2.IN5
decoded_alu_arithmetic_mux[0] => Mux3.IN5
decoded_alu_arithmetic_mux[0] => Mux4.IN5
decoded_alu_arithmetic_mux[0] => Mux5.IN5
decoded_alu_arithmetic_mux[0] => Mux6.IN5
decoded_alu_arithmetic_mux[0] => Mux7.IN5
decoded_alu_arithmetic_mux[1] => Mux0.IN4
decoded_alu_arithmetic_mux[1] => Mux1.IN4
decoded_alu_arithmetic_mux[1] => Mux2.IN4
decoded_alu_arithmetic_mux[1] => Mux3.IN4
decoded_alu_arithmetic_mux[1] => Mux4.IN4
decoded_alu_arithmetic_mux[1] => Mux5.IN4
decoded_alu_arithmetic_mux[1] => Mux6.IN4
decoded_alu_arithmetic_mux[1] => Mux7.IN4
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
decoded_alu_output_mux => alu_out_reg.OUTPUTSELECT
rs[0] => Add0.IN8
rs[0] => Add1.IN16
rs[0] => Mult0.IN7
rs[0] => Div0.IN7
rs[1] => Add0.IN7
rs[1] => Add1.IN15
rs[1] => Mult0.IN6
rs[1] => Div0.IN6
rs[2] => Add0.IN6
rs[2] => Add1.IN14
rs[2] => Mult0.IN5
rs[2] => Div0.IN5
rs[3] => Add0.IN5
rs[3] => Add1.IN13
rs[3] => Mult0.IN4
rs[3] => Div0.IN4
rs[4] => Add0.IN4
rs[4] => Add1.IN12
rs[4] => Mult0.IN3
rs[4] => Div0.IN3
rs[5] => Add0.IN3
rs[5] => Add1.IN11
rs[5] => Mult0.IN2
rs[5] => Div0.IN2
rs[6] => Add0.IN2
rs[6] => Add1.IN10
rs[6] => Mult0.IN1
rs[6] => Div0.IN1
rs[7] => Add0.IN1
rs[7] => Add1.IN9
rs[7] => Mult0.IN0
rs[7] => Div0.IN0
rt[0] => Add0.IN16
rt[0] => Mult0.IN15
rt[0] => Div0.IN15
rt[0] => Add1.IN8
rt[1] => Add0.IN15
rt[1] => Mult0.IN14
rt[1] => Div0.IN14
rt[1] => Add1.IN7
rt[2] => Add0.IN14
rt[2] => Mult0.IN13
rt[2] => Div0.IN13
rt[2] => Add1.IN6
rt[3] => Add0.IN13
rt[3] => Mult0.IN12
rt[3] => Div0.IN12
rt[3] => Add1.IN5
rt[4] => Add0.IN12
rt[4] => Mult0.IN11
rt[4] => Div0.IN11
rt[4] => Add1.IN4
rt[5] => Add0.IN11
rt[5] => Mult0.IN10
rt[5] => Div0.IN10
rt[5] => Add1.IN3
rt[6] => Add0.IN10
rt[6] => Mult0.IN9
rt[6] => Div0.IN9
rt[6] => Add1.IN2
rt[7] => Add0.IN9
rt[7] => Mult0.IN8
rt[7] => Div0.IN8
rt[7] => Add1.IN1
alu_out[0] <= alu_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|lsu:threads[3].lsu_instance
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_address[0]~reg0.CLK
clk => mem_write_address[1]~reg0.CLK
clk => mem_write_address[2]~reg0.CLK
clk => mem_write_address[3]~reg0.CLK
clk => mem_write_address[4]~reg0.CLK
clk => mem_write_address[5]~reg0.CLK
clk => mem_write_address[6]~reg0.CLK
clk => mem_write_address[7]~reg0.CLK
clk => mem_write_valid~reg0.CLK
clk => mem_read_address[0]~reg0.CLK
clk => mem_read_address[1]~reg0.CLK
clk => mem_read_address[2]~reg0.CLK
clk => mem_read_address[3]~reg0.CLK
clk => mem_read_address[4]~reg0.CLK
clk => mem_read_address[5]~reg0.CLK
clk => mem_read_address[6]~reg0.CLK
clk => mem_read_address[7]~reg0.CLK
clk => mem_read_valid~reg0.CLK
clk => lsu_out[0]~reg0.CLK
clk => lsu_out[1]~reg0.CLK
clk => lsu_out[2]~reg0.CLK
clk => lsu_out[3]~reg0.CLK
clk => lsu_out[4]~reg0.CLK
clk => lsu_out[5]~reg0.CLK
clk => lsu_out[6]~reg0.CLK
clk => lsu_out[7]~reg0.CLK
clk => lsu_state[0]~reg0.CLK
clk => lsu_state[1]~reg0.CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_write_valid.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_address.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_read_address.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_address.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => lsu_state.OUTPUTSELECT
decoded_mem_read_enable => mem_read_valid.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => lsu_out.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_read_enable => mem_read_address.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => lsu_state.OUTPUTSELECT
decoded_mem_write_enable => mem_write_valid.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_address.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
decoded_mem_write_enable => mem_write_data.OUTPUTSELECT
rs[0] => mem_read_address.DATAB
rs[0] => mem_write_address.DATAB
rs[1] => mem_read_address.DATAB
rs[1] => mem_write_address.DATAB
rs[2] => mem_read_address.DATAB
rs[2] => mem_write_address.DATAB
rs[3] => mem_read_address.DATAB
rs[3] => mem_write_address.DATAB
rs[4] => mem_read_address.DATAB
rs[4] => mem_write_address.DATAB
rs[5] => mem_read_address.DATAB
rs[5] => mem_write_address.DATAB
rs[6] => mem_read_address.DATAB
rs[6] => mem_write_address.DATAB
rs[7] => mem_read_address.DATAB
rs[7] => mem_write_address.DATAB
rt[0] => mem_write_data.DATAB
rt[1] => mem_write_data.DATAB
rt[2] => mem_write_data.DATAB
rt[3] => mem_write_data.DATAB
rt[4] => mem_write_data.DATAB
rt[5] => mem_write_data.DATAB
rt[6] => mem_write_data.DATAB
rt[7] => mem_write_data.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[0] <= mem_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[1] <= mem_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[2] <= mem_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[3] <= mem_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[4] <= mem_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[5] <= mem_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[6] <= mem_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_address[7] <= mem_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
lsu_state[0] <= lsu_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_state[1] <= lsu_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|registers:threads[3].register_instance
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rt[5]~reg0.CLK
clk => rt[6]~reg0.CLK
clk => rt[7]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => rs[5]~reg0.CLK
clk => rs[6]~reg0.CLK
clk => rs[7]~reg0.CLK
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rs.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => rt.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rs.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
enable => rt.OUTPUTSELECT
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux39.IN3
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux38.IN3
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux37.IN3
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux36.IN3
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux35.IN3
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux34.IN3
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux33.IN3
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux32.IN3
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
core_state[0] => Equal0.IN1
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN0
core_state[1] => Equal1.IN1
core_state[2] => Equal0.IN2
core_state[2] => Equal1.IN0
decoded_rd_address[0] => LessThan0.IN8
decoded_rd_address[0] => Decoder0.IN3
decoded_rd_address[1] => LessThan0.IN7
decoded_rd_address[1] => Decoder0.IN2
decoded_rd_address[2] => LessThan0.IN6
decoded_rd_address[2] => Decoder0.IN1
decoded_rd_address[3] => LessThan0.IN5
decoded_rd_address[3] => Decoder0.IN0
decoded_rs_address[0] => Mux0.IN3
decoded_rs_address[0] => Mux1.IN3
decoded_rs_address[0] => Mux2.IN3
decoded_rs_address[0] => Mux3.IN3
decoded_rs_address[0] => Mux4.IN3
decoded_rs_address[0] => Mux5.IN3
decoded_rs_address[0] => Mux6.IN3
decoded_rs_address[0] => Mux7.IN3
decoded_rs_address[1] => Mux0.IN2
decoded_rs_address[1] => Mux1.IN2
decoded_rs_address[1] => Mux2.IN2
decoded_rs_address[1] => Mux3.IN2
decoded_rs_address[1] => Mux4.IN2
decoded_rs_address[1] => Mux5.IN2
decoded_rs_address[1] => Mux6.IN2
decoded_rs_address[1] => Mux7.IN2
decoded_rs_address[2] => Mux0.IN1
decoded_rs_address[2] => Mux1.IN1
decoded_rs_address[2] => Mux2.IN1
decoded_rs_address[2] => Mux3.IN1
decoded_rs_address[2] => Mux4.IN1
decoded_rs_address[2] => Mux5.IN1
decoded_rs_address[2] => Mux6.IN1
decoded_rs_address[2] => Mux7.IN1
decoded_rs_address[3] => Mux0.IN0
decoded_rs_address[3] => Mux1.IN0
decoded_rs_address[3] => Mux2.IN0
decoded_rs_address[3] => Mux3.IN0
decoded_rs_address[3] => Mux4.IN0
decoded_rs_address[3] => Mux5.IN0
decoded_rs_address[3] => Mux6.IN0
decoded_rs_address[3] => Mux7.IN0
decoded_rt_address[0] => Mux8.IN3
decoded_rt_address[0] => Mux9.IN3
decoded_rt_address[0] => Mux10.IN3
decoded_rt_address[0] => Mux11.IN3
decoded_rt_address[0] => Mux12.IN3
decoded_rt_address[0] => Mux13.IN3
decoded_rt_address[0] => Mux14.IN3
decoded_rt_address[0] => Mux15.IN3
decoded_rt_address[1] => Mux8.IN2
decoded_rt_address[1] => Mux9.IN2
decoded_rt_address[1] => Mux10.IN2
decoded_rt_address[1] => Mux11.IN2
decoded_rt_address[1] => Mux12.IN2
decoded_rt_address[1] => Mux13.IN2
decoded_rt_address[1] => Mux14.IN2
decoded_rt_address[1] => Mux15.IN2
decoded_rt_address[2] => Mux8.IN1
decoded_rt_address[2] => Mux9.IN1
decoded_rt_address[2] => Mux10.IN1
decoded_rt_address[2] => Mux11.IN1
decoded_rt_address[2] => Mux12.IN1
decoded_rt_address[2] => Mux13.IN1
decoded_rt_address[2] => Mux14.IN1
decoded_rt_address[2] => Mux15.IN1
decoded_rt_address[3] => Mux8.IN0
decoded_rt_address[3] => Mux9.IN0
decoded_rt_address[3] => Mux10.IN0
decoded_rt_address[3] => Mux11.IN0
decoded_rt_address[3] => Mux12.IN0
decoded_rt_address[3] => Mux13.IN0
decoded_rt_address[3] => Mux14.IN0
decoded_rt_address[3] => Mux15.IN0
decoded_reg_write_enable => always0.IN1
decoded_reg_input_mux[0] => Mux16.IN4
decoded_reg_input_mux[0] => Mux17.IN4
decoded_reg_input_mux[0] => Mux18.IN4
decoded_reg_input_mux[0] => Mux19.IN4
decoded_reg_input_mux[0] => Mux20.IN4
decoded_reg_input_mux[0] => Mux21.IN4
decoded_reg_input_mux[0] => Mux22.IN4
decoded_reg_input_mux[0] => Mux23.IN4
decoded_reg_input_mux[0] => Mux24.IN4
decoded_reg_input_mux[0] => Mux25.IN4
decoded_reg_input_mux[0] => Mux26.IN4
decoded_reg_input_mux[0] => Mux27.IN4
decoded_reg_input_mux[0] => Mux28.IN4
decoded_reg_input_mux[0] => Mux29.IN4
decoded_reg_input_mux[0] => Mux30.IN4
decoded_reg_input_mux[0] => Mux31.IN4
decoded_reg_input_mux[0] => Mux32.IN5
decoded_reg_input_mux[0] => Mux33.IN5
decoded_reg_input_mux[0] => Mux34.IN5
decoded_reg_input_mux[0] => Mux35.IN5
decoded_reg_input_mux[0] => Mux36.IN5
decoded_reg_input_mux[0] => Mux37.IN5
decoded_reg_input_mux[0] => Mux38.IN5
decoded_reg_input_mux[0] => Mux39.IN5
decoded_reg_input_mux[0] => Mux40.IN4
decoded_reg_input_mux[0] => Mux41.IN4
decoded_reg_input_mux[0] => Mux42.IN4
decoded_reg_input_mux[0] => Mux43.IN4
decoded_reg_input_mux[0] => Mux44.IN4
decoded_reg_input_mux[0] => Mux45.IN4
decoded_reg_input_mux[0] => Mux46.IN4
decoded_reg_input_mux[0] => Mux47.IN4
decoded_reg_input_mux[0] => Mux48.IN4
decoded_reg_input_mux[0] => Mux49.IN4
decoded_reg_input_mux[0] => Mux50.IN4
decoded_reg_input_mux[0] => Mux51.IN4
decoded_reg_input_mux[0] => Mux52.IN4
decoded_reg_input_mux[0] => Mux53.IN4
decoded_reg_input_mux[0] => Mux54.IN4
decoded_reg_input_mux[0] => Mux55.IN4
decoded_reg_input_mux[0] => Mux56.IN4
decoded_reg_input_mux[0] => Mux57.IN4
decoded_reg_input_mux[0] => Mux58.IN4
decoded_reg_input_mux[0] => Mux59.IN4
decoded_reg_input_mux[0] => Mux60.IN4
decoded_reg_input_mux[0] => Mux61.IN4
decoded_reg_input_mux[0] => Mux62.IN4
decoded_reg_input_mux[0] => Mux63.IN4
decoded_reg_input_mux[0] => Mux64.IN4
decoded_reg_input_mux[0] => Mux65.IN4
decoded_reg_input_mux[0] => Mux66.IN4
decoded_reg_input_mux[0] => Mux67.IN4
decoded_reg_input_mux[0] => Mux68.IN4
decoded_reg_input_mux[0] => Mux69.IN4
decoded_reg_input_mux[0] => Mux70.IN4
decoded_reg_input_mux[0] => Mux71.IN4
decoded_reg_input_mux[0] => Mux72.IN4
decoded_reg_input_mux[0] => Mux73.IN4
decoded_reg_input_mux[0] => Mux74.IN4
decoded_reg_input_mux[0] => Mux75.IN4
decoded_reg_input_mux[0] => Mux76.IN4
decoded_reg_input_mux[0] => Mux77.IN4
decoded_reg_input_mux[0] => Mux78.IN4
decoded_reg_input_mux[0] => Mux79.IN4
decoded_reg_input_mux[0] => Mux80.IN4
decoded_reg_input_mux[0] => Mux81.IN4
decoded_reg_input_mux[0] => Mux82.IN4
decoded_reg_input_mux[0] => Mux83.IN4
decoded_reg_input_mux[0] => Mux84.IN4
decoded_reg_input_mux[0] => Mux85.IN4
decoded_reg_input_mux[0] => Mux86.IN4
decoded_reg_input_mux[0] => Mux87.IN4
decoded_reg_input_mux[0] => Mux88.IN4
decoded_reg_input_mux[0] => Mux89.IN4
decoded_reg_input_mux[0] => Mux90.IN4
decoded_reg_input_mux[0] => Mux91.IN4
decoded_reg_input_mux[0] => Mux92.IN4
decoded_reg_input_mux[0] => Mux93.IN4
decoded_reg_input_mux[0] => Mux94.IN4
decoded_reg_input_mux[0] => Mux95.IN4
decoded_reg_input_mux[0] => Mux96.IN4
decoded_reg_input_mux[0] => Mux97.IN4
decoded_reg_input_mux[0] => Mux98.IN4
decoded_reg_input_mux[0] => Mux99.IN4
decoded_reg_input_mux[0] => Mux100.IN4
decoded_reg_input_mux[0] => Mux101.IN4
decoded_reg_input_mux[0] => Mux102.IN4
decoded_reg_input_mux[0] => Mux103.IN4
decoded_reg_input_mux[0] => Mux104.IN4
decoded_reg_input_mux[0] => Mux105.IN4
decoded_reg_input_mux[0] => Mux106.IN4
decoded_reg_input_mux[0] => Mux107.IN4
decoded_reg_input_mux[0] => Mux108.IN4
decoded_reg_input_mux[0] => Mux109.IN4
decoded_reg_input_mux[0] => Mux110.IN4
decoded_reg_input_mux[0] => Mux111.IN4
decoded_reg_input_mux[0] => Mux112.IN4
decoded_reg_input_mux[0] => Mux113.IN4
decoded_reg_input_mux[0] => Mux114.IN4
decoded_reg_input_mux[0] => Mux115.IN4
decoded_reg_input_mux[0] => Mux116.IN4
decoded_reg_input_mux[0] => Mux117.IN4
decoded_reg_input_mux[0] => Mux118.IN4
decoded_reg_input_mux[0] => Mux119.IN4
decoded_reg_input_mux[0] => Mux120.IN4
decoded_reg_input_mux[0] => Mux121.IN4
decoded_reg_input_mux[0] => Mux122.IN4
decoded_reg_input_mux[0] => Mux123.IN4
decoded_reg_input_mux[0] => Mux124.IN4
decoded_reg_input_mux[0] => Mux125.IN4
decoded_reg_input_mux[0] => Mux126.IN4
decoded_reg_input_mux[0] => Mux127.IN4
decoded_reg_input_mux[0] => Mux128.IN4
decoded_reg_input_mux[0] => Mux129.IN4
decoded_reg_input_mux[0] => Mux130.IN4
decoded_reg_input_mux[0] => Mux131.IN4
decoded_reg_input_mux[0] => Mux132.IN4
decoded_reg_input_mux[0] => Mux133.IN4
decoded_reg_input_mux[0] => Mux134.IN4
decoded_reg_input_mux[0] => Mux135.IN4
decoded_reg_input_mux[0] => Mux136.IN4
decoded_reg_input_mux[0] => Mux137.IN4
decoded_reg_input_mux[0] => Mux138.IN4
decoded_reg_input_mux[0] => Mux139.IN4
decoded_reg_input_mux[0] => Mux140.IN4
decoded_reg_input_mux[0] => Mux141.IN4
decoded_reg_input_mux[0] => Mux142.IN4
decoded_reg_input_mux[0] => Mux143.IN4
decoded_reg_input_mux[1] => Mux16.IN3
decoded_reg_input_mux[1] => Mux17.IN3
decoded_reg_input_mux[1] => Mux18.IN3
decoded_reg_input_mux[1] => Mux19.IN3
decoded_reg_input_mux[1] => Mux20.IN3
decoded_reg_input_mux[1] => Mux21.IN3
decoded_reg_input_mux[1] => Mux22.IN3
decoded_reg_input_mux[1] => Mux23.IN3
decoded_reg_input_mux[1] => Mux24.IN3
decoded_reg_input_mux[1] => Mux25.IN3
decoded_reg_input_mux[1] => Mux26.IN3
decoded_reg_input_mux[1] => Mux27.IN3
decoded_reg_input_mux[1] => Mux28.IN3
decoded_reg_input_mux[1] => Mux29.IN3
decoded_reg_input_mux[1] => Mux30.IN3
decoded_reg_input_mux[1] => Mux31.IN3
decoded_reg_input_mux[1] => Mux32.IN4
decoded_reg_input_mux[1] => Mux33.IN4
decoded_reg_input_mux[1] => Mux34.IN4
decoded_reg_input_mux[1] => Mux35.IN4
decoded_reg_input_mux[1] => Mux36.IN4
decoded_reg_input_mux[1] => Mux37.IN4
decoded_reg_input_mux[1] => Mux38.IN4
decoded_reg_input_mux[1] => Mux39.IN4
decoded_reg_input_mux[1] => Mux40.IN3
decoded_reg_input_mux[1] => Mux41.IN3
decoded_reg_input_mux[1] => Mux42.IN3
decoded_reg_input_mux[1] => Mux43.IN3
decoded_reg_input_mux[1] => Mux44.IN3
decoded_reg_input_mux[1] => Mux45.IN3
decoded_reg_input_mux[1] => Mux46.IN3
decoded_reg_input_mux[1] => Mux47.IN3
decoded_reg_input_mux[1] => Mux48.IN3
decoded_reg_input_mux[1] => Mux49.IN3
decoded_reg_input_mux[1] => Mux50.IN3
decoded_reg_input_mux[1] => Mux51.IN3
decoded_reg_input_mux[1] => Mux52.IN3
decoded_reg_input_mux[1] => Mux53.IN3
decoded_reg_input_mux[1] => Mux54.IN3
decoded_reg_input_mux[1] => Mux55.IN3
decoded_reg_input_mux[1] => Mux56.IN3
decoded_reg_input_mux[1] => Mux57.IN3
decoded_reg_input_mux[1] => Mux58.IN3
decoded_reg_input_mux[1] => Mux59.IN3
decoded_reg_input_mux[1] => Mux60.IN3
decoded_reg_input_mux[1] => Mux61.IN3
decoded_reg_input_mux[1] => Mux62.IN3
decoded_reg_input_mux[1] => Mux63.IN3
decoded_reg_input_mux[1] => Mux64.IN3
decoded_reg_input_mux[1] => Mux65.IN3
decoded_reg_input_mux[1] => Mux66.IN3
decoded_reg_input_mux[1] => Mux67.IN3
decoded_reg_input_mux[1] => Mux68.IN3
decoded_reg_input_mux[1] => Mux69.IN3
decoded_reg_input_mux[1] => Mux70.IN3
decoded_reg_input_mux[1] => Mux71.IN3
decoded_reg_input_mux[1] => Mux72.IN3
decoded_reg_input_mux[1] => Mux73.IN3
decoded_reg_input_mux[1] => Mux74.IN3
decoded_reg_input_mux[1] => Mux75.IN3
decoded_reg_input_mux[1] => Mux76.IN3
decoded_reg_input_mux[1] => Mux77.IN3
decoded_reg_input_mux[1] => Mux78.IN3
decoded_reg_input_mux[1] => Mux79.IN3
decoded_reg_input_mux[1] => Mux80.IN3
decoded_reg_input_mux[1] => Mux81.IN3
decoded_reg_input_mux[1] => Mux82.IN3
decoded_reg_input_mux[1] => Mux83.IN3
decoded_reg_input_mux[1] => Mux84.IN3
decoded_reg_input_mux[1] => Mux85.IN3
decoded_reg_input_mux[1] => Mux86.IN3
decoded_reg_input_mux[1] => Mux87.IN3
decoded_reg_input_mux[1] => Mux88.IN3
decoded_reg_input_mux[1] => Mux89.IN3
decoded_reg_input_mux[1] => Mux90.IN3
decoded_reg_input_mux[1] => Mux91.IN3
decoded_reg_input_mux[1] => Mux92.IN3
decoded_reg_input_mux[1] => Mux93.IN3
decoded_reg_input_mux[1] => Mux94.IN3
decoded_reg_input_mux[1] => Mux95.IN3
decoded_reg_input_mux[1] => Mux96.IN3
decoded_reg_input_mux[1] => Mux97.IN3
decoded_reg_input_mux[1] => Mux98.IN3
decoded_reg_input_mux[1] => Mux99.IN3
decoded_reg_input_mux[1] => Mux100.IN3
decoded_reg_input_mux[1] => Mux101.IN3
decoded_reg_input_mux[1] => Mux102.IN3
decoded_reg_input_mux[1] => Mux103.IN3
decoded_reg_input_mux[1] => Mux104.IN3
decoded_reg_input_mux[1] => Mux105.IN3
decoded_reg_input_mux[1] => Mux106.IN3
decoded_reg_input_mux[1] => Mux107.IN3
decoded_reg_input_mux[1] => Mux108.IN3
decoded_reg_input_mux[1] => Mux109.IN3
decoded_reg_input_mux[1] => Mux110.IN3
decoded_reg_input_mux[1] => Mux111.IN3
decoded_reg_input_mux[1] => Mux112.IN3
decoded_reg_input_mux[1] => Mux113.IN3
decoded_reg_input_mux[1] => Mux114.IN3
decoded_reg_input_mux[1] => Mux115.IN3
decoded_reg_input_mux[1] => Mux116.IN3
decoded_reg_input_mux[1] => Mux117.IN3
decoded_reg_input_mux[1] => Mux118.IN3
decoded_reg_input_mux[1] => Mux119.IN3
decoded_reg_input_mux[1] => Mux120.IN3
decoded_reg_input_mux[1] => Mux121.IN3
decoded_reg_input_mux[1] => Mux122.IN3
decoded_reg_input_mux[1] => Mux123.IN3
decoded_reg_input_mux[1] => Mux124.IN3
decoded_reg_input_mux[1] => Mux125.IN3
decoded_reg_input_mux[1] => Mux126.IN3
decoded_reg_input_mux[1] => Mux127.IN3
decoded_reg_input_mux[1] => Mux128.IN3
decoded_reg_input_mux[1] => Mux129.IN3
decoded_reg_input_mux[1] => Mux130.IN3
decoded_reg_input_mux[1] => Mux131.IN3
decoded_reg_input_mux[1] => Mux132.IN3
decoded_reg_input_mux[1] => Mux133.IN3
decoded_reg_input_mux[1] => Mux134.IN3
decoded_reg_input_mux[1] => Mux135.IN3
decoded_reg_input_mux[1] => Mux136.IN3
decoded_reg_input_mux[1] => Mux137.IN3
decoded_reg_input_mux[1] => Mux138.IN3
decoded_reg_input_mux[1] => Mux139.IN3
decoded_reg_input_mux[1] => Mux140.IN3
decoded_reg_input_mux[1] => Mux141.IN3
decoded_reg_input_mux[1] => Mux142.IN3
decoded_reg_input_mux[1] => Mux143.IN3
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[0] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[1] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[2] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[3] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[4] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[5] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[6] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
decoded_immediate[7] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gpu|core:cores[1].core_instance|pc:threads[3].pc_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => nzp[0].CLK
clk => nzp[1].CLK
clk => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
reset => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => next_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[0] => Equal2.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal2.IN1
core_state[2] => Equal0.IN0
core_state[2] => Equal2.IN0
decoded_nzp[0] => always0.IN1
decoded_nzp[1] => always0.IN1
decoded_nzp[2] => always0.IN1
decoded_immediate[0] => next_pc.DATAB
decoded_immediate[1] => next_pc.DATAB
decoded_immediate[2] => next_pc.DATAB
decoded_immediate[3] => next_pc.DATAB
decoded_immediate[4] => next_pc.DATAB
decoded_immediate[5] => next_pc.DATAB
decoded_immediate[6] => next_pc.DATAB
decoded_immediate[7] => next_pc.DATAB
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_nzp_write_enable => nzp.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
decoded_pc_mux => next_pc.OUTPUTSELECT
alu_out[0] => nzp.DATAB
alu_out[1] => nzp.DATAB
alu_out[2] => nzp.DATAB
alu_out[3] => ~NO_FANOUT~
alu_out[4] => ~NO_FANOUT~
alu_out[5] => ~NO_FANOUT~
alu_out[6] => ~NO_FANOUT~
alu_out[7] => ~NO_FANOUT~
current_pc[0] => Add0.IN16
current_pc[1] => Add0.IN15
current_pc[2] => Add0.IN14
current_pc[3] => Add0.IN13
current_pc[4] => Add0.IN12
current_pc[5] => Add0.IN11
current_pc[6] => Add0.IN10
current_pc[7] => Add0.IN9
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


