

================================================================
== Vitis HLS Report for 'hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.803 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_84_p2   |         +|   0|  0|  71|          64|           1|
    |ptr_fu_74_p2        |         +|   0|  0|  14|           7|           7|
    |empty_17_fu_90_p2   |      icmp|   0|  0|  15|           8|           6|
    |empty_18_fu_96_p2   |      icmp|   0|  0|  15|           8|           1|
    |empty_19_fu_102_p2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 119|          89|          18|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |idx_fu_32                    |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|   69|        139|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |idx_fu_32                    |  64|   0|   64|          0|
    |idx_load_reg_125             |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 133|   0|  133|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2|  return value|
|empty                |   in|    7|     ap_none|                                             empty|        scalar|
|add_ln51_out         |  out|   64|      ap_vld|                                      add_ln51_out|       pointer|
|add_ln51_out_ap_vld  |  out|    1|      ap_vld|                                      add_ln51_out|       pointer|
|stored_msg_address0  |  out|    7|   ap_memory|                                        stored_msg|         array|
|stored_msg_ce0       |  out|    1|   ap_memory|                                        stored_msg|         array|
|stored_msg_q0        |   in|    8|   ap_memory|                                        stored_msg|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

