\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_l_a_s_h___type_def}{}\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b}{PDKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4ef165756193844225b702fa0db10196}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}{OPTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01}{PCROP1\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790}{PCROP1\+ER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}{WRP1\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}{WRP1\+BR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6f5da9a4bd236721b4dae0a04987d684}{RESERVED2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a048b1583366bce0feb39c5b32f6777fc}{PCROP2\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a30df6d9f8e4fcbb80f0b6e3d426dda42}{PCROP2\+ER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6aa23ebc9914bb8203e33bf82fe39231}{WRP2\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa4a6d8ca4684311c334365c9451dd48b}{WRP2\+BR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR}

FLASH access control register, Address offset\+: 0x00 \Hypertarget{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

FLASH control register, Address offset\+: 0x14 \Hypertarget{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR}

FLASH ECC register, Address offset\+: 0x18 \Hypertarget{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR}

FLASH key register, Address offset\+: 0x08 \Hypertarget{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTKEYR}

FLASH option key register, Address offset\+: 0x0C \Hypertarget{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTR}{OPTR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTR}

FLASH option register, Address offset\+: 0x20 \Hypertarget{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1ER@{PCROP1ER}}
\index{PCROP1ER@{PCROP1ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1ER}{PCROP1ER}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+ER}

FLASH bank1 PCROP end address register, Address offset\+: 0x28 \Hypertarget{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1SR@{PCROP1SR}}
\index{PCROP1SR@{PCROP1SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1SR}{PCROP1SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+SR}

FLASH bank1 PCROP start address register, Address offset\+: 0x24 \Hypertarget{struct_f_l_a_s_h___type_def_a30df6d9f8e4fcbb80f0b6e3d426dda42}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2ER@{PCROP2ER}}
\index{PCROP2ER@{PCROP2ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP2ER}{PCROP2ER}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a30df6d9f8e4fcbb80f0b6e3d426dda42} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP2\+ER}

FLASH bank2 PCROP end address register, Address offset\+: 0x48 \Hypertarget{struct_f_l_a_s_h___type_def_a048b1583366bce0feb39c5b32f6777fc}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2SR@{PCROP2SR}}
\index{PCROP2SR@{PCROP2SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP2SR}{PCROP2SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a048b1583366bce0feb39c5b32f6777fc} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP2\+SR}

FLASH bank2 PCROP start address register, Address offset\+: 0x44 \Hypertarget{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PDKEYR@{PDKEYR}}
\index{PDKEYR@{PDKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDKEYR}{PDKEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDKEYR}

FLASH power down key register, Address offset\+: 0x04 \Hypertarget{struct_f_l_a_s_h___type_def_a4ef165756193844225b702fa0db10196}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a4ef165756193844225b702fa0db10196} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED1}

Reserved1, Address offset\+: 0x1C \Hypertarget{struct_f_l_a_s_h___type_def_a6f5da9a4bd236721b4dae0a04987d684}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a6f5da9a4bd236721b4dae0a04987d684} 
uint32\+\_\+t RESERVED2\mbox{[}4\mbox{]}}

Reserved2, Address offset\+: 0x34-\/0x40 \Hypertarget{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

FLASH status register, Address offset\+: 0x10 \Hypertarget{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1AR}{WRP1AR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP1\+AR}

FLASH bank1 WRP area A address register, Address offset\+: 0x2C \Hypertarget{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1BR}{WRP1BR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP1\+BR}

FLASH bank1 WRP area B address register, Address offset\+: 0x30 \Hypertarget{struct_f_l_a_s_h___type_def_a6aa23ebc9914bb8203e33bf82fe39231}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2AR@{WRP2AR}}
\index{WRP2AR@{WRP2AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP2AR}{WRP2AR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a6aa23ebc9914bb8203e33bf82fe39231} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP2\+AR}

FLASH bank2 WRP area A address register, Address offset\+: 0x4C \Hypertarget{struct_f_l_a_s_h___type_def_aa4a6d8ca4684311c334365c9451dd48b}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2BR@{WRP2BR}}
\index{WRP2BR@{WRP2BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP2BR}{WRP2BR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_aa4a6d8ca4684311c334365c9451dd48b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP2\+BR}

FLASH bank2 WRP area B address register, Address offset\+: 0x50 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
