
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000039e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000114  00800060  000039e0  00003a74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ee  00800174  00800174  00003b88  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00003b88  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c53  00000000  00000000  00003d48  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003587  00000000  00000000  0000499b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001440  00000000  00000000  00007f22  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002a56  00000000  00000000  00009362  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005d0  00000000  00000000  0000bdb8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f21  00000000  00000000  0000c388  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007f2  00000000  00000000  0000d2a9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 b5 04 	jmp	0x96a	; 0x96a <__vector_1>
       8:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <__vector_2>
       c:	0c 94 f3 0b 	jmp	0x17e6	; 0x17e6 <__vector_3>
      10:	0c 94 3f 0b 	jmp	0x167e	; 0x167e <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 fd 0f 	jmp	0x1ffa	; 0x1ffa <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 cc 15 	jmp	0x2b98	; 0x2b98 <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 f1 13 	jmp	0x27e2	; 0x27e2 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	e0 ee       	ldi	r30, 0xE0	; 224
     226:	f9 e3       	ldi	r31, 0x39	; 57
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a4 37       	cpi	r26, 0x74	; 116
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a4 e7       	ldi	r26, 0x74	; 116
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a2 36       	cpi	r26, 0x62	; 98
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 40 02 	call	0x480	; 0x480 <main>
     248:	0c 94 ee 1c 	jmp	0x39dc	; 0x39dc <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <bumperActive>:
    MOVE_TO_DESTINATION,
} state;


void bumperActive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
    if (bumper_left)
     258:	80 91 98 01 	lds	r24, 0x0198
     25c:	88 23       	and	r24, r24
     25e:	31 f0       	breq	.+12     	; 0x26c <bumperActive+0x1c>
    {
        state = BUMPER_LEFT;
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	90 93 96 01 	sts	0x0196, r25
     268:	80 93 95 01 	sts	0x0195, r24
    }
    if (bumper_right)
     26c:	80 91 f5 01 	lds	r24, 0x01F5
     270:	88 23       	and	r24, r24
     272:	31 f0       	breq	.+12     	; 0x280 <bumperActive+0x30>
    {
        state = BUMPER_RIGHT;
     274:	82 e0       	ldi	r24, 0x02	; 2
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	90 93 96 01 	sts	0x0196, r25
     27c:	80 93 95 01 	sts	0x0195, r24
    }
}
     280:	cf 91       	pop	r28
     282:	df 91       	pop	r29
     284:	08 95       	ret

00000286 <stateModel>:

void stateModel(void)
{
     286:	df 93       	push	r29
     288:	cf 93       	push	r28
     28a:	00 d0       	rcall	.+0      	; 0x28c <stateModel+0x6>
     28c:	cd b7       	in	r28, 0x3d	; 61
     28e:	de b7       	in	r29, 0x3e	; 62
	switch(state)
     290:	80 91 95 01 	lds	r24, 0x0195
     294:	90 91 96 01 	lds	r25, 0x0196
     298:	9a 83       	std	Y+2, r25	; 0x02
     29a:	89 83       	std	Y+1, r24	; 0x01
     29c:	89 81       	ldd	r24, Y+1	; 0x01
     29e:	9a 81       	ldd	r25, Y+2	; 0x02
     2a0:	81 30       	cpi	r24, 0x01	; 1
     2a2:	91 05       	cpc	r25, r1
     2a4:	49 f1       	breq	.+82     	; 0x2f8 <stateModel+0x72>
     2a6:	89 81       	ldd	r24, Y+1	; 0x01
     2a8:	9a 81       	ldd	r25, Y+2	; 0x02
     2aa:	81 30       	cpi	r24, 0x01	; 1
     2ac:	91 05       	cpc	r25, r1
     2ae:	60 f0       	brcs	.+24     	; 0x2c8 <stateModel+0x42>
     2b0:	89 81       	ldd	r24, Y+1	; 0x01
     2b2:	9a 81       	ldd	r25, Y+2	; 0x02
     2b4:	82 30       	cpi	r24, 0x02	; 2
     2b6:	91 05       	cpc	r25, r1
     2b8:	09 f4       	brne	.+2      	; 0x2bc <stateModel+0x36>
     2ba:	7e c0       	rjmp	.+252    	; 0x3b8 <stateModel+0x132>
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	9a 81       	ldd	r25, Y+2	; 0x02
     2c0:	83 30       	cpi	r24, 0x03	; 3
     2c2:	91 05       	cpc	r25, r1
     2c4:	21 f0       	breq	.+8      	; 0x2ce <stateModel+0x48>
     2c6:	d7 c0       	rjmp	.+430    	; 0x476 <stateModel+0x1f0>
	{
		case IDLE:
		    stop();
     2c8:	0e 94 0a 09 	call	0x1214	; 0x1214 <stop>
     2cc:	d4 c0       	rjmp	.+424    	; 0x476 <stateModel+0x1f0>
		break;

		case MOVE_TO_DESTINATION:
            move(speedfwd, FWD, destination,true);
     2ce:	80 91 60 00 	lds	r24, 0x0060
     2d2:	90 91 61 00 	lds	r25, 0x0061
     2d6:	9c 01       	movw	r18, r24
     2d8:	8f e8       	ldi	r24, 0x8F	; 143
     2da:	60 e0       	ldi	r22, 0x00	; 0
     2dc:	a9 01       	movw	r20, r18
     2de:	21 e0       	ldi	r18, 0x01	; 1
     2e0:	0e 94 34 09 	call	0x1268	; 0x1268 <move>

            if(isMovementComplete())
     2e4:	0e 94 ee 08 	call	0x11dc	; 0x11dc <isMovementComplete>
     2e8:	88 23       	and	r24, r24
     2ea:	09 f4       	brne	.+2      	; 0x2ee <stateModel+0x68>
     2ec:	c4 c0       	rjmp	.+392    	; 0x476 <stateModel+0x1f0>
			{
                state = IDLE;
     2ee:	10 92 96 01 	sts	0x0196, r1
     2f2:	10 92 95 01 	sts	0x0195, r1
     2f6:	bf c0       	rjmp	.+382    	; 0x476 <stateModel+0x1f0>
			}
        break;

		case BUMPER_LEFT:
		    destination = DIST_MM(getLeftDistance());
     2f8:	80 91 f3 01 	lds	r24, 0x01F3
     2fc:	90 91 f4 01 	lds	r25, 0x01F4
     300:	cc 01       	movw	r24, r24
     302:	a0 e0       	ldi	r26, 0x00	; 0
     304:	b0 e0       	ldi	r27, 0x00	; 0
     306:	bc 01       	movw	r22, r24
     308:	cd 01       	movw	r24, r26
     30a:	0e 94 ba 19 	call	0x3374	; 0x3374 <__floatunsisf>
     30e:	dc 01       	movw	r26, r24
     310:	cb 01       	movw	r24, r22
     312:	bc 01       	movw	r22, r24
     314:	cd 01       	movw	r24, r26
     316:	2f e8       	ldi	r18, 0x8F	; 143
     318:	32 ec       	ldi	r19, 0xC2	; 194
     31a:	45 e7       	ldi	r20, 0x75	; 117
     31c:	5e e3       	ldi	r21, 0x3E	; 62
     31e:	0e 94 8a 18 	call	0x3114	; 0x3114 <__divsf3>
     322:	dc 01       	movw	r26, r24
     324:	cb 01       	movw	r24, r22
     326:	bc 01       	movw	r22, r24
     328:	cd 01       	movw	r24, r26
     32a:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <__fixunssfsi>
     32e:	dc 01       	movw	r26, r24
     330:	cb 01       	movw	r24, r22
     332:	90 93 61 00 	sts	0x0061, r25
     336:	80 93 60 00 	sts	0x0060, r24
            move(speedfwd, BWD, DIST_CM(dist), true);
     33a:	8f e8       	ldi	r24, 0x8F	; 143
     33c:	61 e0       	ldi	r22, 0x01	; 1
     33e:	41 e4       	ldi	r20, 0x41	; 65
     340:	53 e0       	ldi	r21, 0x03	; 3
     342:	21 e0       	ldi	r18, 0x01	; 1
     344:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, RIGHT, angle, true); // um 180° nach links drehen
     348:	8f e8       	ldi	r24, 0x8F	; 143
     34a:	63 e0       	ldi	r22, 0x03	; 3
     34c:	42 e3       	ldi	r20, 0x32	; 50
     34e:	50 e0       	ldi	r21, 0x00	; 0
     350:	21 e0       	ldi	r18, 0x01	; 1
     352:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     356:	8f e8       	ldi	r24, 0x8F	; 143
     358:	60 e0       	ldi	r22, 0x00	; 0
     35a:	41 e4       	ldi	r20, 0x41	; 65
     35c:	53 e0       	ldi	r21, 0x03	; 3
     35e:	21 e0       	ldi	r18, 0x01	; 1
     360:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, LEFT, angle, true); // um 180° nach links drehen
     364:	8f e8       	ldi	r24, 0x8F	; 143
     366:	62 e0       	ldi	r22, 0x02	; 2
     368:	42 e3       	ldi	r20, 0x32	; 50
     36a:	50 e0       	ldi	r21, 0x00	; 0
     36c:	21 e0       	ldi	r18, 0x01	; 1
     36e:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     372:	8f e8       	ldi	r24, 0x8F	; 143
     374:	60 e0       	ldi	r22, 0x00	; 0
     376:	41 e4       	ldi	r20, 0x41	; 65
     378:	53 e0       	ldi	r21, 0x03	; 3
     37a:	21 e0       	ldi	r18, 0x01	; 1
     37c:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, LEFT, angle, true); // um 180° nach links drehen
     380:	8f e8       	ldi	r24, 0x8F	; 143
     382:	62 e0       	ldi	r22, 0x02	; 2
     384:	42 e3       	ldi	r20, 0x32	; 50
     386:	50 e0       	ldi	r21, 0x00	; 0
     388:	21 e0       	ldi	r18, 0x01	; 1
     38a:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     38e:	8f e8       	ldi	r24, 0x8F	; 143
     390:	60 e0       	ldi	r22, 0x00	; 0
     392:	41 e4       	ldi	r20, 0x41	; 65
     394:	53 e0       	ldi	r21, 0x03	; 3
     396:	21 e0       	ldi	r18, 0x01	; 1
     398:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, RIGHT, angle, true); // um 180° nach links drehen
     39c:	8f e8       	ldi	r24, 0x8F	; 143
     39e:	63 e0       	ldi	r22, 0x03	; 3
     3a0:	42 e3       	ldi	r20, 0x32	; 50
     3a2:	50 e0       	ldi	r21, 0x00	; 0
     3a4:	21 e0       	ldi	r18, 0x01	; 1
     3a6:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>

            state = MOVE_TO_DESTINATION;
     3aa:	83 e0       	ldi	r24, 0x03	; 3
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	90 93 96 01 	sts	0x0196, r25
     3b2:	80 93 95 01 	sts	0x0195, r24
     3b6:	5f c0       	rjmp	.+190    	; 0x476 <stateModel+0x1f0>
		break;

        case BUMPER_RIGHT:
            destination = DIST_MM(getLeftDistance());
     3b8:	80 91 f3 01 	lds	r24, 0x01F3
     3bc:	90 91 f4 01 	lds	r25, 0x01F4
     3c0:	cc 01       	movw	r24, r24
     3c2:	a0 e0       	ldi	r26, 0x00	; 0
     3c4:	b0 e0       	ldi	r27, 0x00	; 0
     3c6:	bc 01       	movw	r22, r24
     3c8:	cd 01       	movw	r24, r26
     3ca:	0e 94 ba 19 	call	0x3374	; 0x3374 <__floatunsisf>
     3ce:	dc 01       	movw	r26, r24
     3d0:	cb 01       	movw	r24, r22
     3d2:	bc 01       	movw	r22, r24
     3d4:	cd 01       	movw	r24, r26
     3d6:	2f e8       	ldi	r18, 0x8F	; 143
     3d8:	32 ec       	ldi	r19, 0xC2	; 194
     3da:	45 e7       	ldi	r20, 0x75	; 117
     3dc:	5e e3       	ldi	r21, 0x3E	; 62
     3de:	0e 94 8a 18 	call	0x3114	; 0x3114 <__divsf3>
     3e2:	dc 01       	movw	r26, r24
     3e4:	cb 01       	movw	r24, r22
     3e6:	bc 01       	movw	r22, r24
     3e8:	cd 01       	movw	r24, r26
     3ea:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <__fixunssfsi>
     3ee:	dc 01       	movw	r26, r24
     3f0:	cb 01       	movw	r24, r22
     3f2:	90 93 61 00 	sts	0x0061, r25
     3f6:	80 93 60 00 	sts	0x0060, r24
            move(speedfwd, BWD, DIST_CM(dist), true);
     3fa:	8f e8       	ldi	r24, 0x8F	; 143
     3fc:	61 e0       	ldi	r22, 0x01	; 1
     3fe:	41 e4       	ldi	r20, 0x41	; 65
     400:	53 e0       	ldi	r21, 0x03	; 3
     402:	21 e0       	ldi	r18, 0x01	; 1
     404:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, LEFT, angle, true); // um 90° nach links drehen
     408:	8f e8       	ldi	r24, 0x8F	; 143
     40a:	62 e0       	ldi	r22, 0x02	; 2
     40c:	42 e3       	ldi	r20, 0x32	; 50
     40e:	50 e0       	ldi	r21, 0x00	; 0
     410:	21 e0       	ldi	r18, 0x01	; 1
     412:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     416:	8f e8       	ldi	r24, 0x8F	; 143
     418:	60 e0       	ldi	r22, 0x00	; 0
     41a:	41 e4       	ldi	r20, 0x41	; 65
     41c:	53 e0       	ldi	r21, 0x03	; 3
     41e:	21 e0       	ldi	r18, 0x01	; 1
     420:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, RIGHT, angle, true); // um 180° nach links drehen
     424:	8f e8       	ldi	r24, 0x8F	; 143
     426:	63 e0       	ldi	r22, 0x03	; 3
     428:	42 e3       	ldi	r20, 0x32	; 50
     42a:	50 e0       	ldi	r21, 0x00	; 0
     42c:	21 e0       	ldi	r18, 0x01	; 1
     42e:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     432:	8f e8       	ldi	r24, 0x8F	; 143
     434:	60 e0       	ldi	r22, 0x00	; 0
     436:	41 e4       	ldi	r20, 0x41	; 65
     438:	53 e0       	ldi	r21, 0x03	; 3
     43a:	21 e0       	ldi	r18, 0x01	; 1
     43c:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, RIGHT, angle, true); // um 180° nach links drehen
     440:	8f e8       	ldi	r24, 0x8F	; 143
     442:	63 e0       	ldi	r22, 0x03	; 3
     444:	42 e3       	ldi	r20, 0x32	; 50
     446:	50 e0       	ldi	r21, 0x00	; 0
     448:	21 e0       	ldi	r18, 0x01	; 1
     44a:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>
            move(speedfwd, FWD, DIST_CM(dist), true);
     44e:	8f e8       	ldi	r24, 0x8F	; 143
     450:	60 e0       	ldi	r22, 0x00	; 0
     452:	41 e4       	ldi	r20, 0x41	; 65
     454:	53 e0       	ldi	r21, 0x03	; 3
     456:	21 e0       	ldi	r18, 0x01	; 1
     458:	0e 94 34 09 	call	0x1268	; 0x1268 <move>
            rotate(speedfwd, LEFT, angle, true); // um 180° nach links drehen
     45c:	8f e8       	ldi	r24, 0x8F	; 143
     45e:	62 e0       	ldi	r22, 0x02	; 2
     460:	42 e3       	ldi	r20, 0x32	; 50
     462:	50 e0       	ldi	r21, 0x00	; 0
     464:	21 e0       	ldi	r18, 0x01	; 1
     466:	0e 94 ff 09 	call	0x13fe	; 0x13fe <rotate>

            state = MOVE_TO_DESTINATION;
     46a:	83 e0       	ldi	r24, 0x03	; 3
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	90 93 96 01 	sts	0x0196, r25
     472:	80 93 95 01 	sts	0x0195, r24

		break;

	}
}
     476:	0f 90       	pop	r0
     478:	0f 90       	pop	r0
     47a:	cf 91       	pop	r28
     47c:	df 91       	pop	r29
     47e:	08 95       	ret

00000480 <main>:

int main(void)
{
     480:	df 93       	push	r29
     482:	cf 93       	push	r28
     484:	cd b7       	in	r28, 0x3d	; 61
     486:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     488:	0e 94 3b 13 	call	0x2676	; 0x2676 <initRobotBase>
	mSleep(1000);
     48c:	88 ee       	ldi	r24, 0xE8	; 232
     48e:	93 e0       	ldi	r25, 0x03	; 3
     490:	0e 94 c2 12 	call	0x2584	; 0x2584 <mSleep>
	powerON();
     494:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <powerON>

	//initial value
    state = MOVE_TO_DESTINATION;
     498:	83 e0       	ldi	r24, 0x03	; 3
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	90 93 96 01 	sts	0x0196, r25
     4a0:	80 93 95 01 	sts	0x0195, r24
    BUMPERS_setStateChangedHandler(bumperActive);
     4a4:	88 e2       	ldi	r24, 0x28	; 40
     4a6:	91 e0       	ldi	r25, 0x01	; 1
     4a8:	0e 94 86 03 	call	0x70c	; 0x70c <BUMPERS_setStateChangedHandler>

	while(true)
	{
	    bumperActive();
     4ac:	0e 94 28 01 	call	0x250	; 0x250 <bumperActive>
		stateModel();
     4b0:	0e 94 43 01 	call	0x286	; 0x286 <stateModel>
		task_RP6System();
     4b4:	0e 94 2c 13 	call	0x2658	; 0x2658 <task_RP6System>
     4b8:	f9 cf       	rjmp	.-14     	; 0x4ac <main+0x2c>

000004ba <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     4ba:	df 93       	push	r29
     4bc:	cf 93       	push	r28
     4be:	cd b7       	in	r28, 0x3d	; 61
     4c0:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     4c2:	80 91 ac 01 	lds	r24, 0x01AC
     4c6:	84 30       	cpi	r24, 0x04	; 4
     4c8:	10 f0       	brcs	.+4      	; 0x4ce <enablePowerOnWarning+0x14>
			leds_on = 0; 
     4ca:	10 92 ac 01 	sts	0x01AC, r1
	}
     4ce:	cf 91       	pop	r28
     4d0:	df 91       	pop	r29
     4d2:	08 95       	ret

000004d4 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     4d4:	df 93       	push	r29
     4d6:	cf 93       	push	r28
     4d8:	cd b7       	in	r28, 0x3d	; 61
     4da:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     4dc:	84 e0       	ldi	r24, 0x04	; 4
     4de:	80 93 ac 01 	sts	0x01AC, r24
	}
     4e2:	cf 91       	pop	r28
     4e4:	df 91       	pop	r29
     4e6:	08 95       	ret

000004e8 <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     4e8:	df 93       	push	r29
     4ea:	cf 93       	push	r28
     4ec:	00 d0       	rcall	.+0      	; 0x4ee <updateStatusLEDs+0x6>
     4ee:	cd b7       	in	r28, 0x3d	; 61
     4f0:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     4f2:	a7 e3       	ldi	r26, 0x37	; 55
     4f4:	b0 e0       	ldi	r27, 0x00	; 0
     4f6:	e7 e3       	ldi	r30, 0x37	; 55
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	80 81       	ld	r24, Z
     4fc:	8c 77       	andi	r24, 0x7C	; 124
     4fe:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     500:	a8 e3       	ldi	r26, 0x38	; 56
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e8 e3       	ldi	r30, 0x38	; 56
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	80 81       	ld	r24, Z
     50a:	8c 77       	andi	r24, 0x7C	; 124
     50c:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     50e:	80 91 97 01 	lds	r24, 0x0197
     512:	88 70       	andi	r24, 0x08	; 8
     514:	88 23       	and	r24, r24
     516:	71 f0       	breq	.+28     	; 0x534 <updateStatusLEDs+0x4c>
     518:	a7 e3       	ldi	r26, 0x37	; 55
     51a:	b0 e0       	ldi	r27, 0x00	; 0
     51c:	e7 e3       	ldi	r30, 0x37	; 55
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	80 81       	ld	r24, Z
     522:	80 68       	ori	r24, 0x80	; 128
     524:	8c 93       	st	X, r24
     526:	a8 e3       	ldi	r26, 0x38	; 56
     528:	b0 e0       	ldi	r27, 0x00	; 0
     52a:	e8 e3       	ldi	r30, 0x38	; 56
     52c:	f0 e0       	ldi	r31, 0x00	; 0
     52e:	80 81       	ld	r24, Z
     530:	80 68       	ori	r24, 0x80	; 128
     532:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     534:	80 91 97 01 	lds	r24, 0x0197
     538:	80 71       	andi	r24, 0x10	; 16
     53a:	88 23       	and	r24, r24
     53c:	71 f0       	breq	.+28     	; 0x55a <updateStatusLEDs+0x72>
     53e:	a7 e3       	ldi	r26, 0x37	; 55
     540:	b0 e0       	ldi	r27, 0x00	; 0
     542:	e7 e3       	ldi	r30, 0x37	; 55
     544:	f0 e0       	ldi	r31, 0x00	; 0
     546:	80 81       	ld	r24, Z
     548:	82 60       	ori	r24, 0x02	; 2
     54a:	8c 93       	st	X, r24
     54c:	a8 e3       	ldi	r26, 0x38	; 56
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e8 e3       	ldi	r30, 0x38	; 56
     552:	f0 e0       	ldi	r31, 0x00	; 0
     554:	80 81       	ld	r24, Z
     556:	82 60       	ori	r24, 0x02	; 2
     558:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     55a:	80 91 97 01 	lds	r24, 0x0197
     55e:	80 72       	andi	r24, 0x20	; 32
     560:	88 23       	and	r24, r24
     562:	71 f0       	breq	.+28     	; 0x580 <updateStatusLEDs+0x98>
     564:	a7 e3       	ldi	r26, 0x37	; 55
     566:	b0 e0       	ldi	r27, 0x00	; 0
     568:	e7 e3       	ldi	r30, 0x37	; 55
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	80 81       	ld	r24, Z
     56e:	81 60       	ori	r24, 0x01	; 1
     570:	8c 93       	st	X, r24
     572:	a8 e3       	ldi	r26, 0x38	; 56
     574:	b0 e0       	ldi	r27, 0x00	; 0
     576:	e8 e3       	ldi	r30, 0x38	; 56
     578:	f0 e0       	ldi	r31, 0x00	; 0
     57a:	80 81       	ld	r24, Z
     57c:	81 60       	ori	r24, 0x01	; 1
     57e:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     580:	a4 e3       	ldi	r26, 0x34	; 52
     582:	b0 e0       	ldi	r27, 0x00	; 0
     584:	e4 e3       	ldi	r30, 0x34	; 52
     586:	f0 e0       	ldi	r31, 0x00	; 0
     588:	80 81       	ld	r24, Z
     58a:	8f 78       	andi	r24, 0x8F	; 143
     58c:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     58e:	a5 e3       	ldi	r26, 0x35	; 53
     590:	b0 e0       	ldi	r27, 0x00	; 0
     592:	e5 e3       	ldi	r30, 0x35	; 53
     594:	f0 e0       	ldi	r31, 0x00	; 0
     596:	80 81       	ld	r24, Z
     598:	8f 78       	andi	r24, 0x8F	; 143
     59a:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     59c:	a4 e3       	ldi	r26, 0x34	; 52
     59e:	b0 e0       	ldi	r27, 0x00	; 0
     5a0:	e4 e3       	ldi	r30, 0x34	; 52
     5a2:	f0 e0       	ldi	r31, 0x00	; 0
     5a4:	80 81       	ld	r24, Z
     5a6:	28 2f       	mov	r18, r24
     5a8:	80 91 97 01 	lds	r24, 0x0197
     5ac:	88 2f       	mov	r24, r24
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	82 95       	swap	r24
     5b2:	92 95       	swap	r25
     5b4:	90 7f       	andi	r25, 0xF0	; 240
     5b6:	98 27       	eor	r25, r24
     5b8:	80 7f       	andi	r24, 0xF0	; 240
     5ba:	98 27       	eor	r25, r24
     5bc:	80 77       	andi	r24, 0x70	; 112
     5be:	82 2b       	or	r24, r18
     5c0:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     5c2:	a5 e3       	ldi	r26, 0x35	; 53
     5c4:	b0 e0       	ldi	r27, 0x00	; 0
     5c6:	e5 e3       	ldi	r30, 0x35	; 53
     5c8:	f0 e0       	ldi	r31, 0x00	; 0
     5ca:	80 81       	ld	r24, Z
     5cc:	28 2f       	mov	r18, r24
     5ce:	80 91 97 01 	lds	r24, 0x0197
     5d2:	88 2f       	mov	r24, r24
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	82 95       	swap	r24
     5d8:	92 95       	swap	r25
     5da:	90 7f       	andi	r25, 0xF0	; 240
     5dc:	98 27       	eor	r25, r24
     5de:	80 7f       	andi	r24, 0xF0	; 240
     5e0:	98 27       	eor	r25, r24
     5e2:	80 77       	andi	r24, 0x70	; 112
     5e4:	82 2b       	or	r24, r18
     5e6:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     5e8:	80 91 ac 01 	lds	r24, 0x01AC
     5ec:	88 23       	and	r24, r24
     5ee:	59 f4       	brne	.+22     	; 0x606 <updateStatusLEDs+0x11e>
     5f0:	80 91 97 01 	lds	r24, 0x0197
     5f4:	8a 83       	std	Y+2, r24	; 0x02
     5f6:	8a 81       	ldd	r24, Y+2	; 0x02
     5f8:	88 23       	and	r24, r24
     5fa:	11 f0       	breq	.+4      	; 0x600 <updateStatusLEDs+0x118>
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	8a 83       	std	Y+2, r24	; 0x02
     600:	8a 81       	ldd	r24, Y+2	; 0x02
     602:	89 83       	std	Y+1, r24	; 0x01
     604:	03 c0       	rjmp	.+6      	; 0x60c <updateStatusLEDs+0x124>
     606:	80 91 ac 01 	lds	r24, 0x01AC
     60a:	89 83       	std	Y+1, r24	; 0x01
     60c:	89 81       	ldd	r24, Y+1	; 0x01
     60e:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
     612:	0f 90       	pop	r0
     614:	0f 90       	pop	r0
     616:	cf 91       	pop	r28
     618:	df 91       	pop	r29
     61a:	08 95       	ret

0000061c <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     61c:	df 93       	push	r29
     61e:	cf 93       	push	r28
     620:	0f 92       	push	r0
     622:	cd b7       	in	r28, 0x3d	; 61
     624:	de b7       	in	r29, 0x3e	; 62
     626:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     628:	89 81       	ldd	r24, Y+1	; 0x01
     62a:	80 93 97 01 	sts	0x0197, r24
	updateStatusLEDs();
     62e:	0e 94 74 02 	call	0x4e8	; 0x4e8 <updateStatusLEDs>
}
     632:	0f 90       	pop	r0
     634:	cf 91       	pop	r28
     636:	df 91       	pop	r29
     638:	08 95       	ret

0000063a <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     63a:	df 93       	push	r29
     63c:	cf 93       	push	r28
     63e:	0f 92       	push	r0
     640:	cd b7       	in	r28, 0x3d	; 61
     642:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     644:	a8 e3       	ldi	r26, 0x38	; 56
     646:	b0 e0       	ldi	r27, 0x00	; 0
     648:	e8 e3       	ldi	r30, 0x38	; 56
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	8e 7f       	andi	r24, 0xFE	; 254
     650:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     652:	a7 e3       	ldi	r26, 0x37	; 55
     654:	b0 e0       	ldi	r27, 0x00	; 0
     656:	e7 e3       	ldi	r30, 0x37	; 55
     658:	f0 e0       	ldi	r31, 0x00	; 0
     65a:	80 81       	ld	r24, Z
     65c:	8e 7f       	andi	r24, 0xFE	; 254
     65e:	8c 93       	st	X, r24
	nop();
     660:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     662:	e6 e3       	ldi	r30, 0x36	; 54
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	81 70       	andi	r24, 0x01	; 1
     66a:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     66c:	80 91 97 01 	lds	r24, 0x0197
     670:	80 72       	andi	r24, 0x20	; 32
     672:	88 23       	and	r24, r24
     674:	71 f0       	breq	.+28     	; 0x692 <getBumperLeft+0x58>
		DDRB |= SL6; 
     676:	a7 e3       	ldi	r26, 0x37	; 55
     678:	b0 e0       	ldi	r27, 0x00	; 0
     67a:	e7 e3       	ldi	r30, 0x37	; 55
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	80 81       	ld	r24, Z
     680:	81 60       	ori	r24, 0x01	; 1
     682:	8c 93       	st	X, r24
		PORTB |= SL6; 
     684:	a8 e3       	ldi	r26, 0x38	; 56
     686:	b0 e0       	ldi	r27, 0x00	; 0
     688:	e8 e3       	ldi	r30, 0x38	; 56
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	81 60       	ori	r24, 0x01	; 1
     690:	8c 93       	st	X, r24
	}
	return tmp;
     692:	89 81       	ldd	r24, Y+1	; 0x01
}
     694:	0f 90       	pop	r0
     696:	cf 91       	pop	r28
     698:	df 91       	pop	r29
     69a:	08 95       	ret

0000069c <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     69c:	df 93       	push	r29
     69e:	cf 93       	push	r28
     6a0:	0f 92       	push	r0
     6a2:	cd b7       	in	r28, 0x3d	; 61
     6a4:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     6a6:	a5 e3       	ldi	r26, 0x35	; 53
     6a8:	b0 e0       	ldi	r27, 0x00	; 0
     6aa:	e5 e3       	ldi	r30, 0x35	; 53
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
     6ae:	80 81       	ld	r24, Z
     6b0:	8f 7b       	andi	r24, 0xBF	; 191
     6b2:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     6b4:	a4 e3       	ldi	r26, 0x34	; 52
     6b6:	b0 e0       	ldi	r27, 0x00	; 0
     6b8:	e4 e3       	ldi	r30, 0x34	; 52
     6ba:	f0 e0       	ldi	r31, 0x00	; 0
     6bc:	80 81       	ld	r24, Z
     6be:	8f 7b       	andi	r24, 0xBF	; 191
     6c0:	8c 93       	st	X, r24
	nop();
     6c2:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     6c4:	e3 e3       	ldi	r30, 0x33	; 51
     6c6:	f0 e0       	ldi	r31, 0x00	; 0
     6c8:	80 81       	ld	r24, Z
     6ca:	80 74       	andi	r24, 0x40	; 64
     6cc:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     6ce:	80 91 97 01 	lds	r24, 0x0197
     6d2:	84 70       	andi	r24, 0x04	; 4
     6d4:	88 23       	and	r24, r24
     6d6:	71 f0       	breq	.+28     	; 0x6f4 <getBumperRight+0x58>
		DDRC |= SL3; 
     6d8:	a4 e3       	ldi	r26, 0x34	; 52
     6da:	b0 e0       	ldi	r27, 0x00	; 0
     6dc:	e4 e3       	ldi	r30, 0x34	; 52
     6de:	f0 e0       	ldi	r31, 0x00	; 0
     6e0:	80 81       	ld	r24, Z
     6e2:	80 64       	ori	r24, 0x40	; 64
     6e4:	8c 93       	st	X, r24
		PORTC |= SL3; 
     6e6:	a5 e3       	ldi	r26, 0x35	; 53
     6e8:	b0 e0       	ldi	r27, 0x00	; 0
     6ea:	e5 e3       	ldi	r30, 0x35	; 53
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	80 64       	ori	r24, 0x40	; 64
     6f2:	8c 93       	st	X, r24
	}
	return tmp;
     6f4:	89 81       	ldd	r24, Y+1	; 0x01
}
     6f6:	0f 90       	pop	r0
     6f8:	cf 91       	pop	r28
     6fa:	df 91       	pop	r29
     6fc:	08 95       	ret

000006fe <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     6fe:	df 93       	push	r29
     700:	cf 93       	push	r28
     702:	cd b7       	in	r28, 0x3d	; 61
     704:	de b7       	in	r29, 0x3e	; 62
     706:	cf 91       	pop	r28
     708:	df 91       	pop	r29
     70a:	08 95       	ret

0000070c <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     70c:	df 93       	push	r29
     70e:	cf 93       	push	r28
     710:	00 d0       	rcall	.+0      	; 0x712 <BUMPERS_setStateChangedHandler+0x6>
     712:	cd b7       	in	r28, 0x3d	; 61
     714:	de b7       	in	r29, 0x3e	; 62
     716:	9a 83       	std	Y+2, r25	; 0x02
     718:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     71a:	89 81       	ldd	r24, Y+1	; 0x01
     71c:	9a 81       	ldd	r25, Y+2	; 0x02
     71e:	90 93 63 00 	sts	0x0063, r25
     722:	80 93 62 00 	sts	0x0062, r24
}
     726:	0f 90       	pop	r0
     728:	0f 90       	pop	r0
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	00 d0       	rcall	.+0      	; 0x736 <task_Bumpers+0x6>
     736:	cd b7       	in	r28, 0x3d	; 61
     738:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     73a:	80 91 e4 01 	lds	r24, 0x01E4
     73e:	83 33       	cpi	r24, 0x33	; 51
     740:	e8 f0       	brcs	.+58     	; 0x77c <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     742:	0e 94 1d 03 	call	0x63a	; 0x63a <getBumperLeft>
     746:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     748:	0e 94 4e 03 	call	0x69c	; 0x69c <getBumperRight>
     74c:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     74e:	90 91 98 01 	lds	r25, 0x0198
     752:	8a 81       	ldd	r24, Y+2	; 0x02
     754:	98 17       	cp	r25, r24
     756:	29 f4       	brne	.+10     	; 0x762 <task_Bumpers+0x32>
     758:	90 91 f5 01 	lds	r25, 0x01F5
     75c:	89 81       	ldd	r24, Y+1	; 0x01
     75e:	98 17       	cp	r25, r24
     760:	59 f0       	breq	.+22     	; 0x778 <task_Bumpers+0x48>
			bumper_left = left;
     762:	8a 81       	ldd	r24, Y+2	; 0x02
     764:	80 93 98 01 	sts	0x0198, r24
			bumper_right = right;
     768:	89 81       	ldd	r24, Y+1	; 0x01
     76a:	80 93 f5 01 	sts	0x01F5, r24
			BUMPERS_stateChangedHandler();
     76e:	e0 91 62 00 	lds	r30, 0x0062
     772:	f0 91 63 00 	lds	r31, 0x0063
     776:	09 95       	icall
		}
		bumper_timer = 0;
     778:	10 92 e4 01 	sts	0x01E4, r1
	}
}
     77c:	0f 90       	pop	r0
     77e:	0f 90       	pop	r0
     780:	cf 91       	pop	r28
     782:	df 91       	pop	r29
     784:	08 95       	ret

00000786 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     786:	df 93       	push	r29
     788:	cf 93       	push	r28
     78a:	00 d0       	rcall	.+0      	; 0x78c <readADC+0x6>
     78c:	0f 92       	push	r0
     78e:	cd b7       	in	r28, 0x3d	; 61
     790:	de b7       	in	r29, 0x3e	; 62
     792:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     794:	e6 e2       	ldi	r30, 0x26	; 38
     796:	f0 e0       	ldi	r31, 0x00	; 0
     798:	80 81       	ld	r24, Z
     79a:	88 2f       	mov	r24, r24
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	80 74       	andi	r24, 0x40	; 64
     7a0:	90 70       	andi	r25, 0x00	; 0
     7a2:	00 97       	sbiw	r24, 0x00	; 0
     7a4:	19 f0       	breq	.+6      	; 0x7ac <readADC+0x26>
     7a6:	1b 82       	std	Y+3, r1	; 0x03
     7a8:	1a 82       	std	Y+2, r1	; 0x02
     7aa:	1f c0       	rjmp	.+62     	; 0x7ea <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     7ac:	e7 e2       	ldi	r30, 0x27	; 39
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	89 81       	ldd	r24, Y+1	; 0x01
     7b2:	80 64       	ori	r24, 0x40	; 64
     7b4:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     7b6:	e6 e2       	ldi	r30, 0x26	; 38
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	86 ed       	ldi	r24, 0xD6	; 214
     7bc:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     7be:	e6 e2       	ldi	r30, 0x26	; 38
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	80 81       	ld	r24, Z
     7c4:	88 2f       	mov	r24, r24
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	80 74       	andi	r24, 0x40	; 64
     7ca:	90 70       	andi	r25, 0x00	; 0
     7cc:	00 97       	sbiw	r24, 0x00	; 0
     7ce:	b9 f7       	brne	.-18     	; 0x7be <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     7d0:	a6 e2       	ldi	r26, 0x26	; 38
     7d2:	b0 e0       	ldi	r27, 0x00	; 0
     7d4:	e6 e2       	ldi	r30, 0x26	; 38
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	80 61       	ori	r24, 0x10	; 16
     7dc:	8c 93       	st	X, r24
	return ADC;
     7de:	e4 e2       	ldi	r30, 0x24	; 36
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	91 81       	ldd	r25, Z+1	; 0x01
     7e6:	9b 83       	std	Y+3, r25	; 0x03
     7e8:	8a 83       	std	Y+2, r24	; 0x02
     7ea:	8a 81       	ldd	r24, Y+2	; 0x02
     7ec:	9b 81       	ldd	r25, Y+3	; 0x03
}
     7ee:	0f 90       	pop	r0
     7f0:	0f 90       	pop	r0
     7f2:	0f 90       	pop	r0
     7f4:	cf 91       	pop	r28
     7f6:	df 91       	pop	r29
     7f8:	08 95       	ret

000007fa <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     7fa:	df 93       	push	r29
     7fc:	cf 93       	push	r28
     7fe:	0f 92       	push	r0
     800:	cd b7       	in	r28, 0x3d	; 61
     802:	de b7       	in	r29, 0x3e	; 62
     804:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     806:	e7 e2       	ldi	r30, 0x27	; 39
     808:	f0 e0       	ldi	r31, 0x00	; 0
     80a:	89 81       	ldd	r24, Y+1	; 0x01
     80c:	80 64       	ori	r24, 0x40	; 64
     80e:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     810:	e6 e2       	ldi	r30, 0x26	; 38
     812:	f0 e0       	ldi	r31, 0x00	; 0
     814:	86 ed       	ldi	r24, 0xD6	; 214
     816:	80 83       	st	Z, r24
}
     818:	0f 90       	pop	r0
     81a:	cf 91       	pop	r28
     81c:	df 91       	pop	r29
     81e:	08 95       	ret

00000820 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     820:	df 93       	push	r29
     822:	cf 93       	push	r28
     824:	00 d0       	rcall	.+0      	; 0x826 <task_ADC+0x6>
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     82a:	e6 e2       	ldi	r30, 0x26	; 38
     82c:	f0 e0       	ldi	r31, 0x00	; 0
     82e:	80 81       	ld	r24, Z
     830:	88 2f       	mov	r24, r24
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	80 74       	andi	r24, 0x40	; 64
     836:	90 70       	andi	r25, 0x00	; 0
     838:	00 97       	sbiw	r24, 0x00	; 0
     83a:	09 f0       	breq	.+2      	; 0x83e <task_ADC+0x1e>
     83c:	91 c0       	rjmp	.+290    	; 0x960 <__stack+0x101>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     83e:	80 91 79 01 	lds	r24, 0x0179
     842:	28 2f       	mov	r18, r24
     844:	30 e0       	ldi	r19, 0x00	; 0
     846:	3a 83       	std	Y+2, r19	; 0x02
     848:	29 83       	std	Y+1, r18	; 0x01
     84a:	89 81       	ldd	r24, Y+1	; 0x01
     84c:	9a 81       	ldd	r25, Y+2	; 0x02
     84e:	83 30       	cpi	r24, 0x03	; 3
     850:	91 05       	cpc	r25, r1
     852:	09 f4       	brne	.+2      	; 0x856 <task_ADC+0x36>
     854:	4a c0       	rjmp	.+148    	; 0x8ea <__stack+0x8b>
     856:	29 81       	ldd	r18, Y+1	; 0x01
     858:	3a 81       	ldd	r19, Y+2	; 0x02
     85a:	24 30       	cpi	r18, 0x04	; 4
     85c:	31 05       	cpc	r19, r1
     85e:	7c f4       	brge	.+30     	; 0x87e <__stack+0x1f>
     860:	89 81       	ldd	r24, Y+1	; 0x01
     862:	9a 81       	ldd	r25, Y+2	; 0x02
     864:	81 30       	cpi	r24, 0x01	; 1
     866:	91 05       	cpc	r25, r1
     868:	41 f1       	breq	.+80     	; 0x8ba <__stack+0x5b>
     86a:	29 81       	ldd	r18, Y+1	; 0x01
     86c:	3a 81       	ldd	r19, Y+2	; 0x02
     86e:	22 30       	cpi	r18, 0x02	; 2
     870:	31 05       	cpc	r19, r1
     872:	7c f5       	brge	.+94     	; 0x8d2 <__stack+0x73>
     874:	89 81       	ldd	r24, Y+1	; 0x01
     876:	9a 81       	ldd	r25, Y+2	; 0x02
     878:	00 97       	sbiw	r24, 0x00	; 0
     87a:	99 f0       	breq	.+38     	; 0x8a2 <__stack+0x43>
     87c:	65 c0       	rjmp	.+202    	; 0x948 <__stack+0xe9>
     87e:	29 81       	ldd	r18, Y+1	; 0x01
     880:	3a 81       	ldd	r19, Y+2	; 0x02
     882:	25 30       	cpi	r18, 0x05	; 5
     884:	31 05       	cpc	r19, r1
     886:	09 f4       	brne	.+2      	; 0x88a <__stack+0x2b>
     888:	48 c0       	rjmp	.+144    	; 0x91a <__stack+0xbb>
     88a:	89 81       	ldd	r24, Y+1	; 0x01
     88c:	9a 81       	ldd	r25, Y+2	; 0x02
     88e:	85 30       	cpi	r24, 0x05	; 5
     890:	91 05       	cpc	r25, r1
     892:	bc f1       	brlt	.+110    	; 0x902 <__stack+0xa3>
     894:	29 81       	ldd	r18, Y+1	; 0x01
     896:	3a 81       	ldd	r19, Y+2	; 0x02
     898:	26 30       	cpi	r18, 0x06	; 6
     89a:	31 05       	cpc	r19, r1
     89c:	09 f4       	brne	.+2      	; 0x8a0 <__stack+0x41>
     89e:	49 c0       	rjmp	.+146    	; 0x932 <__stack+0xd3>
     8a0:	53 c0       	rjmp	.+166    	; 0x948 <__stack+0xe9>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     8a2:	e4 e2       	ldi	r30, 0x24	; 36
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	80 81       	ld	r24, Z
     8a8:	91 81       	ldd	r25, Z+1	; 0x01
     8aa:	90 93 f9 01 	sts	0x01F9, r25
     8ae:	80 93 f8 01 	sts	0x01F8, r24
     8b2:	86 e0       	ldi	r24, 0x06	; 6
     8b4:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     8b8:	47 c0       	rjmp	.+142    	; 0x948 <__stack+0xe9>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     8ba:	e4 e2       	ldi	r30, 0x24	; 36
     8bc:	f0 e0       	ldi	r31, 0x00	; 0
     8be:	80 81       	ld	r24, Z
     8c0:	91 81       	ldd	r25, Z+1	; 0x01
     8c2:	90 93 fe 01 	sts	0x01FE, r25
     8c6:	80 93 fd 01 	sts	0x01FD, r24
     8ca:	85 e0       	ldi	r24, 0x05	; 5
     8cc:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     8d0:	3b c0       	rjmp	.+118    	; 0x948 <__stack+0xe9>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     8d2:	e4 e2       	ldi	r30, 0x24	; 36
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	80 81       	ld	r24, Z
     8d8:	91 81       	ldd	r25, Z+1	; 0x01
     8da:	90 93 ef 01 	sts	0x01EF, r25
     8de:	80 93 ee 01 	sts	0x01EE, r24
     8e2:	83 e0       	ldi	r24, 0x03	; 3
     8e4:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     8e8:	2f c0       	rjmp	.+94     	; 0x948 <__stack+0xe9>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     8ea:	e4 e2       	ldi	r30, 0x24	; 36
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	80 81       	ld	r24, Z
     8f0:	91 81       	ldd	r25, Z+1	; 0x01
     8f2:	90 93 b8 01 	sts	0x01B8, r25
     8f6:	80 93 b7 01 	sts	0x01B7, r24
     8fa:	82 e0       	ldi	r24, 0x02	; 2
     8fc:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     900:	23 c0       	rjmp	.+70     	; 0x948 <__stack+0xe9>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     902:	e4 e2       	ldi	r30, 0x24	; 36
     904:	f0 e0       	ldi	r31, 0x00	; 0
     906:	80 81       	ld	r24, Z
     908:	91 81       	ldd	r25, Z+1	; 0x01
     90a:	90 93 de 01 	sts	0x01DE, r25
     90e:	80 93 dd 01 	sts	0x01DD, r24
     912:	80 e0       	ldi	r24, 0x00	; 0
     914:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     918:	17 c0       	rjmp	.+46     	; 0x948 <__stack+0xe9>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     91a:	e4 e2       	ldi	r30, 0x24	; 36
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	80 81       	ld	r24, Z
     920:	91 81       	ldd	r25, Z+1	; 0x01
     922:	90 93 ec 01 	sts	0x01EC, r25
     926:	80 93 eb 01 	sts	0x01EB, r24
     92a:	81 e0       	ldi	r24, 0x01	; 1
     92c:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
     930:	0b c0       	rjmp	.+22     	; 0x948 <__stack+0xe9>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     932:	e4 e2       	ldi	r30, 0x24	; 36
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	80 81       	ld	r24, Z
     938:	91 81       	ldd	r25, Z+1	; 0x01
     93a:	90 93 b6 01 	sts	0x01B6, r25
     93e:	80 93 b5 01 	sts	0x01B5, r24
     942:	87 e0       	ldi	r24, 0x07	; 7
     944:	0e 94 fd 03 	call	0x7fa	; 0x7fa <startADC>
		}
		if(current_adc_channel == 6)
     948:	80 91 79 01 	lds	r24, 0x0179
     94c:	86 30       	cpi	r24, 0x06	; 6
     94e:	19 f4       	brne	.+6      	; 0x956 <__stack+0xf7>
			current_adc_channel = 0;
     950:	10 92 79 01 	sts	0x0179, r1
     954:	05 c0       	rjmp	.+10     	; 0x960 <__stack+0x101>
		else
			current_adc_channel++;
     956:	80 91 79 01 	lds	r24, 0x0179
     95a:	8f 5f       	subi	r24, 0xFF	; 255
     95c:	80 93 79 01 	sts	0x0179, r24
	}
}
     960:	0f 90       	pop	r0
     962:	0f 90       	pop	r0
     964:	cf 91       	pop	r28
     966:	df 91       	pop	r29
     968:	08 95       	ret

0000096a <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     96a:	1f 92       	push	r1
     96c:	0f 92       	push	r0
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	0f 92       	push	r0
     972:	11 24       	eor	r1, r1
     974:	8f 93       	push	r24
     976:	9f 93       	push	r25
     978:	df 93       	push	r29
     97a:	cf 93       	push	r28
     97c:	cd b7       	in	r28, 0x3d	; 61
     97e:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     980:	80 91 f3 01 	lds	r24, 0x01F3
     984:	90 91 f4 01 	lds	r25, 0x01F4
     988:	01 96       	adiw	r24, 0x01	; 1
     98a:	90 93 f4 01 	sts	0x01F4, r25
     98e:	80 93 f3 01 	sts	0x01F3, r24
	mleft_counter++;	
     992:	80 91 e9 01 	lds	r24, 0x01E9
     996:	90 91 ea 01 	lds	r25, 0x01EA
     99a:	01 96       	adiw	r24, 0x01	; 1
     99c:	90 93 ea 01 	sts	0x01EA, r25
     9a0:	80 93 e9 01 	sts	0x01E9, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     9a4:	cf 91       	pop	r28
     9a6:	df 91       	pop	r29
     9a8:	9f 91       	pop	r25
     9aa:	8f 91       	pop	r24
     9ac:	0f 90       	pop	r0
     9ae:	0f be       	out	0x3f, r0	; 63
     9b0:	0f 90       	pop	r0
     9b2:	1f 90       	pop	r1
     9b4:	18 95       	reti

000009b6 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     9b6:	1f 92       	push	r1
     9b8:	0f 92       	push	r0
     9ba:	0f b6       	in	r0, 0x3f	; 63
     9bc:	0f 92       	push	r0
     9be:	11 24       	eor	r1, r1
     9c0:	8f 93       	push	r24
     9c2:	9f 93       	push	r25
     9c4:	df 93       	push	r29
     9c6:	cf 93       	push	r28
     9c8:	cd b7       	in	r28, 0x3d	; 61
     9ca:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     9cc:	80 91 e5 01 	lds	r24, 0x01E5
     9d0:	90 91 e6 01 	lds	r25, 0x01E6
     9d4:	01 96       	adiw	r24, 0x01	; 1
     9d6:	90 93 e6 01 	sts	0x01E6, r25
     9da:	80 93 e5 01 	sts	0x01E5, r24
	mright_counter++;
     9de:	80 91 bf 01 	lds	r24, 0x01BF
     9e2:	90 91 c0 01 	lds	r25, 0x01C0
     9e6:	01 96       	adiw	r24, 0x01	; 1
     9e8:	90 93 c0 01 	sts	0x01C0, r25
     9ec:	80 93 bf 01 	sts	0x01BF, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     9f0:	cf 91       	pop	r28
     9f2:	df 91       	pop	r29
     9f4:	9f 91       	pop	r25
     9f6:	8f 91       	pop	r24
     9f8:	0f 90       	pop	r0
     9fa:	0f be       	out	0x3f, r0	; 63
     9fc:	0f 90       	pop	r0
     9fe:	1f 90       	pop	r1
     a00:	18 95       	reti

00000a02 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     a02:	df 93       	push	r29
     a04:	cf 93       	push	r28
     a06:	cd b7       	in	r28, 0x3d	; 61
     a08:	de b7       	in	r29, 0x3e	; 62
     a0a:	cf 91       	pop	r28
     a0c:	df 91       	pop	r29
     a0e:	08 95       	ret

00000a10 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     a10:	df 93       	push	r29
     a12:	cf 93       	push	r28
     a14:	00 d0       	rcall	.+0      	; 0xa16 <MOTIONCONTROL_setStateChangedHandler+0x6>
     a16:	cd b7       	in	r28, 0x3d	; 61
     a18:	de b7       	in	r29, 0x3e	; 62
     a1a:	9a 83       	std	Y+2, r25	; 0x02
     a1c:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     a1e:	89 81       	ldd	r24, Y+1	; 0x01
     a20:	9a 81       	ldd	r25, Y+2	; 0x02
     a22:	90 93 65 00 	sts	0x0065, r25
     a26:	80 93 64 00 	sts	0x0064, r24
}
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	cf 91       	pop	r28
     a30:	df 91       	pop	r29
     a32:	08 95       	ret

00000a34 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     a34:	df 93       	push	r29
     a36:	cf 93       	push	r28
     a38:	00 d0       	rcall	.+0      	; 0xa3a <emergencyShutdown+0x6>
     a3a:	cd b7       	in	r28, 0x3d	; 61
     a3c:	de b7       	in	r29, 0x3e	; 62
     a3e:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     a40:	f8 94       	cli
	IRCOMM_OFF();
     a42:	a2 e3       	ldi	r26, 0x32	; 50
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	e2 e3       	ldi	r30, 0x32	; 50
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	8f 77       	andi	r24, 0x7F	; 127
     a4e:	8c 93       	st	X, r24
	setACSPwrOff();
     a50:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <setACSPwrOff>
	mleft_power = 0;
     a54:	10 92 ae 01 	sts	0x01AE, r1
     a58:	10 92 ad 01 	sts	0x01AD, r1
	mright_power = 0;
     a5c:	10 92 be 01 	sts	0x01BE, r1
     a60:	10 92 bd 01 	sts	0x01BD, r1
	left_i = 0;
     a64:	10 92 a8 01 	sts	0x01A8, r1
     a68:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
     a6c:	10 92 e3 01 	sts	0x01E3, r1
     a70:	10 92 e2 01 	sts	0x01E2, r1
	mleft_ptmp = 0;
     a74:	10 92 fc 01 	sts	0x01FC, r1
	mright_ptmp = 0;
     a78:	10 92 da 01 	sts	0x01DA, r1
	OCR1AL = 0;
     a7c:	ea e4       	ldi	r30, 0x4A	; 74
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	10 82       	st	Z, r1
	OCR1BL = 0;
     a82:	e8 e4       	ldi	r30, 0x48	; 72
     a84:	f0 e0       	ldi	r31, 0x00	; 0
     a86:	10 82       	st	Z, r1
	TCCR1A = 0;
     a88:	ef e4       	ldi	r30, 0x4F	; 79
     a8a:	f0 e0       	ldi	r31, 0x00	; 0
     a8c:	10 82       	st	Z, r1
	powerOFF();
     a8e:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     a92:	80 ef       	ldi	r24, 0xF0	; 240
     a94:	91 e0       	ldi	r25, 0x01	; 1
     a96:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     a9a:	85 eb       	ldi	r24, 0xB5	; 181
     a9c:	91 e0       	ldi	r25, 0x01	; 1
     a9e:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     aa2:	8a 81       	ldd	r24, Y+2	; 0x02
     aa4:	81 30       	cpi	r24, 0x01	; 1
     aa6:	19 f0       	breq	.+6      	; 0xaae <emergencyShutdown+0x7a>
     aa8:	8a 81       	ldd	r24, Y+2	; 0x02
     aaa:	82 30       	cpi	r24, 0x02	; 2
     aac:	e9 f4       	brne	.+58     	; 0xae8 <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     aae:	8b e8       	ldi	r24, 0x8B	; 139
     ab0:	91 e0       	ldi	r25, 0x01	; 1
     ab2:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		writeString_P("Affected channel:"); 	
     ab6:	89 e7       	ldi	r24, 0x79	; 121
     ab8:	91 e0       	ldi	r25, 0x01	; 1
     aba:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     abe:	8a 81       	ldd	r24, Y+2	; 0x02
     ac0:	81 30       	cpi	r24, 0x01	; 1
     ac2:	29 f4       	brne	.+10     	; 0xace <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     ac4:	84 e7       	ldi	r24, 0x74	; 116
     ac6:	91 e0       	ldi	r25, 0x01	; 1
     ac8:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     ace:	8e e6       	ldi	r24, 0x6E	; 110
     ad0:	91 e0       	ldi	r25, 0x01	; 1
     ad2:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     ad6:	8d e3       	ldi	r24, 0x3D	; 61
     ad8:	91 e0       	ldi	r25, 0x01	; 1
     ada:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     ade:	8e ef       	ldi	r24, 0xFE	; 254
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
     ae6:	0f c0       	rjmp	.+30     	; 0xb06 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     ae8:	8a 81       	ldd	r24, Y+2	; 0x02
     aea:	83 30       	cpi	r24, 0x03	; 3
     aec:	61 f4       	brne	.+24     	; 0xb06 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     aee:	81 ee       	ldi	r24, 0xE1	; 225
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     af6:	81 eb       	ldi	r24, 0xB1	; 177
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     afe:	8a e7       	ldi	r24, 0x7A	; 122
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     b06:	84 e5       	ldi	r24, 0x54	; 84
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	0e 94 09 15 	call	0x2a12	; 0x2a12 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     b0e:	86 e3       	ldi	r24, 0x36	; 54
     b10:	0e 94 0e 03 	call	0x61c	; 0x61c <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     b14:	8a e0       	ldi	r24, 0x0A	; 10
     b16:	89 83       	std	Y+1, r24	; 0x01
     b18:	07 c0       	rjmp	.+14     	; 0xb28 <emergencyShutdown+0xf4>
			delayCycles(32768);
     b1a:	80 e0       	ldi	r24, 0x00	; 0
     b1c:	90 e8       	ldi	r25, 0x80	; 128
     b1e:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     b22:	89 81       	ldd	r24, Y+1	; 0x01
     b24:	81 50       	subi	r24, 0x01	; 1
     b26:	89 83       	std	Y+1, r24	; 0x01
     b28:	89 81       	ldd	r24, Y+1	; 0x01
     b2a:	88 23       	and	r24, r24
     b2c:	b1 f7       	brne	.-20     	; 0xb1a <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	0e 94 0e 03 	call	0x61c	; 0x61c <setLEDs>
		for(dly = 10; dly; dly--)
     b34:	8a e0       	ldi	r24, 0x0A	; 10
     b36:	89 83       	std	Y+1, r24	; 0x01
     b38:	07 c0       	rjmp	.+14     	; 0xb48 <emergencyShutdown+0x114>
			delayCycles(65535);
     b3a:	8f ef       	ldi	r24, 0xFF	; 255
     b3c:	9f ef       	ldi	r25, 0xFF	; 255
     b3e:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     b42:	89 81       	ldd	r24, Y+1	; 0x01
     b44:	81 50       	subi	r24, 0x01	; 1
     b46:	89 83       	std	Y+1, r24	; 0x01
     b48:	89 81       	ldd	r24, Y+1	; 0x01
     b4a:	88 23       	and	r24, r24
     b4c:	b1 f7       	brne	.-20     	; 0xb3a <emergencyShutdown+0x106>
     b4e:	df cf       	rjmp	.-66     	; 0xb0e <emergencyShutdown+0xda>

00000b50 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     b50:	df 93       	push	r29
     b52:	cf 93       	push	r28
     b54:	cd b7       	in	r28, 0x3d	; 61
     b56:	de b7       	in	r29, 0x3e	; 62
     b58:	28 97       	sbiw	r28, 0x08	; 8
     b5a:	0f b6       	in	r0, 0x3f	; 63
     b5c:	f8 94       	cli
     b5e:	de bf       	out	0x3e, r29	; 62
     b60:	0f be       	out	0x3f, r0	; 63
     b62:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     b64:	80 91 d9 01 	lds	r24, 0x01D9
     b68:	82 33       	cpi	r24, 0x32	; 50
     b6a:	08 f4       	brcc	.+2      	; 0xb6e <task_motionControl+0x1e>
     b6c:	7e c0       	rjmp	.+252    	; 0xc6a <task_motionControl+0x11a>
		overcurrent_timer = 0;
     b6e:	10 92 d9 01 	sts	0x01D9, r1
		if(!overcurrent_timeout) {
     b72:	80 91 d6 01 	lds	r24, 0x01D6
     b76:	88 23       	and	r24, r24
     b78:	09 f0       	breq	.+2      	; 0xb7c <task_motionControl+0x2c>
     b7a:	43 c0       	rjmp	.+134    	; 0xc02 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     b7c:	80 91 fd 01 	lds	r24, 0x01FD
     b80:	90 91 fe 01 	lds	r25, 0x01FE
     b84:	23 e0       	ldi	r18, 0x03	; 3
     b86:	83 30       	cpi	r24, 0x03	; 3
     b88:	92 07       	cpc	r25, r18
     b8a:	40 f4       	brcc	.+16     	; 0xb9c <task_motionControl+0x4c>
     b8c:	80 91 ee 01 	lds	r24, 0x01EE
     b90:	90 91 ef 01 	lds	r25, 0x01EF
     b94:	43 e0       	ldi	r20, 0x03	; 3
     b96:	83 30       	cpi	r24, 0x03	; 3
     b98:	94 07       	cpc	r25, r20
     b9a:	f0 f0       	brcs	.+60     	; 0xbd8 <task_motionControl+0x88>
				overcurrent_errors++;
     b9c:	80 91 d8 01 	lds	r24, 0x01D8
     ba0:	8f 5f       	subi	r24, 0xFF	; 255
     ba2:	80 93 d8 01 	sts	0x01D8, r24
				overcurrent_timeout = 10; 
     ba6:	8a e0       	ldi	r24, 0x0A	; 10
     ba8:	80 93 d6 01 	sts	0x01D6, r24
				mleft_power = 0;
     bac:	10 92 ae 01 	sts	0x01AE, r1
     bb0:	10 92 ad 01 	sts	0x01AD, r1
				mright_power = 0;				
     bb4:	10 92 be 01 	sts	0x01BE, r1
     bb8:	10 92 bd 01 	sts	0x01BD, r1
				left_i = 0;
     bbc:	10 92 a8 01 	sts	0x01A8, r1
     bc0:	10 92 a7 01 	sts	0x01A7, r1
				right_i = 0;
     bc4:	10 92 e3 01 	sts	0x01E3, r1
     bc8:	10 92 e2 01 	sts	0x01E2, r1
				motion_status.overcurrent = true;
     bcc:	80 91 94 01 	lds	r24, 0x0194
     bd0:	84 60       	ori	r24, 0x04	; 4
     bd2:	80 93 94 01 	sts	0x0194, r24
     bd6:	59 c2       	rjmp	.+1202   	; 0x108a <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     bd8:	80 91 94 01 	lds	r24, 0x0194
     bdc:	8b 7f       	andi	r24, 0xFB	; 251
     bde:	80 93 94 01 	sts	0x0194, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     be2:	80 91 a3 01 	lds	r24, 0x01A3
     be6:	85 36       	cpi	r24, 0x65	; 101
     be8:	28 f0       	brcs	.+10     	; 0xbf4 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     bea:	10 92 d8 01 	sts	0x01D8, r1
				overcurrent_error_clear = 0;
     bee:	10 92 a3 01 	sts	0x01A3, r1
     bf2:	07 c0       	rjmp	.+14     	; 0xc02 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     bf4:	80 91 d8 01 	lds	r24, 0x01D8
     bf8:	83 30       	cpi	r24, 0x03	; 3
     bfa:	18 f0       	brcs	.+6      	; 0xc02 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     bfc:	83 e0       	ldi	r24, 0x03	; 3
     bfe:	0e 94 1a 05 	call	0xa34	; 0xa34 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     c02:	80 91 fd 01 	lds	r24, 0x01FD
     c06:	90 91 fe 01 	lds	r25, 0x01FE
     c0a:	86 39       	cpi	r24, 0x96	; 150
     c0c:	91 05       	cpc	r25, r1
     c0e:	98 f4       	brcc	.+38     	; 0xc36 <task_motionControl+0xe6>
     c10:	80 91 af 01 	lds	r24, 0x01AF
     c14:	90 91 b0 01 	lds	r25, 0x01B0
     c18:	00 97       	sbiw	r24, 0x00	; 0
     c1a:	69 f4       	brne	.+26     	; 0xc36 <task_motionControl+0xe6>
     c1c:	80 91 9d 01 	lds	r24, 0x019D
     c20:	90 91 9e 01 	lds	r25, 0x019E
     c24:	00 97       	sbiw	r24, 0x00	; 0
     c26:	39 f0       	breq	.+14     	; 0xc36 <task_motionControl+0xe6>
     c28:	80 91 fc 01 	lds	r24, 0x01FC
     c2c:	87 39       	cpi	r24, 0x97	; 151
     c2e:	18 f0       	brcs	.+6      	; 0xc36 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	0e 94 1a 05 	call	0xa34	; 0xa34 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     c36:	80 91 ee 01 	lds	r24, 0x01EE
     c3a:	90 91 ef 01 	lds	r25, 0x01EF
     c3e:	86 39       	cpi	r24, 0x96	; 150
     c40:	91 05       	cpc	r25, r1
     c42:	98 f4       	brcc	.+38     	; 0xc6a <task_motionControl+0x11a>
     c44:	80 91 f1 01 	lds	r24, 0x01F1
     c48:	90 91 f2 01 	lds	r25, 0x01F2
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	69 f4       	brne	.+26     	; 0xc6a <task_motionControl+0x11a>
     c50:	80 91 9b 01 	lds	r24, 0x019B
     c54:	90 91 9c 01 	lds	r25, 0x019C
     c58:	00 97       	sbiw	r24, 0x00	; 0
     c5a:	39 f0       	breq	.+14     	; 0xc6a <task_motionControl+0x11a>
     c5c:	80 91 da 01 	lds	r24, 0x01DA
     c60:	87 39       	cpi	r24, 0x97	; 151
     c62:	18 f0       	brcs	.+6      	; 0xc6a <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     c64:	82 e0       	ldi	r24, 0x02	; 2
     c66:	0e 94 1a 05 	call	0xa34	; 0xa34 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     c6a:	80 91 ab 01 	lds	r24, 0x01AB
     c6e:	88 23       	and	r24, r24
     c70:	09 f4       	brne	.+2      	; 0xc74 <task_motionControl+0x124>
     c72:	fc c1       	rjmp	.+1016   	; 0x106c <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     c74:	80 91 d6 01 	lds	r24, 0x01D6
     c78:	88 23       	and	r24, r24
     c7a:	09 f0       	breq	.+2      	; 0xc7e <task_motionControl+0x12e>
     c7c:	f0 c1       	rjmp	.+992    	; 0x105e <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     c7e:	80 91 d8 01 	lds	r24, 0x01D8
     c82:	88 23       	and	r24, r24
     c84:	31 f0       	breq	.+12     	; 0xc92 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     c86:	80 91 a3 01 	lds	r24, 0x01A3
     c8a:	8f 5f       	subi	r24, 0xFF	; 255
     c8c:	80 93 a3 01 	sts	0x01A3, r24
     c90:	02 c0       	rjmp	.+4      	; 0xc96 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     c92:	10 92 a3 01 	sts	0x01A3, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     c96:	80 91 94 01 	lds	r24, 0x0194
     c9a:	82 70       	andi	r24, 0x02	; 2
     c9c:	88 23       	and	r24, r24
     c9e:	09 f4       	brne	.+2      	; 0xca2 <task_motionControl+0x152>
     ca0:	3f c0       	rjmp	.+126    	; 0xd20 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     ca2:	20 91 f3 01 	lds	r18, 0x01F3
     ca6:	30 91 f4 01 	lds	r19, 0x01F4
     caa:	80 91 99 01 	lds	r24, 0x0199
     cae:	90 91 9a 01 	lds	r25, 0x019A
     cb2:	28 17       	cp	r18, r24
     cb4:	39 07       	cpc	r19, r25
     cb6:	90 f0       	brcs	.+36     	; 0xcdc <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     cb8:	10 92 9e 01 	sts	0x019E, r1
     cbc:	10 92 9d 01 	sts	0x019D, r1
					left_i = 0;
     cc0:	10 92 a8 01 	sts	0x01A8, r1
     cc4:	10 92 a7 01 	sts	0x01A7, r1
					mleft_power = 0;		
     cc8:	10 92 ae 01 	sts	0x01AE, r1
     ccc:	10 92 ad 01 	sts	0x01AD, r1
					motion_status.move_R = false;
     cd0:	80 91 94 01 	lds	r24, 0x0194
     cd4:	8d 7f       	andi	r24, 0xFD	; 253
     cd6:	80 93 94 01 	sts	0x0194, r24
     cda:	22 c0       	rjmp	.+68     	; 0xd20 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     cdc:	20 91 f3 01 	lds	r18, 0x01F3
     ce0:	30 91 f4 01 	lds	r19, 0x01F4
     ce4:	80 91 b1 01 	lds	r24, 0x01B1
     ce8:	90 91 b2 01 	lds	r25, 0x01B2
     cec:	28 17       	cp	r18, r24
     cee:	39 07       	cpc	r19, r25
     cf0:	b8 f0       	brcs	.+46     	; 0xd20 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     cf2:	80 91 9d 01 	lds	r24, 0x019D
     cf6:	90 91 9e 01 	lds	r25, 0x019E
     cfa:	96 95       	lsr	r25
     cfc:	87 95       	ror	r24
     cfe:	90 93 9e 01 	sts	0x019E, r25
     d02:	80 93 9d 01 	sts	0x019D, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     d06:	80 91 9d 01 	lds	r24, 0x019D
     d0a:	90 91 9e 01 	lds	r25, 0x019E
     d0e:	86 31       	cpi	r24, 0x16	; 22
     d10:	91 05       	cpc	r25, r1
     d12:	30 f4       	brcc	.+12     	; 0xd20 <task_motionControl+0x1d0>
     d14:	86 e1       	ldi	r24, 0x16	; 22
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	90 93 9e 01 	sts	0x019E, r25
     d1c:	80 93 9d 01 	sts	0x019D, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     d20:	80 91 94 01 	lds	r24, 0x0194
     d24:	81 70       	andi	r24, 0x01	; 1
     d26:	88 23       	and	r24, r24
     d28:	09 f4       	brne	.+2      	; 0xd2c <task_motionControl+0x1dc>
     d2a:	3f c0       	rjmp	.+126    	; 0xdaa <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     d2c:	20 91 e5 01 	lds	r18, 0x01E5
     d30:	30 91 e6 01 	lds	r19, 0x01E6
     d34:	80 91 bb 01 	lds	r24, 0x01BB
     d38:	90 91 bc 01 	lds	r25, 0x01BC
     d3c:	28 17       	cp	r18, r24
     d3e:	39 07       	cpc	r19, r25
     d40:	90 f0       	brcs	.+36     	; 0xd66 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     d42:	10 92 9c 01 	sts	0x019C, r1
     d46:	10 92 9b 01 	sts	0x019B, r1
					right_i = 0;
     d4a:	10 92 e3 01 	sts	0x01E3, r1
     d4e:	10 92 e2 01 	sts	0x01E2, r1
					mright_power = 0;
     d52:	10 92 be 01 	sts	0x01BE, r1
     d56:	10 92 bd 01 	sts	0x01BD, r1
					motion_status.move_L = false;
     d5a:	80 91 94 01 	lds	r24, 0x0194
     d5e:	8e 7f       	andi	r24, 0xFE	; 254
     d60:	80 93 94 01 	sts	0x0194, r24
     d64:	22 c0       	rjmp	.+68     	; 0xdaa <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     d66:	20 91 e5 01 	lds	r18, 0x01E5
     d6a:	30 91 e6 01 	lds	r19, 0x01E6
     d6e:	80 91 e7 01 	lds	r24, 0x01E7
     d72:	90 91 e8 01 	lds	r25, 0x01E8
     d76:	28 17       	cp	r18, r24
     d78:	39 07       	cpc	r19, r25
     d7a:	b8 f0       	brcs	.+46     	; 0xdaa <task_motionControl+0x25a>
					mright_des_speed /= 2;
     d7c:	80 91 9b 01 	lds	r24, 0x019B
     d80:	90 91 9c 01 	lds	r25, 0x019C
     d84:	96 95       	lsr	r25
     d86:	87 95       	ror	r24
     d88:	90 93 9c 01 	sts	0x019C, r25
     d8c:	80 93 9b 01 	sts	0x019B, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     d90:	80 91 9b 01 	lds	r24, 0x019B
     d94:	90 91 9c 01 	lds	r25, 0x019C
     d98:	86 31       	cpi	r24, 0x16	; 22
     d9a:	91 05       	cpc	r25, r1
     d9c:	30 f4       	brcc	.+12     	; 0xdaa <task_motionControl+0x25a>
     d9e:	86 e1       	ldi	r24, 0x16	; 22
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	90 93 9c 01 	sts	0x019C, r25
     da6:	80 93 9b 01 	sts	0x019B, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     daa:	90 91 74 01 	lds	r25, 0x0174
     dae:	80 91 76 01 	lds	r24, 0x0176
     db2:	98 17       	cp	r25, r24
     db4:	39 f4       	brne	.+14     	; 0xdc4 <task_motionControl+0x274>
     db6:	90 91 75 01 	lds	r25, 0x0175
     dba:	80 91 77 01 	lds	r24, 0x0177
     dbe:	98 17       	cp	r25, r24
     dc0:	09 f4       	brne	.+2      	; 0xdc4 <task_motionControl+0x274>
     dc2:	64 c0       	rjmp	.+200    	; 0xe8c <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     dc4:	80 91 9d 01 	lds	r24, 0x019D
     dc8:	90 91 9e 01 	lds	r25, 0x019E
     dcc:	00 97       	sbiw	r24, 0x00	; 0
     dce:	31 f4       	brne	.+12     	; 0xddc <task_motionControl+0x28c>
     dd0:	80 91 9b 01 	lds	r24, 0x019B
     dd4:	90 91 9c 01 	lds	r25, 0x019C
     dd8:	00 97       	sbiw	r24, 0x00	; 0
     dda:	41 f1       	breq	.+80     	; 0xe2c <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     ddc:	80 91 9d 01 	lds	r24, 0x019D
     de0:	90 91 9e 01 	lds	r25, 0x019E
     de4:	90 93 a0 01 	sts	0x01A0, r25
     de8:	80 93 9f 01 	sts	0x019F, r24
					mright_des_speed_tmp = mright_des_speed; 
     dec:	80 91 9b 01 	lds	r24, 0x019B
     df0:	90 91 9c 01 	lds	r25, 0x019C
     df4:	90 93 b4 01 	sts	0x01B4, r25
     df8:	80 93 b3 01 	sts	0x01B3, r24
					mleft_des_speed = 0;			
     dfc:	10 92 9e 01 	sts	0x019E, r1
     e00:	10 92 9d 01 	sts	0x019D, r1
					mright_des_speed = 0;
     e04:	10 92 9c 01 	sts	0x019C, r1
     e08:	10 92 9b 01 	sts	0x019B, r1
					mright_power=0; // Soft PWM adjust to 0
     e0c:	10 92 be 01 	sts	0x01BE, r1
     e10:	10 92 bd 01 	sts	0x01BD, r1
					mleft_power=0;
     e14:	10 92 ae 01 	sts	0x01AE, r1
     e18:	10 92 ad 01 	sts	0x01AD, r1
					left_i = 0;
     e1c:	10 92 a8 01 	sts	0x01A8, r1
     e20:	10 92 a7 01 	sts	0x01A7, r1
					right_i = 0;
     e24:	10 92 e3 01 	sts	0x01E3, r1
     e28:	10 92 e2 01 	sts	0x01E2, r1
				}
				if(!TCCR1A) {
     e2c:	ef e4       	ldi	r30, 0x4F	; 79
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	88 23       	and	r24, r24
     e34:	59 f5       	brne	.+86     	; 0xe8c <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
     e36:	80 91 74 01 	lds	r24, 0x0174
     e3a:	90 91 75 01 	lds	r25, 0x0175
     e3e:	69 2f       	mov	r22, r25
     e40:	0e 94 cb 0a 	call	0x1596	; 0x1596 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
     e44:	80 91 9f 01 	lds	r24, 0x019F
     e48:	90 91 a0 01 	lds	r25, 0x01A0
     e4c:	90 93 9e 01 	sts	0x019E, r25
     e50:	80 93 9d 01 	sts	0x019D, r24
					mright_des_speed = mright_des_speed_tmp;
     e54:	80 91 b3 01 	lds	r24, 0x01B3
     e58:	90 91 b4 01 	lds	r25, 0x01B4
     e5c:	90 93 9c 01 	sts	0x019C, r25
     e60:	80 93 9b 01 	sts	0x019B, r24
					left_i = mleft_des_speed / 2;
     e64:	80 91 9d 01 	lds	r24, 0x019D
     e68:	90 91 9e 01 	lds	r25, 0x019E
     e6c:	96 95       	lsr	r25
     e6e:	87 95       	ror	r24
     e70:	90 93 a8 01 	sts	0x01A8, r25
     e74:	80 93 a7 01 	sts	0x01A7, r24
					right_i = mright_des_speed / 2;
     e78:	80 91 9b 01 	lds	r24, 0x019B
     e7c:	90 91 9c 01 	lds	r25, 0x019C
     e80:	96 95       	lsr	r25
     e82:	87 95       	ror	r24
     e84:	90 93 e3 01 	sts	0x01E3, r25
     e88:	80 93 e2 01 	sts	0x01E2, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
     e8c:	20 91 9d 01 	lds	r18, 0x019D
     e90:	30 91 9e 01 	lds	r19, 0x019E
     e94:	80 91 af 01 	lds	r24, 0x01AF
     e98:	90 91 b0 01 	lds	r25, 0x01B0
     e9c:	a9 01       	movw	r20, r18
     e9e:	48 1b       	sub	r20, r24
     ea0:	59 0b       	sbc	r21, r25
     ea2:	ca 01       	movw	r24, r20
     ea4:	9c 83       	std	Y+4, r25	; 0x04
     ea6:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
     ea8:	20 91 a7 01 	lds	r18, 0x01A7
     eac:	30 91 a8 01 	lds	r19, 0x01A8
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	9c 81       	ldd	r25, Y+4	; 0x04
     eb4:	82 0f       	add	r24, r18
     eb6:	93 1f       	adc	r25, r19
     eb8:	90 93 a8 01 	sts	0x01A8, r25
     ebc:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
     ec0:	80 91 a7 01 	lds	r24, 0x01A7
     ec4:	90 91 a8 01 	lds	r25, 0x01A8
     ec8:	51 e0       	ldi	r21, 0x01	; 1
     eca:	85 3a       	cpi	r24, 0xA5	; 165
     ecc:	95 07       	cpc	r25, r21
     ece:	34 f0       	brlt	.+12     	; 0xedc <task_motionControl+0x38c>
     ed0:	84 ea       	ldi	r24, 0xA4	; 164
     ed2:	91 e0       	ldi	r25, 0x01	; 1
     ed4:	90 93 a8 01 	sts	0x01A8, r25
     ed8:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
     edc:	80 91 a7 01 	lds	r24, 0x01A7
     ee0:	90 91 a8 01 	lds	r25, 0x01A8
     ee4:	2e ef       	ldi	r18, 0xFE	; 254
     ee6:	8c 35       	cpi	r24, 0x5C	; 92
     ee8:	92 07       	cpc	r25, r18
     eea:	34 f4       	brge	.+12     	; 0xef8 <task_motionControl+0x3a8>
     eec:	8c e5       	ldi	r24, 0x5C	; 92
     eee:	9e ef       	ldi	r25, 0xFE	; 254
     ef0:	90 93 a8 01 	sts	0x01A8, r25
     ef4:	80 93 a7 01 	sts	0x01A7, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
     ef8:	80 91 af 01 	lds	r24, 0x01AF
     efc:	90 91 b0 01 	lds	r25, 0x01B0
     f00:	00 97       	sbiw	r24, 0x00	; 0
     f02:	51 f4       	brne	.+20     	; 0xf18 <task_motionControl+0x3c8>
     f04:	80 91 9d 01 	lds	r24, 0x019D
     f08:	90 91 9e 01 	lds	r25, 0x019E
     f0c:	00 97       	sbiw	r24, 0x00	; 0
     f0e:	21 f4       	brne	.+8      	; 0xf18 <task_motionControl+0x3c8>
				left_i = 0;
     f10:	10 92 a8 01 	sts	0x01A8, r1
     f14:	10 92 a7 01 	sts	0x01A7, r1
			mleft_power = left_i / 2; 
     f18:	80 91 a7 01 	lds	r24, 0x01A7
     f1c:	90 91 a8 01 	lds	r25, 0x01A8
     f20:	9e 83       	std	Y+6, r25	; 0x06
     f22:	8d 83       	std	Y+5, r24	; 0x05
     f24:	4d 81       	ldd	r20, Y+5	; 0x05
     f26:	5e 81       	ldd	r21, Y+6	; 0x06
     f28:	55 23       	and	r21, r21
     f2a:	2c f4       	brge	.+10     	; 0xf36 <task_motionControl+0x3e6>
     f2c:	8d 81       	ldd	r24, Y+5	; 0x05
     f2e:	9e 81       	ldd	r25, Y+6	; 0x06
     f30:	01 96       	adiw	r24, 0x01	; 1
     f32:	9e 83       	std	Y+6, r25	; 0x06
     f34:	8d 83       	std	Y+5, r24	; 0x05
     f36:	8d 81       	ldd	r24, Y+5	; 0x05
     f38:	9e 81       	ldd	r25, Y+6	; 0x06
     f3a:	95 95       	asr	r25
     f3c:	87 95       	ror	r24
     f3e:	90 93 ae 01 	sts	0x01AE, r25
     f42:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power > 210) mleft_power = 210;
     f46:	80 91 ad 01 	lds	r24, 0x01AD
     f4a:	90 91 ae 01 	lds	r25, 0x01AE
     f4e:	83 3d       	cpi	r24, 0xD3	; 211
     f50:	91 05       	cpc	r25, r1
     f52:	34 f0       	brlt	.+12     	; 0xf60 <task_motionControl+0x410>
     f54:	82 ed       	ldi	r24, 0xD2	; 210
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	90 93 ae 01 	sts	0x01AE, r25
     f5c:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power < 0) mleft_power = 0;
     f60:	80 91 ad 01 	lds	r24, 0x01AD
     f64:	90 91 ae 01 	lds	r25, 0x01AE
     f68:	99 23       	and	r25, r25
     f6a:	24 f4       	brge	.+8      	; 0xf74 <task_motionControl+0x424>
     f6c:	10 92 ae 01 	sts	0x01AE, r1
     f70:	10 92 ad 01 	sts	0x01AD, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
     f74:	20 91 9b 01 	lds	r18, 0x019B
     f78:	30 91 9c 01 	lds	r19, 0x019C
     f7c:	80 91 f1 01 	lds	r24, 0x01F1
     f80:	90 91 f2 01 	lds	r25, 0x01F2
     f84:	a9 01       	movw	r20, r18
     f86:	48 1b       	sub	r20, r24
     f88:	59 0b       	sbc	r21, r25
     f8a:	ca 01       	movw	r24, r20
     f8c:	9a 83       	std	Y+2, r25	; 0x02
     f8e:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
     f90:	20 91 e2 01 	lds	r18, 0x01E2
     f94:	30 91 e3 01 	lds	r19, 0x01E3
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	9a 81       	ldd	r25, Y+2	; 0x02
     f9c:	82 0f       	add	r24, r18
     f9e:	93 1f       	adc	r25, r19
     fa0:	90 93 e3 01 	sts	0x01E3, r25
     fa4:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
     fa8:	80 91 e2 01 	lds	r24, 0x01E2
     fac:	90 91 e3 01 	lds	r25, 0x01E3
     fb0:	51 e0       	ldi	r21, 0x01	; 1
     fb2:	85 3a       	cpi	r24, 0xA5	; 165
     fb4:	95 07       	cpc	r25, r21
     fb6:	34 f0       	brlt	.+12     	; 0xfc4 <task_motionControl+0x474>
     fb8:	84 ea       	ldi	r24, 0xA4	; 164
     fba:	91 e0       	ldi	r25, 0x01	; 1
     fbc:	90 93 e3 01 	sts	0x01E3, r25
     fc0:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
     fc4:	80 91 e2 01 	lds	r24, 0x01E2
     fc8:	90 91 e3 01 	lds	r25, 0x01E3
     fcc:	2e ef       	ldi	r18, 0xFE	; 254
     fce:	8c 35       	cpi	r24, 0x5C	; 92
     fd0:	92 07       	cpc	r25, r18
     fd2:	34 f4       	brge	.+12     	; 0xfe0 <task_motionControl+0x490>
     fd4:	8c e5       	ldi	r24, 0x5C	; 92
     fd6:	9e ef       	ldi	r25, 0xFE	; 254
     fd8:	90 93 e3 01 	sts	0x01E3, r25
     fdc:	80 93 e2 01 	sts	0x01E2, r24
			if(mright_speed == 0 && mright_des_speed == 0)
     fe0:	80 91 f1 01 	lds	r24, 0x01F1
     fe4:	90 91 f2 01 	lds	r25, 0x01F2
     fe8:	00 97       	sbiw	r24, 0x00	; 0
     fea:	51 f4       	brne	.+20     	; 0x1000 <task_motionControl+0x4b0>
     fec:	80 91 9b 01 	lds	r24, 0x019B
     ff0:	90 91 9c 01 	lds	r25, 0x019C
     ff4:	00 97       	sbiw	r24, 0x00	; 0
     ff6:	21 f4       	brne	.+8      	; 0x1000 <task_motionControl+0x4b0>
				right_i = 0;
     ff8:	10 92 e3 01 	sts	0x01E3, r1
     ffc:	10 92 e2 01 	sts	0x01E2, r1
			mright_power = right_i / 2;
    1000:	80 91 e2 01 	lds	r24, 0x01E2
    1004:	90 91 e3 01 	lds	r25, 0x01E3
    1008:	98 87       	std	Y+8, r25	; 0x08
    100a:	8f 83       	std	Y+7, r24	; 0x07
    100c:	4f 81       	ldd	r20, Y+7	; 0x07
    100e:	58 85       	ldd	r21, Y+8	; 0x08
    1010:	55 23       	and	r21, r21
    1012:	2c f4       	brge	.+10     	; 0x101e <task_motionControl+0x4ce>
    1014:	8f 81       	ldd	r24, Y+7	; 0x07
    1016:	98 85       	ldd	r25, Y+8	; 0x08
    1018:	01 96       	adiw	r24, 0x01	; 1
    101a:	98 87       	std	Y+8, r25	; 0x08
    101c:	8f 83       	std	Y+7, r24	; 0x07
    101e:	8f 81       	ldd	r24, Y+7	; 0x07
    1020:	98 85       	ldd	r25, Y+8	; 0x08
    1022:	95 95       	asr	r25
    1024:	87 95       	ror	r24
    1026:	90 93 be 01 	sts	0x01BE, r25
    102a:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power > 210) mright_power = 210;
    102e:	80 91 bd 01 	lds	r24, 0x01BD
    1032:	90 91 be 01 	lds	r25, 0x01BE
    1036:	83 3d       	cpi	r24, 0xD3	; 211
    1038:	91 05       	cpc	r25, r1
    103a:	34 f0       	brlt	.+12     	; 0x1048 <task_motionControl+0x4f8>
    103c:	82 ed       	ldi	r24, 0xD2	; 210
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	90 93 be 01 	sts	0x01BE, r25
    1044:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power < 0) mright_power = 0;
    1048:	80 91 bd 01 	lds	r24, 0x01BD
    104c:	90 91 be 01 	lds	r25, 0x01BE
    1050:	99 23       	and	r25, r25
    1052:	54 f4       	brge	.+20     	; 0x1068 <task_motionControl+0x518>
    1054:	10 92 be 01 	sts	0x01BE, r1
    1058:	10 92 bd 01 	sts	0x01BD, r1
    105c:	05 c0       	rjmp	.+10     	; 0x1068 <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
    105e:	80 91 d6 01 	lds	r24, 0x01D6
    1062:	81 50       	subi	r24, 0x01	; 1
    1064:	80 93 d6 01 	sts	0x01D6, r24
		motor_control = false;
    1068:	10 92 ab 01 	sts	0x01AB, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    106c:	90 91 94 01 	lds	r25, 0x0194
    1070:	80 91 f7 01 	lds	r24, 0x01F7
    1074:	98 17       	cp	r25, r24
    1076:	49 f0       	breq	.+18     	; 0x108a <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    1078:	80 91 94 01 	lds	r24, 0x0194
    107c:	80 93 f7 01 	sts	0x01F7, r24
		MOTIONCONTROL_stateChangedHandler();
    1080:	e0 91 64 00 	lds	r30, 0x0064
    1084:	f0 91 65 00 	lds	r31, 0x0065
    1088:	09 95       	icall
	}
}
    108a:	28 96       	adiw	r28, 0x08	; 8
    108c:	0f b6       	in	r0, 0x3f	; 63
    108e:	f8 94       	cli
    1090:	de bf       	out	0x3e, r29	; 62
    1092:	0f be       	out	0x3f, r0	; 63
    1094:	cd bf       	out	0x3d, r28	; 61
    1096:	cf 91       	pop	r28
    1098:	df 91       	pop	r29
    109a:	08 95       	ret

0000109c <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    109c:	df 93       	push	r29
    109e:	cf 93       	push	r28
    10a0:	00 d0       	rcall	.+0      	; 0x10a2 <moveAtSpeed+0x6>
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	89 83       	std	Y+1, r24	; 0x01
    10a8:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    10aa:	89 81       	ldd	r24, Y+1	; 0x01
    10ac:	89 3c       	cpi	r24, 0xC9	; 201
    10ae:	10 f0       	brcs	.+4      	; 0x10b4 <moveAtSpeed+0x18>
    10b0:	88 ec       	ldi	r24, 0xC8	; 200
    10b2:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    10b4:	8a 81       	ldd	r24, Y+2	; 0x02
    10b6:	89 3c       	cpi	r24, 0xC9	; 201
    10b8:	10 f0       	brcs	.+4      	; 0x10be <moveAtSpeed+0x22>
    10ba:	88 ec       	ldi	r24, 0xC8	; 200
    10bc:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    10be:	89 81       	ldd	r24, Y+1	; 0x01
    10c0:	88 2f       	mov	r24, r24
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	90 93 9e 01 	sts	0x019E, r25
    10c8:	80 93 9d 01 	sts	0x019D, r24
	mright_des_speed = desired_speed_right;
    10cc:	8a 81       	ldd	r24, Y+2	; 0x02
    10ce:	88 2f       	mov	r24, r24
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	90 93 9c 01 	sts	0x019C, r25
    10d6:	80 93 9b 01 	sts	0x019B, r24
}
    10da:	0f 90       	pop	r0
    10dc:	0f 90       	pop	r0
    10de:	cf 91       	pop	r28
    10e0:	df 91       	pop	r29
    10e2:	08 95       	ret

000010e4 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    10e4:	df 93       	push	r29
    10e6:	cf 93       	push	r28
    10e8:	00 d0       	rcall	.+0      	; 0x10ea <changeDirection+0x6>
    10ea:	00 d0       	rcall	.+0      	; 0x10ec <changeDirection+0x8>
    10ec:	0f 92       	push	r0
    10ee:	cd b7       	in	r28, 0x3d	; 61
    10f0:	de b7       	in	r29, 0x3e	; 62
    10f2:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    10f4:	89 81       	ldd	r24, Y+1	; 0x01
    10f6:	80 93 78 01 	sts	0x0178, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    10fa:	89 81       	ldd	r24, Y+1	; 0x01
    10fc:	81 30       	cpi	r24, 0x01	; 1
    10fe:	19 f0       	breq	.+6      	; 0x1106 <changeDirection+0x22>
    1100:	89 81       	ldd	r24, Y+1	; 0x01
    1102:	82 30       	cpi	r24, 0x02	; 2
    1104:	29 f4       	brne	.+10     	; 0x1110 <changeDirection+0x2c>
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	9d 83       	std	Y+5, r25	; 0x05
    110c:	8c 83       	std	Y+4, r24	; 0x04
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <changeDirection+0x30>
    1110:	1d 82       	std	Y+5, r1	; 0x05
    1112:	1c 82       	std	Y+4, r1	; 0x04
    1114:	8c 81       	ldd	r24, Y+4	; 0x04
    1116:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    111a:	89 81       	ldd	r24, Y+1	; 0x01
    111c:	81 30       	cpi	r24, 0x01	; 1
    111e:	19 f0       	breq	.+6      	; 0x1126 <changeDirection+0x42>
    1120:	89 81       	ldd	r24, Y+1	; 0x01
    1122:	83 30       	cpi	r24, 0x03	; 3
    1124:	29 f4       	brne	.+10     	; 0x1130 <changeDirection+0x4c>
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	9b 83       	std	Y+3, r25	; 0x03
    112c:	8a 83       	std	Y+2, r24	; 0x02
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <changeDirection+0x50>
    1130:	1b 82       	std	Y+3, r1	; 0x03
    1132:	1a 82       	std	Y+2, r1	; 0x02
    1134:	8a 81       	ldd	r24, Y+2	; 0x02
    1136:	80 93 75 01 	sts	0x0175, r24
}
    113a:	0f 90       	pop	r0
    113c:	0f 90       	pop	r0
    113e:	0f 90       	pop	r0
    1140:	0f 90       	pop	r0
    1142:	0f 90       	pop	r0
    1144:	cf 91       	pop	r28
    1146:	df 91       	pop	r29
    1148:	08 95       	ret

0000114a <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    114a:	df 93       	push	r29
    114c:	cf 93       	push	r28
    114e:	cd b7       	in	r28, 0x3d	; 61
    1150:	de b7       	in	r29, 0x3e	; 62
    1152:	2a 97       	sbiw	r28, 0x0a	; 10
    1154:	0f b6       	in	r0, 0x3f	; 63
    1156:	f8 94       	cli
    1158:	de bf       	out	0x3e, r29	; 62
    115a:	0f be       	out	0x3f, r0	; 63
    115c:	cd bf       	out	0x3d, r28	; 61
    115e:	9c 83       	std	Y+4, r25	; 0x04
    1160:	8b 83       	std	Y+3, r24	; 0x03
    1162:	7e 83       	std	Y+6, r23	; 0x06
    1164:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    1166:	1a 86       	std	Y+10, r1	; 0x0a
    1168:	8b 81       	ldd	r24, Y+3	; 0x03
    116a:	9c 81       	ldd	r25, Y+4	; 0x04
    116c:	99 23       	and	r25, r25
    116e:	14 f4       	brge	.+4      	; 0x1174 <moveAtSpeedDirection+0x2a>
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	8a 87       	std	Y+10, r24	; 0x0a
    1174:	8a 85       	ldd	r24, Y+10	; 0x0a
    1176:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = desired_speed_right < 0;
    117a:	19 86       	std	Y+9, r1	; 0x09
    117c:	8d 81       	ldd	r24, Y+5	; 0x05
    117e:	9e 81       	ldd	r25, Y+6	; 0x06
    1180:	99 23       	and	r25, r25
    1182:	14 f4       	brge	.+4      	; 0x1188 <moveAtSpeedDirection+0x3e>
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	89 87       	std	Y+9, r24	; 0x09
    1188:	89 85       	ldd	r24, Y+9	; 0x09
    118a:	80 93 75 01 	sts	0x0175, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    118e:	8b 81       	ldd	r24, Y+3	; 0x03
    1190:	9c 81       	ldd	r25, Y+4	; 0x04
    1192:	18 16       	cp	r1, r24
    1194:	19 06       	cpc	r1, r25
    1196:	1c f4       	brge	.+6      	; 0x119e <moveAtSpeedDirection+0x54>
    1198:	8b 81       	ldd	r24, Y+3	; 0x03
    119a:	88 87       	std	Y+8, r24	; 0x08
    119c:	03 c0       	rjmp	.+6      	; 0x11a4 <moveAtSpeedDirection+0x5a>
    119e:	8b 81       	ldd	r24, Y+3	; 0x03
    11a0:	81 95       	neg	r24
    11a2:	88 87       	std	Y+8, r24	; 0x08
    11a4:	88 85       	ldd	r24, Y+8	; 0x08
    11a6:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    11a8:	8b 81       	ldd	r24, Y+3	; 0x03
    11aa:	9c 81       	ldd	r25, Y+4	; 0x04
    11ac:	18 16       	cp	r1, r24
    11ae:	19 06       	cpc	r1, r25
    11b0:	1c f4       	brge	.+6      	; 0x11b8 <moveAtSpeedDirection+0x6e>
    11b2:	8d 81       	ldd	r24, Y+5	; 0x05
    11b4:	8f 83       	std	Y+7, r24	; 0x07
    11b6:	03 c0       	rjmp	.+6      	; 0x11be <moveAtSpeedDirection+0x74>
    11b8:	8d 81       	ldd	r24, Y+5	; 0x05
    11ba:	81 95       	neg	r24
    11bc:	8f 83       	std	Y+7, r24	; 0x07
    11be:	8f 81       	ldd	r24, Y+7	; 0x07
    11c0:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    11c2:	8a 81       	ldd	r24, Y+2	; 0x02
    11c4:	69 81       	ldd	r22, Y+1	; 0x01
    11c6:	0e 94 4e 08 	call	0x109c	; 0x109c <moveAtSpeed>
}
    11ca:	2a 96       	adiw	r28, 0x0a	; 10
    11cc:	0f b6       	in	r0, 0x3f	; 63
    11ce:	f8 94       	cli
    11d0:	de bf       	out	0x3e, r29	; 62
    11d2:	0f be       	out	0x3f, r0	; 63
    11d4:	cd bf       	out	0x3d, r28	; 61
    11d6:	cf 91       	pop	r28
    11d8:	df 91       	pop	r29
    11da:	08 95       	ret

000011dc <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    11dc:	df 93       	push	r29
    11de:	cf 93       	push	r28
    11e0:	00 d0       	rcall	.+0      	; 0x11e2 <isMovementComplete+0x6>
    11e2:	cd b7       	in	r28, 0x3d	; 61
    11e4:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    11e6:	80 91 94 01 	lds	r24, 0x0194
    11ea:	81 70       	andi	r24, 0x01	; 1
    11ec:	88 23       	and	r24, r24
    11ee:	51 f4       	brne	.+20     	; 0x1204 <isMovementComplete+0x28>
    11f0:	80 91 94 01 	lds	r24, 0x0194
    11f4:	82 70       	andi	r24, 0x02	; 2
    11f6:	88 23       	and	r24, r24
    11f8:	29 f4       	brne	.+10     	; 0x1204 <isMovementComplete+0x28>
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	89 83       	std	Y+1, r24	; 0x01
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <isMovementComplete+0x2c>
    1204:	1a 82       	std	Y+2, r1	; 0x02
    1206:	19 82       	std	Y+1, r1	; 0x01
    1208:	89 81       	ldd	r24, Y+1	; 0x01
}
    120a:	0f 90       	pop	r0
    120c:	0f 90       	pop	r0
    120e:	cf 91       	pop	r28
    1210:	df 91       	pop	r29
    1212:	08 95       	ret

00001214 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    1214:	df 93       	push	r29
    1216:	cf 93       	push	r28
    1218:	cd b7       	in	r28, 0x3d	; 61
    121a:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    121c:	10 92 9e 01 	sts	0x019E, r1
    1220:	10 92 9d 01 	sts	0x019D, r1
	mright_des_speed = 0;
    1224:	10 92 9c 01 	sts	0x019C, r1
    1228:	10 92 9b 01 	sts	0x019B, r1
	left_i = 0;
    122c:	10 92 a8 01 	sts	0x01A8, r1
    1230:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
    1234:	10 92 e3 01 	sts	0x01E3, r1
    1238:	10 92 e2 01 	sts	0x01E2, r1
	motion_status.move_L = false;
    123c:	80 91 94 01 	lds	r24, 0x0194
    1240:	8e 7f       	andi	r24, 0xFE	; 254
    1242:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = false;
    1246:	80 91 94 01 	lds	r24, 0x0194
    124a:	8d 7f       	andi	r24, 0xFD	; 253
    124c:	80 93 94 01 	sts	0x0194, r24
	motion_status_tmp = motion_status.byte;
    1250:	80 91 94 01 	lds	r24, 0x0194
    1254:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    1258:	e0 91 64 00 	lds	r30, 0x0064
    125c:	f0 91 65 00 	lds	r31, 0x0065
    1260:	09 95       	icall
}
    1262:	cf 91       	pop	r28
    1264:	df 91       	pop	r29
    1266:	08 95       	ret

00001268 <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    1268:	df 93       	push	r29
    126a:	cf 93       	push	r28
    126c:	00 d0       	rcall	.+0      	; 0x126e <move+0x6>
    126e:	00 d0       	rcall	.+0      	; 0x1270 <move+0x8>
    1270:	0f 92       	push	r0
    1272:	cd b7       	in	r28, 0x3d	; 61
    1274:	de b7       	in	r29, 0x3e	; 62
    1276:	89 83       	std	Y+1, r24	; 0x01
    1278:	6a 83       	std	Y+2, r22	; 0x02
    127a:	5c 83       	std	Y+4, r21	; 0x04
    127c:	4b 83       	std	Y+3, r20	; 0x03
    127e:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    1280:	80 91 94 01 	lds	r24, 0x0194
    1284:	81 60       	ori	r24, 0x01	; 1
    1286:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    128a:	80 91 94 01 	lds	r24, 0x0194
    128e:	82 60       	ori	r24, 0x02	; 2
    1290:	80 93 94 01 	sts	0x0194, r24
	preDecelerate_L = 0;
    1294:	10 92 e8 01 	sts	0x01E8, r1
    1298:	10 92 e7 01 	sts	0x01E7, r1
	preDecelerate_R = 0;
    129c:	10 92 b2 01 	sts	0x01B2, r1
    12a0:	10 92 b1 01 	sts	0x01B1, r1
	if(desired_speed > 22) {
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	87 31       	cpi	r24, 0x17	; 23
    12a8:	d0 f0       	brcs	.+52     	; 0x12de <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    12aa:	89 81       	ldd	r24, Y+1	; 0x01
    12ac:	28 2f       	mov	r18, r24
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	86 ef       	ldi	r24, 0xF6	; 246
    12b2:	9f ef       	ldi	r25, 0xFF	; 255
    12b4:	82 1b       	sub	r24, r18
    12b6:	93 0b       	sbc	r25, r19
    12b8:	88 0f       	add	r24, r24
    12ba:	99 1f       	adc	r25, r25
    12bc:	9c 01       	movw	r18, r24
    12be:	8b 81       	ldd	r24, Y+3	; 0x03
    12c0:	9c 81       	ldd	r25, Y+4	; 0x04
    12c2:	82 0f       	add	r24, r18
    12c4:	93 1f       	adc	r25, r19
    12c6:	90 93 e8 01 	sts	0x01E8, r25
    12ca:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    12ce:	80 91 e7 01 	lds	r24, 0x01E7
    12d2:	90 91 e8 01 	lds	r25, 0x01E8
    12d6:	90 93 b2 01 	sts	0x01B2, r25
    12da:	80 93 b1 01 	sts	0x01B1, r24
	}
	preStop_L = distance - 2;
    12de:	8b 81       	ldd	r24, Y+3	; 0x03
    12e0:	9c 81       	ldd	r25, Y+4	; 0x04
    12e2:	02 97       	sbiw	r24, 0x02	; 2
    12e4:	90 93 bc 01 	sts	0x01BC, r25
    12e8:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = preStop_L;
    12ec:	80 91 bb 01 	lds	r24, 0x01BB
    12f0:	90 91 bc 01 	lds	r25, 0x01BC
    12f4:	90 93 9a 01 	sts	0x019A, r25
    12f8:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    12fc:	8b 81       	ldd	r24, Y+3	; 0x03
    12fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1300:	88 32       	cpi	r24, 0x28	; 40
    1302:	91 05       	cpc	r25, r1
    1304:	00 f5       	brcc	.+64     	; 0x1346 <move+0xde>
		distance = 40; 
    1306:	88 e2       	ldi	r24, 0x28	; 40
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	9c 83       	std	Y+4, r25	; 0x04
    130c:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    130e:	84 e1       	ldi	r24, 0x14	; 20
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	90 93 bc 01 	sts	0x01BC, r25
    1316:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = preStop_L;
    131a:	80 91 bb 01 	lds	r24, 0x01BB
    131e:	90 91 bc 01 	lds	r25, 0x01BC
    1322:	90 93 9a 01 	sts	0x019A, r25
    1326:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    132a:	8a e0       	ldi	r24, 0x0A	; 10
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	90 93 e8 01 	sts	0x01E8, r25
    1332:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    1336:	80 91 e7 01 	lds	r24, 0x01E7
    133a:	90 91 e8 01 	lds	r25, 0x01E8
    133e:	90 93 b2 01 	sts	0x01B2, r25
    1342:	80 93 b1 01 	sts	0x01B1, r24
	}
	if(distance < 400 && desired_speed > 40) {
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	9c 81       	ldd	r25, Y+4	; 0x04
    134a:	21 e0       	ldi	r18, 0x01	; 1
    134c:	80 39       	cpi	r24, 0x90	; 144
    134e:	92 07       	cpc	r25, r18
    1350:	e0 f4       	brcc	.+56     	; 0x138a <move+0x122>
    1352:	89 81       	ldd	r24, Y+1	; 0x01
    1354:	89 32       	cpi	r24, 0x29	; 41
    1356:	c8 f0       	brcs	.+50     	; 0x138a <move+0x122>
		desired_speed = 40; 
    1358:	88 e2       	ldi	r24, 0x28	; 40
    135a:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	9c 81       	ldd	r25, Y+4	; 0x04
    1360:	9c 01       	movw	r18, r24
    1362:	36 95       	lsr	r19
    1364:	27 95       	ror	r18
    1366:	36 95       	lsr	r19
    1368:	27 95       	ror	r18
    136a:	8b 81       	ldd	r24, Y+3	; 0x03
    136c:	9c 81       	ldd	r25, Y+4	; 0x04
    136e:	82 1b       	sub	r24, r18
    1370:	93 0b       	sbc	r25, r19
    1372:	90 93 e8 01 	sts	0x01E8, r25
    1376:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    137a:	80 91 e7 01 	lds	r24, 0x01E7
    137e:	90 91 e8 01 	lds	r25, 0x01E8
    1382:	90 93 b2 01 	sts	0x01B2, r25
    1386:	80 93 b1 01 	sts	0x01B1, r24
	}
    mleft_dist = 0; 
    138a:	10 92 f4 01 	sts	0x01F4, r1
    138e:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    1392:	10 92 e6 01 	sts	0x01E6, r1
    1396:	10 92 e5 01 	sts	0x01E5, r1
	moveAtSpeed(desired_speed,desired_speed);
    139a:	89 81       	ldd	r24, Y+1	; 0x01
    139c:	69 81       	ldd	r22, Y+1	; 0x01
    139e:	0e 94 4e 08 	call	0x109c	; 0x109c <moveAtSpeed>
	changeDirection(dir);
    13a2:	8a 81       	ldd	r24, Y+2	; 0x02
    13a4:	0e 94 72 08 	call	0x10e4	; 0x10e4 <changeDirection>
	
	distanceToMove_L = distance;
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	9c 81       	ldd	r25, Y+4	; 0x04
    13ac:	90 93 c4 01 	sts	0x01C4, r25
    13b0:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	9c 81       	ldd	r25, Y+4	; 0x04
    13b8:	90 93 a5 01 	sts	0x01A5, r25
    13bc:	80 93 a4 01 	sts	0x01A4, r24

	motion_status_tmp = motion_status.byte;
    13c0:	80 91 94 01 	lds	r24, 0x0194
    13c4:	80 93 f7 01 	sts	0x01F7, r24
	
	motion_status_tmp = motion_status.byte;
    13c8:	80 91 94 01 	lds	r24, 0x0194
    13cc:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    13d0:	e0 91 64 00 	lds	r30, 0x0064
    13d4:	f0 91 65 00 	lds	r31, 0x0065
    13d8:	09 95       	icall
	
	if(blocking)
    13da:	8d 81       	ldd	r24, Y+5	; 0x05
    13dc:	88 23       	and	r24, r24
    13de:	39 f0       	breq	.+14     	; 0x13ee <move+0x186>
    13e0:	02 c0       	rjmp	.+4      	; 0x13e6 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    13e2:	0e 94 2c 13 	call	0x2658	; 0x2658 <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    13e6:	0e 94 ee 08 	call	0x11dc	; 0x11dc <isMovementComplete>
    13ea:	88 23       	and	r24, r24
    13ec:	d1 f3       	breq	.-12     	; 0x13e2 <move+0x17a>
			task_RP6System();
}
    13ee:	0f 90       	pop	r0
    13f0:	0f 90       	pop	r0
    13f2:	0f 90       	pop	r0
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	cf 91       	pop	r28
    13fa:	df 91       	pop	r29
    13fc:	08 95       	ret

000013fe <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    13fe:	df 93       	push	r29
    1400:	cf 93       	push	r28
    1402:	cd b7       	in	r28, 0x3d	; 61
    1404:	de b7       	in	r29, 0x3e	; 62
    1406:	27 97       	sbiw	r28, 0x07	; 7
    1408:	0f b6       	in	r0, 0x3f	; 63
    140a:	f8 94       	cli
    140c:	de bf       	out	0x3e, r29	; 62
    140e:	0f be       	out	0x3f, r0	; 63
    1410:	cd bf       	out	0x3d, r28	; 61
    1412:	8b 83       	std	Y+3, r24	; 0x03
    1414:	6c 83       	std	Y+4, r22	; 0x04
    1416:	5e 83       	std	Y+6, r21	; 0x06
    1418:	4d 83       	std	Y+5, r20	; 0x05
    141a:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    141c:	80 91 94 01 	lds	r24, 0x0194
    1420:	81 60       	ori	r24, 0x01	; 1
    1422:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    1426:	80 91 94 01 	lds	r24, 0x0194
    142a:	82 60       	ori	r24, 0x02	; 2
    142c:	80 93 94 01 	sts	0x0194, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    1430:	8d 81       	ldd	r24, Y+5	; 0x05
    1432:	9e 81       	ldd	r25, Y+6	; 0x06
    1434:	cc 01       	movw	r24, r24
    1436:	a0 e0       	ldi	r26, 0x00	; 0
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	20 eb       	ldi	r18, 0xB0	; 176
    143c:	32 e0       	ldi	r19, 0x02	; 2
    143e:	40 e0       	ldi	r20, 0x00	; 0
    1440:	50 e0       	ldi	r21, 0x00	; 0
    1442:	bc 01       	movw	r22, r24
    1444:	cd 01       	movw	r24, r26
    1446:	0e 94 28 1c 	call	0x3850	; 0x3850 <__mulsi3>
    144a:	dc 01       	movw	r26, r24
    144c:	cb 01       	movw	r24, r22
    144e:	24 e6       	ldi	r18, 0x64	; 100
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	40 e0       	ldi	r20, 0x00	; 0
    1454:	50 e0       	ldi	r21, 0x00	; 0
    1456:	bc 01       	movw	r22, r24
    1458:	cd 01       	movw	r24, r26
    145a:	0e 94 5b 1c 	call	0x38b6	; 0x38b6 <__udivmodsi4>
    145e:	da 01       	movw	r26, r20
    1460:	c9 01       	movw	r24, r18
    1462:	9a 83       	std	Y+2, r25	; 0x02
    1464:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    1466:	89 81       	ldd	r24, Y+1	; 0x01
    1468:	9a 81       	ldd	r25, Y+2	; 0x02
    146a:	84 56       	subi	r24, 0x64	; 100
    146c:	90 40       	sbci	r25, 0x00	; 0
    146e:	90 93 e8 01 	sts	0x01E8, r25
    1472:	80 93 e7 01 	sts	0x01E7, r24
	preDecelerate_R = distance - 100;
    1476:	89 81       	ldd	r24, Y+1	; 0x01
    1478:	9a 81       	ldd	r25, Y+2	; 0x02
    147a:	84 56       	subi	r24, 0x64	; 100
    147c:	90 40       	sbci	r25, 0x00	; 0
    147e:	90 93 b2 01 	sts	0x01B2, r25
    1482:	80 93 b1 01 	sts	0x01B1, r24
	preStop_L = distance;
    1486:	89 81       	ldd	r24, Y+1	; 0x01
    1488:	9a 81       	ldd	r25, Y+2	; 0x02
    148a:	90 93 bc 01 	sts	0x01BC, r25
    148e:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = distance;
    1492:	89 81       	ldd	r24, Y+1	; 0x01
    1494:	9a 81       	ldd	r25, Y+2	; 0x02
    1496:	90 93 9a 01 	sts	0x019A, r25
    149a:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    149e:	89 81       	ldd	r24, Y+1	; 0x01
    14a0:	9a 81       	ldd	r25, Y+2	; 0x02
    14a2:	88 32       	cpi	r24, 0x28	; 40
    14a4:	91 05       	cpc	r25, r1
    14a6:	e0 f4       	brcc	.+56     	; 0x14e0 <rotate+0xe2>
		distance = 40; 
    14a8:	88 e2       	ldi	r24, 0x28	; 40
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	9a 83       	std	Y+2, r25	; 0x02
    14ae:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    14b0:	84 e1       	ldi	r24, 0x14	; 20
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	90 93 bc 01 	sts	0x01BC, r25
    14b8:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = 20;
    14bc:	84 e1       	ldi	r24, 0x14	; 20
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	90 93 9a 01 	sts	0x019A, r25
    14c4:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    14c8:	8a e0       	ldi	r24, 0x0A	; 10
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	90 93 e8 01 	sts	0x01E8, r25
    14d0:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = 10;
    14d4:	8a e0       	ldi	r24, 0x0A	; 10
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	90 93 b2 01 	sts	0x01B2, r25
    14dc:	80 93 b1 01 	sts	0x01B1, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    14e0:	8b 81       	ldd	r24, Y+3	; 0x03
    14e2:	6b 81       	ldd	r22, Y+3	; 0x03
    14e4:	0e 94 4e 08 	call	0x109c	; 0x109c <moveAtSpeed>
	changeDirection(dir);
    14e8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ea:	0e 94 72 08 	call	0x10e4	; 0x10e4 <changeDirection>
	
    mleft_dist = 0; 
    14ee:	10 92 f4 01 	sts	0x01F4, r1
    14f2:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    14f6:	10 92 e6 01 	sts	0x01E6, r1
    14fa:	10 92 e5 01 	sts	0x01E5, r1
	distanceToMove_L = distance;
    14fe:	89 81       	ldd	r24, Y+1	; 0x01
    1500:	9a 81       	ldd	r25, Y+2	; 0x02
    1502:	90 93 c4 01 	sts	0x01C4, r25
    1506:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    150a:	89 81       	ldd	r24, Y+1	; 0x01
    150c:	9a 81       	ldd	r25, Y+2	; 0x02
    150e:	90 93 a5 01 	sts	0x01A5, r25
    1512:	80 93 a4 01 	sts	0x01A4, r24
	
	motion_status_tmp = motion_status.byte;
    1516:	80 91 94 01 	lds	r24, 0x0194
    151a:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    151e:	e0 91 64 00 	lds	r30, 0x0064
    1522:	f0 91 65 00 	lds	r31, 0x0065
    1526:	09 95       	icall
	if(blocking)
    1528:	8f 81       	ldd	r24, Y+7	; 0x07
    152a:	88 23       	and	r24, r24
    152c:	39 f0       	breq	.+14     	; 0x153c <rotate+0x13e>
    152e:	02 c0       	rjmp	.+4      	; 0x1534 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    1530:	0e 94 2c 13 	call	0x2658	; 0x2658 <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    1534:	0e 94 ee 08 	call	0x11dc	; 0x11dc <isMovementComplete>
    1538:	88 23       	and	r24, r24
    153a:	d1 f3       	breq	.-12     	; 0x1530 <rotate+0x132>
			task_RP6System();
}
    153c:	27 96       	adiw	r28, 0x07	; 7
    153e:	0f b6       	in	r0, 0x3f	; 63
    1540:	f8 94       	cli
    1542:	de bf       	out	0x3e, r29	; 62
    1544:	0f be       	out	0x3f, r0	; 63
    1546:	cd bf       	out	0x3d, r28	; 61
    1548:	cf 91       	pop	r28
    154a:	df 91       	pop	r29
    154c:	08 95       	ret

0000154e <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    154e:	df 93       	push	r29
    1550:	cf 93       	push	r28
    1552:	00 d0       	rcall	.+0      	; 0x1554 <setMotorPower+0x6>
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	89 83       	std	Y+1, r24	; 0x01
    155a:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    155c:	89 81       	ldd	r24, Y+1	; 0x01
    155e:	83 3d       	cpi	r24, 0xD3	; 211
    1560:	10 f0       	brcs	.+4      	; 0x1566 <setMotorPower+0x18>
    1562:	82 ed       	ldi	r24, 0xD2	; 210
    1564:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	83 3d       	cpi	r24, 0xD3	; 211
    156a:	10 f0       	brcs	.+4      	; 0x1570 <setMotorPower+0x22>
    156c:	82 ed       	ldi	r24, 0xD2	; 210
    156e:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    1570:	8a 81       	ldd	r24, Y+2	; 0x02
    1572:	88 2f       	mov	r24, r24
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	90 93 be 01 	sts	0x01BE, r25
    157a:	80 93 bd 01 	sts	0x01BD, r24
	mleft_power = left_power;
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	88 2f       	mov	r24, r24
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	90 93 ae 01 	sts	0x01AE, r25
    1588:	80 93 ad 01 	sts	0x01AD, r24
}
    158c:	0f 90       	pop	r0
    158e:	0f 90       	pop	r0
    1590:	cf 91       	pop	r28
    1592:	df 91       	pop	r29
    1594:	08 95       	ret

00001596 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    1596:	df 93       	push	r29
    1598:	cf 93       	push	r28
    159a:	00 d0       	rcall	.+0      	; 0x159c <setMotorDir+0x6>
    159c:	cd b7       	in	r28, 0x3d	; 61
    159e:	de b7       	in	r29, 0x3e	; 62
    15a0:	89 83       	std	Y+1, r24	; 0x01
    15a2:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    15a4:	89 81       	ldd	r24, Y+1	; 0x01
    15a6:	80 93 76 01 	sts	0x0176, r24
	mright_dir = right_dir;
    15aa:	8a 81       	ldd	r24, Y+2	; 0x02
    15ac:	80 93 77 01 	sts	0x0177, r24
	mleft_des_dir = left_dir;
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
    15b2:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = right_dir;
    15b6:	8a 81       	ldd	r24, Y+2	; 0x02
    15b8:	80 93 75 01 	sts	0x0175, r24
	if(left_dir)
    15bc:	89 81       	ldd	r24, Y+1	; 0x01
    15be:	88 23       	and	r24, r24
    15c0:	41 f0       	breq	.+16     	; 0x15d2 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    15c2:	a5 e3       	ldi	r26, 0x35	; 53
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	e5 e3       	ldi	r30, 0x35	; 53
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	80 81       	ld	r24, Z
    15cc:	84 60       	ori	r24, 0x04	; 4
    15ce:	8c 93       	st	X, r24
    15d0:	07 c0       	rjmp	.+14     	; 0x15e0 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    15d2:	a5 e3       	ldi	r26, 0x35	; 53
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e5 e3       	ldi	r30, 0x35	; 53
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	8b 7f       	andi	r24, 0xFB	; 251
    15de:	8c 93       	st	X, r24
	if(right_dir)
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	88 23       	and	r24, r24
    15e4:	41 f0       	breq	.+16     	; 0x15f6 <setMotorDir+0x60>
		PORTC |= DIR_R;
    15e6:	a5 e3       	ldi	r26, 0x35	; 53
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e5 e3       	ldi	r30, 0x35	; 53
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	88 60       	ori	r24, 0x08	; 8
    15f2:	8c 93       	st	X, r24
    15f4:	07 c0       	rjmp	.+14     	; 0x1604 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    15f6:	a5 e3       	ldi	r26, 0x35	; 53
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	e5 e3       	ldi	r30, 0x35	; 53
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	80 81       	ld	r24, Z
    1600:	87 7f       	andi	r24, 0xF7	; 247
    1602:	8c 93       	st	X, r24
}
    1604:	0f 90       	pop	r0
    1606:	0f 90       	pop	r0
    1608:	cf 91       	pop	r28
    160a:	df 91       	pop	r29
    160c:	08 95       	ret

0000160e <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    160e:	df 93       	push	r29
    1610:	cf 93       	push	r28
    1612:	00 d0       	rcall	.+0      	; 0x1614 <IRCOMM_sendRC5+0x6>
    1614:	cd b7       	in	r28, 0x3d	; 61
    1616:	de b7       	in	r29, 0x3e	; 62
    1618:	89 83       	std	Y+1, r24	; 0x01
    161a:	6a 83       	std	Y+2, r22	; 0x02
    161c:	07 c0       	rjmp	.+14     	; 0x162c <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    161e:	a9 e5       	ldi	r26, 0x59	; 89
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	e9 e5       	ldi	r30, 0x59	; 89
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	80 68       	ori	r24, 0x80	; 128
    162a:	8c 93       	st	X, r24
    162c:	80 91 a2 01 	lds	r24, 0x01A2
    1630:	88 23       	and	r24, r24
    1632:	a9 f7       	brne	.-22     	; 0x161e <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    1634:	89 81       	ldd	r24, Y+1	; 0x01
    1636:	88 2f       	mov	r24, r24
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	8f 73       	andi	r24, 0x3F	; 63
    163c:	90 70       	andi	r25, 0x00	; 0
    163e:	9c 01       	movw	r18, r24
    1640:	00 24       	eor	r0, r0
    1642:	36 95       	lsr	r19
    1644:	27 95       	ror	r18
    1646:	07 94       	ror	r0
    1648:	36 95       	lsr	r19
    164a:	27 95       	ror	r18
    164c:	07 94       	ror	r0
    164e:	32 2f       	mov	r19, r18
    1650:	20 2d       	mov	r18, r0
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	88 2f       	mov	r24, r24
    1656:	90 e0       	ldi	r25, 0x00	; 0
    1658:	8f 73       	andi	r24, 0x3F	; 63
    165a:	90 70       	andi	r25, 0x00	; 0
    165c:	82 2b       	or	r24, r18
    165e:	93 2b       	or	r25, r19
    1660:	90 63       	ori	r25, 0x30	; 48
    1662:	90 93 c2 01 	sts	0x01C2, r25
    1666:	80 93 c1 01 	sts	0x01C1, r24
	sysStatACS.ircomm_transmit = true;
    166a:	80 91 a1 01 	lds	r24, 0x01A1
    166e:	80 64       	ori	r24, 0x40	; 64
    1670:	80 93 a1 01 	sts	0x01A1, r24
}
    1674:	0f 90       	pop	r0
    1676:	0f 90       	pop	r0
    1678:	cf 91       	pop	r28
    167a:	df 91       	pop	r29
    167c:	08 95       	ret

0000167e <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    167e:	1f 92       	push	r1
    1680:	0f 92       	push	r0
    1682:	0f b6       	in	r0, 0x3f	; 63
    1684:	0f 92       	push	r0
    1686:	11 24       	eor	r1, r1
    1688:	8f 93       	push	r24
    168a:	9f 93       	push	r25
    168c:	af 93       	push	r26
    168e:	bf 93       	push	r27
    1690:	ef 93       	push	r30
    1692:	ff 93       	push	r31
    1694:	df 93       	push	r29
    1696:	cf 93       	push	r28
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    169c:	80 91 66 00 	lds	r24, 0x0066
    16a0:	82 30       	cpi	r24, 0x02	; 2
    16a2:	08 f0       	brcs	.+2      	; 0x16a6 <__vector_4+0x28>
    16a4:	65 c0       	rjmp	.+202    	; 0x1770 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    16a6:	80 91 7a 01 	lds	r24, 0x017A
    16aa:	88 23       	and	r24, r24
    16ac:	d9 f1       	breq	.+118    	; 0x1724 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    16ae:	80 91 7a 01 	lds	r24, 0x017A
    16b2:	8c 33       	cpi	r24, 0x3C	; 60
    16b4:	c8 f4       	brcc	.+50     	; 0x16e8 <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    16b6:	80 91 db 01 	lds	r24, 0x01DB
    16ba:	90 91 dc 01 	lds	r25, 0x01DC
    16be:	80 70       	andi	r24, 0x00	; 0
    16c0:	90 74       	andi	r25, 0x40	; 64
    16c2:	00 97       	sbiw	r24, 0x00	; 0
    16c4:	49 f0       	breq	.+18     	; 0x16d8 <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    16c6:	a2 e3       	ldi	r26, 0x32	; 50
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e2 e3       	ldi	r30, 0x32	; 50
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	90 81       	ld	r25, Z
    16d0:	80 e8       	ldi	r24, 0x80	; 128
    16d2:	89 27       	eor	r24, r25
    16d4:	8c 93       	st	X, r24
    16d6:	20 c0       	rjmp	.+64     	; 0x1718 <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    16d8:	a2 e3       	ldi	r26, 0x32	; 50
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e2 e3       	ldi	r30, 0x32	; 50
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	8f 77       	andi	r24, 0x7F	; 127
    16e4:	8c 93       	st	X, r24
    16e6:	18 c0       	rjmp	.+48     	; 0x1718 <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    16e8:	80 91 db 01 	lds	r24, 0x01DB
    16ec:	90 91 dc 01 	lds	r25, 0x01DC
    16f0:	80 70       	andi	r24, 0x00	; 0
    16f2:	90 74       	andi	r25, 0x40	; 64
    16f4:	00 97       	sbiw	r24, 0x00	; 0
    16f6:	41 f0       	breq	.+16     	; 0x1708 <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    16f8:	a2 e3       	ldi	r26, 0x32	; 50
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e2 e3       	ldi	r30, 0x32	; 50
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	8f 77       	andi	r24, 0x7F	; 127
    1704:	8c 93       	st	X, r24
    1706:	08 c0       	rjmp	.+16     	; 0x1718 <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    1708:	a2 e3       	ldi	r26, 0x32	; 50
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e2 e3       	ldi	r30, 0x32	; 50
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	90 81       	ld	r25, Z
    1712:	80 e8       	ldi	r24, 0x80	; 128
    1714:	89 27       	eor	r24, r25
    1716:	8c 93       	st	X, r24
			ircomm_pulse--;
    1718:	80 91 7a 01 	lds	r24, 0x017A
    171c:	81 50       	subi	r24, 0x01	; 1
    171e:	80 93 7a 01 	sts	0x017A, r24
    1722:	54 c0       	rjmp	.+168    	; 0x17cc <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    1724:	80 91 a2 01 	lds	r24, 0x01A2
    1728:	88 23       	and	r24, r24
    172a:	d1 f0       	breq	.+52     	; 0x1760 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    172c:	a2 e3       	ldi	r26, 0x32	; 50
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	e2 e3       	ldi	r30, 0x32	; 50
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	8f 77       	andi	r24, 0x7F	; 127
    1738:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    173a:	80 91 db 01 	lds	r24, 0x01DB
    173e:	90 91 dc 01 	lds	r25, 0x01DC
    1742:	88 0f       	add	r24, r24
    1744:	99 1f       	adc	r25, r25
    1746:	90 93 dc 01 	sts	0x01DC, r25
    174a:	80 93 db 01 	sts	0x01DB, r24
			ircomm_pulse = 120;
    174e:	88 e7       	ldi	r24, 0x78	; 120
    1750:	80 93 7a 01 	sts	0x017A, r24
			ircomm_send--;
    1754:	80 91 a2 01 	lds	r24, 0x01A2
    1758:	81 50       	subi	r24, 0x01	; 1
    175a:	80 93 a2 01 	sts	0x01A2, r24
    175e:	36 c0       	rjmp	.+108    	; 0x17cc <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1760:	a2 e3       	ldi	r26, 0x32	; 50
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	e2 e3       	ldi	r30, 0x32	; 50
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 81       	ld	r24, Z
    176a:	8f 77       	andi	r24, 0x7F	; 127
    176c:	8c 93       	st	X, r24
    176e:	2e c0       	rjmp	.+92     	; 0x17cc <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    1770:	80 91 a6 01 	lds	r24, 0x01A6
    1774:	88 23       	and	r24, r24
    1776:	e1 f0       	breq	.+56     	; 0x17b0 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    1778:	80 91 a1 01 	lds	r24, 0x01A1
    177c:	81 70       	andi	r24, 0x01	; 1
    177e:	88 23       	and	r24, r24
    1780:	49 f4       	brne	.+18     	; 0x1794 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    1782:	a8 e3       	ldi	r26, 0x38	; 56
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	e8 e3       	ldi	r30, 0x38	; 56
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	90 81       	ld	r25, Z
    178c:	80 e4       	ldi	r24, 0x40	; 64
    178e:	89 27       	eor	r24, r25
    1790:	8c 93       	st	X, r24
    1792:	08 c0       	rjmp	.+16     	; 0x17a4 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    1794:	a5 e3       	ldi	r26, 0x35	; 53
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	e5 e3       	ldi	r30, 0x35	; 53
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	90 81       	ld	r25, Z
    179e:	80 e8       	ldi	r24, 0x80	; 128
    17a0:	89 27       	eor	r24, r25
    17a2:	8c 93       	st	X, r24
		acs_pulse--;
    17a4:	80 91 a6 01 	lds	r24, 0x01A6
    17a8:	81 50       	subi	r24, 0x01	; 1
    17aa:	80 93 a6 01 	sts	0x01A6, r24
    17ae:	0e c0       	rjmp	.+28     	; 0x17cc <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    17b0:	a8 e3       	ldi	r26, 0x38	; 56
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e8 e3       	ldi	r30, 0x38	; 56
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	80 64       	ori	r24, 0x40	; 64
    17bc:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    17be:	a5 e3       	ldi	r26, 0x35	; 53
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e5 e3       	ldi	r30, 0x35	; 53
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	80 68       	ori	r24, 0x80	; 128
    17ca:	8c 93       	st	X, r24
	}
}
    17cc:	cf 91       	pop	r28
    17ce:	df 91       	pop	r29
    17d0:	ff 91       	pop	r31
    17d2:	ef 91       	pop	r30
    17d4:	bf 91       	pop	r27
    17d6:	af 91       	pop	r26
    17d8:	9f 91       	pop	r25
    17da:	8f 91       	pop	r24
    17dc:	0f 90       	pop	r0
    17de:	0f be       	out	0x3f, r0	; 63
    17e0:	0f 90       	pop	r0
    17e2:	1f 90       	pop	r1
    17e4:	18 95       	reti

000017e6 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    17e6:	1f 92       	push	r1
    17e8:	0f 92       	push	r0
    17ea:	0f b6       	in	r0, 0x3f	; 63
    17ec:	0f 92       	push	r0
    17ee:	11 24       	eor	r1, r1
    17f0:	8f 93       	push	r24
    17f2:	9f 93       	push	r25
    17f4:	ef 93       	push	r30
    17f6:	ff 93       	push	r31
    17f8:	df 93       	push	r29
    17fa:	cf 93       	push	r28
    17fc:	0f 92       	push	r0
    17fe:	cd b7       	in	r28, 0x3d	; 61
    1800:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    1802:	80 91 66 00 	lds	r24, 0x0066
    1806:	83 30       	cpi	r24, 0x03	; 3
    1808:	21 f0       	breq	.+8      	; 0x1812 <__vector_3+0x2c>
    180a:	80 91 66 00 	lds	r24, 0x0066
    180e:	86 30       	cpi	r24, 0x06	; 6
    1810:	c1 f4       	brne	.+48     	; 0x1842 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    1812:	80 91 a1 01 	lds	r24, 0x01A1
    1816:	80 71       	andi	r24, 0x10	; 16
    1818:	88 23       	and	r24, r24
    181a:	99 f4       	brne	.+38     	; 0x1842 <__vector_3+0x5c>
    181c:	80 91 a1 01 	lds	r24, 0x01A1
    1820:	80 72       	andi	r24, 0x20	; 32
    1822:	88 23       	and	r24, r24
    1824:	71 f0       	breq	.+28     	; 0x1842 <__vector_3+0x5c>
    1826:	e6 e3       	ldi	r30, 0x36	; 54
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	88 2f       	mov	r24, r24
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	84 70       	andi	r24, 0x04	; 4
    1832:	90 70       	andi	r25, 0x00	; 0
    1834:	00 97       	sbiw	r24, 0x00	; 0
    1836:	29 f4       	brne	.+10     	; 0x1842 <__vector_3+0x5c>
			acs_event_counter++;
    1838:	80 91 f6 01 	lds	r24, 0x01F6
    183c:	8f 5f       	subi	r24, 0xFF	; 255
    183e:	80 93 f6 01 	sts	0x01F6, r24
	sysStatACS.pin = (PINB & ACS);
    1842:	e6 e3       	ldi	r30, 0x36	; 54
    1844:	f0 e0       	ldi	r31, 0x00	; 0
    1846:	80 81       	ld	r24, Z
    1848:	80 91 a1 01 	lds	r24, 0x01A1
    184c:	8d 7f       	andi	r24, 0xFD	; 253
    184e:	80 93 a1 01 	sts	0x01A1, r24
}
    1852:	0f 90       	pop	r0
    1854:	cf 91       	pop	r28
    1856:	df 91       	pop	r29
    1858:	ff 91       	pop	r31
    185a:	ef 91       	pop	r30
    185c:	9f 91       	pop	r25
    185e:	8f 91       	pop	r24
    1860:	0f 90       	pop	r0
    1862:	0f be       	out	0x3f, r0	; 63
    1864:	0f 90       	pop	r0
    1866:	1f 90       	pop	r1
    1868:	18 95       	reti

0000186a <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    186a:	df 93       	push	r29
    186c:	cf 93       	push	r28
    186e:	00 d0       	rcall	.+0      	; 0x1870 <IRCOMM_RC5dataReady_DUMMY+0x6>
    1870:	cd b7       	in	r28, 0x3d	; 61
    1872:	de b7       	in	r29, 0x3e	; 62
    1874:	9a 83       	std	Y+2, r25	; 0x02
    1876:	89 83       	std	Y+1, r24	; 0x01
    1878:	0f 90       	pop	r0
    187a:	0f 90       	pop	r0
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	08 95       	ret

00001882 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    1882:	df 93       	push	r29
    1884:	cf 93       	push	r28
    1886:	00 d0       	rcall	.+0      	; 0x1888 <IRCOMM_setRC5DataReadyHandler+0x6>
    1888:	cd b7       	in	r28, 0x3d	; 61
    188a:	de b7       	in	r29, 0x3e	; 62
    188c:	9a 83       	std	Y+2, r25	; 0x02
    188e:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	9a 81       	ldd	r25, Y+2	; 0x02
    1894:	90 93 68 00 	sts	0x0068, r25
    1898:	80 93 67 00 	sts	0x0067, r24
}
    189c:	0f 90       	pop	r0
    189e:	0f 90       	pop	r0
    18a0:	cf 91       	pop	r28
    18a2:	df 91       	pop	r29
    18a4:	08 95       	ret

000018a6 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    18a6:	df 93       	push	r29
    18a8:	cf 93       	push	r28
    18aa:	cd b7       	in	r28, 0x3d	; 61
    18ac:	de b7       	in	r29, 0x3e	; 62
    18ae:	cf 91       	pop	r28
    18b0:	df 91       	pop	r29
    18b2:	08 95       	ret

000018b4 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    18b4:	df 93       	push	r29
    18b6:	cf 93       	push	r28
    18b8:	00 d0       	rcall	.+0      	; 0x18ba <ACS_setStateChangedHandler+0x6>
    18ba:	cd b7       	in	r28, 0x3d	; 61
    18bc:	de b7       	in	r29, 0x3e	; 62
    18be:	9a 83       	std	Y+2, r25	; 0x02
    18c0:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    18c2:	89 81       	ldd	r24, Y+1	; 0x01
    18c4:	9a 81       	ldd	r25, Y+2	; 0x02
    18c6:	90 93 6a 00 	sts	0x006A, r25
    18ca:	80 93 69 00 	sts	0x0069, r24
}
    18ce:	0f 90       	pop	r0
    18d0:	0f 90       	pop	r0
    18d2:	cf 91       	pop	r28
    18d4:	df 91       	pop	r29
    18d6:	08 95       	ret

000018d8 <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    18d8:	df 93       	push	r29
    18da:	cf 93       	push	r28
    18dc:	cd b7       	in	r28, 0x3d	; 61
    18de:	de b7       	in	r29, 0x3e	; 62
    18e0:	2e 97       	sbiw	r28, 0x0e	; 14
    18e2:	0f b6       	in	r0, 0x3f	; 63
    18e4:	f8 94       	cli
    18e6:	de bf       	out	0x3e, r29	; 62
    18e8:	0f be       	out	0x3f, r0	; 63
    18ea:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    18ec:	80 91 b9 01 	lds	r24, 0x01B9
    18f0:	90 91 ba 01 	lds	r25, 0x01BA
    18f4:	82 30       	cpi	r24, 0x02	; 2
    18f6:	91 05       	cpc	r25, r1
    18f8:	08 f4       	brcc	.+2      	; 0x18fc <task_ACS+0x24>
    18fa:	4d c2       	rjmp	.+1178   	; 0x1d96 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    18fc:	80 91 a1 01 	lds	r24, 0x01A1
    1900:	80 71       	andi	r24, 0x10	; 16
    1902:	88 23       	and	r24, r24
    1904:	09 f0       	breq	.+2      	; 0x1908 <task_ACS+0x30>
    1906:	24 c2       	rjmp	.+1096   	; 0x1d50 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    1908:	80 91 66 00 	lds	r24, 0x0066
    190c:	28 2f       	mov	r18, r24
    190e:	30 e0       	ldi	r19, 0x00	; 0
    1910:	3e 87       	std	Y+14, r19	; 0x0e
    1912:	2d 87       	std	Y+13, r18	; 0x0d
    1914:	8d 85       	ldd	r24, Y+13	; 0x0d
    1916:	9e 85       	ldd	r25, Y+14	; 0x0e
    1918:	82 30       	cpi	r24, 0x02	; 2
    191a:	91 05       	cpc	r25, r1
    191c:	09 f4       	brne	.+2      	; 0x1920 <task_ACS+0x48>
    191e:	b9 c0       	rjmp	.+370    	; 0x1a92 <task_ACS+0x1ba>
    1920:	2d 85       	ldd	r18, Y+13	; 0x0d
    1922:	3e 85       	ldd	r19, Y+14	; 0x0e
    1924:	23 30       	cpi	r18, 0x03	; 3
    1926:	31 05       	cpc	r19, r1
    1928:	54 f4       	brge	.+20     	; 0x193e <task_ACS+0x66>
    192a:	8d 85       	ldd	r24, Y+13	; 0x0d
    192c:	9e 85       	ldd	r25, Y+14	; 0x0e
    192e:	00 97       	sbiw	r24, 0x00	; 0
    1930:	c9 f0       	breq	.+50     	; 0x1964 <task_ACS+0x8c>
    1932:	2d 85       	ldd	r18, Y+13	; 0x0d
    1934:	3e 85       	ldd	r19, Y+14	; 0x0e
    1936:	21 30       	cpi	r18, 0x01	; 1
    1938:	31 05       	cpc	r19, r1
    193a:	89 f1       	breq	.+98     	; 0x199e <task_ACS+0xc6>
    193c:	0f c2       	rjmp	.+1054   	; 0x1d5c <task_ACS+0x484>
    193e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1940:	9e 85       	ldd	r25, Y+14	; 0x0e
    1942:	85 30       	cpi	r24, 0x05	; 5
    1944:	91 05       	cpc	r25, r1
    1946:	09 f4       	brne	.+2      	; 0x194a <task_ACS+0x72>
    1948:	54 c1       	rjmp	.+680    	; 0x1bf2 <task_ACS+0x31a>
    194a:	2d 85       	ldd	r18, Y+13	; 0x0d
    194c:	3e 85       	ldd	r19, Y+14	; 0x0e
    194e:	26 30       	cpi	r18, 0x06	; 6
    1950:	31 05       	cpc	r19, r1
    1952:	09 f4       	brne	.+2      	; 0x1956 <task_ACS+0x7e>
    1954:	83 c1       	rjmp	.+774    	; 0x1c5c <task_ACS+0x384>
    1956:	8d 85       	ldd	r24, Y+13	; 0x0d
    1958:	9e 85       	ldd	r25, Y+14	; 0x0e
    195a:	83 30       	cpi	r24, 0x03	; 3
    195c:	91 05       	cpc	r25, r1
    195e:	09 f4       	brne	.+2      	; 0x1962 <task_ACS+0x8a>
    1960:	cd c0       	rjmp	.+410    	; 0x1afc <task_ACS+0x224>
    1962:	fc c1       	rjmp	.+1016   	; 0x1d5c <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1964:	a9 e5       	ldi	r26, 0x59	; 89
    1966:	b0 e0       	ldi	r27, 0x00	; 0
    1968:	e9 e5       	ldi	r30, 0x59	; 89
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	80 81       	ld	r24, Z
    196e:	8f 77       	andi	r24, 0x7F	; 127
    1970:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1972:	a2 e3       	ldi	r26, 0x32	; 50
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	e2 e3       	ldi	r30, 0x32	; 50
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	8f 77       	andi	r24, 0x7F	; 127
    197e:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1980:	a8 e3       	ldi	r26, 0x38	; 56
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e8 e3       	ldi	r30, 0x38	; 56
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	80 64       	ori	r24, 0x40	; 64
    198c:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    198e:	a5 e3       	ldi	r26, 0x35	; 53
    1990:	b0 e0       	ldi	r27, 0x00	; 0
    1992:	e5 e3       	ldi	r30, 0x35	; 53
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	80 81       	ld	r24, Z
    1998:	80 68       	ori	r24, 0x80	; 128
    199a:	8c 93       	st	X, r24
    199c:	df c1       	rjmp	.+958    	; 0x1d5c <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    199e:	80 91 a2 01 	lds	r24, 0x01A2
    19a2:	88 23       	and	r24, r24
    19a4:	09 f0       	breq	.+2      	; 0x19a8 <task_ACS+0xd0>
    19a6:	4d c0       	rjmp	.+154    	; 0x1a42 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    19a8:	80 91 a1 01 	lds	r24, 0x01A1
    19ac:	80 74       	andi	r24, 0x40	; 64
    19ae:	88 23       	and	r24, r24
    19b0:	c1 f0       	breq	.+48     	; 0x19e2 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    19b2:	80 91 c1 01 	lds	r24, 0x01C1
    19b6:	90 91 c2 01 	lds	r25, 0x01C2
    19ba:	90 93 dc 01 	sts	0x01DC, r25
    19be:	80 93 db 01 	sts	0x01DB, r24
							ircomm_send = 14;
    19c2:	8e e0       	ldi	r24, 0x0E	; 14
    19c4:	80 93 a2 01 	sts	0x01A2, r24
							sysStatACS.ircomm_transmit = false;
    19c8:	80 91 a1 01 	lds	r24, 0x01A1
    19cc:	8f 7b       	andi	r24, 0xBF	; 191
    19ce:	80 93 a1 01 	sts	0x01A1, r24
							TIMSK |= (1 << OCIE2);
    19d2:	a9 e5       	ldi	r26, 0x59	; 89
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	e9 e5       	ldi	r30, 0x59	; 89
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	80 68       	ori	r24, 0x80	; 128
    19de:	8c 93       	st	X, r24
    19e0:	1c c0       	rjmp	.+56     	; 0x1a1a <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    19e2:	a9 e5       	ldi	r26, 0x59	; 89
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e9 e5       	ldi	r30, 0x59	; 89
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	8f 77       	andi	r24, 0x7F	; 127
    19ee:	8c 93       	st	X, r24
							IRCOMM_OFF();
    19f0:	a2 e3       	ldi	r26, 0x32	; 50
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	e2 e3       	ldi	r30, 0x32	; 50
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	80 81       	ld	r24, Z
    19fa:	8f 77       	andi	r24, 0x7F	; 127
    19fc:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    19fe:	a8 e3       	ldi	r26, 0x38	; 56
    1a00:	b0 e0       	ldi	r27, 0x00	; 0
    1a02:	e8 e3       	ldi	r30, 0x38	; 56
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	80 81       	ld	r24, Z
    1a08:	80 64       	ori	r24, 0x40	; 64
    1a0a:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    1a0c:	a5 e3       	ldi	r26, 0x35	; 53
    1a0e:	b0 e0       	ldi	r27, 0x00	; 0
    1a10:	e5 e3       	ldi	r30, 0x35	; 53
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	80 68       	ori	r24, 0x80	; 128
    1a18:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    1a1a:	90 91 7f 01 	lds	r25, 0x017F
    1a1e:	9c 87       	std	Y+12, r25	; 0x0c
    1a20:	1b 86       	std	Y+11, r1	; 0x0b
    1a22:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a24:	24 31       	cpi	r18, 0x14	; 20
    1a26:	10 f0       	brcs	.+4      	; 0x1a2c <task_ACS+0x154>
    1a28:	31 e0       	ldi	r19, 0x01	; 1
    1a2a:	3b 87       	std	Y+11, r19	; 0x0b
    1a2c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a2e:	8f 5f       	subi	r24, 0xFF	; 255
    1a30:	80 93 7f 01 	sts	0x017F, r24
    1a34:	8b 85       	ldd	r24, Y+11	; 0x0b
    1a36:	88 23       	and	r24, r24
    1a38:	59 f0       	breq	.+22     	; 0x1a50 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    1a3a:	82 e0       	ldi	r24, 0x02	; 2
    1a3c:	80 93 66 00 	sts	0x0066, r24
    1a40:	07 c0       	rjmp	.+14     	; 0x1a50 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1a42:	a9 e5       	ldi	r26, 0x59	; 89
    1a44:	b0 e0       	ldi	r27, 0x00	; 0
    1a46:	e9 e5       	ldi	r30, 0x59	; 89
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	80 68       	ori	r24, 0x80	; 128
    1a4e:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1a50:	80 91 a1 01 	lds	r24, 0x01A1
    1a54:	88 70       	andi	r24, 0x08	; 8
    1a56:	88 23       	and	r24, r24
    1a58:	09 f4       	brne	.+2      	; 0x1a5c <task_ACS+0x184>
    1a5a:	80 c1       	rjmp	.+768    	; 0x1d5c <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    1a5c:	e0 91 67 00 	lds	r30, 0x0067
    1a60:	f0 91 68 00 	lds	r31, 0x0068
    1a64:	80 91 fa 01 	lds	r24, 0x01FA
    1a68:	90 91 fb 01 	lds	r25, 0x01FB
    1a6c:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1a6e:	80 91 fa 01 	lds	r24, 0x01FA
    1a72:	90 91 fb 01 	lds	r25, 0x01FB
    1a76:	90 93 aa 01 	sts	0x01AA, r25
    1a7a:	80 93 a9 01 	sts	0x01A9, r24
						IRCOMM_RC5_data_ok.data = 0;
    1a7e:	10 92 fb 01 	sts	0x01FB, r1
    1a82:	10 92 fa 01 	sts	0x01FA, r1
						sysStatACS.rc5_data_received = false;
    1a86:	80 91 a1 01 	lds	r24, 0x01A1
    1a8a:	87 7f       	andi	r24, 0xF7	; 247
    1a8c:	80 93 a1 01 	sts	0x01A1, r24
    1a90:	65 c1       	rjmp	.+714    	; 0x1d5c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1a92:	a9 e5       	ldi	r26, 0x59	; 89
    1a94:	b0 e0       	ldi	r27, 0x00	; 0
    1a96:	e9 e5       	ldi	r30, 0x59	; 89
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	80 81       	ld	r24, Z
    1a9c:	8f 77       	andi	r24, 0x7F	; 127
    1a9e:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1aa0:	a2 e3       	ldi	r26, 0x32	; 50
    1aa2:	b0 e0       	ldi	r27, 0x00	; 0
    1aa4:	e2 e3       	ldi	r30, 0x32	; 50
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	80 81       	ld	r24, Z
    1aaa:	8f 77       	andi	r24, 0x7F	; 127
    1aac:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1aae:	a8 e3       	ldi	r26, 0x38	; 56
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	e8 e3       	ldi	r30, 0x38	; 56
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	80 81       	ld	r24, Z
    1ab8:	80 64       	ori	r24, 0x40	; 64
    1aba:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1abc:	a5 e3       	ldi	r26, 0x35	; 53
    1abe:	b0 e0       	ldi	r27, 0x00	; 0
    1ac0:	e5 e3       	ldi	r30, 0x35	; 53
    1ac2:	f0 e0       	ldi	r31, 0x00	; 0
    1ac4:	80 81       	ld	r24, Z
    1ac6:	80 68       	ori	r24, 0x80	; 128
    1ac8:	8c 93       	st	X, r24
					acs_pulse = 0;
    1aca:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1ace:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1ad2:	10 92 7e 01 	sts	0x017E, r1
    1ad6:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1ada:	80 91 a1 01 	lds	r24, 0x01A1
    1ade:	8e 7f       	andi	r24, 0xFE	; 254
    1ae0:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1ae4:	80 91 a1 01 	lds	r24, 0x01A1
    1ae8:	80 62       	ori	r24, 0x20	; 32
    1aea:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3; 
    1aee:	83 e0       	ldi	r24, 0x03	; 3
    1af0:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1af4:	83 e0       	ldi	r24, 0x03	; 3
    1af6:	80 93 66 00 	sts	0x0066, r24
    1afa:	30 c1       	rjmp	.+608    	; 0x1d5c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1afc:	80 91 a6 01 	lds	r24, 0x01A6
    1b00:	88 23       	and	r24, r24
    1b02:	e1 f4       	brne	.+56     	; 0x1b3c <task_ACS+0x264>
    1b04:	90 91 7f 01 	lds	r25, 0x017F
    1b08:	9a 87       	std	Y+10, r25	; 0x0a
    1b0a:	19 86       	std	Y+9, r1	; 0x09
    1b0c:	2a 85       	ldd	r18, Y+10	; 0x0a
    1b0e:	23 30       	cpi	r18, 0x03	; 3
    1b10:	10 f0       	brcs	.+4      	; 0x1b16 <task_ACS+0x23e>
    1b12:	31 e0       	ldi	r19, 0x01	; 1
    1b14:	39 87       	std	Y+9, r19	; 0x09
    1b16:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b18:	8f 5f       	subi	r24, 0xFF	; 255
    1b1a:	80 93 7f 01 	sts	0x017F, r24
    1b1e:	89 85       	ldd	r24, Y+9	; 0x09
    1b20:	88 23       	and	r24, r24
    1b22:	61 f0       	breq	.+24     	; 0x1b3c <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1b24:	a9 e5       	ldi	r26, 0x59	; 89
    1b26:	b0 e0       	ldi	r27, 0x00	; 0
    1b28:	e9 e5       	ldi	r30, 0x59	; 89
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	80 81       	ld	r24, Z
    1b2e:	80 68       	ori	r24, 0x80	; 128
    1b30:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1b32:	88 e2       	ldi	r24, 0x28	; 40
    1b34:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1b38:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1b3c:	80 91 d7 01 	lds	r24, 0x01D7
    1b40:	88 23       	and	r24, r24
    1b42:	69 f0       	breq	.+26     	; 0x1b5e <task_ACS+0x286>
    1b44:	80 91 f6 01 	lds	r24, 0x01F6
    1b48:	82 30       	cpi	r24, 0x02	; 2
    1b4a:	48 f0       	brcs	.+18     	; 0x1b5e <task_ACS+0x286>
						acs_event_counter = 0;
    1b4c:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1b56:	85 e0       	ldi	r24, 0x05	; 5
    1b58:	80 93 66 00 	sts	0x0066, r24
    1b5c:	ff c0       	rjmp	.+510    	; 0x1d5c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1b5e:	80 91 f6 01 	lds	r24, 0x01F6
    1b62:	86 30       	cpi	r24, 0x06	; 6
    1b64:	48 f0       	brcs	.+18     	; 0x1b78 <task_ACS+0x2a0>
						acs_event_counter = 0;
    1b66:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1b6a:	81 e0       	ldi	r24, 0x01	; 1
    1b6c:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1b70:	85 e0       	ldi	r24, 0x05	; 5
    1b72:	80 93 66 00 	sts	0x0066, r24
    1b76:	f2 c0       	rjmp	.+484    	; 0x1d5c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1b78:	20 91 7d 01 	lds	r18, 0x017D
    1b7c:	30 91 7e 01 	lds	r19, 0x017E
    1b80:	38 87       	std	Y+8, r19	; 0x08
    1b82:	2f 83       	std	Y+7, r18	; 0x07
    1b84:	1e 82       	std	Y+6, r1	; 0x06
    1b86:	8f 81       	ldd	r24, Y+7	; 0x07
    1b88:	98 85       	ldd	r25, Y+8	; 0x08
    1b8a:	8e 30       	cpi	r24, 0x0E	; 14
    1b8c:	91 05       	cpc	r25, r1
    1b8e:	10 f0       	brcs	.+4      	; 0x1b94 <task_ACS+0x2bc>
    1b90:	91 e0       	ldi	r25, 0x01	; 1
    1b92:	9e 83       	std	Y+6, r25	; 0x06
    1b94:	8f 81       	ldd	r24, Y+7	; 0x07
    1b96:	98 85       	ldd	r25, Y+8	; 0x08
    1b98:	01 96       	adiw	r24, 0x01	; 1
    1b9a:	90 93 7e 01 	sts	0x017E, r25
    1b9e:	80 93 7d 01 	sts	0x017D, r24
    1ba2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ba4:	22 23       	and	r18, r18
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <task_ACS+0x2d2>
    1ba8:	d9 c0       	rjmp	.+434    	; 0x1d5c <task_ACS+0x484>
						obstacle_left = false;
    1baa:	10 92 d7 01 	sts	0x01D7, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1bae:	85 e0       	ldi	r24, 0x05	; 5
    1bb0:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1bb4:	a9 e5       	ldi	r26, 0x59	; 89
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e9 e5       	ldi	r30, 0x59	; 89
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	8f 77       	andi	r24, 0x7F	; 127
    1bc0:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1bc2:	a2 e3       	ldi	r26, 0x32	; 50
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	e2 e3       	ldi	r30, 0x32	; 50
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	8f 77       	andi	r24, 0x7F	; 127
    1bce:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1bd0:	a8 e3       	ldi	r26, 0x38	; 56
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	e8 e3       	ldi	r30, 0x38	; 56
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	80 64       	ori	r24, 0x40	; 64
    1bdc:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1bde:	a5 e3       	ldi	r26, 0x35	; 53
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	e5 e3       	ldi	r30, 0x35	; 53
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	80 68       	ori	r24, 0x80	; 128
    1bea:	8c 93       	st	X, r24
						acs_pulse = 0;
    1bec:	10 92 a6 01 	sts	0x01A6, r1
    1bf0:	b5 c0       	rjmp	.+362    	; 0x1d5c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1bf2:	a9 e5       	ldi	r26, 0x59	; 89
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	e9 e5       	ldi	r30, 0x59	; 89
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	8f 77       	andi	r24, 0x7F	; 127
    1bfe:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1c00:	a2 e3       	ldi	r26, 0x32	; 50
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e2 e3       	ldi	r30, 0x32	; 50
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	8f 77       	andi	r24, 0x7F	; 127
    1c0c:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1c0e:	a8 e3       	ldi	r26, 0x38	; 56
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e8 e3       	ldi	r30, 0x38	; 56
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	80 64       	ori	r24, 0x40	; 64
    1c1a:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1c1c:	a5 e3       	ldi	r26, 0x35	; 53
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	e5 e3       	ldi	r30, 0x35	; 53
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	80 68       	ori	r24, 0x80	; 128
    1c28:	8c 93       	st	X, r24
					acs_pulse = 0;
    1c2a:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1c2e:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1c32:	10 92 7e 01 	sts	0x017E, r1
    1c36:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1c3a:	80 91 a1 01 	lds	r24, 0x01A1
    1c3e:	81 60       	ori	r24, 0x01	; 1
    1c40:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1c44:	80 91 a1 01 	lds	r24, 0x01A1
    1c48:	80 62       	ori	r24, 0x20	; 32
    1c4a:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3;
    1c4e:	83 e0       	ldi	r24, 0x03	; 3
    1c50:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1c54:	86 e0       	ldi	r24, 0x06	; 6
    1c56:	80 93 66 00 	sts	0x0066, r24
    1c5a:	80 c0       	rjmp	.+256    	; 0x1d5c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1c5c:	80 91 a6 01 	lds	r24, 0x01A6
    1c60:	88 23       	and	r24, r24
    1c62:	e1 f4       	brne	.+56     	; 0x1c9c <task_ACS+0x3c4>
    1c64:	30 91 7f 01 	lds	r19, 0x017F
    1c68:	3d 83       	std	Y+5, r19	; 0x05
    1c6a:	1c 82       	std	Y+4, r1	; 0x04
    1c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c6e:	83 30       	cpi	r24, 0x03	; 3
    1c70:	10 f0       	brcs	.+4      	; 0x1c76 <task_ACS+0x39e>
    1c72:	91 e0       	ldi	r25, 0x01	; 1
    1c74:	9c 83       	std	Y+4, r25	; 0x04
    1c76:	8d 81       	ldd	r24, Y+5	; 0x05
    1c78:	8f 5f       	subi	r24, 0xFF	; 255
    1c7a:	80 93 7f 01 	sts	0x017F, r24
    1c7e:	2c 81       	ldd	r18, Y+4	; 0x04
    1c80:	22 23       	and	r18, r18
    1c82:	61 f0       	breq	.+24     	; 0x1c9c <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1c84:	a9 e5       	ldi	r26, 0x59	; 89
    1c86:	b0 e0       	ldi	r27, 0x00	; 0
    1c88:	e9 e5       	ldi	r30, 0x59	; 89
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	80 68       	ori	r24, 0x80	; 128
    1c90:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1c92:	88 e2       	ldi	r24, 0x28	; 40
    1c94:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1c98:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1c9c:	80 91 e0 01 	lds	r24, 0x01E0
    1ca0:	88 23       	and	r24, r24
    1ca2:	69 f0       	breq	.+26     	; 0x1cbe <task_ACS+0x3e6>
    1ca4:	80 91 f6 01 	lds	r24, 0x01F6
    1ca8:	82 30       	cpi	r24, 0x02	; 2
    1caa:	48 f0       	brcs	.+18     	; 0x1cbe <task_ACS+0x3e6>
						acs_event_counter = 0;
    1cac:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1cb0:	81 e0       	ldi	r24, 0x01	; 1
    1cb2:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1cb6:	81 e0       	ldi	r24, 0x01	; 1
    1cb8:	80 93 66 00 	sts	0x0066, r24
    1cbc:	4f c0       	rjmp	.+158    	; 0x1d5c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1cbe:	80 91 f6 01 	lds	r24, 0x01F6
    1cc2:	86 30       	cpi	r24, 0x06	; 6
    1cc4:	48 f0       	brcs	.+18     	; 0x1cd8 <task_ACS+0x400>
						acs_event_counter = 0;
    1cc6:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1cca:	81 e0       	ldi	r24, 0x01	; 1
    1ccc:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1cd0:	81 e0       	ldi	r24, 0x01	; 1
    1cd2:	80 93 66 00 	sts	0x0066, r24
    1cd6:	42 c0       	rjmp	.+132    	; 0x1d5c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1cd8:	80 91 7d 01 	lds	r24, 0x017D
    1cdc:	90 91 7e 01 	lds	r25, 0x017E
    1ce0:	9b 83       	std	Y+3, r25	; 0x03
    1ce2:	8a 83       	std	Y+2, r24	; 0x02
    1ce4:	19 82       	std	Y+1, r1	; 0x01
    1ce6:	2a 81       	ldd	r18, Y+2	; 0x02
    1ce8:	3b 81       	ldd	r19, Y+3	; 0x03
    1cea:	2e 30       	cpi	r18, 0x0E	; 14
    1cec:	31 05       	cpc	r19, r1
    1cee:	10 f0       	brcs	.+4      	; 0x1cf4 <task_ACS+0x41c>
    1cf0:	31 e0       	ldi	r19, 0x01	; 1
    1cf2:	39 83       	std	Y+1, r19	; 0x01
    1cf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf6:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf8:	01 96       	adiw	r24, 0x01	; 1
    1cfa:	90 93 7e 01 	sts	0x017E, r25
    1cfe:	80 93 7d 01 	sts	0x017D, r24
    1d02:	89 81       	ldd	r24, Y+1	; 0x01
    1d04:	88 23       	and	r24, r24
    1d06:	51 f1       	breq	.+84     	; 0x1d5c <task_ACS+0x484>
						obstacle_right = false;
    1d08:	10 92 e0 01 	sts	0x01E0, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1d0c:	81 e0       	ldi	r24, 0x01	; 1
    1d0e:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1d12:	a9 e5       	ldi	r26, 0x59	; 89
    1d14:	b0 e0       	ldi	r27, 0x00	; 0
    1d16:	e9 e5       	ldi	r30, 0x59	; 89
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	80 81       	ld	r24, Z
    1d1c:	8f 77       	andi	r24, 0x7F	; 127
    1d1e:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1d20:	a2 e3       	ldi	r26, 0x32	; 50
    1d22:	b0 e0       	ldi	r27, 0x00	; 0
    1d24:	e2 e3       	ldi	r30, 0x32	; 50
    1d26:	f0 e0       	ldi	r31, 0x00	; 0
    1d28:	80 81       	ld	r24, Z
    1d2a:	8f 77       	andi	r24, 0x7F	; 127
    1d2c:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1d2e:	a8 e3       	ldi	r26, 0x38	; 56
    1d30:	b0 e0       	ldi	r27, 0x00	; 0
    1d32:	e8 e3       	ldi	r30, 0x38	; 56
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	80 81       	ld	r24, Z
    1d38:	80 64       	ori	r24, 0x40	; 64
    1d3a:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1d3c:	a5 e3       	ldi	r26, 0x35	; 53
    1d3e:	b0 e0       	ldi	r27, 0x00	; 0
    1d40:	e5 e3       	ldi	r30, 0x35	; 53
    1d42:	f0 e0       	ldi	r31, 0x00	; 0
    1d44:	80 81       	ld	r24, Z
    1d46:	80 68       	ori	r24, 0x80	; 128
    1d48:	8c 93       	st	X, r24
						acs_pulse = 0;
    1d4a:	10 92 a6 01 	sts	0x01A6, r1
    1d4e:	06 c0       	rjmp	.+12     	; 0x1d5c <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1d50:	10 92 7e 01 	sts	0x017E, r1
    1d54:	10 92 7d 01 	sts	0x017D, r1
			acs_counter = 0;
    1d58:	10 92 7f 01 	sts	0x017F, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1d5c:	90 91 7c 01 	lds	r25, 0x017C
    1d60:	80 91 d7 01 	lds	r24, 0x01D7
    1d64:	98 17       	cp	r25, r24
    1d66:	31 f4       	brne	.+12     	; 0x1d74 <task_ACS+0x49c>
    1d68:	90 91 7b 01 	lds	r25, 0x017B
    1d6c:	80 91 e0 01 	lds	r24, 0x01E0
    1d70:	98 17       	cp	r25, r24
    1d72:	69 f0       	breq	.+26     	; 0x1d8e <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1d74:	80 91 d7 01 	lds	r24, 0x01D7
    1d78:	80 93 7c 01 	sts	0x017C, r24
			acs_r_tmp = obstacle_right;
    1d7c:	80 91 e0 01 	lds	r24, 0x01E0
    1d80:	80 93 7b 01 	sts	0x017B, r24
			ACS_stateChangedHandler();
    1d84:	e0 91 69 00 	lds	r30, 0x0069
    1d88:	f0 91 6a 00 	lds	r31, 0x006A
    1d8c:	09 95       	icall
		}
		acs_timer = 0;
    1d8e:	10 92 ba 01 	sts	0x01BA, r1
    1d92:	10 92 b9 01 	sts	0x01B9, r1
	}
}
    1d96:	2e 96       	adiw	r28, 0x0e	; 14
    1d98:	0f b6       	in	r0, 0x3f	; 63
    1d9a:	f8 94       	cli
    1d9c:	de bf       	out	0x3e, r29	; 62
    1d9e:	0f be       	out	0x3f, r0	; 63
    1da0:	cd bf       	out	0x3d, r28	; 61
    1da2:	cf 91       	pop	r28
    1da4:	df 91       	pop	r29
    1da6:	08 95       	ret

00001da8 <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	cd b7       	in	r28, 0x3d	; 61
    1dae:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1db0:	10 92 66 00 	sts	0x0066, r1
	TIMSK &= ~(1 << OCIE2);
    1db4:	a9 e5       	ldi	r26, 0x59	; 89
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	e9 e5       	ldi	r30, 0x59	; 89
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	80 81       	ld	r24, Z
    1dbe:	8f 77       	andi	r24, 0x7F	; 127
    1dc0:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1dc2:	a2 e3       	ldi	r26, 0x32	; 50
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e2 e3       	ldi	r30, 0x32	; 50
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	8f 77       	andi	r24, 0x7F	; 127
    1dce:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1dd0:	a8 e3       	ldi	r26, 0x38	; 56
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	e8 e3       	ldi	r30, 0x38	; 56
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	80 64       	ori	r24, 0x40	; 64
    1ddc:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1dde:	a5 e3       	ldi	r26, 0x35	; 53
    1de0:	b0 e0       	ldi	r27, 0x00	; 0
    1de2:	e5 e3       	ldi	r30, 0x35	; 53
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	80 81       	ld	r24, Z
    1de8:	80 68       	ori	r24, 0x80	; 128
    1dea:	8c 93       	st	X, r24
	obstacle_right = false;
    1dec:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1df0:	10 92 d7 01 	sts	0x01D7, r1
}
    1df4:	cf 91       	pop	r28
    1df6:	df 91       	pop	r29
    1df8:	08 95       	ret

00001dfa <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    1dfa:	df 93       	push	r29
    1dfc:	cf 93       	push	r28
    1dfe:	cd b7       	in	r28, 0x3d	; 61
    1e00:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    1e02:	a9 e5       	ldi	r26, 0x59	; 89
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e9 e5       	ldi	r30, 0x59	; 89
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	8f 77       	andi	r24, 0x7F	; 127
    1e0e:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1e10:	a2 e3       	ldi	r26, 0x32	; 50
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e2 e3       	ldi	r30, 0x32	; 50
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	8f 77       	andi	r24, 0x7F	; 127
    1e1c:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1e1e:	a8 e3       	ldi	r26, 0x38	; 56
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e8 e3       	ldi	r30, 0x38	; 56
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	80 64       	ori	r24, 0x40	; 64
    1e2a:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1e2c:	a5 e3       	ldi	r26, 0x35	; 53
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e5 e3       	ldi	r30, 0x35	; 53
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	80 68       	ori	r24, 0x80	; 128
    1e38:	8c 93       	st	X, r24
	obstacle_right = false;
    1e3a:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1e3e:	10 92 d7 01 	sts	0x01D7, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    1e42:	81 e0       	ldi	r24, 0x01	; 1
    1e44:	80 93 66 00 	sts	0x0066, r24
}
    1e48:	cf 91       	pop	r28
    1e4a:	df 91       	pop	r29
    1e4c:	08 95       	ret

00001e4e <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    1e4e:	df 93       	push	r29
    1e50:	cf 93       	push	r28
    1e52:	cd b7       	in	r28, 0x3d	; 61
    1e54:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1e56:	a1 e3       	ldi	r26, 0x31	; 49
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e1 e3       	ldi	r30, 0x31	; 49
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	8f 7b       	andi	r24, 0xBF	; 191
    1e62:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1e64:	a2 e3       	ldi	r26, 0x32	; 50
    1e66:	b0 e0       	ldi	r27, 0x00	; 0
    1e68:	e2 e3       	ldi	r30, 0x32	; 50
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	80 81       	ld	r24, Z
    1e6e:	8f 7b       	andi	r24, 0xBF	; 191
    1e70:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1e72:	a7 e3       	ldi	r26, 0x37	; 55
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e7 e3       	ldi	r30, 0x37	; 55
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	87 7f       	andi	r24, 0xF7	; 247
    1e7e:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1e80:	a8 e3       	ldi	r26, 0x38	; 56
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e8 e3       	ldi	r30, 0x38	; 56
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	87 7f       	andi	r24, 0xF7	; 247
    1e8c:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    1e8e:	a8 e3       	ldi	r26, 0x38	; 56
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e8 e3       	ldi	r30, 0x38	; 56
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	8f 7b       	andi	r24, 0xBF	; 191
    1e9a:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    1e9c:	a5 e3       	ldi	r26, 0x35	; 53
    1e9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ea0:	e5 e3       	ldi	r30, 0x35	; 53
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	80 81       	ld	r24, Z
    1ea6:	8f 77       	andi	r24, 0x7F	; 127
    1ea8:	8c 93       	st	X, r24
}
    1eaa:	cf 91       	pop	r28
    1eac:	df 91       	pop	r29
    1eae:	08 95       	ret

00001eb0 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    1eb0:	df 93       	push	r29
    1eb2:	cf 93       	push	r28
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1eb8:	a1 e3       	ldi	r26, 0x31	; 49
    1eba:	b0 e0       	ldi	r27, 0x00	; 0
    1ebc:	e1 e3       	ldi	r30, 0x31	; 49
    1ebe:	f0 e0       	ldi	r31, 0x00	; 0
    1ec0:	80 81       	ld	r24, Z
    1ec2:	80 64       	ori	r24, 0x40	; 64
    1ec4:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1ec6:	a2 e3       	ldi	r26, 0x32	; 50
    1ec8:	b0 e0       	ldi	r27, 0x00	; 0
    1eca:	e2 e3       	ldi	r30, 0x32	; 50
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	80 81       	ld	r24, Z
    1ed0:	80 64       	ori	r24, 0x40	; 64
    1ed2:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1ed4:	a7 e3       	ldi	r26, 0x37	; 55
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	e7 e3       	ldi	r30, 0x37	; 55
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	80 81       	ld	r24, Z
    1ede:	87 7f       	andi	r24, 0xF7	; 247
    1ee0:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1ee2:	a8 e3       	ldi	r26, 0x38	; 56
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	e8 e3       	ldi	r30, 0x38	; 56
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	87 7f       	andi	r24, 0xF7	; 247
    1eee:	8c 93       	st	X, r24
}
    1ef0:	cf 91       	pop	r28
    1ef2:	df 91       	pop	r29
    1ef4:	08 95       	ret

00001ef6 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    1ef6:	df 93       	push	r29
    1ef8:	cf 93       	push	r28
    1efa:	cd b7       	in	r28, 0x3d	; 61
    1efc:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1efe:	a1 e3       	ldi	r26, 0x31	; 49
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e1 e3       	ldi	r30, 0x31	; 49
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	8f 7b       	andi	r24, 0xBF	; 191
    1f0a:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1f0c:	a2 e3       	ldi	r26, 0x32	; 50
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e2 e3       	ldi	r30, 0x32	; 50
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	8f 7b       	andi	r24, 0xBF	; 191
    1f18:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1f1a:	a7 e3       	ldi	r26, 0x37	; 55
    1f1c:	b0 e0       	ldi	r27, 0x00	; 0
    1f1e:	e7 e3       	ldi	r30, 0x37	; 55
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	80 81       	ld	r24, Z
    1f24:	88 60       	ori	r24, 0x08	; 8
    1f26:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1f28:	a8 e3       	ldi	r26, 0x38	; 56
    1f2a:	b0 e0       	ldi	r27, 0x00	; 0
    1f2c:	e8 e3       	ldi	r30, 0x38	; 56
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	80 81       	ld	r24, Z
    1f32:	88 60       	ori	r24, 0x08	; 8
    1f34:	8c 93       	st	X, r24
}
    1f36:	cf 91       	pop	r28
    1f38:	df 91       	pop	r29
    1f3a:	08 95       	ret

00001f3c <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    1f3c:	df 93       	push	r29
    1f3e:	cf 93       	push	r28
    1f40:	cd b7       	in	r28, 0x3d	; 61
    1f42:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1f44:	a1 e3       	ldi	r26, 0x31	; 49
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e1 e3       	ldi	r30, 0x31	; 49
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	80 64       	ori	r24, 0x40	; 64
    1f50:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1f52:	a2 e3       	ldi	r26, 0x32	; 50
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e2 e3       	ldi	r30, 0x32	; 50
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	80 64       	ori	r24, 0x40	; 64
    1f5e:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1f60:	a7 e3       	ldi	r26, 0x37	; 55
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e7 e3       	ldi	r30, 0x37	; 55
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	88 60       	ori	r24, 0x08	; 8
    1f6c:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1f6e:	a8 e3       	ldi	r26, 0x38	; 56
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	e8 e3       	ldi	r30, 0x38	; 56
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	88 60       	ori	r24, 0x08	; 8
    1f7a:	8c 93       	st	X, r24
}
    1f7c:	cf 91       	pop	r28
    1f7e:	df 91       	pop	r29
    1f80:	08 95       	ret

00001f82 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    1f82:	df 93       	push	r29
    1f84:	cf 93       	push	r28
    1f86:	cd b7       	in	r28, 0x3d	; 61
    1f88:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    1f8a:	a8 e3       	ldi	r26, 0x38	; 56
    1f8c:	b0 e0       	ldi	r27, 0x00	; 0
    1f8e:	e8 e3       	ldi	r30, 0x38	; 56
    1f90:	f0 e0       	ldi	r31, 0x00	; 0
    1f92:	80 81       	ld	r24, Z
    1f94:	80 61       	ori	r24, 0x10	; 16
    1f96:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1f98:	80 91 ac 01 	lds	r24, 0x01AC
    1f9c:	84 30       	cpi	r24, 0x04	; 4
    1f9e:	18 f4       	brcc	.+6      	; 0x1fa6 <powerON+0x24>
			leds_on = 3;
    1fa0:	83 e0       	ldi	r24, 0x03	; 3
    1fa2:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1fa6:	cf 91       	pop	r28
    1fa8:	df 91       	pop	r29
    1faa:	08 95       	ret

00001fac <powerOFF>:

void powerOFF(void)
{
    1fac:	df 93       	push	r29
    1fae:	cf 93       	push	r28
    1fb0:	00 d0       	rcall	.+0      	; 0x1fb2 <powerOFF+0x6>
    1fb2:	cd b7       	in	r28, 0x3d	; 61
    1fb4:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    1fb6:	a8 e3       	ldi	r26, 0x38	; 56
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	e8 e3       	ldi	r30, 0x38	; 56
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	8f 7e       	andi	r24, 0xEF	; 239
    1fc2:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1fc4:	80 91 ac 01 	lds	r24, 0x01AC
    1fc8:	84 30       	cpi	r24, 0x04	; 4
    1fca:	90 f4       	brcc	.+36     	; 0x1ff0 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    1fcc:	80 91 ac 01 	lds	r24, 0x01AC
    1fd0:	88 23       	and	r24, r24
    1fd2:	21 f4       	brne	.+8      	; 0x1fdc <powerOFF+0x30>
    1fd4:	80 91 97 01 	lds	r24, 0x0197
    1fd8:	88 23       	and	r24, r24
    1fda:	29 f0       	breq	.+10     	; 0x1fe6 <powerOFF+0x3a>
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	9a 83       	std	Y+2, r25	; 0x02
    1fe2:	89 83       	std	Y+1, r24	; 0x01
    1fe4:	02 c0       	rjmp	.+4      	; 0x1fea <powerOFF+0x3e>
    1fe6:	1a 82       	std	Y+2, r1	; 0x02
    1fe8:	19 82       	std	Y+1, r1	; 0x01
    1fea:	89 81       	ldd	r24, Y+1	; 0x01
    1fec:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1ff0:	0f 90       	pop	r0
    1ff2:	0f 90       	pop	r0
    1ff4:	cf 91       	pop	r28
    1ff6:	df 91       	pop	r29
    1ff8:	08 95       	ret

00001ffa <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    1ffa:	1f 92       	push	r1
    1ffc:	0f 92       	push	r0
    1ffe:	0f b6       	in	r0, 0x3f	; 63
    2000:	0f 92       	push	r0
    2002:	11 24       	eor	r1, r1
    2004:	2f 93       	push	r18
    2006:	3f 93       	push	r19
    2008:	5f 93       	push	r21
    200a:	6f 93       	push	r22
    200c:	7f 93       	push	r23
    200e:	8f 93       	push	r24
    2010:	9f 93       	push	r25
    2012:	af 93       	push	r26
    2014:	bf 93       	push	r27
    2016:	ef 93       	push	r30
    2018:	ff 93       	push	r31
    201a:	df 93       	push	r29
    201c:	cf 93       	push	r28
    201e:	cd b7       	in	r28, 0x3d	; 61
    2020:	de b7       	in	r29, 0x3e	; 62
    2022:	2b 97       	sbiw	r28, 0x0b	; 11
    2024:	de bf       	out	0x3e, r29	; 62
    2026:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    2028:	80 91 92 01 	lds	r24, 0x0192
    202c:	90 91 93 01 	lds	r25, 0x0193
    2030:	01 96       	adiw	r24, 0x01	; 1
    2032:	90 93 93 01 	sts	0x0193, r25
    2036:	80 93 92 01 	sts	0x0192, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    203a:	80 91 ed 01 	lds	r24, 0x01ED
    203e:	8f 5f       	subi	r24, 0xFF	; 255
    2040:	80 93 ed 01 	sts	0x01ED, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    2044:	20 91 f0 01 	lds	r18, 0x01F0
    2048:	2b 87       	std	Y+11, r18	; 0x0b
    204a:	1a 86       	std	Y+10, r1	; 0x0a
    204c:	8b 85       	ldd	r24, Y+11	; 0x0b
    204e:	89 30       	cpi	r24, 0x09	; 9
    2050:	10 f0       	brcs	.+4      	; 0x2056 <__vector_10+0x5c>
    2052:	91 e0       	ldi	r25, 0x01	; 1
    2054:	9a 87       	std	Y+10, r25	; 0x0a
    2056:	8b 85       	ldd	r24, Y+11	; 0x0b
    2058:	8f 5f       	subi	r24, 0xFF	; 255
    205a:	80 93 f0 01 	sts	0x01F0, r24
    205e:	2a 85       	ldd	r18, Y+10	; 0x0a
    2060:	22 23       	and	r18, r18
    2062:	09 f4       	brne	.+2      	; 0x2066 <__vector_10+0x6c>
    2064:	ec c1       	rjmp	.+984    	; 0x243e <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    2066:	80 91 c5 01 	lds	r24, 0x01C5
    206a:	88 2f       	mov	r24, r24
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	81 70       	andi	r24, 0x01	; 1
    2070:	90 70       	andi	r25, 0x00	; 0
    2072:	88 23       	and	r24, r24
    2074:	49 f0       	breq	.+18     	; 0x2088 <__vector_10+0x8e>
			stopwatches.watch1++;
    2076:	80 91 c6 01 	lds	r24, 0x01C6
    207a:	90 91 c7 01 	lds	r25, 0x01C7
    207e:	01 96       	adiw	r24, 0x01	; 1
    2080:	90 93 c7 01 	sts	0x01C7, r25
    2084:	80 93 c6 01 	sts	0x01C6, r24
		if(stopwatches.watches & STOPWATCH2)
    2088:	80 91 c5 01 	lds	r24, 0x01C5
    208c:	88 2f       	mov	r24, r24
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	82 70       	andi	r24, 0x02	; 2
    2092:	90 70       	andi	r25, 0x00	; 0
    2094:	00 97       	sbiw	r24, 0x00	; 0
    2096:	49 f0       	breq	.+18     	; 0x20aa <__vector_10+0xb0>
			stopwatches.watch2++;
    2098:	80 91 c8 01 	lds	r24, 0x01C8
    209c:	90 91 c9 01 	lds	r25, 0x01C9
    20a0:	01 96       	adiw	r24, 0x01	; 1
    20a2:	90 93 c9 01 	sts	0x01C9, r25
    20a6:	80 93 c8 01 	sts	0x01C8, r24
		if(stopwatches.watches & STOPWATCH3)
    20aa:	80 91 c5 01 	lds	r24, 0x01C5
    20ae:	88 2f       	mov	r24, r24
    20b0:	90 e0       	ldi	r25, 0x00	; 0
    20b2:	84 70       	andi	r24, 0x04	; 4
    20b4:	90 70       	andi	r25, 0x00	; 0
    20b6:	00 97       	sbiw	r24, 0x00	; 0
    20b8:	49 f0       	breq	.+18     	; 0x20cc <__vector_10+0xd2>
			stopwatches.watch3++;
    20ba:	80 91 ca 01 	lds	r24, 0x01CA
    20be:	90 91 cb 01 	lds	r25, 0x01CB
    20c2:	01 96       	adiw	r24, 0x01	; 1
    20c4:	90 93 cb 01 	sts	0x01CB, r25
    20c8:	80 93 ca 01 	sts	0x01CA, r24
		if(stopwatches.watches & STOPWATCH4)
    20cc:	80 91 c5 01 	lds	r24, 0x01C5
    20d0:	88 2f       	mov	r24, r24
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	88 70       	andi	r24, 0x08	; 8
    20d6:	90 70       	andi	r25, 0x00	; 0
    20d8:	00 97       	sbiw	r24, 0x00	; 0
    20da:	49 f0       	breq	.+18     	; 0x20ee <__vector_10+0xf4>
			stopwatches.watch4++;
    20dc:	80 91 cc 01 	lds	r24, 0x01CC
    20e0:	90 91 cd 01 	lds	r25, 0x01CD
    20e4:	01 96       	adiw	r24, 0x01	; 1
    20e6:	90 93 cd 01 	sts	0x01CD, r25
    20ea:	80 93 cc 01 	sts	0x01CC, r24
		if(stopwatches.watches & STOPWATCH5)
    20ee:	80 91 c5 01 	lds	r24, 0x01C5
    20f2:	88 2f       	mov	r24, r24
    20f4:	90 e0       	ldi	r25, 0x00	; 0
    20f6:	80 71       	andi	r24, 0x10	; 16
    20f8:	90 70       	andi	r25, 0x00	; 0
    20fa:	00 97       	sbiw	r24, 0x00	; 0
    20fc:	49 f0       	breq	.+18     	; 0x2110 <__vector_10+0x116>
			stopwatches.watch5++;
    20fe:	80 91 ce 01 	lds	r24, 0x01CE
    2102:	90 91 cf 01 	lds	r25, 0x01CF
    2106:	01 96       	adiw	r24, 0x01	; 1
    2108:	90 93 cf 01 	sts	0x01CF, r25
    210c:	80 93 ce 01 	sts	0x01CE, r24
		if(stopwatches.watches & STOPWATCH6)
    2110:	80 91 c5 01 	lds	r24, 0x01C5
    2114:	88 2f       	mov	r24, r24
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	80 72       	andi	r24, 0x20	; 32
    211a:	90 70       	andi	r25, 0x00	; 0
    211c:	00 97       	sbiw	r24, 0x00	; 0
    211e:	49 f0       	breq	.+18     	; 0x2132 <__vector_10+0x138>
			stopwatches.watch6++;
    2120:	80 91 d0 01 	lds	r24, 0x01D0
    2124:	90 91 d1 01 	lds	r25, 0x01D1
    2128:	01 96       	adiw	r24, 0x01	; 1
    212a:	90 93 d1 01 	sts	0x01D1, r25
    212e:	80 93 d0 01 	sts	0x01D0, r24
		if(stopwatches.watches & STOPWATCH7)
    2132:	80 91 c5 01 	lds	r24, 0x01C5
    2136:	88 2f       	mov	r24, r24
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	80 74       	andi	r24, 0x40	; 64
    213c:	90 70       	andi	r25, 0x00	; 0
    213e:	00 97       	sbiw	r24, 0x00	; 0
    2140:	49 f0       	breq	.+18     	; 0x2154 <__vector_10+0x15a>
			stopwatches.watch7++;
    2142:	80 91 d2 01 	lds	r24, 0x01D2
    2146:	90 91 d3 01 	lds	r25, 0x01D3
    214a:	01 96       	adiw	r24, 0x01	; 1
    214c:	90 93 d3 01 	sts	0x01D3, r25
    2150:	80 93 d2 01 	sts	0x01D2, r24
		if(stopwatches.watches & STOPWATCH8)
    2154:	80 91 c5 01 	lds	r24, 0x01C5
    2158:	88 23       	and	r24, r24
    215a:	4c f4       	brge	.+18     	; 0x216e <__vector_10+0x174>
			stopwatches.watch8++;
    215c:	80 91 d4 01 	lds	r24, 0x01D4
    2160:	90 91 d5 01 	lds	r25, 0x01D5
    2164:	01 96       	adiw	r24, 0x01	; 1
    2166:	90 93 d5 01 	sts	0x01D5, r25
    216a:	80 93 d4 01 	sts	0x01D4, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    216e:	80 91 e1 01 	lds	r24, 0x01E1
    2172:	89 87       	std	Y+9, r24	; 0x09
    2174:	18 86       	std	Y+8, r1	; 0x08
    2176:	99 85       	ldd	r25, Y+9	; 0x09
    2178:	99 3c       	cpi	r25, 0xC9	; 201
    217a:	10 f0       	brcs	.+4      	; 0x2180 <__vector_10+0x186>
    217c:	21 e0       	ldi	r18, 0x01	; 1
    217e:	28 87       	std	Y+8, r18	; 0x08
    2180:	89 85       	ldd	r24, Y+9	; 0x09
    2182:	8f 5f       	subi	r24, 0xFF	; 255
    2184:	80 93 e1 01 	sts	0x01E1, r24
    2188:	88 85       	ldd	r24, Y+8	; 0x08
    218a:	88 23       	and	r24, r24
    218c:	e9 f0       	breq	.+58     	; 0x21c8 <__vector_10+0x1ce>
			mright_speed = mright_counter;
    218e:	80 91 bf 01 	lds	r24, 0x01BF
    2192:	90 91 c0 01 	lds	r25, 0x01C0
    2196:	90 93 f2 01 	sts	0x01F2, r25
    219a:	80 93 f1 01 	sts	0x01F1, r24
			mleft_speed = mleft_counter;
    219e:	80 91 e9 01 	lds	r24, 0x01E9
    21a2:	90 91 ea 01 	lds	r25, 0x01EA
    21a6:	90 93 b0 01 	sts	0x01B0, r25
    21aa:	80 93 af 01 	sts	0x01AF, r24
			mright_counter = 0;
    21ae:	10 92 c0 01 	sts	0x01C0, r1
    21b2:	10 92 bf 01 	sts	0x01BF, r1
			mleft_counter = 0;
    21b6:	10 92 ea 01 	sts	0x01EA, r1
    21ba:	10 92 e9 01 	sts	0x01E9, r1
			motor_control = true;
    21be:	81 e0       	ldi	r24, 0x01	; 1
    21c0:	80 93 ab 01 	sts	0x01AB, r24
			speed_timer = 0;
    21c4:	10 92 e1 01 	sts	0x01E1, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    21c8:	80 91 ac 01 	lds	r24, 0x01AC
    21cc:	83 30       	cpi	r24, 0x03	; 3
    21ce:	08 f0       	brcs	.+2      	; 0x21d2 <__vector_10+0x1d8>
    21d0:	a3 c0       	rjmp	.+326    	; 0x2318 <__vector_10+0x31e>
				if(leds_on == 2) {
    21d2:	80 91 ac 01 	lds	r24, 0x01AC
    21d6:	82 30       	cpi	r24, 0x02	; 2
    21d8:	09 f0       	breq	.+2      	; 0x21dc <__vector_10+0x1e2>
    21da:	6b c0       	rjmp	.+214    	; 0x22b2 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    21dc:	80 91 97 01 	lds	r24, 0x0197
    21e0:	88 23       	and	r24, r24
    21e2:	09 f0       	breq	.+2      	; 0x21e6 <__vector_10+0x1ec>
    21e4:	4b c0       	rjmp	.+150    	; 0x227c <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    21e6:	80 91 84 01 	lds	r24, 0x0184
    21ea:	90 91 85 01 	lds	r25, 0x0185
    21ee:	9f 83       	std	Y+7, r25	; 0x07
    21f0:	8e 83       	std	Y+6, r24	; 0x06
    21f2:	28 ec       	ldi	r18, 0xC8	; 200
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	8e 81       	ldd	r24, Y+6	; 0x06
    21f8:	9f 81       	ldd	r25, Y+7	; 0x07
    21fa:	b9 01       	movw	r22, r18
    21fc:	0e 94 47 1c 	call	0x388e	; 0x388e <__udivmodhi4>
    2200:	1d 82       	std	Y+5, r1	; 0x05
    2202:	00 97       	sbiw	r24, 0x00	; 0
    2204:	11 f4       	brne	.+4      	; 0x220a <__vector_10+0x210>
    2206:	91 e0       	ldi	r25, 0x01	; 1
    2208:	9d 83       	std	Y+5, r25	; 0x05
    220a:	8e 81       	ldd	r24, Y+6	; 0x06
    220c:	9f 81       	ldd	r25, Y+7	; 0x07
    220e:	01 96       	adiw	r24, 0x01	; 1
    2210:	90 93 85 01 	sts	0x0185, r25
    2214:	80 93 84 01 	sts	0x0184, r24
    2218:	2d 81       	ldd	r18, Y+5	; 0x05
    221a:	22 23       	and	r18, r18
    221c:	09 f4       	brne	.+2      	; 0x2220 <__vector_10+0x226>
    221e:	7c c0       	rjmp	.+248    	; 0x2318 <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    2220:	80 91 84 01 	lds	r24, 0x0184
    2224:	90 91 85 01 	lds	r25, 0x0185
    2228:	2f e0       	ldi	r18, 0x0F	; 15
    222a:	81 3a       	cpi	r24, 0xA1	; 161
    222c:	92 07       	cpc	r25, r18
    222e:	a8 f0       	brcs	.+42     	; 0x225a <__vector_10+0x260>
								DDRB &= ~SL5; 
    2230:	a7 e3       	ldi	r26, 0x37	; 55
    2232:	b0 e0       	ldi	r27, 0x00	; 0
    2234:	e7 e3       	ldi	r30, 0x37	; 55
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	80 81       	ld	r24, Z
    223a:	8d 7f       	andi	r24, 0xFD	; 253
    223c:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    223e:	a8 e3       	ldi	r26, 0x38	; 56
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	e8 e3       	ldi	r30, 0x38	; 56
    2244:	f0 e0       	ldi	r31, 0x00	; 0
    2246:	80 81       	ld	r24, Z
    2248:	8d 7f       	andi	r24, 0xFD	; 253
    224a:	8c 93       	st	X, r24
								leds_on = 0;
    224c:	10 92 ac 01 	sts	0x01AC, r1
								leds_on_timer = 0;
    2250:	10 92 85 01 	sts	0x0185, r1
    2254:	10 92 84 01 	sts	0x0184, r1
    2258:	5f c0       	rjmp	.+190    	; 0x2318 <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    225a:	a7 e3       	ldi	r26, 0x37	; 55
    225c:	b0 e0       	ldi	r27, 0x00	; 0
    225e:	e7 e3       	ldi	r30, 0x37	; 55
    2260:	f0 e0       	ldi	r31, 0x00	; 0
    2262:	90 81       	ld	r25, Z
    2264:	82 e0       	ldi	r24, 0x02	; 2
    2266:	89 27       	eor	r24, r25
    2268:	8c 93       	st	X, r24
								PORTB ^= SL5;
    226a:	a8 e3       	ldi	r26, 0x38	; 56
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e8 e3       	ldi	r30, 0x38	; 56
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	90 81       	ld	r25, Z
    2274:	82 e0       	ldi	r24, 0x02	; 2
    2276:	89 27       	eor	r24, r25
    2278:	8c 93       	st	X, r24
    227a:	4e c0       	rjmp	.+156    	; 0x2318 <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    227c:	80 91 97 01 	lds	r24, 0x0197
    2280:	80 71       	andi	r24, 0x10	; 16
    2282:	88 23       	and	r24, r24
    2284:	71 f4       	brne	.+28     	; 0x22a2 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    2286:	a7 e3       	ldi	r26, 0x37	; 55
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e7 e3       	ldi	r30, 0x37	; 55
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	80 81       	ld	r24, Z
    2290:	8d 7f       	andi	r24, 0xFD	; 253
    2292:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2294:	a8 e3       	ldi	r26, 0x38	; 56
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	e8 e3       	ldi	r30, 0x38	; 56
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	80 81       	ld	r24, Z
    229e:	8d 7f       	andi	r24, 0xFD	; 253
    22a0:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    22a2:	10 92 85 01 	sts	0x0185, r1
    22a6:	10 92 84 01 	sts	0x0184, r1
						leds_on = 1;
    22aa:	81 e0       	ldi	r24, 0x01	; 1
    22ac:	80 93 ac 01 	sts	0x01AC, r24
    22b0:	33 c0       	rjmp	.+102    	; 0x2318 <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    22b2:	80 91 84 01 	lds	r24, 0x0184
    22b6:	90 91 85 01 	lds	r25, 0x0185
    22ba:	2e e2       	ldi	r18, 0x2E	; 46
    22bc:	81 3e       	cpi	r24, 0xE1	; 225
    22be:	92 07       	cpc	r25, r18
    22c0:	10 f1       	brcs	.+68     	; 0x2306 <__vector_10+0x30c>
					if(leds_on == 1) {
    22c2:	80 91 ac 01 	lds	r24, 0x01AC
    22c6:	81 30       	cpi	r24, 0x01	; 1
    22c8:	b1 f4       	brne	.+44     	; 0x22f6 <__vector_10+0x2fc>
						leds_on = 0;
    22ca:	10 92 ac 01 	sts	0x01AC, r1
						if(!statusLEDs.LED5) {
    22ce:	80 91 97 01 	lds	r24, 0x0197
    22d2:	80 71       	andi	r24, 0x10	; 16
    22d4:	88 23       	and	r24, r24
    22d6:	91 f4       	brne	.+36     	; 0x22fc <__vector_10+0x302>
							DDRB &= ~SL5; 
    22d8:	a7 e3       	ldi	r26, 0x37	; 55
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	e7 e3       	ldi	r30, 0x37	; 55
    22de:	f0 e0       	ldi	r31, 0x00	; 0
    22e0:	80 81       	ld	r24, Z
    22e2:	8d 7f       	andi	r24, 0xFD	; 253
    22e4:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    22e6:	a8 e3       	ldi	r26, 0x38	; 56
    22e8:	b0 e0       	ldi	r27, 0x00	; 0
    22ea:	e8 e3       	ldi	r30, 0x38	; 56
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	80 81       	ld	r24, Z
    22f0:	8d 7f       	andi	r24, 0xFD	; 253
    22f2:	8c 93       	st	X, r24
    22f4:	03 c0       	rjmp	.+6      	; 0x22fc <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    22f6:	82 e0       	ldi	r24, 0x02	; 2
    22f8:	80 93 ac 01 	sts	0x01AC, r24
					leds_on_timer = 0;
    22fc:	10 92 85 01 	sts	0x0185, r1
    2300:	10 92 84 01 	sts	0x0184, r1
    2304:	09 c0       	rjmp	.+18     	; 0x2318 <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    2306:	80 91 84 01 	lds	r24, 0x0184
    230a:	90 91 85 01 	lds	r25, 0x0185
    230e:	01 96       	adiw	r24, 0x01	; 1
    2310:	90 93 85 01 	sts	0x0185, r25
    2314:	80 93 84 01 	sts	0x0184, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    2318:	80 91 b9 01 	lds	r24, 0x01B9
    231c:	90 91 ba 01 	lds	r25, 0x01BA
    2320:	83 30       	cpi	r24, 0x03	; 3
    2322:	91 05       	cpc	r25, r1
    2324:	48 f4       	brcc	.+18     	; 0x2338 <__vector_10+0x33e>
			acs_timer++;	
    2326:	80 91 b9 01 	lds	r24, 0x01B9
    232a:	90 91 ba 01 	lds	r25, 0x01BA
    232e:	01 96       	adiw	r24, 0x01	; 1
    2330:	90 93 ba 01 	sts	0x01BA, r25
    2334:	80 93 b9 01 	sts	0x01B9, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    2338:	80 91 d9 01 	lds	r24, 0x01D9
    233c:	87 33       	cpi	r24, 0x37	; 55
    233e:	28 f4       	brcc	.+10     	; 0x234a <__vector_10+0x350>
			overcurrent_timer++;
    2340:	80 91 d9 01 	lds	r24, 0x01D9
    2344:	8f 5f       	subi	r24, 0xFF	; 255
    2346:	80 93 d9 01 	sts	0x01D9, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    234a:	80 91 e4 01 	lds	r24, 0x01E4
    234e:	84 33       	cpi	r24, 0x34	; 52
    2350:	28 f4       	brcc	.+10     	; 0x235c <__vector_10+0x362>
			bumper_timer++;		
    2352:	80 91 e4 01 	lds	r24, 0x01E4
    2356:	8f 5f       	subi	r24, 0xFF	; 255
    2358:	80 93 e4 01 	sts	0x01E4, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    235c:	80 91 df 01 	lds	r24, 0x01DF
    2360:	8c 83       	std	Y+4, r24	; 0x04
    2362:	1b 82       	std	Y+3, r1	; 0x03
    2364:	9c 81       	ldd	r25, Y+4	; 0x04
    2366:	93 30       	cpi	r25, 0x03	; 3
    2368:	10 f0       	brcs	.+4      	; 0x236e <__vector_10+0x374>
    236a:	21 e0       	ldi	r18, 0x01	; 1
    236c:	2b 83       	std	Y+3, r18	; 0x03
    236e:	8c 81       	ldd	r24, Y+4	; 0x04
    2370:	8f 5f       	subi	r24, 0xFF	; 255
    2372:	80 93 df 01 	sts	0x01DF, r24
    2376:	8b 81       	ldd	r24, Y+3	; 0x03
    2378:	88 23       	and	r24, r24
    237a:	09 f4       	brne	.+2      	; 0x237e <__vector_10+0x384>
    237c:	5e c0       	rjmp	.+188    	; 0x243a <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    237e:	80 91 da 01 	lds	r24, 0x01DA
    2382:	28 2f       	mov	r18, r24
    2384:	30 e0       	ldi	r19, 0x00	; 0
    2386:	80 91 bd 01 	lds	r24, 0x01BD
    238a:	90 91 be 01 	lds	r25, 0x01BE
    238e:	28 17       	cp	r18, r24
    2390:	39 07       	cpc	r19, r25
    2392:	d9 f0       	breq	.+54     	; 0x23ca <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    2394:	80 91 da 01 	lds	r24, 0x01DA
    2398:	28 2f       	mov	r18, r24
    239a:	30 e0       	ldi	r19, 0x00	; 0
    239c:	80 91 bd 01 	lds	r24, 0x01BD
    23a0:	90 91 be 01 	lds	r25, 0x01BE
    23a4:	28 17       	cp	r18, r24
    23a6:	39 07       	cpc	r19, r25
    23a8:	34 f4       	brge	.+12     	; 0x23b6 <__vector_10+0x3bc>
					mright_ptmp++;
    23aa:	80 91 da 01 	lds	r24, 0x01DA
    23ae:	8f 5f       	subi	r24, 0xFF	; 255
    23b0:	80 93 da 01 	sts	0x01DA, r24
    23b4:	05 c0       	rjmp	.+10     	; 0x23c0 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    23b6:	80 91 da 01 	lds	r24, 0x01DA
    23ba:	81 50       	subi	r24, 0x01	; 1
    23bc:	80 93 da 01 	sts	0x01DA, r24
				OCR1AL = mright_ptmp;
    23c0:	ea e4       	ldi	r30, 0x4A	; 74
    23c2:	f0 e0       	ldi	r31, 0x00	; 0
    23c4:	80 91 da 01 	lds	r24, 0x01DA
    23c8:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    23ca:	80 91 fc 01 	lds	r24, 0x01FC
    23ce:	28 2f       	mov	r18, r24
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	80 91 ad 01 	lds	r24, 0x01AD
    23d6:	90 91 ae 01 	lds	r25, 0x01AE
    23da:	28 17       	cp	r18, r24
    23dc:	39 07       	cpc	r19, r25
    23de:	d9 f0       	breq	.+54     	; 0x2416 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    23e0:	80 91 fc 01 	lds	r24, 0x01FC
    23e4:	28 2f       	mov	r18, r24
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	80 91 ad 01 	lds	r24, 0x01AD
    23ec:	90 91 ae 01 	lds	r25, 0x01AE
    23f0:	28 17       	cp	r18, r24
    23f2:	39 07       	cpc	r19, r25
    23f4:	34 f4       	brge	.+12     	; 0x2402 <__vector_10+0x408>
					mleft_ptmp++;
    23f6:	80 91 fc 01 	lds	r24, 0x01FC
    23fa:	8f 5f       	subi	r24, 0xFF	; 255
    23fc:	80 93 fc 01 	sts	0x01FC, r24
    2400:	05 c0       	rjmp	.+10     	; 0x240c <__vector_10+0x412>
				else 
					mleft_ptmp--;
    2402:	80 91 fc 01 	lds	r24, 0x01FC
    2406:	81 50       	subi	r24, 0x01	; 1
    2408:	80 93 fc 01 	sts	0x01FC, r24
				OCR1BL = mleft_ptmp;
    240c:	e8 e4       	ldi	r30, 0x48	; 72
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	80 91 fc 01 	lds	r24, 0x01FC
    2414:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    2416:	80 91 fc 01 	lds	r24, 0x01FC
    241a:	88 23       	and	r24, r24
    241c:	21 f4       	brne	.+8      	; 0x2426 <__vector_10+0x42c>
    241e:	80 91 da 01 	lds	r24, 0x01DA
    2422:	88 23       	and	r24, r24
    2424:	29 f0       	breq	.+10     	; 0x2430 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2426:	ef e4       	ldi	r30, 0x4F	; 79
    2428:	f0 e0       	ldi	r31, 0x00	; 0
    242a:	82 ea       	ldi	r24, 0xA2	; 162
    242c:	80 83       	st	Z, r24
    242e:	03 c0       	rjmp	.+6      	; 0x2436 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    2430:	ef e4       	ldi	r30, 0x4F	; 79
    2432:	f0 e0       	ldi	r31, 0x00	; 0
    2434:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    2436:	10 92 df 01 	sts	0x01DF, r1
		}

		ms_timer = 0;
    243a:	10 92 f0 01 	sts	0x01F0, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    243e:	80 91 a1 01 	lds	r24, 0x01A1
    2442:	88 70       	andi	r24, 0x08	; 8
    2444:	88 23       	and	r24, r24
    2446:	09 f0       	breq	.+2      	; 0x244a <__vector_10+0x450>
    2448:	77 c0       	rjmp	.+238    	; 0x2538 <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    244a:	80 91 80 01 	lds	r24, 0x0180
    244e:	90 91 81 01 	lds	r25, 0x0181
    2452:	9a 83       	std	Y+2, r25	; 0x02
    2454:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    2456:	80 91 82 01 	lds	r24, 0x0182
    245a:	8f 5f       	subi	r24, 0xFF	; 255
    245c:	80 93 82 01 	sts	0x0182, r24
    2460:	80 91 82 01 	lds	r24, 0x0182
    2464:	86 31       	cpi	r24, 0x16	; 22
    2466:	f0 f0       	brcs	.+60     	; 0x24a4 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    2468:	89 81       	ldd	r24, Y+1	; 0x01
    246a:	9a 81       	ldd	r25, Y+2	; 0x02
    246c:	80 70       	andi	r24, 0x00	; 0
    246e:	90 74       	andi	r25, 0x40	; 64
    2470:	00 97       	sbiw	r24, 0x00	; 0
    2472:	89 f4       	brne	.+34     	; 0x2496 <__vector_10+0x49c>
    2474:	89 81       	ldd	r24, Y+1	; 0x01
    2476:	9a 81       	ldd	r25, Y+2	; 0x02
    2478:	80 70       	andi	r24, 0x00	; 0
    247a:	90 72       	andi	r25, 0x20	; 32
    247c:	00 97       	sbiw	r24, 0x00	; 0
    247e:	59 f0       	breq	.+22     	; 0x2496 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    2480:	89 81       	ldd	r24, Y+1	; 0x01
    2482:	9a 81       	ldd	r25, Y+2	; 0x02
    2484:	90 93 fb 01 	sts	0x01FB, r25
    2488:	80 93 fa 01 	sts	0x01FA, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    248c:	80 91 a1 01 	lds	r24, 0x01A1
    2490:	88 60       	ori	r24, 0x08	; 8
    2492:	80 93 a1 01 	sts	0x01A1, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    2496:	80 91 a1 01 	lds	r24, 0x01A1
    249a:	8f 7e       	andi	r24, 0xEF	; 239
    249c:	80 93 a1 01 	sts	0x01A1, r24
			tmp = 0;
    24a0:	1a 82       	std	Y+2, r1	; 0x02
    24a2:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    24a4:	e6 e3       	ldi	r30, 0x36	; 54
    24a6:	f0 e0       	ldi	r31, 0x00	; 0
    24a8:	90 81       	ld	r25, Z
    24aa:	80 91 83 01 	lds	r24, 0x0183
    24ae:	89 27       	eor	r24, r25
    24b0:	88 2f       	mov	r24, r24
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	84 70       	andi	r24, 0x04	; 4
    24b6:	90 70       	andi	r25, 0x00	; 0
    24b8:	00 97       	sbiw	r24, 0x00	; 0
    24ba:	c1 f1       	breq	.+112    	; 0x252c <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    24bc:	80 91 83 01 	lds	r24, 0x0183
    24c0:	80 95       	com	r24
    24c2:	80 93 83 01 	sts	0x0183, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    24c6:	80 91 82 01 	lds	r24, 0x0182
    24ca:	87 30       	cpi	r24, 0x07	; 7
    24cc:	38 f4       	brcc	.+14     	; 0x24dc <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    24ce:	80 91 a1 01 	lds	r24, 0x01A1
    24d2:	8f 7e       	andi	r24, 0xEF	; 239
    24d4:	80 93 a1 01 	sts	0x01A1, r24
				tmp = 0;
    24d8:	1a 82       	std	Y+2, r1	; 0x02
    24da:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    24dc:	89 81       	ldd	r24, Y+1	; 0x01
    24de:	9a 81       	ldd	r25, Y+2	; 0x02
    24e0:	00 97       	sbiw	r24, 0x00	; 0
    24e2:	21 f0       	breq	.+8      	; 0x24ec <__vector_10+0x4f2>
    24e4:	80 91 82 01 	lds	r24, 0x0182
    24e8:	8f 30       	cpi	r24, 0x0F	; 15
    24ea:	00 f1       	brcs	.+64     	; 0x252c <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    24ec:	80 91 a1 01 	lds	r24, 0x01A1
    24f0:	80 61       	ori	r24, 0x10	; 16
    24f2:	80 93 a1 01 	sts	0x01A1, r24
				if(!(tmp & 0x4000))							// not to many bits
    24f6:	89 81       	ldd	r24, Y+1	; 0x01
    24f8:	9a 81       	ldd	r25, Y+2	; 0x02
    24fa:	80 70       	andi	r24, 0x00	; 0
    24fc:	90 74       	andi	r25, 0x40	; 64
    24fe:	00 97       	sbiw	r24, 0x00	; 0
    2500:	31 f4       	brne	.+12     	; 0x250e <__vector_10+0x514>
					tmp <<= 1;								// shift
    2502:	89 81       	ldd	r24, Y+1	; 0x01
    2504:	9a 81       	ldd	r25, Y+2	; 0x02
    2506:	88 0f       	add	r24, r24
    2508:	99 1f       	adc	r25, r25
    250a:	9a 83       	std	Y+2, r25	; 0x02
    250c:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    250e:	80 91 83 01 	lds	r24, 0x0183
    2512:	88 2f       	mov	r24, r24
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	84 70       	andi	r24, 0x04	; 4
    2518:	90 70       	andi	r25, 0x00	; 0
    251a:	00 97       	sbiw	r24, 0x00	; 0
    251c:	29 f4       	brne	.+10     	; 0x2528 <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    251e:	89 81       	ldd	r24, Y+1	; 0x01
    2520:	9a 81       	ldd	r25, Y+2	; 0x02
    2522:	81 60       	ori	r24, 0x01	; 1
    2524:	9a 83       	std	Y+2, r25	; 0x02
    2526:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    2528:	10 92 82 01 	sts	0x0182, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    252c:	89 81       	ldd	r24, Y+1	; 0x01
    252e:	9a 81       	ldd	r25, Y+2	; 0x02
    2530:	90 93 81 01 	sts	0x0181, r25
    2534:	80 93 80 01 	sts	0x0180, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    2538:	2b 96       	adiw	r28, 0x0b	; 11
    253a:	de bf       	out	0x3e, r29	; 62
    253c:	cd bf       	out	0x3d, r28	; 61
    253e:	cf 91       	pop	r28
    2540:	df 91       	pop	r29
    2542:	ff 91       	pop	r31
    2544:	ef 91       	pop	r30
    2546:	bf 91       	pop	r27
    2548:	af 91       	pop	r26
    254a:	9f 91       	pop	r25
    254c:	8f 91       	pop	r24
    254e:	7f 91       	pop	r23
    2550:	6f 91       	pop	r22
    2552:	5f 91       	pop	r21
    2554:	3f 91       	pop	r19
    2556:	2f 91       	pop	r18
    2558:	0f 90       	pop	r0
    255a:	0f be       	out	0x3f, r0	; 63
    255c:	0f 90       	pop	r0
    255e:	1f 90       	pop	r1
    2560:	18 95       	reti

00002562 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2562:	df 93       	push	r29
    2564:	cf 93       	push	r28
    2566:	0f 92       	push	r0
    2568:	cd b7       	in	r28, 0x3d	; 61
    256a:	de b7       	in	r29, 0x3e	; 62
    256c:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    256e:	10 92 ed 01 	sts	0x01ED, r1
    2572:	90 91 ed 01 	lds	r25, 0x01ED
    2576:	89 81       	ldd	r24, Y+1	; 0x01
    2578:	98 17       	cp	r25, r24
    257a:	d8 f3       	brcs	.-10     	; 0x2572 <sleep+0x10>
}
    257c:	0f 90       	pop	r0
    257e:	cf 91       	pop	r28
    2580:	df 91       	pop	r29
    2582:	08 95       	ret

00002584 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    2584:	df 93       	push	r29
    2586:	cf 93       	push	r28
    2588:	00 d0       	rcall	.+0      	; 0x258a <mSleep+0x6>
    258a:	0f 92       	push	r0
    258c:	cd b7       	in	r28, 0x3d	; 61
    258e:	de b7       	in	r29, 0x3e	; 62
    2590:	9a 83       	std	Y+2, r25	; 0x02
    2592:	89 83       	std	Y+1, r24	; 0x01
    2594:	03 c0       	rjmp	.+6      	; 0x259c <mSleep+0x18>
	while (time--) sleep(10);
    2596:	8a e0       	ldi	r24, 0x0A	; 10
    2598:	0e 94 b1 12 	call	0x2562	; 0x2562 <sleep>
    259c:	1b 82       	std	Y+3, r1	; 0x03
    259e:	89 81       	ldd	r24, Y+1	; 0x01
    25a0:	9a 81       	ldd	r25, Y+2	; 0x02
    25a2:	00 97       	sbiw	r24, 0x00	; 0
    25a4:	11 f0       	breq	.+4      	; 0x25aa <mSleep+0x26>
    25a6:	81 e0       	ldi	r24, 0x01	; 1
    25a8:	8b 83       	std	Y+3, r24	; 0x03
    25aa:	89 81       	ldd	r24, Y+1	; 0x01
    25ac:	9a 81       	ldd	r25, Y+2	; 0x02
    25ae:	01 97       	sbiw	r24, 0x01	; 1
    25b0:	9a 83       	std	Y+2, r25	; 0x02
    25b2:	89 83       	std	Y+1, r24	; 0x01
    25b4:	8b 81       	ldd	r24, Y+3	; 0x03
    25b6:	88 23       	and	r24, r24
    25b8:	71 f7       	brne	.-36     	; 0x2596 <mSleep+0x12>
}
    25ba:	0f 90       	pop	r0
    25bc:	0f 90       	pop	r0
    25be:	0f 90       	pop	r0
    25c0:	cf 91       	pop	r28
    25c2:	df 91       	pop	r29
    25c4:	08 95       	ret

000025c6 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    25c6:	df 93       	push	r29
    25c8:	cf 93       	push	r28
    25ca:	00 d0       	rcall	.+0      	; 0x25cc <delayCycles+0x6>
    25cc:	0f 92       	push	r0
    25ce:	cd b7       	in	r28, 0x3d	; 61
    25d0:	de b7       	in	r29, 0x3e	; 62
    25d2:	9a 83       	std	Y+2, r25	; 0x02
    25d4:	89 83       	std	Y+1, r24	; 0x01
    25d6:	01 c0       	rjmp	.+2      	; 0x25da <delayCycles+0x14>
	while(dly--) nop();
    25d8:	00 00       	nop
    25da:	1b 82       	std	Y+3, r1	; 0x03
    25dc:	89 81       	ldd	r24, Y+1	; 0x01
    25de:	9a 81       	ldd	r25, Y+2	; 0x02
    25e0:	00 97       	sbiw	r24, 0x00	; 0
    25e2:	11 f0       	breq	.+4      	; 0x25e8 <delayCycles+0x22>
    25e4:	81 e0       	ldi	r24, 0x01	; 1
    25e6:	8b 83       	std	Y+3, r24	; 0x03
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	9a 81       	ldd	r25, Y+2	; 0x02
    25ec:	01 97       	sbiw	r24, 0x01	; 1
    25ee:	9a 83       	std	Y+2, r25	; 0x02
    25f0:	89 83       	std	Y+1, r24	; 0x01
    25f2:	8b 81       	ldd	r24, Y+3	; 0x03
    25f4:	88 23       	and	r24, r24
    25f6:	81 f7       	brne	.-32     	; 0x25d8 <delayCycles+0x12>
}
    25f8:	0f 90       	pop	r0
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	cd b7       	in	r28, 0x3d	; 61
    260a:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    260c:	aa e3       	ldi	r26, 0x3A	; 58
    260e:	b0 e0       	ldi	r27, 0x00	; 0
    2610:	ea e3       	ldi	r30, 0x3A	; 58
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	80 81       	ld	r24, Z
    2616:	80 61       	ori	r24, 0x10	; 16
    2618:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    261a:	ab e3       	ldi	r26, 0x3B	; 59
    261c:	b0 e0       	ldi	r27, 0x00	; 0
    261e:	eb e3       	ldi	r30, 0x3B	; 59
    2620:	f0 e0       	ldi	r31, 0x00	; 0
    2622:	80 81       	ld	r24, Z
    2624:	80 61       	ori	r24, 0x10	; 16
    2626:	8c 93       	st	X, r24
}
    2628:	cf 91       	pop	r28
    262a:	df 91       	pop	r29
    262c:	08 95       	ret

0000262e <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    262e:	df 93       	push	r29
    2630:	cf 93       	push	r28
    2632:	cd b7       	in	r28, 0x3d	; 61
    2634:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    2636:	ab e3       	ldi	r26, 0x3B	; 59
    2638:	b0 e0       	ldi	r27, 0x00	; 0
    263a:	eb e3       	ldi	r30, 0x3B	; 59
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	8f 7e       	andi	r24, 0xEF	; 239
    2642:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    2644:	aa e3       	ldi	r26, 0x3A	; 58
    2646:	b0 e0       	ldi	r27, 0x00	; 0
    2648:	ea e3       	ldi	r30, 0x3A	; 58
    264a:	f0 e0       	ldi	r31, 0x00	; 0
    264c:	80 81       	ld	r24, Z
    264e:	8f 7e       	andi	r24, 0xEF	; 239
    2650:	8c 93       	st	X, r24
}
    2652:	cf 91       	pop	r28
    2654:	df 91       	pop	r29
    2656:	08 95       	ret

00002658 <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    2658:	df 93       	push	r29
    265a:	cf 93       	push	r28
    265c:	cd b7       	in	r28, 0x3d	; 61
    265e:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2660:	0e 94 10 04 	call	0x820	; 0x820 <task_ADC>
	task_ACS();
    2664:	0e 94 6c 0c 	call	0x18d8	; 0x18d8 <task_ACS>
	task_Bumpers();
    2668:	0e 94 98 03 	call	0x730	; 0x730 <task_Bumpers>
	task_motionControl();
    266c:	0e 94 a8 05 	call	0xb50	; 0xb50 <task_motionControl>
}
    2670:	cf 91       	pop	r28
    2672:	df 91       	pop	r29
    2674:	08 95       	ret

00002676 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    2676:	df 93       	push	r29
    2678:	cf 93       	push	r28
    267a:	0f 92       	push	r0
    267c:	cd b7       	in	r28, 0x3d	; 61
    267e:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    2680:	eb e3       	ldi	r30, 0x3B	; 59
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	10 82       	st	Z, r1
    2686:	e8 e3       	ldi	r30, 0x38	; 56
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	10 82       	st	Z, r1
    268c:	e5 e3       	ldi	r30, 0x35	; 53
    268e:	f0 e0       	ldi	r31, 0x00	; 0
    2690:	10 82       	st	Z, r1
    2692:	e2 e3       	ldi	r30, 0x32	; 50
    2694:	f0 e0       	ldi	r31, 0x00	; 0
    2696:	81 e0       	ldi	r24, 0x01	; 1
    2698:	80 83       	st	Z, r24
    269a:	ea e3       	ldi	r30, 0x3A	; 58
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	10 82       	st	Z, r1
    26a0:	e7 e3       	ldi	r30, 0x37	; 55
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	88 e5       	ldi	r24, 0x58	; 88
    26a6:	80 83       	st	Z, r24
    26a8:	e4 e3       	ldi	r30, 0x34	; 52
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	8c e8       	ldi	r24, 0x8C	; 140
    26ae:	80 83       	st	Z, r24
    26b0:	e1 e3       	ldi	r30, 0x31	; 49
    26b2:	f0 e0       	ldi	r31, 0x00	; 0
    26b4:	82 ef       	ldi	r24, 0xF2	; 242
    26b6:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    26b8:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    26ba:	a8 e3       	ldi	r26, 0x38	; 56
    26bc:	b0 e0       	ldi	r27, 0x00	; 0
    26be:	e8 e3       	ldi	r30, 0x38	; 56
    26c0:	f0 e0       	ldi	r31, 0x00	; 0
    26c2:	80 81       	ld	r24, Z
    26c4:	8f 7d       	andi	r24, 0xDF	; 223
    26c6:	8c 93       	st	X, r24
    26c8:	a7 e3       	ldi	r26, 0x37	; 55
    26ca:	b0 e0       	ldi	r27, 0x00	; 0
    26cc:	e7 e3       	ldi	r30, 0x37	; 55
    26ce:	f0 e0       	ldi	r31, 0x00	; 0
    26d0:	80 81       	ld	r24, Z
    26d2:	80 62       	ori	r24, 0x20	; 32
    26d4:	8c 93       	st	X, r24
    26d6:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    26d8:	a2 e3       	ldi	r26, 0x32	; 50
    26da:	b0 e0       	ldi	r27, 0x00	; 0
    26dc:	e2 e3       	ldi	r30, 0x32	; 50
    26de:	f0 e0       	ldi	r31, 0x00	; 0
    26e0:	80 81       	ld	r24, Z
    26e2:	8f 77       	andi	r24, 0x7F	; 127
    26e4:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    26e6:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    26ea:	e0 e4       	ldi	r30, 0x40	; 64
    26ec:	f0 e0       	ldi	r31, 0x00	; 0
    26ee:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    26f0:	e9 e2       	ldi	r30, 0x29	; 41
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	8c e0       	ldi	r24, 0x0C	; 12
    26f6:	80 83       	st	Z, r24
	UCSRA = 0x00;
    26f8:	eb e2       	ldi	r30, 0x2B	; 43
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    26fe:	e0 e4       	ldi	r30, 0x40	; 64
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	86 e8       	ldi	r24, 0x86	; 134
    2704:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    2706:	ea e2       	ldi	r30, 0x2A	; 42
    2708:	f0 e0       	ldi	r31, 0x00	; 0
    270a:	88 e9       	ldi	r24, 0x98	; 152
    270c:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    270e:	e7 e2       	ldi	r30, 0x27	; 39
    2710:	f0 e0       	ldi	r31, 0x00	; 0
    2712:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    2714:	e6 e2       	ldi	r30, 0x26	; 38
    2716:	f0 e0       	ldi	r31, 0x00	; 0
    2718:	86 e1       	ldi	r24, 0x16	; 22
    271a:	80 83       	st	Z, r24
	SFIOR = 0;
    271c:	e0 e5       	ldi	r30, 0x50	; 80
    271e:	f0 e0       	ldi	r31, 0x00	; 0
    2720:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    2722:	e5 e5       	ldi	r30, 0x55	; 85
    2724:	f0 e0       	ldi	r31, 0x00	; 0
    2726:	85 e0       	ldi	r24, 0x05	; 5
    2728:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    272a:	eb e5       	ldi	r30, 0x5B	; 91
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	80 ee       	ldi	r24, 0xE0	; 224
    2730:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    2732:	e4 e5       	ldi	r30, 0x54	; 84
    2734:	f0 e0       	ldi	r31, 0x00	; 0
    2736:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    2738:	e3 e5       	ldi	r30, 0x53	; 83
    273a:	f0 e0       	ldi	r31, 0x00	; 0
    273c:	8a e0       	ldi	r24, 0x0A	; 10
    273e:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    2740:	ec e5       	ldi	r30, 0x5C	; 92
    2742:	f0 e0       	ldi	r31, 0x00	; 0
    2744:	83 e6       	ldi	r24, 0x63	; 99
    2746:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2748:	ef e4       	ldi	r30, 0x4F	; 79
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	82 ea       	ldi	r24, 0xA2	; 162
    274e:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    2750:	ee e4       	ldi	r30, 0x4E	; 78
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	81 e1       	ldi	r24, 0x11	; 17
    2756:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    2758:	e6 e4       	ldi	r30, 0x46	; 70
    275a:	f0 e0       	ldi	r31, 0x00	; 0
    275c:	82 ed       	ldi	r24, 0xD2	; 210
    275e:	90 e0       	ldi	r25, 0x00	; 0
    2760:	91 83       	std	Z+1, r25	; 0x01
    2762:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    2764:	ea e4       	ldi	r30, 0x4A	; 74
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	10 82       	st	Z, r1
	OCR1BL = 0;
    276a:	e8 e4       	ldi	r30, 0x48	; 72
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    2770:	80 e0       	ldi	r24, 0x00	; 0
    2772:	60 e0       	ldi	r22, 0x00	; 0
    2774:	0e 94 cb 0a 	call	0x1596	; 0x1596 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    2778:	e5 e4       	ldi	r30, 0x45	; 69
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	89 e0       	ldi	r24, 0x09	; 9
    277e:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    2780:	e3 e4       	ldi	r30, 0x43	; 67
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	8e e6       	ldi	r24, 0x6E	; 110
    2786:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    2788:	e9 e5       	ldi	r30, 0x59	; 89
    278a:	f0 e0       	ldi	r31, 0x00	; 0
    278c:	82 e0       	ldi	r24, 0x02	; 2
    278e:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    2790:	80 91 a1 01 	lds	r24, 0x01A1
    2794:	81 60       	ori	r24, 0x01	; 1
    2796:	80 93 a1 01 	sts	0x01A1, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    279a:	81 e0       	ldi	r24, 0x01	; 1
    279c:	80 93 66 00 	sts	0x0066, r24

	sei(); // Enable Global Interrupts
    27a0:	78 94       	sei
}
    27a2:	0f 90       	pop	r0
    27a4:	cf 91       	pop	r28
    27a6:	df 91       	pop	r29
    27a8:	08 95       	ret

000027aa <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    27aa:	df 93       	push	r29
    27ac:	cf 93       	push	r28
    27ae:	0f 92       	push	r0
    27b0:	cd b7       	in	r28, 0x3d	; 61
    27b2:	de b7       	in	r29, 0x3e	; 62
    27b4:	89 83       	std	Y+1, r24	; 0x01
	cli();
    27b6:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    27b8:	e2 e2       	ldi	r30, 0x22	; 34
    27ba:	f0 e0       	ldi	r31, 0x00	; 0
    27bc:	89 81       	ldd	r24, Y+1	; 0x01
    27be:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    27c0:	e3 e2       	ldi	r30, 0x23	; 35
    27c2:	f0 e0       	ldi	r31, 0x00	; 0
    27c4:	8f ef       	ldi	r24, 0xFF	; 255
    27c6:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    27c8:	e6 e5       	ldi	r30, 0x56	; 86
    27ca:	f0 e0       	ldi	r31, 0x00	; 0
    27cc:	84 e0       	ldi	r24, 0x04	; 4
    27ce:	80 83       	st	Z, r24
	sei();
    27d0:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    27d2:	e6 e5       	ldi	r30, 0x56	; 86
    27d4:	f0 e0       	ldi	r31, 0x00	; 0
    27d6:	85 ec       	ldi	r24, 0xC5	; 197
    27d8:	80 83       	st	Z, r24
}
    27da:	0f 90       	pop	r0
    27dc:	cf 91       	pop	r28
    27de:	df 91       	pop	r29
    27e0:	08 95       	ret

000027e2 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    27e2:	1f 92       	push	r1
    27e4:	0f 92       	push	r0
    27e6:	0f b6       	in	r0, 0x3f	; 63
    27e8:	0f 92       	push	r0
    27ea:	11 24       	eor	r1, r1
    27ec:	2f 93       	push	r18
    27ee:	3f 93       	push	r19
    27f0:	8f 93       	push	r24
    27f2:	9f 93       	push	r25
    27f4:	af 93       	push	r26
    27f6:	bf 93       	push	r27
    27f8:	ef 93       	push	r30
    27fa:	ff 93       	push	r31
    27fc:	df 93       	push	r29
    27fe:	cf 93       	push	r28
    2800:	00 d0       	rcall	.+0      	; 0x2802 <__vector_19+0x20>
    2802:	cd b7       	in	r28, 0x3d	; 61
    2804:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    2806:	e1 e2       	ldi	r30, 0x21	; 33
    2808:	f0 e0       	ldi	r31, 0x00	; 0
    280a:	80 81       	ld	r24, Z
    280c:	28 2f       	mov	r18, r24
    280e:	30 e0       	ldi	r19, 0x00	; 0
    2810:	3a 83       	std	Y+2, r19	; 0x02
    2812:	29 83       	std	Y+1, r18	; 0x01
    2814:	89 81       	ldd	r24, Y+1	; 0x01
    2816:	9a 81       	ldd	r25, Y+2	; 0x02
    2818:	80 39       	cpi	r24, 0x90	; 144
    281a:	91 05       	cpc	r25, r1
    281c:	09 f4       	brne	.+2      	; 0x2820 <__vector_19+0x3e>
    281e:	9c c0       	rjmp	.+312    	; 0x2958 <__vector_19+0x176>
    2820:	29 81       	ldd	r18, Y+1	; 0x01
    2822:	3a 81       	ldd	r19, Y+2	; 0x02
    2824:	21 39       	cpi	r18, 0x91	; 145
    2826:	31 05       	cpc	r19, r1
    2828:	9c f4       	brge	.+38     	; 0x2850 <__vector_19+0x6e>
    282a:	89 81       	ldd	r24, Y+1	; 0x01
    282c:	9a 81       	ldd	r25, Y+2	; 0x02
    282e:	80 37       	cpi	r24, 0x70	; 112
    2830:	91 05       	cpc	r25, r1
    2832:	09 f4       	brne	.+2      	; 0x2836 <__vector_19+0x54>
    2834:	89 c0       	rjmp	.+274    	; 0x2948 <__vector_19+0x166>
    2836:	29 81       	ldd	r18, Y+1	; 0x01
    2838:	3a 81       	ldd	r19, Y+2	; 0x02
    283a:	20 38       	cpi	r18, 0x80	; 128
    283c:	31 05       	cpc	r19, r1
    283e:	09 f4       	brne	.+2      	; 0x2842 <__vector_19+0x60>
    2840:	5a c0       	rjmp	.+180    	; 0x28f6 <__vector_19+0x114>
    2842:	89 81       	ldd	r24, Y+1	; 0x01
    2844:	9a 81       	ldd	r25, Y+2	; 0x02
    2846:	80 36       	cpi	r24, 0x60	; 96
    2848:	91 05       	cpc	r25, r1
    284a:	09 f4       	brne	.+2      	; 0x284e <__vector_19+0x6c>
    284c:	49 c0       	rjmp	.+146    	; 0x28e0 <__vector_19+0xfe>
    284e:	98 c0       	rjmp	.+304    	; 0x2980 <__vector_19+0x19e>
    2850:	29 81       	ldd	r18, Y+1	; 0x01
    2852:	3a 81       	ldd	r19, Y+2	; 0x02
    2854:	28 3a       	cpi	r18, 0xA8	; 168
    2856:	31 05       	cpc	r19, r1
    2858:	b9 f0       	breq	.+46     	; 0x2888 <__vector_19+0xa6>
    285a:	89 81       	ldd	r24, Y+1	; 0x01
    285c:	9a 81       	ldd	r25, Y+2	; 0x02
    285e:	89 3a       	cpi	r24, 0xA9	; 169
    2860:	91 05       	cpc	r25, r1
    2862:	3c f4       	brge	.+14     	; 0x2872 <__vector_19+0x90>
    2864:	29 81       	ldd	r18, Y+1	; 0x01
    2866:	3a 81       	ldd	r19, Y+2	; 0x02
    2868:	20 3a       	cpi	r18, 0xA0	; 160
    286a:	31 05       	cpc	r19, r1
    286c:	09 f4       	brne	.+2      	; 0x2870 <__vector_19+0x8e>
    286e:	7e c0       	rjmp	.+252    	; 0x296c <__vector_19+0x18a>
    2870:	87 c0       	rjmp	.+270    	; 0x2980 <__vector_19+0x19e>
    2872:	89 81       	ldd	r24, Y+1	; 0x01
    2874:	9a 81       	ldd	r25, Y+2	; 0x02
    2876:	88 3b       	cpi	r24, 0xB8	; 184
    2878:	91 05       	cpc	r25, r1
    287a:	61 f0       	breq	.+24     	; 0x2894 <__vector_19+0xb2>
    287c:	29 81       	ldd	r18, Y+1	; 0x01
    287e:	3a 81       	ldd	r19, Y+2	; 0x02
    2880:	20 3c       	cpi	r18, 0xC0	; 192
    2882:	31 05       	cpc	r19, r1
    2884:	f9 f0       	breq	.+62     	; 0x28c4 <__vector_19+0xe2>
    2886:	7c c0       	rjmp	.+248    	; 0x2980 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    2888:	84 e0       	ldi	r24, 0x04	; 4
    288a:	80 93 8a 01 	sts	0x018A, r24
			I2CTWI_readBusy = 1;		
    288e:	81 e0       	ldi	r24, 0x01	; 1
    2890:	80 93 88 01 	sts	0x0188, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    2894:	80 91 8a 01 	lds	r24, 0x018A
    2898:	84 30       	cpi	r24, 0x04	; 4
    289a:	79 f4       	brne	.+30     	; 0x28ba <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    289c:	a3 e2       	ldi	r26, 0x23	; 35
    289e:	b0 e0       	ldi	r27, 0x00	; 0
    28a0:	20 91 8b 01 	lds	r18, 0x018B
    28a4:	82 2f       	mov	r24, r18
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	fc 01       	movw	r30, r24
    28aa:	e0 5f       	subi	r30, 0xF0	; 240
    28ac:	fd 4f       	sbci	r31, 0xFD	; 253
    28ae:	80 81       	ld	r24, Z
    28b0:	8c 93       	st	X, r24
    28b2:	82 2f       	mov	r24, r18
    28b4:	8f 5f       	subi	r24, 0xFF	; 255
    28b6:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    28ba:	e6 e5       	ldi	r30, 0x56	; 86
    28bc:	f0 e0       	ldi	r31, 0x00	; 0
    28be:	85 ec       	ldi	r24, 0xC5	; 197
    28c0:	80 83       	st	Z, r24
    28c2:	62 c0       	rjmp	.+196    	; 0x2988 <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    28c4:	10 92 8a 01 	sts	0x018A, r1
			current_register = 0;
    28c8:	10 92 8b 01 	sts	0x018B, r1
			I2CTWI_readBusy = 0;	
    28cc:	10 92 88 01 	sts	0x0188, r1
			I2CTWI_dataWasRead = 1;
    28d0:	81 e0       	ldi	r24, 0x01	; 1
    28d2:	80 93 86 01 	sts	0x0186, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    28d6:	e6 e5       	ldi	r30, 0x56	; 86
    28d8:	f0 e0       	ldi	r31, 0x00	; 0
    28da:	85 ec       	ldi	r24, 0xC5	; 197
    28dc:	80 83       	st	Z, r24
    28de:	54 c0       	rjmp	.+168    	; 0x2988 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    28e0:	81 e0       	ldi	r24, 0x01	; 1
    28e2:	80 93 89 01 	sts	0x0189, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    28e6:	82 e0       	ldi	r24, 0x02	; 2
    28e8:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    28ec:	e6 e5       	ldi	r30, 0x56	; 86
    28ee:	f0 e0       	ldi	r31, 0x00	; 0
    28f0:	85 ec       	ldi	r24, 0xC5	; 197
    28f2:	80 83       	st	Z, r24
    28f4:	49 c0       	rjmp	.+146    	; 0x2988 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    28f6:	80 91 8a 01 	lds	r24, 0x018A
    28fa:	82 30       	cpi	r24, 0x02	; 2
    28fc:	69 f4       	brne	.+26     	; 0x2918 <__vector_19+0x136>
				current_register = TWDR;
    28fe:	e3 e2       	ldi	r30, 0x23	; 35
    2900:	f0 e0       	ldi	r31, 0x00	; 0
    2902:	80 81       	ld	r24, Z
    2904:	80 93 8b 01 	sts	0x018B, r24
				I2CTWI_dataReadFromReg = current_register;
    2908:	80 91 8b 01 	lds	r24, 0x018B
    290c:	80 93 87 01 	sts	0x0187, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    2910:	83 e0       	ldi	r24, 0x03	; 3
    2912:	80 93 8a 01 	sts	0x018A, r24
    2916:	13 c0       	rjmp	.+38     	; 0x293e <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    2918:	80 91 8a 01 	lds	r24, 0x018A
    291c:	83 30       	cpi	r24, 0x03	; 3
    291e:	79 f4       	brne	.+30     	; 0x293e <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2920:	30 91 8b 01 	lds	r19, 0x018B
    2924:	83 2f       	mov	r24, r19
    2926:	90 e0       	ldi	r25, 0x00	; 0
    2928:	e3 e2       	ldi	r30, 0x23	; 35
    292a:	f0 e0       	ldi	r31, 0x00	; 0
    292c:	20 81       	ld	r18, Z
    292e:	fc 01       	movw	r30, r24
    2930:	e0 50       	subi	r30, 0x00	; 0
    2932:	fe 4f       	sbci	r31, 0xFE	; 254
    2934:	20 83       	st	Z, r18
    2936:	83 2f       	mov	r24, r19
    2938:	8f 5f       	subi	r24, 0xFF	; 255
    293a:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    293e:	e6 e5       	ldi	r30, 0x56	; 86
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	85 ec       	ldi	r24, 0xC5	; 197
    2944:	80 83       	st	Z, r24
    2946:	20 c0       	rjmp	.+64     	; 0x2988 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    2948:	81 e0       	ldi	r24, 0x01	; 1
    294a:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    294e:	e6 e5       	ldi	r30, 0x56	; 86
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	85 ec       	ldi	r24, 0xC5	; 197
    2954:	80 83       	st	Z, r24
    2956:	18 c0       	rjmp	.+48     	; 0x2988 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    2958:	e3 e2       	ldi	r30, 0x23	; 35
    295a:	f0 e0       	ldi	r31, 0x00	; 0
    295c:	80 81       	ld	r24, Z
    295e:	80 93 ff 01 	sts	0x01FF, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2962:	e6 e5       	ldi	r30, 0x56	; 86
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	85 ec       	ldi	r24, 0xC5	; 197
    2968:	80 83       	st	Z, r24
    296a:	0e c0       	rjmp	.+28     	; 0x2988 <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    296c:	85 e0       	ldi	r24, 0x05	; 5
    296e:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2972:	e6 e5       	ldi	r30, 0x56	; 86
    2974:	f0 e0       	ldi	r31, 0x00	; 0
    2976:	85 ec       	ldi	r24, 0xC5	; 197
    2978:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    297a:	10 92 89 01 	sts	0x0189, r1
    297e:	04 c0       	rjmp	.+8      	; 0x2988 <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    2980:	e6 e5       	ldi	r30, 0x56	; 86
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	84 e8       	ldi	r24, 0x84	; 132
    2986:	80 83       	st	Z, r24
		break;
	}
}
    2988:	0f 90       	pop	r0
    298a:	0f 90       	pop	r0
    298c:	cf 91       	pop	r28
    298e:	df 91       	pop	r29
    2990:	ff 91       	pop	r31
    2992:	ef 91       	pop	r30
    2994:	bf 91       	pop	r27
    2996:	af 91       	pop	r26
    2998:	9f 91       	pop	r25
    299a:	8f 91       	pop	r24
    299c:	3f 91       	pop	r19
    299e:	2f 91       	pop	r18
    29a0:	0f 90       	pop	r0
    29a2:	0f be       	out	0x3f, r0	; 63
    29a4:	0f 90       	pop	r0
    29a6:	1f 90       	pop	r1
    29a8:	18 95       	reti

000029aa <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    29aa:	df 93       	push	r29
    29ac:	cf 93       	push	r28
    29ae:	0f 92       	push	r0
    29b0:	cd b7       	in	r28, 0x3d	; 61
    29b2:	de b7       	in	r29, 0x3e	; 62
    29b4:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    29b6:	eb e2       	ldi	r30, 0x2B	; 43
    29b8:	f0 e0       	ldi	r31, 0x00	; 0
    29ba:	80 81       	ld	r24, Z
    29bc:	88 2f       	mov	r24, r24
    29be:	90 e0       	ldi	r25, 0x00	; 0
    29c0:	80 72       	andi	r24, 0x20	; 32
    29c2:	90 70       	andi	r25, 0x00	; 0
    29c4:	00 97       	sbiw	r24, 0x00	; 0
    29c6:	b9 f3       	breq	.-18     	; 0x29b6 <writeChar+0xc>
    UDR = (uint8_t)ch;
    29c8:	ec e2       	ldi	r30, 0x2C	; 44
    29ca:	f0 e0       	ldi	r31, 0x00	; 0
    29cc:	89 81       	ldd	r24, Y+1	; 0x01
    29ce:	80 83       	st	Z, r24
}
    29d0:	0f 90       	pop	r0
    29d2:	cf 91       	pop	r28
    29d4:	df 91       	pop	r29
    29d6:	08 95       	ret

000029d8 <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    29d8:	df 93       	push	r29
    29da:	cf 93       	push	r28
    29dc:	00 d0       	rcall	.+0      	; 0x29de <writeString+0x6>
    29de:	cd b7       	in	r28, 0x3d	; 61
    29e0:	de b7       	in	r29, 0x3e	; 62
    29e2:	9a 83       	std	Y+2, r25	; 0x02
    29e4:	89 83       	std	Y+1, r24	; 0x01
    29e6:	0b c0       	rjmp	.+22     	; 0x29fe <writeString+0x26>
	while(*string)
		writeChar(*string++);
    29e8:	e9 81       	ldd	r30, Y+1	; 0x01
    29ea:	fa 81       	ldd	r31, Y+2	; 0x02
    29ec:	20 81       	ld	r18, Z
    29ee:	89 81       	ldd	r24, Y+1	; 0x01
    29f0:	9a 81       	ldd	r25, Y+2	; 0x02
    29f2:	01 96       	adiw	r24, 0x01	; 1
    29f4:	9a 83       	std	Y+2, r25	; 0x02
    29f6:	89 83       	std	Y+1, r24	; 0x01
    29f8:	82 2f       	mov	r24, r18
    29fa:	0e 94 d5 14 	call	0x29aa	; 0x29aa <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    29fe:	e9 81       	ldd	r30, Y+1	; 0x01
    2a00:	fa 81       	ldd	r31, Y+2	; 0x02
    2a02:	80 81       	ld	r24, Z
    2a04:	88 23       	and	r24, r24
    2a06:	81 f7       	brne	.-32     	; 0x29e8 <writeString+0x10>
		writeChar(*string++);
}
    2a08:	0f 90       	pop	r0
    2a0a:	0f 90       	pop	r0
    2a0c:	cf 91       	pop	r28
    2a0e:	df 91       	pop	r29
    2a10:	08 95       	ret

00002a12 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2a12:	df 93       	push	r29
    2a14:	cf 93       	push	r28
    2a16:	00 d0       	rcall	.+0      	; 0x2a18 <writeNStringP+0x6>
    2a18:	00 d0       	rcall	.+0      	; 0x2a1a <writeNStringP+0x8>
    2a1a:	00 d0       	rcall	.+0      	; 0x2a1c <writeNStringP+0xa>
    2a1c:	cd b7       	in	r28, 0x3d	; 61
    2a1e:	de b7       	in	r29, 0x3e	; 62
    2a20:	9e 83       	std	Y+6, r25	; 0x06
    2a22:	8d 83       	std	Y+5, r24	; 0x05
    2a24:	03 c0       	rjmp	.+6      	; 0x2a2c <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2a26:	8c 81       	ldd	r24, Y+4	; 0x04
    2a28:	0e 94 d5 14 	call	0x29aa	; 0x29aa <writeChar>
    2a2c:	8d 81       	ldd	r24, Y+5	; 0x05
    2a2e:	9e 81       	ldd	r25, Y+6	; 0x06
    2a30:	9b 83       	std	Y+3, r25	; 0x03
    2a32:	8a 83       	std	Y+2, r24	; 0x02
    2a34:	8d 81       	ldd	r24, Y+5	; 0x05
    2a36:	9e 81       	ldd	r25, Y+6	; 0x06
    2a38:	01 96       	adiw	r24, 0x01	; 1
    2a3a:	9e 83       	std	Y+6, r25	; 0x06
    2a3c:	8d 83       	std	Y+5, r24	; 0x05
    2a3e:	ea 81       	ldd	r30, Y+2	; 0x02
    2a40:	fb 81       	ldd	r31, Y+3	; 0x03
    2a42:	84 91       	lpm	r24, Z+
    2a44:	89 83       	std	Y+1, r24	; 0x01
    2a46:	89 81       	ldd	r24, Y+1	; 0x01
    2a48:	8c 83       	std	Y+4, r24	; 0x04
    2a4a:	8c 81       	ldd	r24, Y+4	; 0x04
    2a4c:	88 23       	and	r24, r24
    2a4e:	59 f7       	brne	.-42     	; 0x2a26 <writeNStringP+0x14>
}
    2a50:	26 96       	adiw	r28, 0x06	; 6
    2a52:	0f b6       	in	r0, 0x3f	; 63
    2a54:	f8 94       	cli
    2a56:	de bf       	out	0x3e, r29	; 62
    2a58:	0f be       	out	0x3f, r0	; 63
    2a5a:	cd bf       	out	0x3d, r28	; 61
    2a5c:	cf 91       	pop	r28
    2a5e:	df 91       	pop	r29
    2a60:	08 95       	ret

00002a62 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2a62:	df 93       	push	r29
    2a64:	cf 93       	push	r28
    2a66:	00 d0       	rcall	.+0      	; 0x2a68 <writeStringLength+0x6>
    2a68:	00 d0       	rcall	.+0      	; 0x2a6a <writeStringLength+0x8>
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
    2a6e:	9a 83       	std	Y+2, r25	; 0x02
    2a70:	89 83       	std	Y+1, r24	; 0x01
    2a72:	6b 83       	std	Y+3, r22	; 0x03
    2a74:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2a76:	8c 81       	ldd	r24, Y+4	; 0x04
    2a78:	28 2f       	mov	r18, r24
    2a7a:	30 e0       	ldi	r19, 0x00	; 0
    2a7c:	89 81       	ldd	r24, Y+1	; 0x01
    2a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a80:	82 0f       	add	r24, r18
    2a82:	93 1f       	adc	r25, r19
    2a84:	9a 83       	std	Y+2, r25	; 0x02
    2a86:	89 83       	std	Y+1, r24	; 0x01
    2a88:	0e c0       	rjmp	.+28     	; 0x2aa6 <writeStringLength+0x44>
		writeChar(*string++);
    2a8a:	e9 81       	ldd	r30, Y+1	; 0x01
    2a8c:	fa 81       	ldd	r31, Y+2	; 0x02
    2a8e:	20 81       	ld	r18, Z
    2a90:	89 81       	ldd	r24, Y+1	; 0x01
    2a92:	9a 81       	ldd	r25, Y+2	; 0x02
    2a94:	01 96       	adiw	r24, 0x01	; 1
    2a96:	9a 83       	std	Y+2, r25	; 0x02
    2a98:	89 83       	std	Y+1, r24	; 0x01
    2a9a:	82 2f       	mov	r24, r18
    2a9c:	0e 94 d5 14 	call	0x29aa	; 0x29aa <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2aa0:	8b 81       	ldd	r24, Y+3	; 0x03
    2aa2:	81 50       	subi	r24, 0x01	; 1
    2aa4:	8b 83       	std	Y+3, r24	; 0x03
    2aa6:	e9 81       	ldd	r30, Y+1	; 0x01
    2aa8:	fa 81       	ldd	r31, Y+2	; 0x02
    2aaa:	80 81       	ld	r24, Z
    2aac:	88 23       	and	r24, r24
    2aae:	19 f0       	breq	.+6      	; 0x2ab6 <writeStringLength+0x54>
    2ab0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ab2:	88 23       	and	r24, r24
    2ab4:	51 f7       	brne	.-44     	; 0x2a8a <writeStringLength+0x28>
		writeChar(*string++);
}
    2ab6:	0f 90       	pop	r0
    2ab8:	0f 90       	pop	r0
    2aba:	0f 90       	pop	r0
    2abc:	0f 90       	pop	r0
    2abe:	cf 91       	pop	r28
    2ac0:	df 91       	pop	r29
    2ac2:	08 95       	ret

00002ac4 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2ac4:	df 93       	push	r29
    2ac6:	cf 93       	push	r28
    2ac8:	cd b7       	in	r28, 0x3d	; 61
    2aca:	de b7       	in	r29, 0x3e	; 62
    2acc:	64 97       	sbiw	r28, 0x14	; 20
    2ace:	0f b6       	in	r0, 0x3f	; 63
    2ad0:	f8 94       	cli
    2ad2:	de bf       	out	0x3e, r29	; 62
    2ad4:	0f be       	out	0x3f, r0	; 63
    2ad6:	cd bf       	out	0x3d, r28	; 61
    2ad8:	9b 8b       	std	Y+19, r25	; 0x13
    2ada:	8a 8b       	std	Y+18, r24	; 0x12
    2adc:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2ade:	8c 89       	ldd	r24, Y+20	; 0x14
    2ae0:	48 2f       	mov	r20, r24
    2ae2:	50 e0       	ldi	r21, 0x00	; 0
    2ae4:	8a 89       	ldd	r24, Y+18	; 0x12
    2ae6:	9b 89       	ldd	r25, Y+19	; 0x13
    2ae8:	9e 01       	movw	r18, r28
    2aea:	2f 5f       	subi	r18, 0xFF	; 255
    2aec:	3f 4f       	sbci	r19, 0xFF	; 255
    2aee:	b9 01       	movw	r22, r18
    2af0:	0e 94 bd 1c 	call	0x397a	; 0x397a <itoa>
	writeString(&buffer[0]);
    2af4:	ce 01       	movw	r24, r28
    2af6:	01 96       	adiw	r24, 0x01	; 1
    2af8:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <writeString>
}
    2afc:	64 96       	adiw	r28, 0x14	; 20
    2afe:	0f b6       	in	r0, 0x3f	; 63
    2b00:	f8 94       	cli
    2b02:	de bf       	out	0x3e, r29	; 62
    2b04:	0f be       	out	0x3f, r0	; 63
    2b06:	cd bf       	out	0x3d, r28	; 61
    2b08:	cf 91       	pop	r28
    2b0a:	df 91       	pop	r29
    2b0c:	08 95       	ret

00002b0e <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2b0e:	df 93       	push	r29
    2b10:	cf 93       	push	r28
    2b12:	cd b7       	in	r28, 0x3d	; 61
    2b14:	de b7       	in	r29, 0x3e	; 62
    2b16:	66 97       	sbiw	r28, 0x16	; 22
    2b18:	0f b6       	in	r0, 0x3f	; 63
    2b1a:	f8 94       	cli
    2b1c:	de bf       	out	0x3e, r29	; 62
    2b1e:	0f be       	out	0x3f, r0	; 63
    2b20:	cd bf       	out	0x3d, r28	; 61
    2b22:	9c 8b       	std	Y+20, r25	; 0x14
    2b24:	8b 8b       	std	Y+19, r24	; 0x13
    2b26:	6d 8b       	std	Y+21, r22	; 0x15
    2b28:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2b2a:	8d 89       	ldd	r24, Y+21	; 0x15
    2b2c:	48 2f       	mov	r20, r24
    2b2e:	50 e0       	ldi	r21, 0x00	; 0
    2b30:	8b 89       	ldd	r24, Y+19	; 0x13
    2b32:	9c 89       	ldd	r25, Y+20	; 0x14
    2b34:	9e 01       	movw	r18, r28
    2b36:	2e 5f       	subi	r18, 0xFE	; 254
    2b38:	3f 4f       	sbci	r19, 0xFF	; 255
    2b3a:	b9 01       	movw	r22, r18
    2b3c:	0e 94 bd 1c 	call	0x397a	; 0x397a <itoa>
	int8_t cnt = length - strlen(buffer);
    2b40:	ce 01       	movw	r24, r28
    2b42:	02 96       	adiw	r24, 0x02	; 2
    2b44:	0e 94 b4 1c 	call	0x3968	; 0x3968 <strlen>
    2b48:	98 2f       	mov	r25, r24
    2b4a:	8e 89       	ldd	r24, Y+22	; 0x16
    2b4c:	89 1b       	sub	r24, r25
    2b4e:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2b50:	89 81       	ldd	r24, Y+1	; 0x01
    2b52:	18 16       	cp	r1, r24
    2b54:	7c f4       	brge	.+30     	; 0x2b74 <writeIntegerLength+0x66>
    2b56:	06 c0       	rjmp	.+12     	; 0x2b64 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2b58:	89 81       	ldd	r24, Y+1	; 0x01
    2b5a:	81 50       	subi	r24, 0x01	; 1
    2b5c:	89 83       	std	Y+1, r24	; 0x01
    2b5e:	80 e3       	ldi	r24, 0x30	; 48
    2b60:	0e 94 d5 14 	call	0x29aa	; 0x29aa <writeChar>
    2b64:	89 81       	ldd	r24, Y+1	; 0x01
    2b66:	18 16       	cp	r1, r24
    2b68:	bc f3       	brlt	.-18     	; 0x2b58 <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2b6a:	ce 01       	movw	r24, r28
    2b6c:	02 96       	adiw	r24, 0x02	; 2
    2b6e:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <writeString>
    2b72:	09 c0       	rjmp	.+18     	; 0x2b86 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2b74:	89 81       	ldd	r24, Y+1	; 0x01
    2b76:	81 95       	neg	r24
    2b78:	28 2f       	mov	r18, r24
    2b7a:	ce 01       	movw	r24, r28
    2b7c:	02 96       	adiw	r24, 0x02	; 2
    2b7e:	6e 89       	ldd	r22, Y+22	; 0x16
    2b80:	42 2f       	mov	r20, r18
    2b82:	0e 94 31 15 	call	0x2a62	; 0x2a62 <writeStringLength>
}
    2b86:	66 96       	adiw	r28, 0x16	; 22
    2b88:	0f b6       	in	r0, 0x3f	; 63
    2b8a:	f8 94       	cli
    2b8c:	de bf       	out	0x3e, r29	; 62
    2b8e:	0f be       	out	0x3f, r0	; 63
    2b90:	cd bf       	out	0x3d, r28	; 61
    2b92:	cf 91       	pop	r28
    2b94:	df 91       	pop	r29
    2b96:	08 95       	ret

00002b98 <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2b98:	1f 92       	push	r1
    2b9a:	0f 92       	push	r0
    2b9c:	0f b6       	in	r0, 0x3f	; 63
    2b9e:	0f 92       	push	r0
    2ba0:	11 24       	eor	r1, r1
    2ba2:	2f 93       	push	r18
    2ba4:	3f 93       	push	r19
    2ba6:	8f 93       	push	r24
    2ba8:	9f 93       	push	r25
    2baa:	ef 93       	push	r30
    2bac:	ff 93       	push	r31
    2bae:	df 93       	push	r29
    2bb0:	cf 93       	push	r28
    2bb2:	cd b7       	in	r28, 0x3d	; 61
    2bb4:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2bb6:	80 91 8f 01 	lds	r24, 0x018F
    2bba:	90 91 8e 01 	lds	r25, 0x018E
    2bbe:	89 1b       	sub	r24, r25
    2bc0:	80 32       	cpi	r24, 0x20	; 32
    2bc2:	e8 f4       	brcc	.+58     	; 0x2bfe <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2bc4:	90 91 8d 01 	lds	r25, 0x018D
    2bc8:	29 2f       	mov	r18, r25
    2bca:	30 e0       	ldi	r19, 0x00	; 0
    2bcc:	ec e2       	ldi	r30, 0x2C	; 44
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	80 81       	ld	r24, Z
    2bd2:	f9 01       	movw	r30, r18
    2bd4:	ef 5b       	subi	r30, 0xBF	; 191
    2bd6:	fd 4f       	sbci	r31, 0xFD	; 253
    2bd8:	80 83       	st	Z, r24
    2bda:	89 2f       	mov	r24, r25
    2bdc:	8f 5f       	subi	r24, 0xFF	; 255
    2bde:	80 93 8d 01 	sts	0x018D, r24
		write_size++;
    2be2:	80 91 8f 01 	lds	r24, 0x018F
    2be6:	8f 5f       	subi	r24, 0xFF	; 255
    2be8:	80 93 8f 01 	sts	0x018F, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2bec:	80 91 8d 01 	lds	r24, 0x018D
    2bf0:	81 32       	cpi	r24, 0x21	; 33
    2bf2:	10 f0       	brcs	.+4      	; 0x2bf8 <__vector_13+0x60>
			write_pos = 0;
    2bf4:	10 92 8d 01 	sts	0x018D, r1
		uart_status = UART_BUFFER_OK;
    2bf8:	10 92 40 02 	sts	0x0240, r1
    2bfc:	08 c0       	rjmp	.+16     	; 0x2c0e <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2bfe:	ec e2       	ldi	r30, 0x2C	; 44
    2c00:	f0 e0       	ldi	r31, 0x00	; 0
    2c02:	80 81       	ld	r24, Z
    2c04:	80 93 90 01 	sts	0x0190, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2c08:	81 e0       	ldi	r24, 0x01	; 1
    2c0a:	80 93 40 02 	sts	0x0240, r24
	}
}
    2c0e:	cf 91       	pop	r28
    2c10:	df 91       	pop	r29
    2c12:	ff 91       	pop	r31
    2c14:	ef 91       	pop	r30
    2c16:	9f 91       	pop	r25
    2c18:	8f 91       	pop	r24
    2c1a:	3f 91       	pop	r19
    2c1c:	2f 91       	pop	r18
    2c1e:	0f 90       	pop	r0
    2c20:	0f be       	out	0x3f, r0	; 63
    2c22:	0f 90       	pop	r0
    2c24:	1f 90       	pop	r1
    2c26:	18 95       	reti

00002c28 <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2c28:	df 93       	push	r29
    2c2a:	cf 93       	push	r28
    2c2c:	0f 92       	push	r0
    2c2e:	cd b7       	in	r28, 0x3d	; 61
    2c30:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2c32:	10 92 40 02 	sts	0x0240, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2c36:	90 91 8f 01 	lds	r25, 0x018F
    2c3a:	80 91 8e 01 	lds	r24, 0x018E
    2c3e:	98 17       	cp	r25, r24
    2c40:	c9 f0       	breq	.+50     	; 0x2c74 <readChar+0x4c>
		read_size++;
    2c42:	80 91 8e 01 	lds	r24, 0x018E
    2c46:	8f 5f       	subi	r24, 0xFF	; 255
    2c48:	80 93 8e 01 	sts	0x018E, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2c4c:	80 91 8c 01 	lds	r24, 0x018C
    2c50:	81 32       	cpi	r24, 0x21	; 33
    2c52:	10 f0       	brcs	.+4      	; 0x2c58 <readChar+0x30>
			read_pos = 0;
    2c54:	10 92 8c 01 	sts	0x018C, r1
		return uart_receive_buffer[read_pos++];
    2c58:	20 91 8c 01 	lds	r18, 0x018C
    2c5c:	82 2f       	mov	r24, r18
    2c5e:	90 e0       	ldi	r25, 0x00	; 0
    2c60:	fc 01       	movw	r30, r24
    2c62:	ef 5b       	subi	r30, 0xBF	; 191
    2c64:	fd 4f       	sbci	r31, 0xFD	; 253
    2c66:	80 81       	ld	r24, Z
    2c68:	89 83       	std	Y+1, r24	; 0x01
    2c6a:	82 2f       	mov	r24, r18
    2c6c:	8f 5f       	subi	r24, 0xFF	; 255
    2c6e:	80 93 8c 01 	sts	0x018C, r24
    2c72:	01 c0       	rjmp	.+2      	; 0x2c76 <readChar+0x4e>
	}
	return 0;
    2c74:	19 82       	std	Y+1, r1	; 0x01
    2c76:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c78:	0f 90       	pop	r0
    2c7a:	cf 91       	pop	r28
    2c7c:	df 91       	pop	r29
    2c7e:	08 95       	ret

00002c80 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2c80:	df 93       	push	r29
    2c82:	cf 93       	push	r28
    2c84:	00 d0       	rcall	.+0      	; 0x2c86 <readChars+0x6>
    2c86:	00 d0       	rcall	.+0      	; 0x2c88 <readChars+0x8>
    2c88:	cd b7       	in	r28, 0x3d	; 61
    2c8a:	de b7       	in	r29, 0x3e	; 62
    2c8c:	9b 83       	std	Y+3, r25	; 0x03
    2c8e:	8a 83       	std	Y+2, r24	; 0x02
    2c90:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2c92:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2c94:	10 92 40 02 	sts	0x0240, r1
    2c98:	23 c0       	rjmp	.+70     	; 0x2ce0 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2c9a:	80 91 8e 01 	lds	r24, 0x018E
    2c9e:	8f 5f       	subi	r24, 0xFF	; 255
    2ca0:	80 93 8e 01 	sts	0x018E, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2ca4:	89 81       	ldd	r24, Y+1	; 0x01
    2ca6:	28 2f       	mov	r18, r24
    2ca8:	30 e0       	ldi	r19, 0x00	; 0
    2caa:	8a 81       	ldd	r24, Y+2	; 0x02
    2cac:	9b 81       	ldd	r25, Y+3	; 0x03
    2cae:	dc 01       	movw	r26, r24
    2cb0:	a2 0f       	add	r26, r18
    2cb2:	b3 1f       	adc	r27, r19
    2cb4:	20 91 8c 01 	lds	r18, 0x018C
    2cb8:	82 2f       	mov	r24, r18
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	fc 01       	movw	r30, r24
    2cbe:	ef 5b       	subi	r30, 0xBF	; 191
    2cc0:	fd 4f       	sbci	r31, 0xFD	; 253
    2cc2:	80 81       	ld	r24, Z
    2cc4:	8c 93       	st	X, r24
    2cc6:	89 81       	ldd	r24, Y+1	; 0x01
    2cc8:	8f 5f       	subi	r24, 0xFF	; 255
    2cca:	89 83       	std	Y+1, r24	; 0x01
    2ccc:	82 2f       	mov	r24, r18
    2cce:	8f 5f       	subi	r24, 0xFF	; 255
    2cd0:	80 93 8c 01 	sts	0x018C, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2cd4:	80 91 8c 01 	lds	r24, 0x018C
    2cd8:	81 32       	cpi	r24, 0x21	; 33
    2cda:	10 f0       	brcs	.+4      	; 0x2ce0 <readChars+0x60>
         read_pos = 0;
    2cdc:	10 92 8c 01 	sts	0x018C, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2ce0:	90 91 8f 01 	lds	r25, 0x018F
    2ce4:	80 91 8e 01 	lds	r24, 0x018E
    2ce8:	98 17       	cp	r25, r24
    2cea:	21 f0       	breq	.+8      	; 0x2cf4 <readChars+0x74>
    2cec:	99 81       	ldd	r25, Y+1	; 0x01
    2cee:	8c 81       	ldd	r24, Y+4	; 0x04
    2cf0:	98 17       	cp	r25, r24
    2cf2:	98 f2       	brcs	.-90     	; 0x2c9a <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2cf4:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2cf6:	0f 90       	pop	r0
    2cf8:	0f 90       	pop	r0
    2cfa:	0f 90       	pop	r0
    2cfc:	0f 90       	pop	r0
    2cfe:	cf 91       	pop	r28
    2d00:	df 91       	pop	r29
    2d02:	08 95       	ret

00002d04 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2d04:	df 93       	push	r29
    2d06:	cf 93       	push	r28
    2d08:	cd b7       	in	r28, 0x3d	; 61
    2d0a:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2d0c:	90 91 8f 01 	lds	r25, 0x018F
    2d10:	80 91 8e 01 	lds	r24, 0x018E
    2d14:	29 2f       	mov	r18, r25
    2d16:	28 1b       	sub	r18, r24
    2d18:	82 2f       	mov	r24, r18
}
    2d1a:	cf 91       	pop	r28
    2d1c:	df 91       	pop	r29
    2d1e:	08 95       	ret

00002d20 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2d20:	df 93       	push	r29
    2d22:	cf 93       	push	r28
    2d24:	cd b7       	in	r28, 0x3d	; 61
    2d26:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2d28:	aa e2       	ldi	r26, 0x2A	; 42
    2d2a:	b0 e0       	ldi	r27, 0x00	; 0
    2d2c:	ea e2       	ldi	r30, 0x2A	; 42
    2d2e:	f0 e0       	ldi	r31, 0x00	; 0
    2d30:	80 81       	ld	r24, Z
    2d32:	8f 77       	andi	r24, 0x7F	; 127
    2d34:	8c 93       	st	X, r24
	dummy = UDR;
    2d36:	ec e2       	ldi	r30, 0x2C	; 44
    2d38:	f0 e0       	ldi	r31, 0x00	; 0
    2d3a:	80 81       	ld	r24, Z
    2d3c:	80 93 91 01 	sts	0x0191, r24
	read_pos = 0;
    2d40:	10 92 8c 01 	sts	0x018C, r1
	write_pos = 0; 
    2d44:	10 92 8d 01 	sts	0x018D, r1
	read_size = 0;
    2d48:	10 92 8e 01 	sts	0x018E, r1
	write_size = 0;
    2d4c:	10 92 8f 01 	sts	0x018F, r1
	uart_status = UART_BUFFER_OK;
    2d50:	10 92 40 02 	sts	0x0240, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2d54:	aa e2       	ldi	r26, 0x2A	; 42
    2d56:	b0 e0       	ldi	r27, 0x00	; 0
    2d58:	ea e2       	ldi	r30, 0x2A	; 42
    2d5a:	f0 e0       	ldi	r31, 0x00	; 0
    2d5c:	80 81       	ld	r24, Z
    2d5e:	80 68       	ori	r24, 0x80	; 128
    2d60:	8c 93       	st	X, r24
}
    2d62:	cf 91       	pop	r28
    2d64:	df 91       	pop	r29
    2d66:	08 95       	ret

00002d68 <__fixunssfsi>:
    2d68:	ef 92       	push	r14
    2d6a:	ff 92       	push	r15
    2d6c:	0f 93       	push	r16
    2d6e:	1f 93       	push	r17
    2d70:	7b 01       	movw	r14, r22
    2d72:	8c 01       	movw	r16, r24
    2d74:	20 e0       	ldi	r18, 0x00	; 0
    2d76:	30 e0       	ldi	r19, 0x00	; 0
    2d78:	40 e0       	ldi	r20, 0x00	; 0
    2d7a:	5f e4       	ldi	r21, 0x4F	; 79
    2d7c:	0e 94 36 19 	call	0x326c	; 0x326c <__gesf2>
    2d80:	88 23       	and	r24, r24
    2d82:	8c f0       	brlt	.+34     	; 0x2da6 <__fixunssfsi+0x3e>
    2d84:	c8 01       	movw	r24, r16
    2d86:	b7 01       	movw	r22, r14
    2d88:	20 e0       	ldi	r18, 0x00	; 0
    2d8a:	30 e0       	ldi	r19, 0x00	; 0
    2d8c:	40 e0       	ldi	r20, 0x00	; 0
    2d8e:	5f e4       	ldi	r21, 0x4F	; 79
    2d90:	0e 94 2c 18 	call	0x3058	; 0x3058 <__subsf3>
    2d94:	0e 94 66 19 	call	0x32cc	; 0x32cc <__fixsfsi>
    2d98:	9b 01       	movw	r18, r22
    2d9a:	ac 01       	movw	r20, r24
    2d9c:	20 50       	subi	r18, 0x00	; 0
    2d9e:	30 40       	sbci	r19, 0x00	; 0
    2da0:	40 40       	sbci	r20, 0x00	; 0
    2da2:	50 48       	sbci	r21, 0x80	; 128
    2da4:	06 c0       	rjmp	.+12     	; 0x2db2 <__fixunssfsi+0x4a>
    2da6:	c8 01       	movw	r24, r16
    2da8:	b7 01       	movw	r22, r14
    2daa:	0e 94 66 19 	call	0x32cc	; 0x32cc <__fixsfsi>
    2dae:	9b 01       	movw	r18, r22
    2db0:	ac 01       	movw	r20, r24
    2db2:	b9 01       	movw	r22, r18
    2db4:	ca 01       	movw	r24, r20
    2db6:	1f 91       	pop	r17
    2db8:	0f 91       	pop	r16
    2dba:	ff 90       	pop	r15
    2dbc:	ef 90       	pop	r14
    2dbe:	08 95       	ret

00002dc0 <_fpadd_parts>:
    2dc0:	a0 e0       	ldi	r26, 0x00	; 0
    2dc2:	b0 e0       	ldi	r27, 0x00	; 0
    2dc4:	e6 ee       	ldi	r30, 0xE6	; 230
    2dc6:	f6 e1       	ldi	r31, 0x16	; 22
    2dc8:	0c 94 7d 1c 	jmp	0x38fa	; 0x38fa <__prologue_saves__>
    2dcc:	dc 01       	movw	r26, r24
    2dce:	2b 01       	movw	r4, r22
    2dd0:	fa 01       	movw	r30, r20
    2dd2:	9c 91       	ld	r25, X
    2dd4:	92 30       	cpi	r25, 0x02	; 2
    2dd6:	08 f4       	brcc	.+2      	; 0x2dda <_fpadd_parts+0x1a>
    2dd8:	39 c1       	rjmp	.+626    	; 0x304c <_fpadd_parts+0x28c>
    2dda:	eb 01       	movw	r28, r22
    2ddc:	88 81       	ld	r24, Y
    2dde:	82 30       	cpi	r24, 0x02	; 2
    2de0:	08 f4       	brcc	.+2      	; 0x2de4 <_fpadd_parts+0x24>
    2de2:	33 c1       	rjmp	.+614    	; 0x304a <_fpadd_parts+0x28a>
    2de4:	94 30       	cpi	r25, 0x04	; 4
    2de6:	69 f4       	brne	.+26     	; 0x2e02 <_fpadd_parts+0x42>
    2de8:	84 30       	cpi	r24, 0x04	; 4
    2dea:	09 f0       	breq	.+2      	; 0x2dee <_fpadd_parts+0x2e>
    2dec:	2f c1       	rjmp	.+606    	; 0x304c <_fpadd_parts+0x28c>
    2dee:	11 96       	adiw	r26, 0x01	; 1
    2df0:	9c 91       	ld	r25, X
    2df2:	11 97       	sbiw	r26, 0x01	; 1
    2df4:	89 81       	ldd	r24, Y+1	; 0x01
    2df6:	98 17       	cp	r25, r24
    2df8:	09 f4       	brne	.+2      	; 0x2dfc <_fpadd_parts+0x3c>
    2dfa:	28 c1       	rjmp	.+592    	; 0x304c <_fpadd_parts+0x28c>
    2dfc:	ab e6       	ldi	r26, 0x6B	; 107
    2dfe:	b0 e0       	ldi	r27, 0x00	; 0
    2e00:	25 c1       	rjmp	.+586    	; 0x304c <_fpadd_parts+0x28c>
    2e02:	84 30       	cpi	r24, 0x04	; 4
    2e04:	09 f4       	brne	.+2      	; 0x2e08 <_fpadd_parts+0x48>
    2e06:	21 c1       	rjmp	.+578    	; 0x304a <_fpadd_parts+0x28a>
    2e08:	82 30       	cpi	r24, 0x02	; 2
    2e0a:	a9 f4       	brne	.+42     	; 0x2e36 <_fpadd_parts+0x76>
    2e0c:	92 30       	cpi	r25, 0x02	; 2
    2e0e:	09 f0       	breq	.+2      	; 0x2e12 <_fpadd_parts+0x52>
    2e10:	1d c1       	rjmp	.+570    	; 0x304c <_fpadd_parts+0x28c>
    2e12:	9a 01       	movw	r18, r20
    2e14:	ad 01       	movw	r20, r26
    2e16:	88 e0       	ldi	r24, 0x08	; 8
    2e18:	ea 01       	movw	r28, r20
    2e1a:	09 90       	ld	r0, Y+
    2e1c:	ae 01       	movw	r20, r28
    2e1e:	e9 01       	movw	r28, r18
    2e20:	09 92       	st	Y+, r0
    2e22:	9e 01       	movw	r18, r28
    2e24:	81 50       	subi	r24, 0x01	; 1
    2e26:	c1 f7       	brne	.-16     	; 0x2e18 <_fpadd_parts+0x58>
    2e28:	e2 01       	movw	r28, r4
    2e2a:	89 81       	ldd	r24, Y+1	; 0x01
    2e2c:	11 96       	adiw	r26, 0x01	; 1
    2e2e:	9c 91       	ld	r25, X
    2e30:	89 23       	and	r24, r25
    2e32:	81 83       	std	Z+1, r24	; 0x01
    2e34:	08 c1       	rjmp	.+528    	; 0x3046 <_fpadd_parts+0x286>
    2e36:	92 30       	cpi	r25, 0x02	; 2
    2e38:	09 f4       	brne	.+2      	; 0x2e3c <_fpadd_parts+0x7c>
    2e3a:	07 c1       	rjmp	.+526    	; 0x304a <_fpadd_parts+0x28a>
    2e3c:	12 96       	adiw	r26, 0x02	; 2
    2e3e:	2d 90       	ld	r2, X+
    2e40:	3c 90       	ld	r3, X
    2e42:	13 97       	sbiw	r26, 0x03	; 3
    2e44:	eb 01       	movw	r28, r22
    2e46:	8a 81       	ldd	r24, Y+2	; 0x02
    2e48:	9b 81       	ldd	r25, Y+3	; 0x03
    2e4a:	14 96       	adiw	r26, 0x04	; 4
    2e4c:	ad 90       	ld	r10, X+
    2e4e:	bd 90       	ld	r11, X+
    2e50:	cd 90       	ld	r12, X+
    2e52:	dc 90       	ld	r13, X
    2e54:	17 97       	sbiw	r26, 0x07	; 7
    2e56:	ec 80       	ldd	r14, Y+4	; 0x04
    2e58:	fd 80       	ldd	r15, Y+5	; 0x05
    2e5a:	0e 81       	ldd	r16, Y+6	; 0x06
    2e5c:	1f 81       	ldd	r17, Y+7	; 0x07
    2e5e:	91 01       	movw	r18, r2
    2e60:	28 1b       	sub	r18, r24
    2e62:	39 0b       	sbc	r19, r25
    2e64:	b9 01       	movw	r22, r18
    2e66:	37 ff       	sbrs	r19, 7
    2e68:	04 c0       	rjmp	.+8      	; 0x2e72 <_fpadd_parts+0xb2>
    2e6a:	66 27       	eor	r22, r22
    2e6c:	77 27       	eor	r23, r23
    2e6e:	62 1b       	sub	r22, r18
    2e70:	73 0b       	sbc	r23, r19
    2e72:	60 32       	cpi	r22, 0x20	; 32
    2e74:	71 05       	cpc	r23, r1
    2e76:	0c f0       	brlt	.+2      	; 0x2e7a <_fpadd_parts+0xba>
    2e78:	61 c0       	rjmp	.+194    	; 0x2f3c <_fpadd_parts+0x17c>
    2e7a:	12 16       	cp	r1, r18
    2e7c:	13 06       	cpc	r1, r19
    2e7e:	6c f5       	brge	.+90     	; 0x2eda <_fpadd_parts+0x11a>
    2e80:	37 01       	movw	r6, r14
    2e82:	48 01       	movw	r8, r16
    2e84:	06 2e       	mov	r0, r22
    2e86:	04 c0       	rjmp	.+8      	; 0x2e90 <_fpadd_parts+0xd0>
    2e88:	96 94       	lsr	r9
    2e8a:	87 94       	ror	r8
    2e8c:	77 94       	ror	r7
    2e8e:	67 94       	ror	r6
    2e90:	0a 94       	dec	r0
    2e92:	d2 f7       	brpl	.-12     	; 0x2e88 <_fpadd_parts+0xc8>
    2e94:	21 e0       	ldi	r18, 0x01	; 1
    2e96:	30 e0       	ldi	r19, 0x00	; 0
    2e98:	40 e0       	ldi	r20, 0x00	; 0
    2e9a:	50 e0       	ldi	r21, 0x00	; 0
    2e9c:	04 c0       	rjmp	.+8      	; 0x2ea6 <_fpadd_parts+0xe6>
    2e9e:	22 0f       	add	r18, r18
    2ea0:	33 1f       	adc	r19, r19
    2ea2:	44 1f       	adc	r20, r20
    2ea4:	55 1f       	adc	r21, r21
    2ea6:	6a 95       	dec	r22
    2ea8:	d2 f7       	brpl	.-12     	; 0x2e9e <_fpadd_parts+0xde>
    2eaa:	21 50       	subi	r18, 0x01	; 1
    2eac:	30 40       	sbci	r19, 0x00	; 0
    2eae:	40 40       	sbci	r20, 0x00	; 0
    2eb0:	50 40       	sbci	r21, 0x00	; 0
    2eb2:	2e 21       	and	r18, r14
    2eb4:	3f 21       	and	r19, r15
    2eb6:	40 23       	and	r20, r16
    2eb8:	51 23       	and	r21, r17
    2eba:	21 15       	cp	r18, r1
    2ebc:	31 05       	cpc	r19, r1
    2ebe:	41 05       	cpc	r20, r1
    2ec0:	51 05       	cpc	r21, r1
    2ec2:	21 f0       	breq	.+8      	; 0x2ecc <_fpadd_parts+0x10c>
    2ec4:	21 e0       	ldi	r18, 0x01	; 1
    2ec6:	30 e0       	ldi	r19, 0x00	; 0
    2ec8:	40 e0       	ldi	r20, 0x00	; 0
    2eca:	50 e0       	ldi	r21, 0x00	; 0
    2ecc:	79 01       	movw	r14, r18
    2ece:	8a 01       	movw	r16, r20
    2ed0:	e6 28       	or	r14, r6
    2ed2:	f7 28       	or	r15, r7
    2ed4:	08 29       	or	r16, r8
    2ed6:	19 29       	or	r17, r9
    2ed8:	3c c0       	rjmp	.+120    	; 0x2f52 <_fpadd_parts+0x192>
    2eda:	23 2b       	or	r18, r19
    2edc:	d1 f1       	breq	.+116    	; 0x2f52 <_fpadd_parts+0x192>
    2ede:	26 0e       	add	r2, r22
    2ee0:	37 1e       	adc	r3, r23
    2ee2:	35 01       	movw	r6, r10
    2ee4:	46 01       	movw	r8, r12
    2ee6:	06 2e       	mov	r0, r22
    2ee8:	04 c0       	rjmp	.+8      	; 0x2ef2 <_fpadd_parts+0x132>
    2eea:	96 94       	lsr	r9
    2eec:	87 94       	ror	r8
    2eee:	77 94       	ror	r7
    2ef0:	67 94       	ror	r6
    2ef2:	0a 94       	dec	r0
    2ef4:	d2 f7       	brpl	.-12     	; 0x2eea <_fpadd_parts+0x12a>
    2ef6:	21 e0       	ldi	r18, 0x01	; 1
    2ef8:	30 e0       	ldi	r19, 0x00	; 0
    2efa:	40 e0       	ldi	r20, 0x00	; 0
    2efc:	50 e0       	ldi	r21, 0x00	; 0
    2efe:	04 c0       	rjmp	.+8      	; 0x2f08 <_fpadd_parts+0x148>
    2f00:	22 0f       	add	r18, r18
    2f02:	33 1f       	adc	r19, r19
    2f04:	44 1f       	adc	r20, r20
    2f06:	55 1f       	adc	r21, r21
    2f08:	6a 95       	dec	r22
    2f0a:	d2 f7       	brpl	.-12     	; 0x2f00 <_fpadd_parts+0x140>
    2f0c:	21 50       	subi	r18, 0x01	; 1
    2f0e:	30 40       	sbci	r19, 0x00	; 0
    2f10:	40 40       	sbci	r20, 0x00	; 0
    2f12:	50 40       	sbci	r21, 0x00	; 0
    2f14:	2a 21       	and	r18, r10
    2f16:	3b 21       	and	r19, r11
    2f18:	4c 21       	and	r20, r12
    2f1a:	5d 21       	and	r21, r13
    2f1c:	21 15       	cp	r18, r1
    2f1e:	31 05       	cpc	r19, r1
    2f20:	41 05       	cpc	r20, r1
    2f22:	51 05       	cpc	r21, r1
    2f24:	21 f0       	breq	.+8      	; 0x2f2e <_fpadd_parts+0x16e>
    2f26:	21 e0       	ldi	r18, 0x01	; 1
    2f28:	30 e0       	ldi	r19, 0x00	; 0
    2f2a:	40 e0       	ldi	r20, 0x00	; 0
    2f2c:	50 e0       	ldi	r21, 0x00	; 0
    2f2e:	59 01       	movw	r10, r18
    2f30:	6a 01       	movw	r12, r20
    2f32:	a6 28       	or	r10, r6
    2f34:	b7 28       	or	r11, r7
    2f36:	c8 28       	or	r12, r8
    2f38:	d9 28       	or	r13, r9
    2f3a:	0b c0       	rjmp	.+22     	; 0x2f52 <_fpadd_parts+0x192>
    2f3c:	82 15       	cp	r24, r2
    2f3e:	93 05       	cpc	r25, r3
    2f40:	2c f0       	brlt	.+10     	; 0x2f4c <_fpadd_parts+0x18c>
    2f42:	1c 01       	movw	r2, r24
    2f44:	aa 24       	eor	r10, r10
    2f46:	bb 24       	eor	r11, r11
    2f48:	65 01       	movw	r12, r10
    2f4a:	03 c0       	rjmp	.+6      	; 0x2f52 <_fpadd_parts+0x192>
    2f4c:	ee 24       	eor	r14, r14
    2f4e:	ff 24       	eor	r15, r15
    2f50:	87 01       	movw	r16, r14
    2f52:	11 96       	adiw	r26, 0x01	; 1
    2f54:	9c 91       	ld	r25, X
    2f56:	d2 01       	movw	r26, r4
    2f58:	11 96       	adiw	r26, 0x01	; 1
    2f5a:	8c 91       	ld	r24, X
    2f5c:	98 17       	cp	r25, r24
    2f5e:	09 f4       	brne	.+2      	; 0x2f62 <_fpadd_parts+0x1a2>
    2f60:	45 c0       	rjmp	.+138    	; 0x2fec <_fpadd_parts+0x22c>
    2f62:	99 23       	and	r25, r25
    2f64:	39 f0       	breq	.+14     	; 0x2f74 <_fpadd_parts+0x1b4>
    2f66:	a8 01       	movw	r20, r16
    2f68:	97 01       	movw	r18, r14
    2f6a:	2a 19       	sub	r18, r10
    2f6c:	3b 09       	sbc	r19, r11
    2f6e:	4c 09       	sbc	r20, r12
    2f70:	5d 09       	sbc	r21, r13
    2f72:	06 c0       	rjmp	.+12     	; 0x2f80 <_fpadd_parts+0x1c0>
    2f74:	a6 01       	movw	r20, r12
    2f76:	95 01       	movw	r18, r10
    2f78:	2e 19       	sub	r18, r14
    2f7a:	3f 09       	sbc	r19, r15
    2f7c:	40 0b       	sbc	r20, r16
    2f7e:	51 0b       	sbc	r21, r17
    2f80:	57 fd       	sbrc	r21, 7
    2f82:	08 c0       	rjmp	.+16     	; 0x2f94 <_fpadd_parts+0x1d4>
    2f84:	11 82       	std	Z+1, r1	; 0x01
    2f86:	33 82       	std	Z+3, r3	; 0x03
    2f88:	22 82       	std	Z+2, r2	; 0x02
    2f8a:	24 83       	std	Z+4, r18	; 0x04
    2f8c:	35 83       	std	Z+5, r19	; 0x05
    2f8e:	46 83       	std	Z+6, r20	; 0x06
    2f90:	57 83       	std	Z+7, r21	; 0x07
    2f92:	1d c0       	rjmp	.+58     	; 0x2fce <_fpadd_parts+0x20e>
    2f94:	81 e0       	ldi	r24, 0x01	; 1
    2f96:	81 83       	std	Z+1, r24	; 0x01
    2f98:	33 82       	std	Z+3, r3	; 0x03
    2f9a:	22 82       	std	Z+2, r2	; 0x02
    2f9c:	88 27       	eor	r24, r24
    2f9e:	99 27       	eor	r25, r25
    2fa0:	dc 01       	movw	r26, r24
    2fa2:	82 1b       	sub	r24, r18
    2fa4:	93 0b       	sbc	r25, r19
    2fa6:	a4 0b       	sbc	r26, r20
    2fa8:	b5 0b       	sbc	r27, r21
    2faa:	84 83       	std	Z+4, r24	; 0x04
    2fac:	95 83       	std	Z+5, r25	; 0x05
    2fae:	a6 83       	std	Z+6, r26	; 0x06
    2fb0:	b7 83       	std	Z+7, r27	; 0x07
    2fb2:	0d c0       	rjmp	.+26     	; 0x2fce <_fpadd_parts+0x20e>
    2fb4:	22 0f       	add	r18, r18
    2fb6:	33 1f       	adc	r19, r19
    2fb8:	44 1f       	adc	r20, r20
    2fba:	55 1f       	adc	r21, r21
    2fbc:	24 83       	std	Z+4, r18	; 0x04
    2fbe:	35 83       	std	Z+5, r19	; 0x05
    2fc0:	46 83       	std	Z+6, r20	; 0x06
    2fc2:	57 83       	std	Z+7, r21	; 0x07
    2fc4:	82 81       	ldd	r24, Z+2	; 0x02
    2fc6:	93 81       	ldd	r25, Z+3	; 0x03
    2fc8:	01 97       	sbiw	r24, 0x01	; 1
    2fca:	93 83       	std	Z+3, r25	; 0x03
    2fcc:	82 83       	std	Z+2, r24	; 0x02
    2fce:	24 81       	ldd	r18, Z+4	; 0x04
    2fd0:	35 81       	ldd	r19, Z+5	; 0x05
    2fd2:	46 81       	ldd	r20, Z+6	; 0x06
    2fd4:	57 81       	ldd	r21, Z+7	; 0x07
    2fd6:	da 01       	movw	r26, r20
    2fd8:	c9 01       	movw	r24, r18
    2fda:	01 97       	sbiw	r24, 0x01	; 1
    2fdc:	a1 09       	sbc	r26, r1
    2fde:	b1 09       	sbc	r27, r1
    2fe0:	8f 5f       	subi	r24, 0xFF	; 255
    2fe2:	9f 4f       	sbci	r25, 0xFF	; 255
    2fe4:	af 4f       	sbci	r26, 0xFF	; 255
    2fe6:	bf 43       	sbci	r27, 0x3F	; 63
    2fe8:	28 f3       	brcs	.-54     	; 0x2fb4 <_fpadd_parts+0x1f4>
    2fea:	0b c0       	rjmp	.+22     	; 0x3002 <_fpadd_parts+0x242>
    2fec:	91 83       	std	Z+1, r25	; 0x01
    2fee:	33 82       	std	Z+3, r3	; 0x03
    2ff0:	22 82       	std	Z+2, r2	; 0x02
    2ff2:	ea 0c       	add	r14, r10
    2ff4:	fb 1c       	adc	r15, r11
    2ff6:	0c 1d       	adc	r16, r12
    2ff8:	1d 1d       	adc	r17, r13
    2ffa:	e4 82       	std	Z+4, r14	; 0x04
    2ffc:	f5 82       	std	Z+5, r15	; 0x05
    2ffe:	06 83       	std	Z+6, r16	; 0x06
    3000:	17 83       	std	Z+7, r17	; 0x07
    3002:	83 e0       	ldi	r24, 0x03	; 3
    3004:	80 83       	st	Z, r24
    3006:	24 81       	ldd	r18, Z+4	; 0x04
    3008:	35 81       	ldd	r19, Z+5	; 0x05
    300a:	46 81       	ldd	r20, Z+6	; 0x06
    300c:	57 81       	ldd	r21, Z+7	; 0x07
    300e:	57 ff       	sbrs	r21, 7
    3010:	1a c0       	rjmp	.+52     	; 0x3046 <_fpadd_parts+0x286>
    3012:	c9 01       	movw	r24, r18
    3014:	aa 27       	eor	r26, r26
    3016:	97 fd       	sbrc	r25, 7
    3018:	a0 95       	com	r26
    301a:	ba 2f       	mov	r27, r26
    301c:	81 70       	andi	r24, 0x01	; 1
    301e:	90 70       	andi	r25, 0x00	; 0
    3020:	a0 70       	andi	r26, 0x00	; 0
    3022:	b0 70       	andi	r27, 0x00	; 0
    3024:	56 95       	lsr	r21
    3026:	47 95       	ror	r20
    3028:	37 95       	ror	r19
    302a:	27 95       	ror	r18
    302c:	82 2b       	or	r24, r18
    302e:	93 2b       	or	r25, r19
    3030:	a4 2b       	or	r26, r20
    3032:	b5 2b       	or	r27, r21
    3034:	84 83       	std	Z+4, r24	; 0x04
    3036:	95 83       	std	Z+5, r25	; 0x05
    3038:	a6 83       	std	Z+6, r26	; 0x06
    303a:	b7 83       	std	Z+7, r27	; 0x07
    303c:	82 81       	ldd	r24, Z+2	; 0x02
    303e:	93 81       	ldd	r25, Z+3	; 0x03
    3040:	01 96       	adiw	r24, 0x01	; 1
    3042:	93 83       	std	Z+3, r25	; 0x03
    3044:	82 83       	std	Z+2, r24	; 0x02
    3046:	df 01       	movw	r26, r30
    3048:	01 c0       	rjmp	.+2      	; 0x304c <_fpadd_parts+0x28c>
    304a:	d2 01       	movw	r26, r4
    304c:	cd 01       	movw	r24, r26
    304e:	cd b7       	in	r28, 0x3d	; 61
    3050:	de b7       	in	r29, 0x3e	; 62
    3052:	e2 e1       	ldi	r30, 0x12	; 18
    3054:	0c 94 99 1c 	jmp	0x3932	; 0x3932 <__epilogue_restores__>

00003058 <__subsf3>:
    3058:	a0 e2       	ldi	r26, 0x20	; 32
    305a:	b0 e0       	ldi	r27, 0x00	; 0
    305c:	e2 e3       	ldi	r30, 0x32	; 50
    305e:	f8 e1       	ldi	r31, 0x18	; 24
    3060:	0c 94 89 1c 	jmp	0x3912	; 0x3912 <__prologue_saves__+0x18>
    3064:	69 83       	std	Y+1, r22	; 0x01
    3066:	7a 83       	std	Y+2, r23	; 0x02
    3068:	8b 83       	std	Y+3, r24	; 0x03
    306a:	9c 83       	std	Y+4, r25	; 0x04
    306c:	2d 83       	std	Y+5, r18	; 0x05
    306e:	3e 83       	std	Y+6, r19	; 0x06
    3070:	4f 83       	std	Y+7, r20	; 0x07
    3072:	58 87       	std	Y+8, r21	; 0x08
    3074:	e9 e0       	ldi	r30, 0x09	; 9
    3076:	ee 2e       	mov	r14, r30
    3078:	f1 2c       	mov	r15, r1
    307a:	ec 0e       	add	r14, r28
    307c:	fd 1e       	adc	r15, r29
    307e:	ce 01       	movw	r24, r28
    3080:	01 96       	adiw	r24, 0x01	; 1
    3082:	b7 01       	movw	r22, r14
    3084:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    3088:	8e 01       	movw	r16, r28
    308a:	0f 5e       	subi	r16, 0xEF	; 239
    308c:	1f 4f       	sbci	r17, 0xFF	; 255
    308e:	ce 01       	movw	r24, r28
    3090:	05 96       	adiw	r24, 0x05	; 5
    3092:	b8 01       	movw	r22, r16
    3094:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    3098:	8a 89       	ldd	r24, Y+18	; 0x12
    309a:	91 e0       	ldi	r25, 0x01	; 1
    309c:	89 27       	eor	r24, r25
    309e:	8a 8b       	std	Y+18, r24	; 0x12
    30a0:	c7 01       	movw	r24, r14
    30a2:	b8 01       	movw	r22, r16
    30a4:	ae 01       	movw	r20, r28
    30a6:	47 5e       	subi	r20, 0xE7	; 231
    30a8:	5f 4f       	sbci	r21, 0xFF	; 255
    30aa:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <_fpadd_parts>
    30ae:	0e 94 82 1a 	call	0x3504	; 0x3504 <__pack_f>
    30b2:	a0 96       	adiw	r28, 0x20	; 32
    30b4:	e6 e0       	ldi	r30, 0x06	; 6
    30b6:	0c 94 a5 1c 	jmp	0x394a	; 0x394a <__epilogue_restores__+0x18>

000030ba <__addsf3>:
    30ba:	a0 e2       	ldi	r26, 0x20	; 32
    30bc:	b0 e0       	ldi	r27, 0x00	; 0
    30be:	e3 e6       	ldi	r30, 0x63	; 99
    30c0:	f8 e1       	ldi	r31, 0x18	; 24
    30c2:	0c 94 89 1c 	jmp	0x3912	; 0x3912 <__prologue_saves__+0x18>
    30c6:	69 83       	std	Y+1, r22	; 0x01
    30c8:	7a 83       	std	Y+2, r23	; 0x02
    30ca:	8b 83       	std	Y+3, r24	; 0x03
    30cc:	9c 83       	std	Y+4, r25	; 0x04
    30ce:	2d 83       	std	Y+5, r18	; 0x05
    30d0:	3e 83       	std	Y+6, r19	; 0x06
    30d2:	4f 83       	std	Y+7, r20	; 0x07
    30d4:	58 87       	std	Y+8, r21	; 0x08
    30d6:	f9 e0       	ldi	r31, 0x09	; 9
    30d8:	ef 2e       	mov	r14, r31
    30da:	f1 2c       	mov	r15, r1
    30dc:	ec 0e       	add	r14, r28
    30de:	fd 1e       	adc	r15, r29
    30e0:	ce 01       	movw	r24, r28
    30e2:	01 96       	adiw	r24, 0x01	; 1
    30e4:	b7 01       	movw	r22, r14
    30e6:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    30ea:	8e 01       	movw	r16, r28
    30ec:	0f 5e       	subi	r16, 0xEF	; 239
    30ee:	1f 4f       	sbci	r17, 0xFF	; 255
    30f0:	ce 01       	movw	r24, r28
    30f2:	05 96       	adiw	r24, 0x05	; 5
    30f4:	b8 01       	movw	r22, r16
    30f6:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    30fa:	c7 01       	movw	r24, r14
    30fc:	b8 01       	movw	r22, r16
    30fe:	ae 01       	movw	r20, r28
    3100:	47 5e       	subi	r20, 0xE7	; 231
    3102:	5f 4f       	sbci	r21, 0xFF	; 255
    3104:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <_fpadd_parts>
    3108:	0e 94 82 1a 	call	0x3504	; 0x3504 <__pack_f>
    310c:	a0 96       	adiw	r28, 0x20	; 32
    310e:	e6 e0       	ldi	r30, 0x06	; 6
    3110:	0c 94 a5 1c 	jmp	0x394a	; 0x394a <__epilogue_restores__+0x18>

00003114 <__divsf3>:
    3114:	a8 e1       	ldi	r26, 0x18	; 24
    3116:	b0 e0       	ldi	r27, 0x00	; 0
    3118:	e0 e9       	ldi	r30, 0x90	; 144
    311a:	f8 e1       	ldi	r31, 0x18	; 24
    311c:	0c 94 85 1c 	jmp	0x390a	; 0x390a <__prologue_saves__+0x10>
    3120:	69 83       	std	Y+1, r22	; 0x01
    3122:	7a 83       	std	Y+2, r23	; 0x02
    3124:	8b 83       	std	Y+3, r24	; 0x03
    3126:	9c 83       	std	Y+4, r25	; 0x04
    3128:	2d 83       	std	Y+5, r18	; 0x05
    312a:	3e 83       	std	Y+6, r19	; 0x06
    312c:	4f 83       	std	Y+7, r20	; 0x07
    312e:	58 87       	std	Y+8, r21	; 0x08
    3130:	b9 e0       	ldi	r27, 0x09	; 9
    3132:	eb 2e       	mov	r14, r27
    3134:	f1 2c       	mov	r15, r1
    3136:	ec 0e       	add	r14, r28
    3138:	fd 1e       	adc	r15, r29
    313a:	ce 01       	movw	r24, r28
    313c:	01 96       	adiw	r24, 0x01	; 1
    313e:	b7 01       	movw	r22, r14
    3140:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    3144:	8e 01       	movw	r16, r28
    3146:	0f 5e       	subi	r16, 0xEF	; 239
    3148:	1f 4f       	sbci	r17, 0xFF	; 255
    314a:	ce 01       	movw	r24, r28
    314c:	05 96       	adiw	r24, 0x05	; 5
    314e:	b8 01       	movw	r22, r16
    3150:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    3154:	29 85       	ldd	r18, Y+9	; 0x09
    3156:	22 30       	cpi	r18, 0x02	; 2
    3158:	08 f4       	brcc	.+2      	; 0x315c <__divsf3+0x48>
    315a:	7e c0       	rjmp	.+252    	; 0x3258 <__divsf3+0x144>
    315c:	39 89       	ldd	r19, Y+17	; 0x11
    315e:	32 30       	cpi	r19, 0x02	; 2
    3160:	10 f4       	brcc	.+4      	; 0x3166 <__divsf3+0x52>
    3162:	b8 01       	movw	r22, r16
    3164:	7c c0       	rjmp	.+248    	; 0x325e <__divsf3+0x14a>
    3166:	8a 85       	ldd	r24, Y+10	; 0x0a
    3168:	9a 89       	ldd	r25, Y+18	; 0x12
    316a:	89 27       	eor	r24, r25
    316c:	8a 87       	std	Y+10, r24	; 0x0a
    316e:	24 30       	cpi	r18, 0x04	; 4
    3170:	11 f0       	breq	.+4      	; 0x3176 <__divsf3+0x62>
    3172:	22 30       	cpi	r18, 0x02	; 2
    3174:	31 f4       	brne	.+12     	; 0x3182 <__divsf3+0x6e>
    3176:	23 17       	cp	r18, r19
    3178:	09 f0       	breq	.+2      	; 0x317c <__divsf3+0x68>
    317a:	6e c0       	rjmp	.+220    	; 0x3258 <__divsf3+0x144>
    317c:	6b e6       	ldi	r22, 0x6B	; 107
    317e:	70 e0       	ldi	r23, 0x00	; 0
    3180:	6e c0       	rjmp	.+220    	; 0x325e <__divsf3+0x14a>
    3182:	34 30       	cpi	r19, 0x04	; 4
    3184:	39 f4       	brne	.+14     	; 0x3194 <__divsf3+0x80>
    3186:	1d 86       	std	Y+13, r1	; 0x0d
    3188:	1e 86       	std	Y+14, r1	; 0x0e
    318a:	1f 86       	std	Y+15, r1	; 0x0f
    318c:	18 8a       	std	Y+16, r1	; 0x10
    318e:	1c 86       	std	Y+12, r1	; 0x0c
    3190:	1b 86       	std	Y+11, r1	; 0x0b
    3192:	04 c0       	rjmp	.+8      	; 0x319c <__divsf3+0x88>
    3194:	32 30       	cpi	r19, 0x02	; 2
    3196:	21 f4       	brne	.+8      	; 0x31a0 <__divsf3+0x8c>
    3198:	84 e0       	ldi	r24, 0x04	; 4
    319a:	89 87       	std	Y+9, r24	; 0x09
    319c:	b7 01       	movw	r22, r14
    319e:	5f c0       	rjmp	.+190    	; 0x325e <__divsf3+0x14a>
    31a0:	2b 85       	ldd	r18, Y+11	; 0x0b
    31a2:	3c 85       	ldd	r19, Y+12	; 0x0c
    31a4:	8b 89       	ldd	r24, Y+19	; 0x13
    31a6:	9c 89       	ldd	r25, Y+20	; 0x14
    31a8:	28 1b       	sub	r18, r24
    31aa:	39 0b       	sbc	r19, r25
    31ac:	3c 87       	std	Y+12, r19	; 0x0c
    31ae:	2b 87       	std	Y+11, r18	; 0x0b
    31b0:	ed 84       	ldd	r14, Y+13	; 0x0d
    31b2:	fe 84       	ldd	r15, Y+14	; 0x0e
    31b4:	0f 85       	ldd	r16, Y+15	; 0x0f
    31b6:	18 89       	ldd	r17, Y+16	; 0x10
    31b8:	ad 88       	ldd	r10, Y+21	; 0x15
    31ba:	be 88       	ldd	r11, Y+22	; 0x16
    31bc:	cf 88       	ldd	r12, Y+23	; 0x17
    31be:	d8 8c       	ldd	r13, Y+24	; 0x18
    31c0:	ea 14       	cp	r14, r10
    31c2:	fb 04       	cpc	r15, r11
    31c4:	0c 05       	cpc	r16, r12
    31c6:	1d 05       	cpc	r17, r13
    31c8:	40 f4       	brcc	.+16     	; 0x31da <__divsf3+0xc6>
    31ca:	ee 0c       	add	r14, r14
    31cc:	ff 1c       	adc	r15, r15
    31ce:	00 1f       	adc	r16, r16
    31d0:	11 1f       	adc	r17, r17
    31d2:	21 50       	subi	r18, 0x01	; 1
    31d4:	30 40       	sbci	r19, 0x00	; 0
    31d6:	3c 87       	std	Y+12, r19	; 0x0c
    31d8:	2b 87       	std	Y+11, r18	; 0x0b
    31da:	20 e0       	ldi	r18, 0x00	; 0
    31dc:	30 e0       	ldi	r19, 0x00	; 0
    31de:	40 e0       	ldi	r20, 0x00	; 0
    31e0:	50 e0       	ldi	r21, 0x00	; 0
    31e2:	80 e0       	ldi	r24, 0x00	; 0
    31e4:	90 e0       	ldi	r25, 0x00	; 0
    31e6:	a0 e0       	ldi	r26, 0x00	; 0
    31e8:	b0 e4       	ldi	r27, 0x40	; 64
    31ea:	60 e0       	ldi	r22, 0x00	; 0
    31ec:	70 e0       	ldi	r23, 0x00	; 0
    31ee:	ea 14       	cp	r14, r10
    31f0:	fb 04       	cpc	r15, r11
    31f2:	0c 05       	cpc	r16, r12
    31f4:	1d 05       	cpc	r17, r13
    31f6:	40 f0       	brcs	.+16     	; 0x3208 <__divsf3+0xf4>
    31f8:	28 2b       	or	r18, r24
    31fa:	39 2b       	or	r19, r25
    31fc:	4a 2b       	or	r20, r26
    31fe:	5b 2b       	or	r21, r27
    3200:	ea 18       	sub	r14, r10
    3202:	fb 08       	sbc	r15, r11
    3204:	0c 09       	sbc	r16, r12
    3206:	1d 09       	sbc	r17, r13
    3208:	b6 95       	lsr	r27
    320a:	a7 95       	ror	r26
    320c:	97 95       	ror	r25
    320e:	87 95       	ror	r24
    3210:	ee 0c       	add	r14, r14
    3212:	ff 1c       	adc	r15, r15
    3214:	00 1f       	adc	r16, r16
    3216:	11 1f       	adc	r17, r17
    3218:	6f 5f       	subi	r22, 0xFF	; 255
    321a:	7f 4f       	sbci	r23, 0xFF	; 255
    321c:	6f 31       	cpi	r22, 0x1F	; 31
    321e:	71 05       	cpc	r23, r1
    3220:	31 f7       	brne	.-52     	; 0x31ee <__divsf3+0xda>
    3222:	da 01       	movw	r26, r20
    3224:	c9 01       	movw	r24, r18
    3226:	8f 77       	andi	r24, 0x7F	; 127
    3228:	90 70       	andi	r25, 0x00	; 0
    322a:	a0 70       	andi	r26, 0x00	; 0
    322c:	b0 70       	andi	r27, 0x00	; 0
    322e:	80 34       	cpi	r24, 0x40	; 64
    3230:	91 05       	cpc	r25, r1
    3232:	a1 05       	cpc	r26, r1
    3234:	b1 05       	cpc	r27, r1
    3236:	61 f4       	brne	.+24     	; 0x3250 <__divsf3+0x13c>
    3238:	27 fd       	sbrc	r18, 7
    323a:	0a c0       	rjmp	.+20     	; 0x3250 <__divsf3+0x13c>
    323c:	e1 14       	cp	r14, r1
    323e:	f1 04       	cpc	r15, r1
    3240:	01 05       	cpc	r16, r1
    3242:	11 05       	cpc	r17, r1
    3244:	29 f0       	breq	.+10     	; 0x3250 <__divsf3+0x13c>
    3246:	20 5c       	subi	r18, 0xC0	; 192
    3248:	3f 4f       	sbci	r19, 0xFF	; 255
    324a:	4f 4f       	sbci	r20, 0xFF	; 255
    324c:	5f 4f       	sbci	r21, 0xFF	; 255
    324e:	20 78       	andi	r18, 0x80	; 128
    3250:	2d 87       	std	Y+13, r18	; 0x0d
    3252:	3e 87       	std	Y+14, r19	; 0x0e
    3254:	4f 87       	std	Y+15, r20	; 0x0f
    3256:	58 8b       	std	Y+16, r21	; 0x10
    3258:	be 01       	movw	r22, r28
    325a:	67 5f       	subi	r22, 0xF7	; 247
    325c:	7f 4f       	sbci	r23, 0xFF	; 255
    325e:	cb 01       	movw	r24, r22
    3260:	0e 94 82 1a 	call	0x3504	; 0x3504 <__pack_f>
    3264:	68 96       	adiw	r28, 0x18	; 24
    3266:	ea e0       	ldi	r30, 0x0A	; 10
    3268:	0c 94 a1 1c 	jmp	0x3942	; 0x3942 <__epilogue_restores__+0x10>

0000326c <__gesf2>:
    326c:	a8 e1       	ldi	r26, 0x18	; 24
    326e:	b0 e0       	ldi	r27, 0x00	; 0
    3270:	ec e3       	ldi	r30, 0x3C	; 60
    3272:	f9 e1       	ldi	r31, 0x19	; 25
    3274:	0c 94 89 1c 	jmp	0x3912	; 0x3912 <__prologue_saves__+0x18>
    3278:	69 83       	std	Y+1, r22	; 0x01
    327a:	7a 83       	std	Y+2, r23	; 0x02
    327c:	8b 83       	std	Y+3, r24	; 0x03
    327e:	9c 83       	std	Y+4, r25	; 0x04
    3280:	2d 83       	std	Y+5, r18	; 0x05
    3282:	3e 83       	std	Y+6, r19	; 0x06
    3284:	4f 83       	std	Y+7, r20	; 0x07
    3286:	58 87       	std	Y+8, r21	; 0x08
    3288:	89 e0       	ldi	r24, 0x09	; 9
    328a:	e8 2e       	mov	r14, r24
    328c:	f1 2c       	mov	r15, r1
    328e:	ec 0e       	add	r14, r28
    3290:	fd 1e       	adc	r15, r29
    3292:	ce 01       	movw	r24, r28
    3294:	01 96       	adiw	r24, 0x01	; 1
    3296:	b7 01       	movw	r22, r14
    3298:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    329c:	8e 01       	movw	r16, r28
    329e:	0f 5e       	subi	r16, 0xEF	; 239
    32a0:	1f 4f       	sbci	r17, 0xFF	; 255
    32a2:	ce 01       	movw	r24, r28
    32a4:	05 96       	adiw	r24, 0x05	; 5
    32a6:	b8 01       	movw	r22, r16
    32a8:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    32ac:	89 85       	ldd	r24, Y+9	; 0x09
    32ae:	82 30       	cpi	r24, 0x02	; 2
    32b0:	40 f0       	brcs	.+16     	; 0x32c2 <__gesf2+0x56>
    32b2:	89 89       	ldd	r24, Y+17	; 0x11
    32b4:	82 30       	cpi	r24, 0x02	; 2
    32b6:	28 f0       	brcs	.+10     	; 0x32c2 <__gesf2+0x56>
    32b8:	c7 01       	movw	r24, r14
    32ba:	b8 01       	movw	r22, r16
    32bc:	0e 94 cf 1b 	call	0x379e	; 0x379e <__fpcmp_parts_f>
    32c0:	01 c0       	rjmp	.+2      	; 0x32c4 <__gesf2+0x58>
    32c2:	8f ef       	ldi	r24, 0xFF	; 255
    32c4:	68 96       	adiw	r28, 0x18	; 24
    32c6:	e6 e0       	ldi	r30, 0x06	; 6
    32c8:	0c 94 a5 1c 	jmp	0x394a	; 0x394a <__epilogue_restores__+0x18>

000032cc <__fixsfsi>:
    32cc:	ac e0       	ldi	r26, 0x0C	; 12
    32ce:	b0 e0       	ldi	r27, 0x00	; 0
    32d0:	ec e6       	ldi	r30, 0x6C	; 108
    32d2:	f9 e1       	ldi	r31, 0x19	; 25
    32d4:	0c 94 8d 1c 	jmp	0x391a	; 0x391a <__prologue_saves__+0x20>
    32d8:	69 83       	std	Y+1, r22	; 0x01
    32da:	7a 83       	std	Y+2, r23	; 0x02
    32dc:	8b 83       	std	Y+3, r24	; 0x03
    32de:	9c 83       	std	Y+4, r25	; 0x04
    32e0:	ce 01       	movw	r24, r28
    32e2:	01 96       	adiw	r24, 0x01	; 1
    32e4:	be 01       	movw	r22, r28
    32e6:	6b 5f       	subi	r22, 0xFB	; 251
    32e8:	7f 4f       	sbci	r23, 0xFF	; 255
    32ea:	0e 94 57 1b 	call	0x36ae	; 0x36ae <__unpack_f>
    32ee:	8d 81       	ldd	r24, Y+5	; 0x05
    32f0:	82 30       	cpi	r24, 0x02	; 2
    32f2:	61 f1       	breq	.+88     	; 0x334c <__fixsfsi+0x80>
    32f4:	82 30       	cpi	r24, 0x02	; 2
    32f6:	50 f1       	brcs	.+84     	; 0x334c <__fixsfsi+0x80>
    32f8:	84 30       	cpi	r24, 0x04	; 4
    32fa:	21 f4       	brne	.+8      	; 0x3304 <__fixsfsi+0x38>
    32fc:	8e 81       	ldd	r24, Y+6	; 0x06
    32fe:	88 23       	and	r24, r24
    3300:	51 f1       	breq	.+84     	; 0x3356 <__fixsfsi+0x8a>
    3302:	2e c0       	rjmp	.+92     	; 0x3360 <__fixsfsi+0x94>
    3304:	2f 81       	ldd	r18, Y+7	; 0x07
    3306:	38 85       	ldd	r19, Y+8	; 0x08
    3308:	37 fd       	sbrc	r19, 7
    330a:	20 c0       	rjmp	.+64     	; 0x334c <__fixsfsi+0x80>
    330c:	6e 81       	ldd	r22, Y+6	; 0x06
    330e:	2f 31       	cpi	r18, 0x1F	; 31
    3310:	31 05       	cpc	r19, r1
    3312:	1c f0       	brlt	.+6      	; 0x331a <__fixsfsi+0x4e>
    3314:	66 23       	and	r22, r22
    3316:	f9 f0       	breq	.+62     	; 0x3356 <__fixsfsi+0x8a>
    3318:	23 c0       	rjmp	.+70     	; 0x3360 <__fixsfsi+0x94>
    331a:	8e e1       	ldi	r24, 0x1E	; 30
    331c:	90 e0       	ldi	r25, 0x00	; 0
    331e:	82 1b       	sub	r24, r18
    3320:	93 0b       	sbc	r25, r19
    3322:	29 85       	ldd	r18, Y+9	; 0x09
    3324:	3a 85       	ldd	r19, Y+10	; 0x0a
    3326:	4b 85       	ldd	r20, Y+11	; 0x0b
    3328:	5c 85       	ldd	r21, Y+12	; 0x0c
    332a:	04 c0       	rjmp	.+8      	; 0x3334 <__fixsfsi+0x68>
    332c:	56 95       	lsr	r21
    332e:	47 95       	ror	r20
    3330:	37 95       	ror	r19
    3332:	27 95       	ror	r18
    3334:	8a 95       	dec	r24
    3336:	d2 f7       	brpl	.-12     	; 0x332c <__fixsfsi+0x60>
    3338:	66 23       	and	r22, r22
    333a:	b1 f0       	breq	.+44     	; 0x3368 <__fixsfsi+0x9c>
    333c:	50 95       	com	r21
    333e:	40 95       	com	r20
    3340:	30 95       	com	r19
    3342:	21 95       	neg	r18
    3344:	3f 4f       	sbci	r19, 0xFF	; 255
    3346:	4f 4f       	sbci	r20, 0xFF	; 255
    3348:	5f 4f       	sbci	r21, 0xFF	; 255
    334a:	0e c0       	rjmp	.+28     	; 0x3368 <__fixsfsi+0x9c>
    334c:	20 e0       	ldi	r18, 0x00	; 0
    334e:	30 e0       	ldi	r19, 0x00	; 0
    3350:	40 e0       	ldi	r20, 0x00	; 0
    3352:	50 e0       	ldi	r21, 0x00	; 0
    3354:	09 c0       	rjmp	.+18     	; 0x3368 <__fixsfsi+0x9c>
    3356:	2f ef       	ldi	r18, 0xFF	; 255
    3358:	3f ef       	ldi	r19, 0xFF	; 255
    335a:	4f ef       	ldi	r20, 0xFF	; 255
    335c:	5f e7       	ldi	r21, 0x7F	; 127
    335e:	04 c0       	rjmp	.+8      	; 0x3368 <__fixsfsi+0x9c>
    3360:	20 e0       	ldi	r18, 0x00	; 0
    3362:	30 e0       	ldi	r19, 0x00	; 0
    3364:	40 e0       	ldi	r20, 0x00	; 0
    3366:	50 e8       	ldi	r21, 0x80	; 128
    3368:	b9 01       	movw	r22, r18
    336a:	ca 01       	movw	r24, r20
    336c:	2c 96       	adiw	r28, 0x0c	; 12
    336e:	e2 e0       	ldi	r30, 0x02	; 2
    3370:	0c 94 a9 1c 	jmp	0x3952	; 0x3952 <__epilogue_restores__+0x20>

00003374 <__floatunsisf>:
    3374:	a8 e0       	ldi	r26, 0x08	; 8
    3376:	b0 e0       	ldi	r27, 0x00	; 0
    3378:	e0 ec       	ldi	r30, 0xC0	; 192
    337a:	f9 e1       	ldi	r31, 0x19	; 25
    337c:	0c 94 85 1c 	jmp	0x390a	; 0x390a <__prologue_saves__+0x10>
    3380:	7b 01       	movw	r14, r22
    3382:	8c 01       	movw	r16, r24
    3384:	61 15       	cp	r22, r1
    3386:	71 05       	cpc	r23, r1
    3388:	81 05       	cpc	r24, r1
    338a:	91 05       	cpc	r25, r1
    338c:	19 f4       	brne	.+6      	; 0x3394 <__floatunsisf+0x20>
    338e:	82 e0       	ldi	r24, 0x02	; 2
    3390:	89 83       	std	Y+1, r24	; 0x01
    3392:	60 c0       	rjmp	.+192    	; 0x3454 <__floatunsisf+0xe0>
    3394:	83 e0       	ldi	r24, 0x03	; 3
    3396:	89 83       	std	Y+1, r24	; 0x01
    3398:	8e e1       	ldi	r24, 0x1E	; 30
    339a:	c8 2e       	mov	r12, r24
    339c:	d1 2c       	mov	r13, r1
    339e:	dc 82       	std	Y+4, r13	; 0x04
    33a0:	cb 82       	std	Y+3, r12	; 0x03
    33a2:	ed 82       	std	Y+5, r14	; 0x05
    33a4:	fe 82       	std	Y+6, r15	; 0x06
    33a6:	0f 83       	std	Y+7, r16	; 0x07
    33a8:	18 87       	std	Y+8, r17	; 0x08
    33aa:	c8 01       	movw	r24, r16
    33ac:	b7 01       	movw	r22, r14
    33ae:	0e 94 33 1a 	call	0x3466	; 0x3466 <__clzsi2>
    33b2:	fc 01       	movw	r30, r24
    33b4:	31 97       	sbiw	r30, 0x01	; 1
    33b6:	f7 ff       	sbrs	r31, 7
    33b8:	3b c0       	rjmp	.+118    	; 0x3430 <__floatunsisf+0xbc>
    33ba:	22 27       	eor	r18, r18
    33bc:	33 27       	eor	r19, r19
    33be:	2e 1b       	sub	r18, r30
    33c0:	3f 0b       	sbc	r19, r31
    33c2:	57 01       	movw	r10, r14
    33c4:	68 01       	movw	r12, r16
    33c6:	02 2e       	mov	r0, r18
    33c8:	04 c0       	rjmp	.+8      	; 0x33d2 <__floatunsisf+0x5e>
    33ca:	d6 94       	lsr	r13
    33cc:	c7 94       	ror	r12
    33ce:	b7 94       	ror	r11
    33d0:	a7 94       	ror	r10
    33d2:	0a 94       	dec	r0
    33d4:	d2 f7       	brpl	.-12     	; 0x33ca <__floatunsisf+0x56>
    33d6:	40 e0       	ldi	r20, 0x00	; 0
    33d8:	50 e0       	ldi	r21, 0x00	; 0
    33da:	60 e0       	ldi	r22, 0x00	; 0
    33dc:	70 e0       	ldi	r23, 0x00	; 0
    33de:	81 e0       	ldi	r24, 0x01	; 1
    33e0:	90 e0       	ldi	r25, 0x00	; 0
    33e2:	a0 e0       	ldi	r26, 0x00	; 0
    33e4:	b0 e0       	ldi	r27, 0x00	; 0
    33e6:	04 c0       	rjmp	.+8      	; 0x33f0 <__floatunsisf+0x7c>
    33e8:	88 0f       	add	r24, r24
    33ea:	99 1f       	adc	r25, r25
    33ec:	aa 1f       	adc	r26, r26
    33ee:	bb 1f       	adc	r27, r27
    33f0:	2a 95       	dec	r18
    33f2:	d2 f7       	brpl	.-12     	; 0x33e8 <__floatunsisf+0x74>
    33f4:	01 97       	sbiw	r24, 0x01	; 1
    33f6:	a1 09       	sbc	r26, r1
    33f8:	b1 09       	sbc	r27, r1
    33fa:	8e 21       	and	r24, r14
    33fc:	9f 21       	and	r25, r15
    33fe:	a0 23       	and	r26, r16
    3400:	b1 23       	and	r27, r17
    3402:	00 97       	sbiw	r24, 0x00	; 0
    3404:	a1 05       	cpc	r26, r1
    3406:	b1 05       	cpc	r27, r1
    3408:	21 f0       	breq	.+8      	; 0x3412 <__floatunsisf+0x9e>
    340a:	41 e0       	ldi	r20, 0x01	; 1
    340c:	50 e0       	ldi	r21, 0x00	; 0
    340e:	60 e0       	ldi	r22, 0x00	; 0
    3410:	70 e0       	ldi	r23, 0x00	; 0
    3412:	4a 29       	or	r20, r10
    3414:	5b 29       	or	r21, r11
    3416:	6c 29       	or	r22, r12
    3418:	7d 29       	or	r23, r13
    341a:	4d 83       	std	Y+5, r20	; 0x05
    341c:	5e 83       	std	Y+6, r21	; 0x06
    341e:	6f 83       	std	Y+7, r22	; 0x07
    3420:	78 87       	std	Y+8, r23	; 0x08
    3422:	8e e1       	ldi	r24, 0x1E	; 30
    3424:	90 e0       	ldi	r25, 0x00	; 0
    3426:	8e 1b       	sub	r24, r30
    3428:	9f 0b       	sbc	r25, r31
    342a:	9c 83       	std	Y+4, r25	; 0x04
    342c:	8b 83       	std	Y+3, r24	; 0x03
    342e:	12 c0       	rjmp	.+36     	; 0x3454 <__floatunsisf+0xe0>
    3430:	30 97       	sbiw	r30, 0x00	; 0
    3432:	81 f0       	breq	.+32     	; 0x3454 <__floatunsisf+0xe0>
    3434:	0e 2e       	mov	r0, r30
    3436:	04 c0       	rjmp	.+8      	; 0x3440 <__floatunsisf+0xcc>
    3438:	ee 0c       	add	r14, r14
    343a:	ff 1c       	adc	r15, r15
    343c:	00 1f       	adc	r16, r16
    343e:	11 1f       	adc	r17, r17
    3440:	0a 94       	dec	r0
    3442:	d2 f7       	brpl	.-12     	; 0x3438 <__floatunsisf+0xc4>
    3444:	ed 82       	std	Y+5, r14	; 0x05
    3446:	fe 82       	std	Y+6, r15	; 0x06
    3448:	0f 83       	std	Y+7, r16	; 0x07
    344a:	18 87       	std	Y+8, r17	; 0x08
    344c:	ce 1a       	sub	r12, r30
    344e:	df 0a       	sbc	r13, r31
    3450:	dc 82       	std	Y+4, r13	; 0x04
    3452:	cb 82       	std	Y+3, r12	; 0x03
    3454:	1a 82       	std	Y+2, r1	; 0x02
    3456:	ce 01       	movw	r24, r28
    3458:	01 96       	adiw	r24, 0x01	; 1
    345a:	0e 94 82 1a 	call	0x3504	; 0x3504 <__pack_f>
    345e:	28 96       	adiw	r28, 0x08	; 8
    3460:	ea e0       	ldi	r30, 0x0A	; 10
    3462:	0c 94 a1 1c 	jmp	0x3942	; 0x3942 <__epilogue_restores__+0x10>

00003466 <__clzsi2>:
    3466:	ef 92       	push	r14
    3468:	ff 92       	push	r15
    346a:	0f 93       	push	r16
    346c:	1f 93       	push	r17
    346e:	7b 01       	movw	r14, r22
    3470:	8c 01       	movw	r16, r24
    3472:	80 e0       	ldi	r24, 0x00	; 0
    3474:	e8 16       	cp	r14, r24
    3476:	80 e0       	ldi	r24, 0x00	; 0
    3478:	f8 06       	cpc	r15, r24
    347a:	81 e0       	ldi	r24, 0x01	; 1
    347c:	08 07       	cpc	r16, r24
    347e:	80 e0       	ldi	r24, 0x00	; 0
    3480:	18 07       	cpc	r17, r24
    3482:	88 f4       	brcc	.+34     	; 0x34a6 <__clzsi2+0x40>
    3484:	8f ef       	ldi	r24, 0xFF	; 255
    3486:	e8 16       	cp	r14, r24
    3488:	f1 04       	cpc	r15, r1
    348a:	01 05       	cpc	r16, r1
    348c:	11 05       	cpc	r17, r1
    348e:	31 f0       	breq	.+12     	; 0x349c <__clzsi2+0x36>
    3490:	28 f0       	brcs	.+10     	; 0x349c <__clzsi2+0x36>
    3492:	88 e0       	ldi	r24, 0x08	; 8
    3494:	90 e0       	ldi	r25, 0x00	; 0
    3496:	a0 e0       	ldi	r26, 0x00	; 0
    3498:	b0 e0       	ldi	r27, 0x00	; 0
    349a:	17 c0       	rjmp	.+46     	; 0x34ca <__clzsi2+0x64>
    349c:	80 e0       	ldi	r24, 0x00	; 0
    349e:	90 e0       	ldi	r25, 0x00	; 0
    34a0:	a0 e0       	ldi	r26, 0x00	; 0
    34a2:	b0 e0       	ldi	r27, 0x00	; 0
    34a4:	12 c0       	rjmp	.+36     	; 0x34ca <__clzsi2+0x64>
    34a6:	80 e0       	ldi	r24, 0x00	; 0
    34a8:	e8 16       	cp	r14, r24
    34aa:	80 e0       	ldi	r24, 0x00	; 0
    34ac:	f8 06       	cpc	r15, r24
    34ae:	80 e0       	ldi	r24, 0x00	; 0
    34b0:	08 07       	cpc	r16, r24
    34b2:	81 e0       	ldi	r24, 0x01	; 1
    34b4:	18 07       	cpc	r17, r24
    34b6:	28 f0       	brcs	.+10     	; 0x34c2 <__clzsi2+0x5c>
    34b8:	88 e1       	ldi	r24, 0x18	; 24
    34ba:	90 e0       	ldi	r25, 0x00	; 0
    34bc:	a0 e0       	ldi	r26, 0x00	; 0
    34be:	b0 e0       	ldi	r27, 0x00	; 0
    34c0:	04 c0       	rjmp	.+8      	; 0x34ca <__clzsi2+0x64>
    34c2:	80 e1       	ldi	r24, 0x10	; 16
    34c4:	90 e0       	ldi	r25, 0x00	; 0
    34c6:	a0 e0       	ldi	r26, 0x00	; 0
    34c8:	b0 e0       	ldi	r27, 0x00	; 0
    34ca:	20 e2       	ldi	r18, 0x20	; 32
    34cc:	30 e0       	ldi	r19, 0x00	; 0
    34ce:	40 e0       	ldi	r20, 0x00	; 0
    34d0:	50 e0       	ldi	r21, 0x00	; 0
    34d2:	28 1b       	sub	r18, r24
    34d4:	39 0b       	sbc	r19, r25
    34d6:	4a 0b       	sbc	r20, r26
    34d8:	5b 0b       	sbc	r21, r27
    34da:	04 c0       	rjmp	.+8      	; 0x34e4 <__clzsi2+0x7e>
    34dc:	16 95       	lsr	r17
    34de:	07 95       	ror	r16
    34e0:	f7 94       	ror	r15
    34e2:	e7 94       	ror	r14
    34e4:	8a 95       	dec	r24
    34e6:	d2 f7       	brpl	.-12     	; 0x34dc <__clzsi2+0x76>
    34e8:	f7 01       	movw	r30, r14
    34ea:	ed 58       	subi	r30, 0x8D	; 141
    34ec:	ff 4f       	sbci	r31, 0xFF	; 255
    34ee:	80 81       	ld	r24, Z
    34f0:	28 1b       	sub	r18, r24
    34f2:	31 09       	sbc	r19, r1
    34f4:	41 09       	sbc	r20, r1
    34f6:	51 09       	sbc	r21, r1
    34f8:	c9 01       	movw	r24, r18
    34fa:	1f 91       	pop	r17
    34fc:	0f 91       	pop	r16
    34fe:	ff 90       	pop	r15
    3500:	ef 90       	pop	r14
    3502:	08 95       	ret

00003504 <__pack_f>:
    3504:	df 92       	push	r13
    3506:	ef 92       	push	r14
    3508:	ff 92       	push	r15
    350a:	0f 93       	push	r16
    350c:	1f 93       	push	r17
    350e:	fc 01       	movw	r30, r24
    3510:	e4 80       	ldd	r14, Z+4	; 0x04
    3512:	f5 80       	ldd	r15, Z+5	; 0x05
    3514:	06 81       	ldd	r16, Z+6	; 0x06
    3516:	17 81       	ldd	r17, Z+7	; 0x07
    3518:	d1 80       	ldd	r13, Z+1	; 0x01
    351a:	80 81       	ld	r24, Z
    351c:	82 30       	cpi	r24, 0x02	; 2
    351e:	48 f4       	brcc	.+18     	; 0x3532 <__pack_f+0x2e>
    3520:	80 e0       	ldi	r24, 0x00	; 0
    3522:	90 e0       	ldi	r25, 0x00	; 0
    3524:	a0 e1       	ldi	r26, 0x10	; 16
    3526:	b0 e0       	ldi	r27, 0x00	; 0
    3528:	e8 2a       	or	r14, r24
    352a:	f9 2a       	or	r15, r25
    352c:	0a 2b       	or	r16, r26
    352e:	1b 2b       	or	r17, r27
    3530:	a5 c0       	rjmp	.+330    	; 0x367c <__pack_f+0x178>
    3532:	84 30       	cpi	r24, 0x04	; 4
    3534:	09 f4       	brne	.+2      	; 0x3538 <__pack_f+0x34>
    3536:	9f c0       	rjmp	.+318    	; 0x3676 <__pack_f+0x172>
    3538:	82 30       	cpi	r24, 0x02	; 2
    353a:	21 f4       	brne	.+8      	; 0x3544 <__pack_f+0x40>
    353c:	ee 24       	eor	r14, r14
    353e:	ff 24       	eor	r15, r15
    3540:	87 01       	movw	r16, r14
    3542:	05 c0       	rjmp	.+10     	; 0x354e <__pack_f+0x4a>
    3544:	e1 14       	cp	r14, r1
    3546:	f1 04       	cpc	r15, r1
    3548:	01 05       	cpc	r16, r1
    354a:	11 05       	cpc	r17, r1
    354c:	19 f4       	brne	.+6      	; 0x3554 <__pack_f+0x50>
    354e:	e0 e0       	ldi	r30, 0x00	; 0
    3550:	f0 e0       	ldi	r31, 0x00	; 0
    3552:	96 c0       	rjmp	.+300    	; 0x3680 <__pack_f+0x17c>
    3554:	62 81       	ldd	r22, Z+2	; 0x02
    3556:	73 81       	ldd	r23, Z+3	; 0x03
    3558:	9f ef       	ldi	r25, 0xFF	; 255
    355a:	62 38       	cpi	r22, 0x82	; 130
    355c:	79 07       	cpc	r23, r25
    355e:	0c f0       	brlt	.+2      	; 0x3562 <__pack_f+0x5e>
    3560:	5b c0       	rjmp	.+182    	; 0x3618 <__pack_f+0x114>
    3562:	22 e8       	ldi	r18, 0x82	; 130
    3564:	3f ef       	ldi	r19, 0xFF	; 255
    3566:	26 1b       	sub	r18, r22
    3568:	37 0b       	sbc	r19, r23
    356a:	2a 31       	cpi	r18, 0x1A	; 26
    356c:	31 05       	cpc	r19, r1
    356e:	2c f0       	brlt	.+10     	; 0x357a <__pack_f+0x76>
    3570:	20 e0       	ldi	r18, 0x00	; 0
    3572:	30 e0       	ldi	r19, 0x00	; 0
    3574:	40 e0       	ldi	r20, 0x00	; 0
    3576:	50 e0       	ldi	r21, 0x00	; 0
    3578:	2a c0       	rjmp	.+84     	; 0x35ce <__pack_f+0xca>
    357a:	b8 01       	movw	r22, r16
    357c:	a7 01       	movw	r20, r14
    357e:	02 2e       	mov	r0, r18
    3580:	04 c0       	rjmp	.+8      	; 0x358a <__pack_f+0x86>
    3582:	76 95       	lsr	r23
    3584:	67 95       	ror	r22
    3586:	57 95       	ror	r21
    3588:	47 95       	ror	r20
    358a:	0a 94       	dec	r0
    358c:	d2 f7       	brpl	.-12     	; 0x3582 <__pack_f+0x7e>
    358e:	81 e0       	ldi	r24, 0x01	; 1
    3590:	90 e0       	ldi	r25, 0x00	; 0
    3592:	a0 e0       	ldi	r26, 0x00	; 0
    3594:	b0 e0       	ldi	r27, 0x00	; 0
    3596:	04 c0       	rjmp	.+8      	; 0x35a0 <__pack_f+0x9c>
    3598:	88 0f       	add	r24, r24
    359a:	99 1f       	adc	r25, r25
    359c:	aa 1f       	adc	r26, r26
    359e:	bb 1f       	adc	r27, r27
    35a0:	2a 95       	dec	r18
    35a2:	d2 f7       	brpl	.-12     	; 0x3598 <__pack_f+0x94>
    35a4:	01 97       	sbiw	r24, 0x01	; 1
    35a6:	a1 09       	sbc	r26, r1
    35a8:	b1 09       	sbc	r27, r1
    35aa:	8e 21       	and	r24, r14
    35ac:	9f 21       	and	r25, r15
    35ae:	a0 23       	and	r26, r16
    35b0:	b1 23       	and	r27, r17
    35b2:	00 97       	sbiw	r24, 0x00	; 0
    35b4:	a1 05       	cpc	r26, r1
    35b6:	b1 05       	cpc	r27, r1
    35b8:	21 f0       	breq	.+8      	; 0x35c2 <__pack_f+0xbe>
    35ba:	81 e0       	ldi	r24, 0x01	; 1
    35bc:	90 e0       	ldi	r25, 0x00	; 0
    35be:	a0 e0       	ldi	r26, 0x00	; 0
    35c0:	b0 e0       	ldi	r27, 0x00	; 0
    35c2:	9a 01       	movw	r18, r20
    35c4:	ab 01       	movw	r20, r22
    35c6:	28 2b       	or	r18, r24
    35c8:	39 2b       	or	r19, r25
    35ca:	4a 2b       	or	r20, r26
    35cc:	5b 2b       	or	r21, r27
    35ce:	da 01       	movw	r26, r20
    35d0:	c9 01       	movw	r24, r18
    35d2:	8f 77       	andi	r24, 0x7F	; 127
    35d4:	90 70       	andi	r25, 0x00	; 0
    35d6:	a0 70       	andi	r26, 0x00	; 0
    35d8:	b0 70       	andi	r27, 0x00	; 0
    35da:	80 34       	cpi	r24, 0x40	; 64
    35dc:	91 05       	cpc	r25, r1
    35de:	a1 05       	cpc	r26, r1
    35e0:	b1 05       	cpc	r27, r1
    35e2:	39 f4       	brne	.+14     	; 0x35f2 <__pack_f+0xee>
    35e4:	27 ff       	sbrs	r18, 7
    35e6:	09 c0       	rjmp	.+18     	; 0x35fa <__pack_f+0xf6>
    35e8:	20 5c       	subi	r18, 0xC0	; 192
    35ea:	3f 4f       	sbci	r19, 0xFF	; 255
    35ec:	4f 4f       	sbci	r20, 0xFF	; 255
    35ee:	5f 4f       	sbci	r21, 0xFF	; 255
    35f0:	04 c0       	rjmp	.+8      	; 0x35fa <__pack_f+0xf6>
    35f2:	21 5c       	subi	r18, 0xC1	; 193
    35f4:	3f 4f       	sbci	r19, 0xFF	; 255
    35f6:	4f 4f       	sbci	r20, 0xFF	; 255
    35f8:	5f 4f       	sbci	r21, 0xFF	; 255
    35fa:	e0 e0       	ldi	r30, 0x00	; 0
    35fc:	f0 e0       	ldi	r31, 0x00	; 0
    35fe:	20 30       	cpi	r18, 0x00	; 0
    3600:	a0 e0       	ldi	r26, 0x00	; 0
    3602:	3a 07       	cpc	r19, r26
    3604:	a0 e0       	ldi	r26, 0x00	; 0
    3606:	4a 07       	cpc	r20, r26
    3608:	a0 e4       	ldi	r26, 0x40	; 64
    360a:	5a 07       	cpc	r21, r26
    360c:	10 f0       	brcs	.+4      	; 0x3612 <__pack_f+0x10e>
    360e:	e1 e0       	ldi	r30, 0x01	; 1
    3610:	f0 e0       	ldi	r31, 0x00	; 0
    3612:	79 01       	movw	r14, r18
    3614:	8a 01       	movw	r16, r20
    3616:	27 c0       	rjmp	.+78     	; 0x3666 <__pack_f+0x162>
    3618:	60 38       	cpi	r22, 0x80	; 128
    361a:	71 05       	cpc	r23, r1
    361c:	64 f5       	brge	.+88     	; 0x3676 <__pack_f+0x172>
    361e:	fb 01       	movw	r30, r22
    3620:	e1 58       	subi	r30, 0x81	; 129
    3622:	ff 4f       	sbci	r31, 0xFF	; 255
    3624:	d8 01       	movw	r26, r16
    3626:	c7 01       	movw	r24, r14
    3628:	8f 77       	andi	r24, 0x7F	; 127
    362a:	90 70       	andi	r25, 0x00	; 0
    362c:	a0 70       	andi	r26, 0x00	; 0
    362e:	b0 70       	andi	r27, 0x00	; 0
    3630:	80 34       	cpi	r24, 0x40	; 64
    3632:	91 05       	cpc	r25, r1
    3634:	a1 05       	cpc	r26, r1
    3636:	b1 05       	cpc	r27, r1
    3638:	39 f4       	brne	.+14     	; 0x3648 <__pack_f+0x144>
    363a:	e7 fe       	sbrs	r14, 7
    363c:	0d c0       	rjmp	.+26     	; 0x3658 <__pack_f+0x154>
    363e:	80 e4       	ldi	r24, 0x40	; 64
    3640:	90 e0       	ldi	r25, 0x00	; 0
    3642:	a0 e0       	ldi	r26, 0x00	; 0
    3644:	b0 e0       	ldi	r27, 0x00	; 0
    3646:	04 c0       	rjmp	.+8      	; 0x3650 <__pack_f+0x14c>
    3648:	8f e3       	ldi	r24, 0x3F	; 63
    364a:	90 e0       	ldi	r25, 0x00	; 0
    364c:	a0 e0       	ldi	r26, 0x00	; 0
    364e:	b0 e0       	ldi	r27, 0x00	; 0
    3650:	e8 0e       	add	r14, r24
    3652:	f9 1e       	adc	r15, r25
    3654:	0a 1f       	adc	r16, r26
    3656:	1b 1f       	adc	r17, r27
    3658:	17 ff       	sbrs	r17, 7
    365a:	05 c0       	rjmp	.+10     	; 0x3666 <__pack_f+0x162>
    365c:	16 95       	lsr	r17
    365e:	07 95       	ror	r16
    3660:	f7 94       	ror	r15
    3662:	e7 94       	ror	r14
    3664:	31 96       	adiw	r30, 0x01	; 1
    3666:	87 e0       	ldi	r24, 0x07	; 7
    3668:	16 95       	lsr	r17
    366a:	07 95       	ror	r16
    366c:	f7 94       	ror	r15
    366e:	e7 94       	ror	r14
    3670:	8a 95       	dec	r24
    3672:	d1 f7       	brne	.-12     	; 0x3668 <__pack_f+0x164>
    3674:	05 c0       	rjmp	.+10     	; 0x3680 <__pack_f+0x17c>
    3676:	ee 24       	eor	r14, r14
    3678:	ff 24       	eor	r15, r15
    367a:	87 01       	movw	r16, r14
    367c:	ef ef       	ldi	r30, 0xFF	; 255
    367e:	f0 e0       	ldi	r31, 0x00	; 0
    3680:	6e 2f       	mov	r22, r30
    3682:	67 95       	ror	r22
    3684:	66 27       	eor	r22, r22
    3686:	67 95       	ror	r22
    3688:	90 2f       	mov	r25, r16
    368a:	9f 77       	andi	r25, 0x7F	; 127
    368c:	d7 94       	ror	r13
    368e:	dd 24       	eor	r13, r13
    3690:	d7 94       	ror	r13
    3692:	8e 2f       	mov	r24, r30
    3694:	86 95       	lsr	r24
    3696:	49 2f       	mov	r20, r25
    3698:	46 2b       	or	r20, r22
    369a:	58 2f       	mov	r21, r24
    369c:	5d 29       	or	r21, r13
    369e:	b7 01       	movw	r22, r14
    36a0:	ca 01       	movw	r24, r20
    36a2:	1f 91       	pop	r17
    36a4:	0f 91       	pop	r16
    36a6:	ff 90       	pop	r15
    36a8:	ef 90       	pop	r14
    36aa:	df 90       	pop	r13
    36ac:	08 95       	ret

000036ae <__unpack_f>:
    36ae:	fc 01       	movw	r30, r24
    36b0:	db 01       	movw	r26, r22
    36b2:	40 81       	ld	r20, Z
    36b4:	51 81       	ldd	r21, Z+1	; 0x01
    36b6:	22 81       	ldd	r18, Z+2	; 0x02
    36b8:	62 2f       	mov	r22, r18
    36ba:	6f 77       	andi	r22, 0x7F	; 127
    36bc:	70 e0       	ldi	r23, 0x00	; 0
    36be:	22 1f       	adc	r18, r18
    36c0:	22 27       	eor	r18, r18
    36c2:	22 1f       	adc	r18, r18
    36c4:	93 81       	ldd	r25, Z+3	; 0x03
    36c6:	89 2f       	mov	r24, r25
    36c8:	88 0f       	add	r24, r24
    36ca:	82 2b       	or	r24, r18
    36cc:	28 2f       	mov	r18, r24
    36ce:	30 e0       	ldi	r19, 0x00	; 0
    36d0:	99 1f       	adc	r25, r25
    36d2:	99 27       	eor	r25, r25
    36d4:	99 1f       	adc	r25, r25
    36d6:	11 96       	adiw	r26, 0x01	; 1
    36d8:	9c 93       	st	X, r25
    36da:	11 97       	sbiw	r26, 0x01	; 1
    36dc:	21 15       	cp	r18, r1
    36de:	31 05       	cpc	r19, r1
    36e0:	a9 f5       	brne	.+106    	; 0x374c <__unpack_f+0x9e>
    36e2:	41 15       	cp	r20, r1
    36e4:	51 05       	cpc	r21, r1
    36e6:	61 05       	cpc	r22, r1
    36e8:	71 05       	cpc	r23, r1
    36ea:	11 f4       	brne	.+4      	; 0x36f0 <__unpack_f+0x42>
    36ec:	82 e0       	ldi	r24, 0x02	; 2
    36ee:	37 c0       	rjmp	.+110    	; 0x375e <__unpack_f+0xb0>
    36f0:	82 e8       	ldi	r24, 0x82	; 130
    36f2:	9f ef       	ldi	r25, 0xFF	; 255
    36f4:	13 96       	adiw	r26, 0x03	; 3
    36f6:	9c 93       	st	X, r25
    36f8:	8e 93       	st	-X, r24
    36fa:	12 97       	sbiw	r26, 0x02	; 2
    36fc:	9a 01       	movw	r18, r20
    36fe:	ab 01       	movw	r20, r22
    3700:	67 e0       	ldi	r22, 0x07	; 7
    3702:	22 0f       	add	r18, r18
    3704:	33 1f       	adc	r19, r19
    3706:	44 1f       	adc	r20, r20
    3708:	55 1f       	adc	r21, r21
    370a:	6a 95       	dec	r22
    370c:	d1 f7       	brne	.-12     	; 0x3702 <__unpack_f+0x54>
    370e:	83 e0       	ldi	r24, 0x03	; 3
    3710:	8c 93       	st	X, r24
    3712:	0d c0       	rjmp	.+26     	; 0x372e <__unpack_f+0x80>
    3714:	22 0f       	add	r18, r18
    3716:	33 1f       	adc	r19, r19
    3718:	44 1f       	adc	r20, r20
    371a:	55 1f       	adc	r21, r21
    371c:	12 96       	adiw	r26, 0x02	; 2
    371e:	8d 91       	ld	r24, X+
    3720:	9c 91       	ld	r25, X
    3722:	13 97       	sbiw	r26, 0x03	; 3
    3724:	01 97       	sbiw	r24, 0x01	; 1
    3726:	13 96       	adiw	r26, 0x03	; 3
    3728:	9c 93       	st	X, r25
    372a:	8e 93       	st	-X, r24
    372c:	12 97       	sbiw	r26, 0x02	; 2
    372e:	20 30       	cpi	r18, 0x00	; 0
    3730:	80 e0       	ldi	r24, 0x00	; 0
    3732:	38 07       	cpc	r19, r24
    3734:	80 e0       	ldi	r24, 0x00	; 0
    3736:	48 07       	cpc	r20, r24
    3738:	80 e4       	ldi	r24, 0x40	; 64
    373a:	58 07       	cpc	r21, r24
    373c:	58 f3       	brcs	.-42     	; 0x3714 <__unpack_f+0x66>
    373e:	14 96       	adiw	r26, 0x04	; 4
    3740:	2d 93       	st	X+, r18
    3742:	3d 93       	st	X+, r19
    3744:	4d 93       	st	X+, r20
    3746:	5c 93       	st	X, r21
    3748:	17 97       	sbiw	r26, 0x07	; 7
    374a:	08 95       	ret
    374c:	2f 3f       	cpi	r18, 0xFF	; 255
    374e:	31 05       	cpc	r19, r1
    3750:	79 f4       	brne	.+30     	; 0x3770 <__unpack_f+0xc2>
    3752:	41 15       	cp	r20, r1
    3754:	51 05       	cpc	r21, r1
    3756:	61 05       	cpc	r22, r1
    3758:	71 05       	cpc	r23, r1
    375a:	19 f4       	brne	.+6      	; 0x3762 <__unpack_f+0xb4>
    375c:	84 e0       	ldi	r24, 0x04	; 4
    375e:	8c 93       	st	X, r24
    3760:	08 95       	ret
    3762:	64 ff       	sbrs	r22, 4
    3764:	03 c0       	rjmp	.+6      	; 0x376c <__unpack_f+0xbe>
    3766:	81 e0       	ldi	r24, 0x01	; 1
    3768:	8c 93       	st	X, r24
    376a:	12 c0       	rjmp	.+36     	; 0x3790 <__unpack_f+0xe2>
    376c:	1c 92       	st	X, r1
    376e:	10 c0       	rjmp	.+32     	; 0x3790 <__unpack_f+0xe2>
    3770:	2f 57       	subi	r18, 0x7F	; 127
    3772:	30 40       	sbci	r19, 0x00	; 0
    3774:	13 96       	adiw	r26, 0x03	; 3
    3776:	3c 93       	st	X, r19
    3778:	2e 93       	st	-X, r18
    377a:	12 97       	sbiw	r26, 0x02	; 2
    377c:	83 e0       	ldi	r24, 0x03	; 3
    377e:	8c 93       	st	X, r24
    3780:	87 e0       	ldi	r24, 0x07	; 7
    3782:	44 0f       	add	r20, r20
    3784:	55 1f       	adc	r21, r21
    3786:	66 1f       	adc	r22, r22
    3788:	77 1f       	adc	r23, r23
    378a:	8a 95       	dec	r24
    378c:	d1 f7       	brne	.-12     	; 0x3782 <__unpack_f+0xd4>
    378e:	70 64       	ori	r23, 0x40	; 64
    3790:	14 96       	adiw	r26, 0x04	; 4
    3792:	4d 93       	st	X+, r20
    3794:	5d 93       	st	X+, r21
    3796:	6d 93       	st	X+, r22
    3798:	7c 93       	st	X, r23
    379a:	17 97       	sbiw	r26, 0x07	; 7
    379c:	08 95       	ret

0000379e <__fpcmp_parts_f>:
    379e:	1f 93       	push	r17
    37a0:	dc 01       	movw	r26, r24
    37a2:	fb 01       	movw	r30, r22
    37a4:	9c 91       	ld	r25, X
    37a6:	92 30       	cpi	r25, 0x02	; 2
    37a8:	08 f4       	brcc	.+2      	; 0x37ac <__fpcmp_parts_f+0xe>
    37aa:	47 c0       	rjmp	.+142    	; 0x383a <__fpcmp_parts_f+0x9c>
    37ac:	80 81       	ld	r24, Z
    37ae:	82 30       	cpi	r24, 0x02	; 2
    37b0:	08 f4       	brcc	.+2      	; 0x37b4 <__fpcmp_parts_f+0x16>
    37b2:	43 c0       	rjmp	.+134    	; 0x383a <__fpcmp_parts_f+0x9c>
    37b4:	94 30       	cpi	r25, 0x04	; 4
    37b6:	51 f4       	brne	.+20     	; 0x37cc <__fpcmp_parts_f+0x2e>
    37b8:	11 96       	adiw	r26, 0x01	; 1
    37ba:	1c 91       	ld	r17, X
    37bc:	84 30       	cpi	r24, 0x04	; 4
    37be:	99 f5       	brne	.+102    	; 0x3826 <__fpcmp_parts_f+0x88>
    37c0:	81 81       	ldd	r24, Z+1	; 0x01
    37c2:	68 2f       	mov	r22, r24
    37c4:	70 e0       	ldi	r23, 0x00	; 0
    37c6:	61 1b       	sub	r22, r17
    37c8:	71 09       	sbc	r23, r1
    37ca:	3f c0       	rjmp	.+126    	; 0x384a <__fpcmp_parts_f+0xac>
    37cc:	84 30       	cpi	r24, 0x04	; 4
    37ce:	21 f0       	breq	.+8      	; 0x37d8 <__fpcmp_parts_f+0x3a>
    37d0:	92 30       	cpi	r25, 0x02	; 2
    37d2:	31 f4       	brne	.+12     	; 0x37e0 <__fpcmp_parts_f+0x42>
    37d4:	82 30       	cpi	r24, 0x02	; 2
    37d6:	b9 f1       	breq	.+110    	; 0x3846 <__fpcmp_parts_f+0xa8>
    37d8:	81 81       	ldd	r24, Z+1	; 0x01
    37da:	88 23       	and	r24, r24
    37dc:	89 f1       	breq	.+98     	; 0x3840 <__fpcmp_parts_f+0xa2>
    37de:	2d c0       	rjmp	.+90     	; 0x383a <__fpcmp_parts_f+0x9c>
    37e0:	11 96       	adiw	r26, 0x01	; 1
    37e2:	1c 91       	ld	r17, X
    37e4:	11 97       	sbiw	r26, 0x01	; 1
    37e6:	82 30       	cpi	r24, 0x02	; 2
    37e8:	f1 f0       	breq	.+60     	; 0x3826 <__fpcmp_parts_f+0x88>
    37ea:	81 81       	ldd	r24, Z+1	; 0x01
    37ec:	18 17       	cp	r17, r24
    37ee:	d9 f4       	brne	.+54     	; 0x3826 <__fpcmp_parts_f+0x88>
    37f0:	12 96       	adiw	r26, 0x02	; 2
    37f2:	2d 91       	ld	r18, X+
    37f4:	3c 91       	ld	r19, X
    37f6:	13 97       	sbiw	r26, 0x03	; 3
    37f8:	82 81       	ldd	r24, Z+2	; 0x02
    37fa:	93 81       	ldd	r25, Z+3	; 0x03
    37fc:	82 17       	cp	r24, r18
    37fe:	93 07       	cpc	r25, r19
    3800:	94 f0       	brlt	.+36     	; 0x3826 <__fpcmp_parts_f+0x88>
    3802:	28 17       	cp	r18, r24
    3804:	39 07       	cpc	r19, r25
    3806:	bc f0       	brlt	.+46     	; 0x3836 <__fpcmp_parts_f+0x98>
    3808:	14 96       	adiw	r26, 0x04	; 4
    380a:	8d 91       	ld	r24, X+
    380c:	9d 91       	ld	r25, X+
    380e:	0d 90       	ld	r0, X+
    3810:	bc 91       	ld	r27, X
    3812:	a0 2d       	mov	r26, r0
    3814:	24 81       	ldd	r18, Z+4	; 0x04
    3816:	35 81       	ldd	r19, Z+5	; 0x05
    3818:	46 81       	ldd	r20, Z+6	; 0x06
    381a:	57 81       	ldd	r21, Z+7	; 0x07
    381c:	28 17       	cp	r18, r24
    381e:	39 07       	cpc	r19, r25
    3820:	4a 07       	cpc	r20, r26
    3822:	5b 07       	cpc	r21, r27
    3824:	18 f4       	brcc	.+6      	; 0x382c <__fpcmp_parts_f+0x8e>
    3826:	11 23       	and	r17, r17
    3828:	41 f0       	breq	.+16     	; 0x383a <__fpcmp_parts_f+0x9c>
    382a:	0a c0       	rjmp	.+20     	; 0x3840 <__fpcmp_parts_f+0xa2>
    382c:	82 17       	cp	r24, r18
    382e:	93 07       	cpc	r25, r19
    3830:	a4 07       	cpc	r26, r20
    3832:	b5 07       	cpc	r27, r21
    3834:	40 f4       	brcc	.+16     	; 0x3846 <__fpcmp_parts_f+0xa8>
    3836:	11 23       	and	r17, r17
    3838:	19 f0       	breq	.+6      	; 0x3840 <__fpcmp_parts_f+0xa2>
    383a:	61 e0       	ldi	r22, 0x01	; 1
    383c:	70 e0       	ldi	r23, 0x00	; 0
    383e:	05 c0       	rjmp	.+10     	; 0x384a <__fpcmp_parts_f+0xac>
    3840:	6f ef       	ldi	r22, 0xFF	; 255
    3842:	7f ef       	ldi	r23, 0xFF	; 255
    3844:	02 c0       	rjmp	.+4      	; 0x384a <__fpcmp_parts_f+0xac>
    3846:	60 e0       	ldi	r22, 0x00	; 0
    3848:	70 e0       	ldi	r23, 0x00	; 0
    384a:	cb 01       	movw	r24, r22
    384c:	1f 91       	pop	r17
    384e:	08 95       	ret

00003850 <__mulsi3>:
    3850:	62 9f       	mul	r22, r18
    3852:	d0 01       	movw	r26, r0
    3854:	73 9f       	mul	r23, r19
    3856:	f0 01       	movw	r30, r0
    3858:	82 9f       	mul	r24, r18
    385a:	e0 0d       	add	r30, r0
    385c:	f1 1d       	adc	r31, r1
    385e:	64 9f       	mul	r22, r20
    3860:	e0 0d       	add	r30, r0
    3862:	f1 1d       	adc	r31, r1
    3864:	92 9f       	mul	r25, r18
    3866:	f0 0d       	add	r31, r0
    3868:	83 9f       	mul	r24, r19
    386a:	f0 0d       	add	r31, r0
    386c:	74 9f       	mul	r23, r20
    386e:	f0 0d       	add	r31, r0
    3870:	65 9f       	mul	r22, r21
    3872:	f0 0d       	add	r31, r0
    3874:	99 27       	eor	r25, r25
    3876:	72 9f       	mul	r23, r18
    3878:	b0 0d       	add	r27, r0
    387a:	e1 1d       	adc	r30, r1
    387c:	f9 1f       	adc	r31, r25
    387e:	63 9f       	mul	r22, r19
    3880:	b0 0d       	add	r27, r0
    3882:	e1 1d       	adc	r30, r1
    3884:	f9 1f       	adc	r31, r25
    3886:	bd 01       	movw	r22, r26
    3888:	cf 01       	movw	r24, r30
    388a:	11 24       	eor	r1, r1
    388c:	08 95       	ret

0000388e <__udivmodhi4>:
    388e:	aa 1b       	sub	r26, r26
    3890:	bb 1b       	sub	r27, r27
    3892:	51 e1       	ldi	r21, 0x11	; 17
    3894:	07 c0       	rjmp	.+14     	; 0x38a4 <__udivmodhi4_ep>

00003896 <__udivmodhi4_loop>:
    3896:	aa 1f       	adc	r26, r26
    3898:	bb 1f       	adc	r27, r27
    389a:	a6 17       	cp	r26, r22
    389c:	b7 07       	cpc	r27, r23
    389e:	10 f0       	brcs	.+4      	; 0x38a4 <__udivmodhi4_ep>
    38a0:	a6 1b       	sub	r26, r22
    38a2:	b7 0b       	sbc	r27, r23

000038a4 <__udivmodhi4_ep>:
    38a4:	88 1f       	adc	r24, r24
    38a6:	99 1f       	adc	r25, r25
    38a8:	5a 95       	dec	r21
    38aa:	a9 f7       	brne	.-22     	; 0x3896 <__udivmodhi4_loop>
    38ac:	80 95       	com	r24
    38ae:	90 95       	com	r25
    38b0:	bc 01       	movw	r22, r24
    38b2:	cd 01       	movw	r24, r26
    38b4:	08 95       	ret

000038b6 <__udivmodsi4>:
    38b6:	a1 e2       	ldi	r26, 0x21	; 33
    38b8:	1a 2e       	mov	r1, r26
    38ba:	aa 1b       	sub	r26, r26
    38bc:	bb 1b       	sub	r27, r27
    38be:	fd 01       	movw	r30, r26
    38c0:	0d c0       	rjmp	.+26     	; 0x38dc <__udivmodsi4_ep>

000038c2 <__udivmodsi4_loop>:
    38c2:	aa 1f       	adc	r26, r26
    38c4:	bb 1f       	adc	r27, r27
    38c6:	ee 1f       	adc	r30, r30
    38c8:	ff 1f       	adc	r31, r31
    38ca:	a2 17       	cp	r26, r18
    38cc:	b3 07       	cpc	r27, r19
    38ce:	e4 07       	cpc	r30, r20
    38d0:	f5 07       	cpc	r31, r21
    38d2:	20 f0       	brcs	.+8      	; 0x38dc <__udivmodsi4_ep>
    38d4:	a2 1b       	sub	r26, r18
    38d6:	b3 0b       	sbc	r27, r19
    38d8:	e4 0b       	sbc	r30, r20
    38da:	f5 0b       	sbc	r31, r21

000038dc <__udivmodsi4_ep>:
    38dc:	66 1f       	adc	r22, r22
    38de:	77 1f       	adc	r23, r23
    38e0:	88 1f       	adc	r24, r24
    38e2:	99 1f       	adc	r25, r25
    38e4:	1a 94       	dec	r1
    38e6:	69 f7       	brne	.-38     	; 0x38c2 <__udivmodsi4_loop>
    38e8:	60 95       	com	r22
    38ea:	70 95       	com	r23
    38ec:	80 95       	com	r24
    38ee:	90 95       	com	r25
    38f0:	9b 01       	movw	r18, r22
    38f2:	ac 01       	movw	r20, r24
    38f4:	bd 01       	movw	r22, r26
    38f6:	cf 01       	movw	r24, r30
    38f8:	08 95       	ret

000038fa <__prologue_saves__>:
    38fa:	2f 92       	push	r2
    38fc:	3f 92       	push	r3
    38fe:	4f 92       	push	r4
    3900:	5f 92       	push	r5
    3902:	6f 92       	push	r6
    3904:	7f 92       	push	r7
    3906:	8f 92       	push	r8
    3908:	9f 92       	push	r9
    390a:	af 92       	push	r10
    390c:	bf 92       	push	r11
    390e:	cf 92       	push	r12
    3910:	df 92       	push	r13
    3912:	ef 92       	push	r14
    3914:	ff 92       	push	r15
    3916:	0f 93       	push	r16
    3918:	1f 93       	push	r17
    391a:	cf 93       	push	r28
    391c:	df 93       	push	r29
    391e:	cd b7       	in	r28, 0x3d	; 61
    3920:	de b7       	in	r29, 0x3e	; 62
    3922:	ca 1b       	sub	r28, r26
    3924:	db 0b       	sbc	r29, r27
    3926:	0f b6       	in	r0, 0x3f	; 63
    3928:	f8 94       	cli
    392a:	de bf       	out	0x3e, r29	; 62
    392c:	0f be       	out	0x3f, r0	; 63
    392e:	cd bf       	out	0x3d, r28	; 61
    3930:	09 94       	ijmp

00003932 <__epilogue_restores__>:
    3932:	2a 88       	ldd	r2, Y+18	; 0x12
    3934:	39 88       	ldd	r3, Y+17	; 0x11
    3936:	48 88       	ldd	r4, Y+16	; 0x10
    3938:	5f 84       	ldd	r5, Y+15	; 0x0f
    393a:	6e 84       	ldd	r6, Y+14	; 0x0e
    393c:	7d 84       	ldd	r7, Y+13	; 0x0d
    393e:	8c 84       	ldd	r8, Y+12	; 0x0c
    3940:	9b 84       	ldd	r9, Y+11	; 0x0b
    3942:	aa 84       	ldd	r10, Y+10	; 0x0a
    3944:	b9 84       	ldd	r11, Y+9	; 0x09
    3946:	c8 84       	ldd	r12, Y+8	; 0x08
    3948:	df 80       	ldd	r13, Y+7	; 0x07
    394a:	ee 80       	ldd	r14, Y+6	; 0x06
    394c:	fd 80       	ldd	r15, Y+5	; 0x05
    394e:	0c 81       	ldd	r16, Y+4	; 0x04
    3950:	1b 81       	ldd	r17, Y+3	; 0x03
    3952:	aa 81       	ldd	r26, Y+2	; 0x02
    3954:	b9 81       	ldd	r27, Y+1	; 0x01
    3956:	ce 0f       	add	r28, r30
    3958:	d1 1d       	adc	r29, r1
    395a:	0f b6       	in	r0, 0x3f	; 63
    395c:	f8 94       	cli
    395e:	de bf       	out	0x3e, r29	; 62
    3960:	0f be       	out	0x3f, r0	; 63
    3962:	cd bf       	out	0x3d, r28	; 61
    3964:	ed 01       	movw	r28, r26
    3966:	08 95       	ret

00003968 <strlen>:
    3968:	fc 01       	movw	r30, r24
    396a:	01 90       	ld	r0, Z+
    396c:	00 20       	and	r0, r0
    396e:	e9 f7       	brne	.-6      	; 0x396a <strlen+0x2>
    3970:	80 95       	com	r24
    3972:	90 95       	com	r25
    3974:	8e 0f       	add	r24, r30
    3976:	9f 1f       	adc	r25, r31
    3978:	08 95       	ret

0000397a <itoa>:
    397a:	fb 01       	movw	r30, r22
    397c:	9f 01       	movw	r18, r30
    397e:	e8 94       	clt
    3980:	42 30       	cpi	r20, 0x02	; 2
    3982:	c4 f0       	brlt	.+48     	; 0x39b4 <itoa+0x3a>
    3984:	45 32       	cpi	r20, 0x25	; 37
    3986:	b4 f4       	brge	.+44     	; 0x39b4 <itoa+0x3a>
    3988:	4a 30       	cpi	r20, 0x0A	; 10
    398a:	29 f4       	brne	.+10     	; 0x3996 <itoa+0x1c>
    398c:	97 fb       	bst	r25, 7
    398e:	1e f4       	brtc	.+6      	; 0x3996 <itoa+0x1c>
    3990:	90 95       	com	r25
    3992:	81 95       	neg	r24
    3994:	9f 4f       	sbci	r25, 0xFF	; 255
    3996:	64 2f       	mov	r22, r20
    3998:	77 27       	eor	r23, r23
    399a:	0e 94 47 1c 	call	0x388e	; 0x388e <__udivmodhi4>
    399e:	80 5d       	subi	r24, 0xD0	; 208
    39a0:	8a 33       	cpi	r24, 0x3A	; 58
    39a2:	0c f0       	brlt	.+2      	; 0x39a6 <itoa+0x2c>
    39a4:	89 5d       	subi	r24, 0xD9	; 217
    39a6:	81 93       	st	Z+, r24
    39a8:	cb 01       	movw	r24, r22
    39aa:	00 97       	sbiw	r24, 0x00	; 0
    39ac:	a1 f7       	brne	.-24     	; 0x3996 <itoa+0x1c>
    39ae:	16 f4       	brtc	.+4      	; 0x39b4 <itoa+0x3a>
    39b0:	5d e2       	ldi	r21, 0x2D	; 45
    39b2:	51 93       	st	Z+, r21
    39b4:	10 82       	st	Z, r1
    39b6:	c9 01       	movw	r24, r18
    39b8:	0c 94 de 1c 	jmp	0x39bc	; 0x39bc <strrev>

000039bc <strrev>:
    39bc:	dc 01       	movw	r26, r24
    39be:	fc 01       	movw	r30, r24
    39c0:	67 2f       	mov	r22, r23
    39c2:	71 91       	ld	r23, Z+
    39c4:	77 23       	and	r23, r23
    39c6:	e1 f7       	brne	.-8      	; 0x39c0 <strrev+0x4>
    39c8:	32 97       	sbiw	r30, 0x02	; 2
    39ca:	04 c0       	rjmp	.+8      	; 0x39d4 <strrev+0x18>
    39cc:	7c 91       	ld	r23, X
    39ce:	6d 93       	st	X+, r22
    39d0:	70 83       	st	Z, r23
    39d2:	62 91       	ld	r22, -Z
    39d4:	ae 17       	cp	r26, r30
    39d6:	bf 07       	cpc	r27, r31
    39d8:	c8 f3       	brcs	.-14     	; 0x39cc <strrev+0x10>
    39da:	08 95       	ret

000039dc <_exit>:
    39dc:	f8 94       	cli

000039de <__stop_program>:
    39de:	ff cf       	rjmp	.-2      	; 0x39de <__stop_program>
