Results of NGD DRC are available in UniboardTop_drc.log.
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpXbnonesadr11211211401afe.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpXbnonesadr17825617825611aca37d.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

WARNING - synthesis: logical net 'Stepper_X_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_X_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_Y_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_Y_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_Z_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_Z_nFault' has no legal load.
WARNING - synthesis: logical net 'Stepper_A_nFault' has no load.
WARNING - synthesis: input pad net 'Stepper_A_nFault' has no legal load.
WARNING - synthesis: logical net 'limit[3]' has no load.
WARNING - synthesis: input pad net 'limit[3]' has no legal load.
WARNING - synthesis: logical net 'limit[2]' has no load.
WARNING - synthesis: input pad net 'limit[2]' has no legal load.
WARNING - synthesis: logical net 'limit[1]' has no load.
WARNING - synthesis: input pad net 'limit[1]' has no legal load.
WARNING - synthesis: logical net 'limit[0]' has no load.
WARNING - synthesis: input pad net 'limit[0]' has no legal load.
WARNING - synthesis: logical net 'encoder_ra' has no load.
WARNING - synthesis: input pad net 'encoder_ra' has no legal load.
WARNING - synthesis: logical net 'encoder_rb' has no load.
WARNING - synthesis: input pad net 'encoder_rb' has no legal load.
WARNING - synthesis: logical net 'encoder_ri' has no load.
WARNING - synthesis: input pad net 'encoder_ri' has no legal load.
WARNING - synthesis: logical net 'encoder_la' has no load.
WARNING - synthesis: input pad net 'encoder_la' has no legal load.
WARNING - synthesis: logical net 'encoder_lb' has no load.
WARNING - synthesis: input pad net 'encoder_lb' has no legal load.
WARNING - synthesis: logical net 'encoder_li' has no load.
WARNING - synthesis: input pad net 'encoder_li' has no legal load.
WARNING - synthesis: logical net 'xbee_pause' has no load.
WARNING - synthesis: input pad net 'xbee_pause' has no legal load.
WARNING - synthesis: logical net 'UniboardTop_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: logical net 'xo2chub/tdoa' has no load.
WARNING - synthesis: logical net 'xo2chub/cdn' has no load.
WARNING - synthesis: logical net 'xo2chub/ip_enable[15]' has no load.
WARNING - synthesis: logical net 'xo2chub/genblk7.un1_jtagf_u' has no load.
WARNING - synthesis: logical net 'xo2chub/genblk7.un1_jtagf_u_1' has no load.
WARNING - synthesis: logical net 'xo2chub/bit_count_cry_0_S0[0]' has no load.
WARNING - synthesis: logical net 'xo2chub/bit_count_cry_0_COUT[3]' has no load.
WARNING - synthesis: logical net 'xo2chub/rom_rd_addr_cry_0_S0[0]' has no load.
WARNING - synthesis: logical net 'xo2chub/rom_rd_addr_s_0_S1[7]' has no load.
WARNING - synthesis: logical net 'xo2chub/rom_rd_addr_s_0_COUT[7]' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_16_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_16_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_15_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_15_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_13_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_13_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_11_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_11_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_9_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_9_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_7_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_7_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_5_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_5_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_3_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_3_0_0_S1' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_1_0_0_S0' has no load.
WARNING - synthesis: logical net 'xo2chub/jtdo2_int_prm_1_0_0_COUT' has no load.
WARNING - synthesis: DRC complete with 59 warnings.

Design Results:
   2558 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Uniboard_verilog_impl1.ngd.
