###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sat Mar 22 07:34:54 2025
#  Design:            sram_w16_out
#  Command:           report_timing -max_paths 5 > ./summaryReport/${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_145_/CP 
Endpoint:   Q_reg_145_/D (^) checked with  leading edge of 'clk'
Beginpoint: A[0]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.171
- Setup                         0.116
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.555
- Arrival Time                  2.305
= Slack Time                    1.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.550 |    1.800 | 
     | U2384          | I v -> ZN ^  | CKND0   | 0.038 |   0.588 |    1.838 | 
     | U1860          | A2 ^ -> ZN v | CKND2D0 | 0.127 |   0.716 |    1.966 | 
     | U2397          | A1 v -> ZN ^ | NR2XD0  | 0.298 |   1.014 |    2.264 | 
     | FE_OFC30_n3461 | I ^ -> Z ^   | CKBD3   | 0.367 |   1.381 |    2.631 | 
     | FE_OFC31_n3461 | I ^ -> Z ^   | CKBD3   | 0.466 |   1.848 |    3.098 | 
     | U2540          | A1 ^ -> ZN v | AOI22D0 | 0.198 |   2.046 |    3.296 | 
     | U2542          | A3 v -> Z v  | AN4D0   | 0.109 |   2.156 |    3.406 | 
     | U2543          | A2 v -> ZN ^ | CKND2D0 | 0.148 |   2.304 |    3.554 | 
     | Q_reg_145_     | D ^          | EDFQD1  | 0.001 |   2.305 |    3.555 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_3_/CP 
Endpoint:   Q_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: A[0]       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.169
- Setup                         0.112
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.557
- Arrival Time                  2.287
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.550 |    1.820 | 
     | U2384          | I v -> ZN ^  | CKND0   | 0.038 |   0.588 |    1.858 | 
     | U1860          | A2 ^ -> ZN v | CKND2D0 | 0.127 |   0.716 |    1.985 | 
     | U2397          | A1 v -> ZN ^ | NR2XD0  | 0.298 |   1.014 |    2.284 | 
     | FE_OFC30_n3461 | I ^ -> Z ^   | CKBD3   | 0.367 |   1.381 |    2.651 | 
     | FE_OFC31_n3461 | I ^ -> Z ^   | CKBD3   | 0.466 |   1.848 |    3.118 | 
     | U1872          | A1 ^ -> ZN v | AOI22D0 | 0.166 |   2.013 |    3.283 | 
     | U3522          | A3 v -> Z v  | AN4D0   | 0.102 |   2.116 |    3.386 | 
     | U3523          | A2 v -> ZN ^ | CKND2D0 | 0.171 |   2.286 |    3.556 | 
     | Q_reg_3_       | D ^          | EDFQD1  | 0.001 |   2.287 |    3.557 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_140_/CP 
Endpoint:   Q_reg_140_/D (^) checked with  leading edge of 'clk'
Beginpoint: A[0]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.108
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.554
- Arrival Time                  2.281
= Slack Time                    1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.550 |    1.823 | 
     | U2384          | I v -> ZN ^  | CKND0   | 0.038 |   0.588 |    1.861 | 
     | U1860          | A2 ^ -> ZN v | CKND2D0 | 0.127 |   0.716 |    1.988 | 
     | U2397          | A1 v -> ZN ^ | NR2XD0  | 0.298 |   1.014 |    2.287 | 
     | FE_OFC30_n3461 | I ^ -> Z ^   | CKBD3   | 0.367 |   1.381 |    2.654 | 
     | FE_OFC31_n3461 | I ^ -> Z ^   | CKBD3   | 0.466 |   1.848 |    3.120 | 
     | U2550          | A1 ^ -> ZN v | AOI22D0 | 0.212 |   2.060 |    3.333 | 
     | U2552          | A3 v -> Z v  | AN4D0   | 0.105 |   2.165 |    3.438 | 
     | U2553          | A2 v -> ZN ^ | CKND2D0 | 0.116 |   2.281 |    3.554 | 
     | Q_reg_140_     | D ^          | EDFQD1  | 0.000 |   2.281 |    3.554 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_5__34_/CP 
Endpoint:   memory_reg_5__34_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.139
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.515
- Arrival Time                  2.241
= Slack Time                    1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[1] v       |         |       |   0.550 |    1.824 | 
     | U2377             | I v -> ZN ^  | CKND0   | 0.034 |   0.584 |    1.858 | 
     | U1861             | A2 ^ -> ZN v | CKND2D0 | 0.119 |   0.703 |    1.977 | 
     | U2381             | A2 v -> ZN ^ | NR2XD0  | 0.361 |   1.064 |    2.338 | 
     | U2256             | A1 ^ -> ZN ^ | INR2D0  | 0.141 |   1.205 |    2.479 | 
     | FE_OFC67_N259     | I ^ -> Z ^   | CKBD3   | 0.320 |   1.524 |    2.798 | 
     | FE_OFC68_N259     | I ^ -> Z ^   | BUFFD4  | 0.304 |   1.829 |    3.103 | 
     | FE_OFC69_N259     | I ^ -> Z ^   | CKBD3   | 0.391 |   2.219 |    3.493 | 
     | memory_reg_5__34_ | E ^          | EDFQD1  | 0.022 |   2.241 |    3.515 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_5__28_/CP 
Endpoint:   memory_reg_5__28_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         0.139
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.517
- Arrival Time                  2.241
= Slack Time                    1.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[1] v       |         |       |   0.550 |    1.826 | 
     | U2377             | I v -> ZN ^  | CKND0   | 0.034 |   0.584 |    1.860 | 
     | U1861             | A2 ^ -> ZN v | CKND2D0 | 0.119 |   0.703 |    1.979 | 
     | U2381             | A2 v -> ZN ^ | NR2XD0  | 0.361 |   1.064 |    2.340 | 
     | U2256             | A1 ^ -> ZN ^ | INR2D0  | 0.141 |   1.205 |    2.481 | 
     | FE_OFC67_N259     | I ^ -> Z ^   | CKBD3   | 0.320 |   1.525 |    2.800 | 
     | FE_OFC68_N259     | I ^ -> Z ^   | BUFFD4  | 0.304 |   1.829 |    3.104 | 
     | FE_OFC69_N259     | I ^ -> Z ^   | CKBD3   | 0.391 |   2.219 |    3.495 | 
     | memory_reg_5__28_ | E ^          | EDFQD1  | 0.022 |   2.241 |    3.517 | 
     +-------------------------------------------------------------------------+ 

