#-----------------------------------------------------------
# xsim v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Fri Oct 31 14:32:10 2025
# Process ID         : 300280
# Current directory  : /afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj
# Command line       : xsim -source {xsim.dir/sim_out/xsim_script.tcl}
# Log file           : /afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/xsim.log
# Journal file       : /afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/xsim.jou
# Running On         : ite375pc20.cs.umbc.edu
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33088 MB
# Swap memory        : 0 MB
# Total Virtual      : 33088 MB
# Available Virtual  : 29421 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/sim_out/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/umbc/software/Xilinx/Vivado/2024.2/data/ip'.
# xsim {sim_out} -autoloadwcfg
Time resolution is 1 ps
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
Failure: Simulation Finished Successfully
Time: 1010 ns  Iteration: 0  Process: /chip_tb/stim_proc  File: /afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/chip_tb.vhd
$finish called at time : 1010 ns : File "/afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/chip_tb.vhd" Line 274
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/chip_tb/uut/peripheral_interface2_inst/vt_interface_inst0/vt_regs_inst}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1010 ns
Failure: Simulation Finished Successfully
Time: 1010 ns  Iteration: 0  Process: /chip_tb/stim_proc  File: /afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/chip_tb.vhd
$finish called at time : 1010 ns : File "/afs/umbc.edu/users/w/m/wmarchi1/home/cadence/cadence_setup/FinalProj/chip_tb.vhd" Line 274
close_sim
INFO: xsimkernel Simulation Memory Usage: 475704 KB (Peak: 534764 KB), Simulation CPU Usage: 840 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Fri Oct 31 14:38:02 2025...
