{"vcs1":{"timestamp_begin":1678130254.528717459, "rt":0.57, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1678130255.160454033, "rt":0.48, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678130255.684816569, "rt":0.19, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678130254.034865243}
{"VCS_COMP_START_TIME": 1678130254.034865243}
{"VCS_COMP_END_TIME": 1678130255.937788138}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338620}}
{"stitch_vcselab": {"peak_mem": 239044}}
