I 000051 55 6173          1667260210962 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260210963 2022.10.31 17:50:10)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code f1f4a3a1f5a6a6e4f6ffe2aaa4f6f3f7a2f4a7f7f3)
	(_ent
		(_time 1667260210959)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_implicit)
			(_port
				((BIN)(BIN))
				((start)(start))
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((U)(U))
				((D)(D))
				((C)(C))
			)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_implicit)
			(_port
				((U)(U))
				((D)(D))
				((C)(C))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_implicit)
			(_port
				((BCD)(BCD))
				((SEG)(SEG))
			)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((bt)(bt))
			)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((SEL)(SEL))
			)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((y)(y))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 3109          1667260211039 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260211040 2022.10.31 17:50:11)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 3f3d3d3a686968293f3c79646a3936396b393a393d)
	(_ent
		(_time 1667260211027)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 1286          1667260211106 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667260211107 2022.10.31 17:50:11)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 7e7c7f7f2f292e687a7c6c2779782b787c7877797a)
	(_ent
		(_time 1667260211100)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000050 55 862           1667260211154 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667260211155 2022.10.31 17:50:11)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code bcbebfe8b9ebbcabbdb9fae6b8b9eababebab5bbb8)
	(_ent
		(_time 1667260211145)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000050 55 1336          1667260211210 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667260211211 2022.10.31 17:50:11)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8febcbbaeb1b8ede2ecefece8ece9)
	(_ent
		(_time 1667260211202)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 2450          1667260211258 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667260211259 2022.10.31 17:50:11)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 1a18181d1d4d1b0d1b175c404919181c1e1c191c4c)
	(_ent
		(_time 1667260211253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(ASM(_arch 0 0 36(_prcs(_simple)(_trgt(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(8)(12)(13)(14)(15)(16)(17)(18)(0)(1))(_mon)(_read(10)))))
			(line__111(_arch 1 0 111(_assignment(_alias((Q)(Qp)))(_trgt(10))(_sens(8)))))
			(FF(_arch 2 0 113(_prcs(_trgt(8))(_sens(2)(9)(4))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 3 -1)
)
I 000050 55 1066          1667260211325 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667260211326 2022.10.31 17:50:11)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 595b5b5a060e584e5e0d1f030a5a5b5e5a5f5c5f0a)
	(_ent
		(_time 1667260211320)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000050 55 975           1667260211421 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667260211422 2022.10.31 17:50:11)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code c6c4c393c59191d09195d29fc1c0c4c0c5c0c2c5c4)
	(_ent
		(_time 1667260211409)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667260211482 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667260211483 2022.10.31 17:50:11)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code 05075302055359105207165c020201035300530604)
	(_ent
		(_time 1667260211474)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000051 55 1299          1667260211535 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667260211536 2022.10.31 17:50:11)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 333033363564602667342069673431366534333532)
	(_ent
		(_time 1667260211525)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667260211598 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667260211599 2022.10.31 17:50:11)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 727173727425276571766628267570757175767473)
	(_ent
		(_time 1667260211588)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000051 55 3134          1667260211675 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260211676 2022.10.31 17:50:11)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code c0c2c095c19697d6c0c3869b95c6c9c694c6c5c6c2)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667260211712 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260211713 2022.10.31 17:50:11)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code dfddd98d8c8888cad8d1cc848ad8ddd98cda89d9dd)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 5704          1667260233126 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260233127 2022.10.31 17:50:33)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 8d828f83dcdada988a839ed6d88a8f8bde88db8b8f)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 875           1667260233172 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667260233173 2022.10.31 17:50:33)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code bcb3eee9eaeae0a9ebbeafe5bbbbb8baeab9eabfbd)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000051 55 1299          1667260233212 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667260233213 2022.10.31 17:50:33)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code dbd5df898c8c88ce8fdcc8818fdcd9de8ddcdbddda)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667260233263 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667260233264 2022.10.31 17:50:33)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 0a040e0d5f5d5f1d090e1e505e0d080d090d0e0c0b)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667260233324 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667260233325 2022.10.31 17:50:33)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 49474c4b451e1a5c1e190c131a4f404e4d4e4a4e4b)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 975           1667260233379 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667260233380 2022.10.31 17:50:33)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8788848985d0d091d0d493de808185818481838485)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000050 55 862           1667260233421 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667260233422 2022.10.31 17:50:33)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code b6b9b2e2e6e1b6a1b7b3f0ecb2b3e0b0b4b0bfb1b2)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 2450          1667260233482 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667260233483 2022.10.31 17:50:33)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code e5eae1b6b6b2e4f2e4e8a3bfb6e6e7e3e1e3e6e3b3)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(ASM(_arch 0 0 36(_prcs(_simple)(_trgt(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(8)(12)(13)(14)(15)(16)(17)(18)(0)(1))(_mon)(_read(10)))))
			(line__111(_arch 1 0 111(_assignment(_alias((Q)(Qp)))(_trgt(10))(_sens(8)))))
			(FF(_arch 2 0 113(_prcs(_trgt(8))(_sens(2)(9)(4))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 3 -1)
)
I 000050 55 1066          1667260233584 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667260233585 2022.10.31 17:50:33)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 525d59510605534555061408015150555154575401)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000052 55 1286          1667260233628 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667260233629 2022.10.31 17:50:33)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 818e888f84d6d197858393d88687d4878387888685)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667260233668 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260233669 2022.10.31 17:50:33)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code b0bfbae4b1e6e7a6b0b3f6ebe5b6b9b6e4b6b5b6b2)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 2302          1667261432769 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667261432770 2022.10.31 18:10:32)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code a6f5a1f1f6f1a7b1a7f7e0fcf5a5a4a0a2a0a5a0f0)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 5704          1667261922009 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667261922010 2022.10.31 18:18:42)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code c8cb9e9dc59f9fddcfc6db939dcfcace9bcd9ececa)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2302          1667261922134 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667261922138 2022.10.31 18:18:42)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 35366530666234223464736f663637333133363363)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667261922199 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667261922200 2022.10.31 18:18:42)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8380d48d85d4d495d4d097da848581858085878081)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667261922235 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667261922236 2022.10.31 18:18:42)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code a3a0a4f5a5f5ffb6f4a1b0faa4a4a7a5f5a6f5a0a2)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667261922270 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667261922271 2022.10.31 18:18:42)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code c2c192979695c3d5c596849891c1c0c5c1c4c7c491)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667261922306 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667261922307 2022.10.31 18:18:42)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code e1e3b0b2e5b6b2f4b5e6f2bbb5e6e3e4b7e6e1e7e0)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667261922358 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667261922359 2022.10.31 18:18:42)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 10124716144745071314044a441712171317141611)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667261922403 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667261922404 2022.10.31 18:18:42)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 4e4c184c1e191d5b191e0b141d4847494a494d494c)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667261922451 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667261922452 2022.10.31 18:18:42)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 7d7e2a7c7f2a7d6a7c783b2779782b7b7f7b747a79)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667261922503 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667261922504 2022.10.31 18:18:42)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code acaff9fbfbfbfcbaa8aebef5abaaf9aaaeaaa5aba8)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667261922545 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667261922546 2022.10.31 18:18:42)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code dbd88d89888d8ccddbd89d808eddd2dd8fdddeddd9)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 2316          1667262022937 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262022938 2022.10.31 18:20:22)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 025107045655031503534458510100040604010454)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2316          1667262039755 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262039756 2022.10.31 18:20:39)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code aeaaaaf9adf9afb9afffe8f4fdadaca8aaa8ada8f8)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2312          1667262508673 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262508674 2022.10.31 18:28:28)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 686a3d68363f697f69392e323b6b6a6e6c6e6b6e3e)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2312          1667262981487 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262981488 2022.10.31 18:36:21)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 555b5056060254425404130f065657535153565303)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 5704          1667263556675 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667263556676 2022.10.31 18:45:56)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 282a782c257f7f3d2f263b737d2f2a2e7b2d7e2e2a)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2312          1667263556722 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667263556723 2022.10.31 18:45:56)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 57550054060056405601110d045455515351545101)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(5)(6)(7)(8)(9)(11)(12)(13)(14)(15))(_sens(2)(0)(1)(4)(8)(9)(12)(13)(14)(15)(17)(18))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667263556769 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667263556770 2022.10.31 18:45:56)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8684d68885d1d190d1d592df818084808580828584)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667263556796 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667263556797 2022.10.31 18:45:56)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code 9597959b95c3c980c29786cc92929193c390c39694)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667263556822 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667263556823 2022.10.31 18:45:56)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code b5b7e2e1e6e2b4a2b2e1f3efe6b6b7b2b6b3b0b3e6)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667263556862 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667263556863 2022.10.31 18:45:56)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code e4e7b2b7e5b3b7f1b0e3f7beb0e3e6e1b2e3e4e2e5)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667263556888 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667263556889 2022.10.31 18:45:56)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 030055040454561400071759570401040004070502)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667263556913 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667263556914 2022.10.31 18:45:56)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 12114515154541074542574841141b151615111510)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667263556940 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667263556941 2022.10.31 18:45:56)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 3230643766653225333774683637643430343b3536)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667263556966 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667263556967 2022.10.31 18:45:56)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 414315434416115745435318464714474347484645)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667263556997 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667263556998 2022.10.31 18:45:56)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 70722771712627667073362b257679762476757672)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667521347638 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667521347639 2022.11.03 18:22:27)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code e9bcebbae5bebefceee7fab2bceeebefbaecbfefeb)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667521347732 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667521347733 2022.11.03 18:22:27)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 47124345161046504611011d144445414341444111)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(5)(6)(7)(8)(9)(11)(12)(13)(14)(15))(_sens(2)(0)(1)(4)(8)(9)(12)(13)(14)(15)(17)(18))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667521347812 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667521347813 2022.11.03 18:22:27)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 95c0969a95c2c283c2c681cc929397939693919697)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667521347876 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667521347877 2022.11.03 18:22:27)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code d3868080d5858fc684d1c08ad4d4d7d585d685d0d2)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667521347948 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667521347949 2022.11.03 18:22:27)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 21742a25767620362675677b722223262227242772)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667521348011 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667521348012 2022.11.03 18:22:28)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 60346a60653733753467733a346762653667606661)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667521348068 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667521348069 2022.11.03 18:22:28)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 8fdb8480ddd8da988c8b9bd5db888d888c888b898e)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667521348139 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667521348140 2022.11.03 18:22:28)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code dd89d78f8c8a8ec88a8d98878edbd4dad9dadedadf)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667521348198 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667521348199 2022.11.03 18:22:28)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 1b4e111c1f4c1b0c1a1e5d411f1e4d1d191d121c1f)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667521348265 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667521348266 2022.11.03 18:22:28)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 5a0f52590f0d0a4c5e5848035d5c0f5c585c535d5e)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667521348327 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667521348328 2022.11.03 18:22:28)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 98cd939791cecf8e989bdec3cd9e919ecc9e9d9e9a)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667521397421 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667521397422 2022.11.03 18:23:17)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 5e50535d0e09094b59504d050b595c580d5b08585c)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667521397468 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667521397469 2022.11.03 18:23:17)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 8d8387838fda8c9a8cdbcbd7de8e8f8b898b8e8bdb)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667521397534 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667521397535 2022.11.03 18:23:17)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code cbc5969f9c9d97de9cc9d892cccccfcd9dce9dc8ca)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 975           1667521397582 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667521397583 2022.11.03 18:23:17)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code faf4f7aaaeadadecada9eea3fdfcf8fcf9fcfef9f8)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000050 55 1066          1667521397634 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667521397635 2022.11.03 18:23:17)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 29277b2d767e283e2e7d6f737a2a2b2e2a2f2c2f7a)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667521397676 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667521397677 2022.11.03 18:23:17)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 58570b5b550f0b4d0c5f4b020c5f5a5d0e5f585e59)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(3)(6(d_1_0))))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(2)(7))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667521397753 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667521397754 2022.11.03 18:23:17)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code a6a9f4f0a4f1f3b1a5a2b2fcf2a1a4a1a5a1a2a0a7)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667521397809 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667521397810 2022.11.03 18:23:17)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code e5eab6b6e5b2b6f0b2b5a0bfb6e3ece2e1e2e6e2e7)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667521397851 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667521397852 2022.11.03 18:23:17)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 040a5502565304130501425e0001520206020d0300)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667521397901 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667521397902 2022.11.03 18:23:17)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 333d6036346463253731216a3435663531353a3437)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667521397946 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667521397947 2022.11.03 18:23:17)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 626c3262613435746261243937646b643664676460)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667521512855 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667521512856 2022.11.03 18:25:12)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 3c3e6b396a6b6b293b322f67693b3e3a6f396a3a3e)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667521512897 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667521512898 2022.11.03 18:25:12)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 6b693b6b6f3c6a7c6a3d2d313868696d6f6d686d3d)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667521512962 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667521512963 2022.11.03 18:25:12)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code b9bbbeecb5efe5aceebbaae0bebebdbfefbcefbab8)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1007          1667521513006 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667521513007 2022.11.03 18:25:13)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code d8da8f8ad58f8fce8f8bcc81dfdedadedbdedcdbda)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 3161          1667521513057 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667521513058 2022.11.03 18:25:13)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code 07055101015150110704415c52010e015301020105)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000050 55 1066          1667521513116 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667521513117 2022.11.03 18:25:13)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 46441144161147514112001c154544414540434015)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667521513159 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667521513160 2022.11.03 18:25:13)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 74772275752327612073672e207376712273747275)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(3)(6(d_1_0))))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(2)(7))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667521513206 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667521513207 2022.11.03 18:25:13)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code a3a0f4f5a4f4f6b4a0a7b7f9f7a4a1a4a0a4a7a5a2)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667521513278 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667521513279 2022.11.03 18:25:13)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code f1f2a7a1f5a6a2e4a6a1b4aba2f7f8f6f5f6f2f6f3)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667521513343 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667521513344 2022.11.03 18:25:13)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 30326635666730273135766a343566363236393734)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667521513393 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667521513394 2022.11.03 18:25:13)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 5f5d0b5c0d080f495b5d4d0658590a595d5956585b)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 5704          1667521792653 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667521792654 2022.11.03 18:29:52)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 404f454245171755474e531b154742461345164642)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667521792700 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667521792701 2022.11.03 18:29:52)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 606f6260363761776136263a336362666466636636)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667521792754 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667521792755 2022.11.03 18:29:52)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code 9e91cb90cec8c28bc99c8dc799999a98c89bc89d9f)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1007          1667521792786 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667521792787 2022.11.03 18:29:52)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code bdb2b8e9eceaeaabeaeea9e4babbbfbbbebbb9bebf)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 3161          1667521792819 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667521792820 2022.11.03 18:29:52)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code ddd2de8f888b8acbddde9b8688dbd4db89dbd8dbdf)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1331          1667521792874 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 1 14))
	(_version vef)
	(_time 1667521792875 2022.11.03 18:29:52)
	(_source(\../src/reg_ser_par_3b.vhd\(\../src/U4_reg_ser_par_3b.vhd\)))
	(_parameters tan)
	(_code 1b151b1c4c4c480e4f1c08414f1c191e4d1c1b1d1a)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 1 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 1 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 1 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000050 55 1094          1667521792935 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 1 11))
	(_version vef)
	(_time 1667521792936 2022.11.03 18:29:52)
	(_source(\../src/conv_b2sel.vhd\(\../src/U5_conv_b2sel.vhd\)))
	(_parameters tan)
	(_code 5a555b595d0d5b4d5d0e1c000959585d595c5f5c09)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 1 12(_int(_uni))))
		(_sig(_int bn -1 1 12(_int(_uni))))
		(_sig(_int cn -1 1 12(_int(_uni))))
		(_sig(_int m1 -1 1 12(_int(_uni))))
		(_sig(_int m2 -1 1 12(_int(_uni))))
		(_sig(_int s1 -1 1 12(_int(_uni))))
		(_sig(_int s2 -1 1 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 733           1667521792986 functional
(_unit VHDL(starter 0 5(functional 1 13))
	(_version vef)
	(_time 1667521792987 2022.11.03 18:29:52)
	(_source(\../src/starter.vhd\(\../src/U6_starter.vhd\)))
	(_parameters tan)
	(_code 8987888684dedc9e8a8d9dd3dd8e8b8e8a8e8d8f88)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 1 14(_int(_uni))))
		(_sig(_int bn -1 1 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667521793046 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667521793047 2022.11.03 18:29:53)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code c7c9c792c59094d29097829d94c1cec0c3c0c4c0c5)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667521793104 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667521793105 2022.11.03 18:29:53)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 06090600565106110703405c0203500004000f0102)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667521793148 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667521793149 2022.11.03 18:29:53)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 252a2721247275332127377c2223702327232c2221)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 5704          1667545997394 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667545997395 2022.11.04 01:13:17)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 2f782b2b7c78783a28213c747a282d297c2a79292d)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667545997420 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667545997421 2022.11.04 01:13:17)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 4e194d4c4d194f594f1808141d4d4c484a484d4818)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667545997447 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667545997448 2022.11.04 01:13:17)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code 5e090a5c0e08024b095c4d0759595a58085b085d5f)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1007          1667545997473 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667545997474 2022.11.04 01:13:17)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code 7d2a797c2c2a2a6b2a2e69247a7b7f7b7e7b797e7f)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 3161          1667545997498 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667545997499 2022.11.04 01:13:17)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code 9dca9f92c8cbca8b9d9edbc6c89b949bc99b989b9f)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1331          1667545997523 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 1 14))
	(_version vef)
	(_time 1667545997524 2022.11.04 01:13:17)
	(_source(\../src/reg_ser_par_3b.vhd\(\../src/U4_reg_ser_par_3b.vhd\)))
	(_parameters tan)
	(_code acfaaefbfafbffb9f8abbff6f8abaea9faabacaaad)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 1 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 1 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 1 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000050 55 1094          1667545997549 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 1 11))
	(_version vef)
	(_time 1667545997550 2022.11.04 01:13:17)
	(_source(\../src/conv_b2sel.vhd\(\../src/U5_conv_b2sel.vhd\)))
	(_parameters tan)
	(_code cb9cc89ecf9ccadccc9f8d9198c8c9ccc8cdcecd98)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 1 12(_int(_uni))))
		(_sig(_int bn -1 1 12(_int(_uni))))
		(_sig(_int cn -1 1 12(_int(_uni))))
		(_sig(_int m1 -1 1 12(_int(_uni))))
		(_sig(_int m2 -1 1 12(_int(_uni))))
		(_sig(_int s1 -1 1 12(_int(_uni))))
		(_sig(_int s2 -1 1 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 733           1667545997575 functional
(_unit VHDL(starter 0 5(functional 1 13))
	(_version vef)
	(_time 1667545997576 2022.11.04 01:13:17)
	(_source(\../src/starter.vhd\(\../src/U6_starter.vhd\)))
	(_parameters tan)
	(_code ebbde8b9bdbcbefce8efffb1bfece9ece8ecefedea)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 1 14(_int(_uni))))
		(_sig(_int bn -1 1 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1363          1667545997600 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667545997601 2022.11.04 01:13:17)
	(_source(\../src/reg_nbits.vhd\(\../src/U6_reg_nbits.vhd\)))
	(_parameters tan)
	(_code faacf8aaaeada9efadaabfa0a9fcf3fdfefdf9fdf8)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 891           1667545997628 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 1 13))
	(_version vef)
	(_time 1667545997629 2022.11.04 01:13:17)
	(_source(\../src/comp_n_bits.vhd\(\../src/U6_comp_n_bits.vhd\)))
	(_parameters tan)
	(_code 1a4d181d1d4d1a0d1b1f5c401e1f4c1c181c131d1e)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1315          1667545997655 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667545997656 2022.11.04 01:13:17)
	(_source(\../src/adder_nbits.vhd\(\../src/U6_adder_nbits.vhd\)))
	(_parameters tan)
	(_code 396e393c346e692f3d3b2b603e3f6c3f3b3f303e3d)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 5704          1667546075005 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667546075006 2022.11.04 01:14:35)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 590c0b5a550e0e4c5e574a020c5e5b5f0a5c0f5f5b)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667546075020 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667546075021 2022.11.04 01:14:35)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code 683d3d68363f697f693e2e323b6b6a6e6c6e6b6e3e)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667546075045 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667546075046 2022.11.04 01:14:35)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code 87d2858885d1db92d08594de80808381d182d18486)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1007          1667546075062 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667546075063 2022.11.04 01:14:35)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code 97c2c59895c0c081c0c483ce909195919491939495)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 3161          1667546075073 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667546075074 2022.11.04 01:14:35)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code 97c2c39891c1c0819794d1ccc2919e91c391929195)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 49(_arch(_uni(_string \"00111101000010001111"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1331          1667546075085 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 1 14))
	(_version vef)
	(_time 1667546075086 2022.11.04 01:14:35)
	(_source(\../src/reg_ser_par_3b.vhd\(\../src/U4_reg_ser_par_3b.vhd\)))
	(_parameters tan)
	(_code a7f3f3f0a5f0f4b2f3a0b4fdf3a0a5a2f1a0a7a1a6)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 1 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 1 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 1 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000050 55 1094          1667546075096 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 1 11))
	(_version vef)
	(_time 1667546075097 2022.11.04 01:14:35)
	(_source(\../src/conv_b2sel.vhd\(\../src/U5_conv_b2sel.vhd\)))
	(_parameters tan)
	(_code b6e3e3e2e6e1b7a1b1e2f0ece5b5b4b1b5b0b3b0e5)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 1 12(_int(_uni))))
		(_sig(_int bn -1 1 12(_int(_uni))))
		(_sig(_int cn -1 1 12(_int(_uni))))
		(_sig(_int m1 -1 1 12(_int(_uni))))
		(_sig(_int m2 -1 1 12(_int(_uni))))
		(_sig(_int s1 -1 1 12(_int(_uni))))
		(_sig(_int s2 -1 1 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 733           1667546075108 functional
(_unit VHDL(starter 0 5(functional 1 13))
	(_version vef)
	(_time 1667546075109 2022.11.04 01:14:35)
	(_source(\../src/starter.vhd\(\../src/U6_starter.vhd\)))
	(_parameters tan)
	(_code c6929392c49193d1c5c2d29c92c1c4c1c5c1c2c0c7)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 1 14(_int(_uni))))
		(_sig(_int bn -1 1 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1363          1667546075119 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667546075120 2022.11.04 01:14:35)
	(_source(\../src/reg_nbits.vhd\(\../src/U6_reg_nbits.vhd\)))
	(_parameters tan)
	(_code c6929293c59195d39196839c95c0cfc1c2c1c5c1c4)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 891           1667546075133 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 1 13))
	(_version vef)
	(_time 1667546075134 2022.11.04 01:14:35)
	(_source(\../src/comp_n_bits.vhd\(\../src/U6_comp_n_bits.vhd\)))
	(_parameters tan)
	(_code d68383848681d6c1d7d3908cd2d380d0d4d0dfd1d2)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1315          1667546075145 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667546075146 2022.11.04 01:14:35)
	(_source(\../src/adder_nbits.vhd\(\../src/U6_adder_nbits.vhd\)))
	(_parameters tan)
	(_code e5b0b2b6e4b2b5f3e1e7f7bce2e3b0e3e7e3ece2e1)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 5704          1667546706690 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667546706691 2022.11.04 01:25:06)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code e0e1e6b3e5b7b7f5e7eef3bbb5e7e2e6b3e5b6e6e2)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2338          1667546706710 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667546706711 2022.11.04 01:25:06)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code f0f1f1a0a6a7f1e7f1a6b6aaa3f3f2f6f4f6f3f6a6)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 906           1667546706733 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667546706734 2022.11.04 01:25:06)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code 0f0e58085c59531a580d1c5608080b09590a590c0e)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1007          1667546706751 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667546706752 2022.11.04 01:25:06)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code 1f1e18184c484809484c0b4618191d191c191b1c1d)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 1331          1667546706772 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 1 14))
	(_version vef)
	(_time 1667546706773 2022.11.04 01:25:06)
	(_source(\../src/reg_ser_par_3b.vhd\(\../src/U4_reg_ser_par_3b.vhd\)))
	(_parameters tan)
	(_code 2e2e2f2a7e797d3b7a293d747a292c2b78292e282f)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 1 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 1 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 1 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000050 55 1094          1667546706789 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 1 11))
	(_version vef)
	(_time 1667546706790 2022.11.04 01:25:06)
	(_source(\../src/conv_b2sel.vhd\(\../src/U5_conv_b2sel.vhd\)))
	(_parameters tan)
	(_code 3e3f3e3b3d693f29396a78646d3d3c393d383b386d)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 1 12(_int(_uni))))
		(_sig(_int bn -1 1 12(_int(_uni))))
		(_sig(_int cn -1 1 12(_int(_uni))))
		(_sig(_int m1 -1 1 12(_int(_uni))))
		(_sig(_int m2 -1 1 12(_int(_uni))))
		(_sig(_int s1 -1 1 12(_int(_uni))))
		(_sig(_int s2 -1 1 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 733           1667546706806 functional
(_unit VHDL(starter 0 5(functional 1 13))
	(_version vef)
	(_time 1667546706807 2022.11.04 01:25:06)
	(_source(\../src/starter.vhd\(\../src/U6_starter.vhd\)))
	(_parameters tan)
	(_code 4d4d4d4e1d1a185a4e495917194a4f4a4e4a494b4c)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 1 14(_int(_uni))))
		(_sig(_int bn -1 1 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000051 55 3161          1667546706827 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667546706828 2022.11.04 01:25:06)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code 6d6c6c6d383b3a7b6d6e2b36386b646b396b686b6f)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 49(_arch(_uni(_string \"00111101000010001111"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000050 55 1363          1667546706848 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667546706849 2022.11.04 01:25:06)
	(_source(\../src/reg_nbits.vhd\(\../src/U3_reg_nbits.vhd\)))
	(_parameters tan)
	(_code 7c7c7d7d2a2b2f692b2c39262f7a757b787b7f7b7e)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 891           1667546706874 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 1 13))
	(_version vef)
	(_time 1667546706875 2022.11.04 01:25:06)
	(_source(\../src/comp_n_bits.vhd\(\../src/U3_comp_n_bits.vhd\)))
	(_parameters tan)
	(_code 9c9d9c9399cb9c8b9d99dac69899ca9a9e9a959b98)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1315          1667546706898 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667546706899 2022.11.04 01:25:06)
	(_source(\../src/adder_nbits.vhd\(\../src/U3_adder_nbits.vhd\)))
	(_parameters tan)
	(_code abaaa9fcfdfcfbbdafa9b9f2acadfeada9ada2acaf)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
V 000051 55 5704          1667547726534 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667547726535 2022.11.04 01:42:06)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code a4a2a2f3a5f3f3b1a3aab7fff1a3a6a2f7a1f2a2a6)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
V 000052 55 2338          1667547726549 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 1 19))
	(_version vef)
	(_time 1667547726550 2022.11.04 01:42:06)
	(_source(\../src/conv_b2d.vhd\(\../src/U0_conv_b2d.vhd\)))
	(_parameters tan)
	(_code b3b5b2e7e6e4b2a4b2e5f5e9e0b0b1b5b7b5b0b5e5)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 1 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 1 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 1 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 1 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 1 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 1 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 1 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 1 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 1 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 1 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
V 000051 55 906           1667547726567 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 1 12))
	(_version vef)
	(_time 1667547726568 2022.11.04 01:42:06)
	(_source(\../src/mux_3_to_1_4b.vhd\(\../src/U1_mux_3_to_1_4b.vhd\)))
	(_parameters tan)
	(_code c3c59597c5959fd694c1d09ac4c4c7c595c695c0c2)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
V 000050 55 1007          1667547726584 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 1 12))
	(_version vef)
	(_time 1667547726585 2022.11.04 01:42:06)
	(_source(\../src/decod_bcd2seg7.vhd\(\../src/U2_decod_bcd2seg7.vhd\)))
	(_parameters tan)
	(_code d3d5d581d58484c58480c78ad4d5d1d5d0d5d7d0d1)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
V 000051 55 1331          1667547726594 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 1 14))
	(_version vef)
	(_time 1667547726595 2022.11.04 01:42:06)
	(_source(\../src/reg_ser_par_3b.vhd\(\../src/U4_reg_ser_par_3b.vhd\)))
	(_parameters tan)
	(_code e2e5e2b1e5b5b1f7b6e5f1b8b6e5e0e7b4e5e2e4e3)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 1 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 1 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 1 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
V 000050 55 1094          1667547726607 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 1 11))
	(_version vef)
	(_time 1667547726608 2022.11.04 01:42:06)
	(_source(\../src/conv_b2sel.vhd\(\../src/U5_conv_b2sel.vhd\)))
	(_parameters tan)
	(_code f2f4f3a2a6a5f3e5f5a6b4a8a1f1f0f5f1f4f7f4a1)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 1 12(_int(_uni))))
		(_sig(_int bn -1 1 12(_int(_uni))))
		(_sig(_int cn -1 1 12(_int(_uni))))
		(_sig(_int m1 -1 1 12(_int(_uni))))
		(_sig(_int m2 -1 1 12(_int(_uni))))
		(_sig(_int s1 -1 1 12(_int(_uni))))
		(_sig(_int s2 -1 1 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
V 000051 55 733           1667547726621 functional
(_unit VHDL(starter 0 5(functional 1 13))
	(_version vef)
	(_time 1667547726622 2022.11.04 01:42:06)
	(_source(\../src/starter.vhd\(\../src/U6_starter.vhd\)))
	(_parameters tan)
	(_code f2f5f3a3f4a5a7e5f1f6e6a8a6f5f0f5f1f5f6f4f3)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 1 14(_int(_uni))))
		(_sig(_int bn -1 1 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
V 000051 55 3161          1667547726632 structural
(_unit VHDL(base_time 0 7(structural 1 14))
	(_version vef)
	(_time 1667547726633 2022.11.04 01:42:06)
	(_source(\../src/base_time.vhd\(\../src/U3_base_time.vhd\)))
	(_parameters tan)
	(_code 02040304015455140201445957040b045604070400)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 1 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 1 20(_ent (_in))))
				(_port(_int B 1 1 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 1 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 1 26(_ent((i 20)))))
				(_port(_int clk -1 1 28(_ent (_in))))
				(_port(_int rst -1 1 28(_ent (_in))))
				(_port(_int ena -1 1 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 1 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 1 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 1 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 1 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 1 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 1 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 1 37(_ent (_in))))
				(_port(_int B 1 1 37(_ent (_in))))
				(_port(_int Y -1 1 38(_ent (_out))))
			)
		)
	)
	(_inst U0 1 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 1 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 1 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 1 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 1 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 1 48(_arch(_uni))))
		(_sig(_int nLim 0 1 49(_arch(_uni(_string \"00111101000010001111"\)))))
		(_prcs
			(line__78(_arch 0 1 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
V 000050 55 1363          1667547726644 funtional
(_unit VHDL(reg_nbits 0 6(funtional 1 15))
	(_version vef)
	(_time 1667547726645 2022.11.04 01:42:06)
	(_source(\../src/reg_nbits.vhd\(\../src/U3_reg_nbits.vhd\)))
	(_parameters tan)
	(_code 11161016154642044641544b421718161516121613)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 1 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 1 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 1 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
V 000050 55 891           1667547726658 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 1 13))
	(_version vef)
	(_time 1667547726659 2022.11.04 01:42:06)
	(_source(\../src/comp_n_bits.vhd\(\../src/U3_comp_n_bits.vhd\)))
	(_parameters tan)
	(_code 21272125767621362024677b252477272327282625)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
V 000052 55 1315          1667547726671 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 1 14))
	(_version vef)
	(_time 1667547726672 2022.11.04 01:42:06)
	(_source(\../src/adder_nbits.vhd\(\../src/U3_adder_nbits.vhd\)))
	(_parameters tan)
	(_code 303632353467602634322269373665363236393734)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 1 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 1 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
