<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="neuralchip.tech" name="STLV7325" display_name="Kintex-7 STLV7325 HPC Platform" url="www.neuralchip.tech/STLV7325" preset_file="preset.xml">
  <images>
    <image name="STLV7325_board.jpg" display_name="STLV7325 BOARD" sub_type="board">
      <description>STLV7325 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Kintex-7 STLV7325 HPC Platform</description>
  <components>


    <component name="part0" display_name="Kintex-7 STLV7325 HPC Platform" type="fpga" part_name="xc7k325tffg676-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.neuralchip.tech/STLV7325">
      
      <description>FPGA part on the board</description>

      <interfaces>
      
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
          <description>DDR3 board interface, it can use MIG IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>

		<interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/>
                <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/>
                <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/>
                <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/>
                <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/>
                <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/>
                <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/>
				        <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


	   <interface mode="master" name="push_button" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_button" preset_proc="push_button_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_button" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="push_button"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="sys_rstn" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="rst" physical_port="sys_rstn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_rstn"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
          </parameters>
        </interface>


	   <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_txd"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_rxd"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	  <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
			      <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sys_diff_clock_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clock_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sys_diff_clock_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clock_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
        </interface>

      </interfaces>
    </component>

    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6" vendor="Micron" spec_url="www.micron.com/memory">
      <description>1 GB DDR3 memory SODIMM </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>

	<component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs 7 to 0 </description>
     </component>


  

    <component name="push_button" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Button Active High</description>
    </component>

    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU Reset Push Button, Active Low</description>
    </component>

    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CH340" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

	<component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9102AI" vendor="Si Time" spec_url="www.sitime.com">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>

  </components>

	  <jtag_chains>
		<jtag_chain name="chain1">
		  <position name="0" component="part0"/>
		</jtag_chain>
	  </jtag_chains>

	  <connections>


		<connection name="part0_led_8bits" component1="part0" component2="led_8bits">
		  <connection_map name="part0_led_8bits_1" c1_st_index="8" c1_end_index="15" c2_st_index="0" c2_end_index="7"/>
		</connection>

		<connection name="part0_push_button" component1="part0" component2="push_button">
		  <connection_map name="part0_push_button_1" c1_st_index="127" c1_end_index="127" c2_st_index="0" c2_end_index="0"/>
		</connection>

		<connection name="part0_reset" component1="part0" component2="sys_rstn">
		  <connection_map name="part0_reset_1" c1_st_index="3" c1_end_index="3" c2_st_index="0" c2_end_index="0"/>
		</connection>


		<connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
		  <connection_map name="part0_sys_diff_clock_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
		  <connection_map name="part0_rs232_uart_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
		</connection>

	  </connections>

</board>
