/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:36 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_pci_intr1.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:58p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_PCI_INTR1_H__
#define BCHP_PCI_INTR1_H__

/***************************************************************************
 *PCI_INTR1 - PCI Level 1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_PCI_INTR1_INTR_W0_STATUS            0x00000000 /* Interrupt Status Register */
#define BCHP_PCI_INTR1_INTR_W1_STATUS            0x00000004 /* Interrupt Status Register */
#define BCHP_PCI_INTR1_INTR_W2_STATUS            0x00000008 /* Interrupt Status Register */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS       0x0000000c /* Interrupt Mask Status Register */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS       0x00000010 /* Interrupt Mask Status Register */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS       0x00000014 /* Interrupt Mask Status Register */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET          0x00000018 /* Interrupt Mask Set Register */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET          0x0000001c /* Interrupt Mask Set Register */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET          0x00000020 /* Interrupt Mask Set Register */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR        0x00000024 /* Interrupt Mask Clear Register */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR        0x00000028 /* Interrupt Mask Clear Register */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR        0x0000002c /* Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W0_STATUS :: XPT_RAV_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_RAV_PCI_INTR_MASK        0x80000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_RAV_PCI_INTR_SHIFT       31

/* PCI_INTR1 :: INTR_W0_STATUS :: AVD0_PCI_INTR_0 [30:30] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_AVD0_PCI_INTR_0_MASK         0x40000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_AVD0_PCI_INTR_0_SHIFT        30

/* PCI_INTR1 :: INTR_W0_STATUS :: FTM_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_FTM_PCI_INTR_MASK            0x20000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_FTM_PCI_INTR_SHIFT           29

/* PCI_INTR1 :: INTR_W0_STATUS :: BVNF_PCI_INTR_5 [28:28] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_5_MASK         0x10000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_5_SHIFT        28

/* PCI_INTR1 :: INTR_W0_STATUS :: MC_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_MC_PCI_INTR_MASK             0x08000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_MC_PCI_INTR_SHIFT            27

/* PCI_INTR1 :: INTR_W0_STATUS :: USB_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_USB_PCI_INTR_MASK            0x04000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_USB_PCI_INTR_SHIFT           26

/* PCI_INTR1 :: INTR_W0_STATUS :: reserved0 [25:25] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_reserved0_MASK               0x02000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_reserved0_SHIFT              25

/* PCI_INTR1 :: INTR_W0_STATUS :: UHF1_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UHF1_PCI_INTR_MASK           0x01000000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UHF1_PCI_INTR_SHIFT          24

/* PCI_INTR1 :: INTR_W0_STATUS :: SUN_PCI_INTR [23:23] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_SUN_PCI_INTR_MASK            0x00800000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_SUN_PCI_INTR_SHIFT           23

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_SC_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_SC_PCI_INTR_MASK         0x00400000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_SC_PCI_INTR_SHIFT        22

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_UART0_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_UART0_PCI_INTR_MASK      0x00200000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_UART0_PCI_INTR_SHIFT     21

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_SPI_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_SPI_PCI_INTR_MASK        0x00100000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_SPI_PCI_INTR_SHIFT       20

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_BSC_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_BSC_PCI_INTR_MASK        0x00080000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_BSC_PCI_INTR_SHIFT       19

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_PCI_INTR_MASK            0x00040000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_PCI_INTR_SHIFT           18

/* PCI_INTR1 :: INTR_W0_STATUS :: UPG_TMR_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_TMR_PCI_INTR_MASK        0x00020000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_UPG_TMR_PCI_INTR_SHIFT       17

/* PCI_INTR1 :: INTR_W0_STATUS :: reserved1 [16:16] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_reserved1_MASK               0x00010000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_reserved1_SHIFT              16

/* PCI_INTR1 :: INTR_W0_STATUS :: GENET_0_A_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_GENET_0_A_PCI_INTR_MASK      0x00008000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_GENET_0_A_PCI_INTR_SHIFT     15

/* PCI_INTR1 :: INTR_W0_STATUS :: MEMC_0_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_MEMC_0_PCI_INTR_MASK         0x00004000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_MEMC_0_PCI_INTR_SHIFT        14

/* PCI_INTR1 :: INTR_W0_STATUS :: BVNF_PCI_INTR_1 [13:13] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_1_MASK         0x00002000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_1_SHIFT        13

/* PCI_INTR1 :: INTR_W0_STATUS :: BVNF_PCI_INTR_0 [12:12] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_0_MASK         0x00001000
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNF_PCI_INTR_0_SHIFT        12

/* PCI_INTR1 :: INTR_W0_STATUS :: BVNB_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNB_PCI_INTR_MASK           0x00000800
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BVNB_PCI_INTR_SHIFT          11

/* PCI_INTR1 :: INTR_W0_STATUS :: VEC_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_VEC_PCI_INTR_MASK            0x00000400
#define BCHP_PCI_INTR1_INTR_W0_STATUS_VEC_PCI_INTR_SHIFT           10

/* PCI_INTR1 :: INTR_W0_STATUS :: RPTD_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_RPTD_PCI_INTR_MASK           0x00000200
#define BCHP_PCI_INTR1_INTR_W0_STATUS_RPTD_PCI_INTR_SHIFT          9

/* PCI_INTR1 :: INTR_W0_STATUS :: HDMI_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_HDMI_PCI_INTR_MASK           0x00000100
#define BCHP_PCI_INTR1_INTR_W0_STATUS_HDMI_PCI_INTR_SHIFT          8

/* PCI_INTR1 :: INTR_W0_STATUS :: GFX_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_GFX_PCI_INTR_MASK            0x00000080
#define BCHP_PCI_INTR1_INTR_W0_STATUS_GFX_PCI_INTR_SHIFT           7

/* PCI_INTR1 :: INTR_W0_STATUS :: AIO_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_AIO_PCI_INTR_MASK            0x00000040
#define BCHP_PCI_INTR1_INTR_W0_STATUS_AIO_PCI_INTR_SHIFT           6

/* PCI_INTR1 :: INTR_W0_STATUS :: BSP_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BSP_PCI_INTR_MASK            0x00000020
#define BCHP_PCI_INTR1_INTR_W0_STATUS_BSP_PCI_INTR_SHIFT           5

/* PCI_INTR1 :: INTR_W0_STATUS :: XPT_ICAM_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_ICAM_PCI_INTR_MASK       0x00000010
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_ICAM_PCI_INTR_SHIFT      4

/* PCI_INTR1 :: INTR_W0_STATUS :: XPT_MSG_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_MSG_PCI_INTR_MASK        0x00000008
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_MSG_PCI_INTR_SHIFT       3

/* PCI_INTR1 :: INTR_W0_STATUS :: XPT_OVFL_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_OVFL_PCI_INTR_MASK       0x00000004
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_OVFL_PCI_INTR_SHIFT      2

/* PCI_INTR1 :: INTR_W0_STATUS :: XPT_STATUS_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_STATUS_PCI_INTR_MASK     0x00000002
#define BCHP_PCI_INTR1_INTR_W0_STATUS_XPT_STATUS_PCI_INTR_SHIFT    1

/* PCI_INTR1 :: INTR_W0_STATUS :: HIF_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W0_STATUS_HIF_PCI_INTR_MASK            0x00000001
#define BCHP_PCI_INTR1_INTR_W0_STATUS_HIF_PCI_INTR_SHIFT           0

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W1_STATUS :: USB_OHCI_0_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_OHCI_0_PCI_INTR_MASK     0x80000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_OHCI_0_PCI_INTR_SHIFT    31

/* PCI_INTR1 :: INTR_W1_STATUS :: USB_EHCI_1_PCI_INTR [30:30] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_EHCI_1_PCI_INTR_MASK     0x40000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_EHCI_1_PCI_INTR_SHIFT    30

/* PCI_INTR1 :: INTR_W1_STATUS :: USB_EHCI_0_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_EHCI_0_PCI_INTR_MASK     0x20000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_EHCI_0_PCI_INTR_SHIFT    29

/* PCI_INTR1 :: INTR_W1_STATUS :: XPT_FE_PCI_INTR [28:28] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_FE_PCI_INTR_MASK         0x10000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_FE_PCI_INTR_SHIFT        28

/* PCI_INTR1 :: INTR_W1_STATUS :: XPT_PCR_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_PCR_PCI_INTR_MASK        0x08000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_PCR_PCI_INTR_SHIFT       27

/* PCI_INTR1 :: INTR_W1_STATUS :: USB_OHCI_1_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_OHCI_1_PCI_INTR_MASK     0x04000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_USB_OHCI_1_PCI_INTR_SHIFT    26

/* PCI_INTR1 :: INTR_W1_STATUS :: SM_PCI_INTR [25:25] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_SM_PCI_INTR_MASK             0x02000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_SM_PCI_INTR_SHIFT            25

/* PCI_INTR1 :: INTR_W1_STATUS :: AFEC_CORE_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_AFEC_CORE_PCI_INTR_MASK      0x01000000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_AFEC_CORE_PCI_INTR_SHIFT     24

/* PCI_INTR1 :: INTR_W1_STATUS :: BVNF_PCI_INTR_6 [23:23] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_BVNF_PCI_INTR_6_MASK         0x00800000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_BVNF_PCI_INTR_6_SHIFT        23

/* PCI_INTR1 :: INTR_W1_STATUS :: XPT_MSG_STAT_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_MSG_STAT_PCI_INTR_MASK   0x00400000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_XPT_MSG_STAT_PCI_INTR_SHIFT  22

/* PCI_INTR1 :: INTR_W1_STATUS :: IPI1_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_IPI1_PCI_INTR_MASK           0x00200000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_IPI1_PCI_INTR_SHIFT          21

/* PCI_INTR1 :: INTR_W1_STATUS :: IPI0_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_IPI0_PCI_INTR_MASK           0x00100000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_IPI0_PCI_INTR_SHIFT          20

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_14_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_14_PCI_INTR_MASK     0x00080000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_14_PCI_INTR_SHIFT    19

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_13_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_13_PCI_INTR_MASK     0x00040000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_13_PCI_INTR_SHIFT    18

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_12_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_12_PCI_INTR_MASK     0x00020000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_12_PCI_INTR_SHIFT    17

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_11_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_11_PCI_INTR_MASK     0x00010000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_11_PCI_INTR_SHIFT    16

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_10_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_10_PCI_INTR_MASK     0x00008000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_10_PCI_INTR_SHIFT    15

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_9_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_9_PCI_INTR_MASK      0x00004000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_9_PCI_INTR_SHIFT     14

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_8_PCI_INTR [13:13] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_8_PCI_INTR_MASK      0x00002000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_8_PCI_INTR_SHIFT     13

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_7_PCI_INTR [12:12] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_7_PCI_INTR_MASK      0x00001000
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_7_PCI_INTR_SHIFT     12

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_6_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_6_PCI_INTR_MASK      0x00000800
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_6_PCI_INTR_SHIFT     11

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_5_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_5_PCI_INTR_MASK      0x00000400
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_5_PCI_INTR_SHIFT     10

/* PCI_INTR1 :: INTR_W1_STATUS :: reserved0 [09:09] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_reserved0_MASK               0x00000200
#define BCHP_PCI_INTR1_INTR_W1_STATUS_reserved0_SHIFT              9

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_4_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_4_PCI_INTR_MASK      0x00000100
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_4_PCI_INTR_SHIFT     8

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_3_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_3_PCI_INTR_MASK      0x00000080
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_3_PCI_INTR_SHIFT     7

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_2_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_2_PCI_INTR_MASK      0x00000040
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_2_PCI_INTR_SHIFT     6

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_1_PCI_INTR_MASK      0x00000020
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_1_PCI_INTR_SHIFT     5

/* PCI_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_0_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_0_PCI_INTR_MASK      0x00000010
#define BCHP_PCI_INTR1_INTR_W1_STATUS_EXT_IRQ_0_PCI_INTR_SHIFT     4

/* PCI_INTR1 :: INTR_W1_STATUS :: QPSK_RCVR_0_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_QPSK_RCVR_0_PCI_INTR_MASK    0x00000008
#define BCHP_PCI_INTR1_INTR_W1_STATUS_QPSK_RCVR_0_PCI_INTR_SHIFT   3

/* PCI_INTR1 :: INTR_W1_STATUS :: reserved1 [02:00] */
#define BCHP_PCI_INTR1_INTR_W1_STATUS_reserved1_MASK               0x00000007
#define BCHP_PCI_INTR1_INTR_W1_STATUS_reserved1_SHIFT              0

/***************************************************************************
 *INTR_W2_STATUS - Interrupt Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W2_STATUS :: reserved0 [31:17] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_reserved0_MASK               0xfffe0000
#define BCHP_PCI_INTR1_INTR_W2_STATUS_reserved0_SHIFT              17

/* PCI_INTR1 :: INTR_W2_STATUS :: MOCA_GENET_0_B_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_GENET_0_B_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_GENET_0_B_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W2_STATUS :: GENET_0_B_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_GENET_0_B_PCI_INTR_MASK      0x00008000
#define BCHP_PCI_INTR1_INTR_W2_STATUS_GENET_0_B_PCI_INTR_SHIFT     15

/* PCI_INTR1 :: INTR_W2_STATUS :: reserved1 [14:10] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_reserved1_MASK               0x00007c00
#define BCHP_PCI_INTR1_INTR_W2_STATUS_reserved1_SHIFT              10

/* PCI_INTR1 :: INTR_W2_STATUS :: SUNDRY_PM_INTR_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SUNDRY_PM_INTR_PCI_INTR_MASK 0x00000200
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SUNDRY_PM_INTR_PCI_INTR_SHIFT 9

/* PCI_INTR1 :: INTR_W2_STATUS :: NMI_INTR_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_NMI_INTR_PCI_INTR_MASK       0x00000100
#define BCHP_PCI_INTR1_INTR_W2_STATUS_NMI_INTR_PCI_INTR_SHIFT      8

/* PCI_INTR1 :: INTR_W2_STATUS :: SDS_RCVR_1_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SDS_RCVR_1_PCI_INTR_MASK     0x00000080
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SDS_RCVR_1_PCI_INTR_SHIFT    7

/* PCI_INTR1 :: INTR_W2_STATUS :: TFEC_CORE_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_TFEC_CORE_PCI_INTR_MASK      0x00000040
#define BCHP_PCI_INTR1_INTR_W2_STATUS_TFEC_CORE_PCI_INTR_SHIFT     6

/* PCI_INTR1 :: INTR_W2_STATUS :: QPSK_RCVR_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_QPSK_RCVR_1_PCI_INTR_MASK    0x00000020
#define BCHP_PCI_INTR1_INTR_W2_STATUS_QPSK_RCVR_1_PCI_INTR_SHIFT   5

/* PCI_INTR1 :: INTR_W2_STATUS :: MOCA_GENET_0_A_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_GENET_0_A_PCI_INTR_MASK 0x00000010
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_GENET_0_A_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W2_STATUS :: MOCA_INTR_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_INTR_PCI_INTR_MASK      0x00000008
#define BCHP_PCI_INTR1_INTR_W2_STATUS_MOCA_INTR_PCI_INTR_SHIFT     3

/* PCI_INTR1 :: INTR_W2_STATUS :: UPG_UART2_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_UPG_UART2_PCI_INTR_MASK      0x00000004
#define BCHP_PCI_INTR1_INTR_W2_STATUS_UPG_UART2_PCI_INTR_SHIFT     2

/* PCI_INTR1 :: INTR_W2_STATUS :: UPG_UART1_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_UPG_UART1_PCI_INTR_MASK      0x00000002
#define BCHP_PCI_INTR1_INTR_W2_STATUS_UPG_UART1_PCI_INTR_SHIFT     1

/* PCI_INTR1 :: INTR_W2_STATUS :: SDS_RCVR_0_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SDS_RCVR_0_PCI_INTR_MASK     0x00000001
#define BCHP_PCI_INTR1_INTR_W2_STATUS_SDS_RCVR_0_PCI_INTR_SHIFT    0

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: XPT_RAV_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_RAV_PCI_INTR_MASK   0x80000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_RAV_PCI_INTR_SHIFT  31

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: AVD0_PCI_INTR_0 [30:30] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_AVD0_PCI_INTR_0_MASK    0x40000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_AVD0_PCI_INTR_0_SHIFT   30

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: FTM_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_FTM_PCI_INTR_MASK       0x20000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_FTM_PCI_INTR_SHIFT      29

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_PCI_INTR_5 [28:28] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_5_MASK    0x10000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_5_SHIFT   28

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: MC_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_MC_PCI_INTR_MASK        0x08000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_MC_PCI_INTR_SHIFT       27

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: USB_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_USB_PCI_INTR_MASK       0x04000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_USB_PCI_INTR_SHIFT      26

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: reserved0 [25:25] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_reserved0_MASK          0x02000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_reserved0_SHIFT         25

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UHF1_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UHF1_PCI_INTR_MASK      0x01000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UHF1_PCI_INTR_SHIFT     24

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: SUN_PCI_INTR [23:23] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_SUN_PCI_INTR_MASK       0x00800000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_SUN_PCI_INTR_SHIFT      23

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_SC_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_SC_PCI_INTR_MASK    0x00400000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_SC_PCI_INTR_SHIFT   22

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_UART0_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_UART0_PCI_INTR_MASK 0x00200000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_UART0_PCI_INTR_SHIFT 21

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_SPI_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_SPI_PCI_INTR_MASK   0x00100000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_SPI_PCI_INTR_SHIFT  20

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_BSC_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_BSC_PCI_INTR_MASK   0x00080000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_BSC_PCI_INTR_SHIFT  19

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_PCI_INTR_MASK       0x00040000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_PCI_INTR_SHIFT      18

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: UPG_TMR_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_TMR_PCI_INTR_MASK   0x00020000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_UPG_TMR_PCI_INTR_SHIFT  17

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: reserved1 [16:16] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_reserved1_MASK          0x00010000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_reserved1_SHIFT         16

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: GENET_0_A_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_GENET_0_A_PCI_INTR_MASK 0x00008000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_GENET_0_A_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: MEMC_0_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_MEMC_0_PCI_INTR_MASK    0x00004000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_MEMC_0_PCI_INTR_SHIFT   14

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_PCI_INTR_1 [13:13] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_1_MASK    0x00002000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_1_SHIFT   13

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_PCI_INTR_0 [12:12] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_0_MASK    0x00001000
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNF_PCI_INTR_0_SHIFT   12

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: BVNB_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNB_PCI_INTR_MASK      0x00000800
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BVNB_PCI_INTR_SHIFT     11

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: VEC_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_VEC_PCI_INTR_MASK       0x00000400
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_VEC_PCI_INTR_SHIFT      10

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: RPTD_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_RPTD_PCI_INTR_MASK      0x00000200
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_RPTD_PCI_INTR_SHIFT     9

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: HDMI_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_HDMI_PCI_INTR_MASK      0x00000100
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_HDMI_PCI_INTR_SHIFT     8

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: GFX_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_GFX_PCI_INTR_MASK       0x00000080
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_GFX_PCI_INTR_SHIFT      7

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: AIO_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_AIO_PCI_INTR_MASK       0x00000040
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_AIO_PCI_INTR_SHIFT      6

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: BSP_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BSP_PCI_INTR_MASK       0x00000020
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_BSP_PCI_INTR_SHIFT      5

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: XPT_ICAM_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_ICAM_PCI_INTR_MASK  0x00000010
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_ICAM_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: XPT_MSG_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_MSG_PCI_INTR_MASK   0x00000008
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_MSG_PCI_INTR_SHIFT  3

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: XPT_OVFL_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_OVFL_PCI_INTR_MASK  0x00000004
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_OVFL_PCI_INTR_SHIFT 2

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: XPT_STATUS_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_STATUS_PCI_INTR_MASK 0x00000002
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_XPT_STATUS_PCI_INTR_SHIFT 1

/* PCI_INTR1 :: INTR_W0_MASK_STATUS :: HIF_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_HIF_PCI_INTR_MASK       0x00000001
#define BCHP_PCI_INTR1_INTR_W0_MASK_STATUS_HIF_PCI_INTR_SHIFT      0

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: USB_OHCI_0_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_OHCI_0_PCI_INTR_MASK 0x80000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_OHCI_0_PCI_INTR_SHIFT 31

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: USB_EHCI_1_PCI_INTR [30:30] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_EHCI_1_PCI_INTR_MASK 0x40000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_EHCI_1_PCI_INTR_SHIFT 30

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: USB_EHCI_0_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_EHCI_0_PCI_INTR_MASK 0x20000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_EHCI_0_PCI_INTR_SHIFT 29

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: XPT_FE_PCI_INTR [28:28] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_FE_PCI_INTR_MASK    0x10000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_FE_PCI_INTR_SHIFT   28

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: XPT_PCR_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_PCR_PCI_INTR_MASK   0x08000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_PCR_PCI_INTR_SHIFT  27

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: USB_OHCI_1_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_OHCI_1_PCI_INTR_MASK 0x04000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_USB_OHCI_1_PCI_INTR_SHIFT 26

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: SM_PCI_INTR [25:25] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_SM_PCI_INTR_MASK        0x02000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_SM_PCI_INTR_SHIFT       25

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: AFEC_CORE_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_AFEC_CORE_PCI_INTR_MASK 0x01000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_AFEC_CORE_PCI_INTR_SHIFT 24

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: BVNF_PCI_INTR_6 [23:23] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_BVNF_PCI_INTR_6_MASK    0x00800000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_BVNF_PCI_INTR_6_SHIFT   23

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: XPT_MSG_STAT_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_MSG_STAT_PCI_INTR_MASK 0x00400000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_XPT_MSG_STAT_PCI_INTR_SHIFT 22

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: IPI1_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_IPI1_PCI_INTR_MASK      0x00200000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_IPI1_PCI_INTR_SHIFT     21

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: IPI0_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_IPI0_PCI_INTR_MASK      0x00100000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_IPI0_PCI_INTR_SHIFT     20

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_14_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_14_PCI_INTR_MASK 0x00080000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_14_PCI_INTR_SHIFT 19

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_13_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_13_PCI_INTR_MASK 0x00040000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_13_PCI_INTR_SHIFT 18

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_12_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_12_PCI_INTR_MASK 0x00020000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_12_PCI_INTR_SHIFT 17

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_11_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_11_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_11_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_10_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_10_PCI_INTR_MASK 0x00008000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_10_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_9_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_9_PCI_INTR_MASK 0x00004000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_9_PCI_INTR_SHIFT 14

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_8_PCI_INTR [13:13] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_8_PCI_INTR_MASK 0x00002000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_8_PCI_INTR_SHIFT 13

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_7_PCI_INTR [12:12] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_7_PCI_INTR_MASK 0x00001000
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_7_PCI_INTR_SHIFT 12

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_6_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_6_PCI_INTR_MASK 0x00000800
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_6_PCI_INTR_SHIFT 11

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_5_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_5_PCI_INTR_MASK 0x00000400
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_5_PCI_INTR_SHIFT 10

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: reserved0 [09:09] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_reserved0_MASK          0x00000200
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_reserved0_SHIFT         9

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_4_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_4_PCI_INTR_MASK 0x00000100
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_4_PCI_INTR_SHIFT 8

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_3_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_3_PCI_INTR_MASK 0x00000080
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_3_PCI_INTR_SHIFT 7

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_2_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_2_PCI_INTR_MASK 0x00000040
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_2_PCI_INTR_SHIFT 6

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_1_PCI_INTR_MASK 0x00000020
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_1_PCI_INTR_SHIFT 5

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_0_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_0_PCI_INTR_MASK 0x00000010
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_0_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: QPSK_RCVR_0_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_QPSK_RCVR_0_PCI_INTR_MASK 0x00000008
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_QPSK_RCVR_0_PCI_INTR_SHIFT 3

/* PCI_INTR1 :: INTR_W1_MASK_STATUS :: reserved1 [02:00] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_reserved1_MASK          0x00000007
#define BCHP_PCI_INTR1_INTR_W1_MASK_STATUS_reserved1_SHIFT         0

/***************************************************************************
 *INTR_W2_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_reserved0_MASK          0xfffe0000
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_reserved0_SHIFT         17

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: MOCA_GENET_0_B_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_GENET_0_B_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_GENET_0_B_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: GENET_0_B_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_GENET_0_B_PCI_INTR_MASK 0x00008000
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_GENET_0_B_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: reserved1 [14:10] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_reserved1_MASK          0x00007c00
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_reserved1_SHIFT         10

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: SUNDRY_PM_INTR_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SUNDRY_PM_INTR_PCI_INTR_MASK 0x00000200
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SUNDRY_PM_INTR_PCI_INTR_SHIFT 9

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: NMI_INTR_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_NMI_INTR_PCI_INTR_MASK  0x00000100
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_NMI_INTR_PCI_INTR_SHIFT 8

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: SDS_RCVR_1_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SDS_RCVR_1_PCI_INTR_MASK 0x00000080
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SDS_RCVR_1_PCI_INTR_SHIFT 7

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: TFEC_CORE_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_TFEC_CORE_PCI_INTR_MASK 0x00000040
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_TFEC_CORE_PCI_INTR_SHIFT 6

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: QPSK_RCVR_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_QPSK_RCVR_1_PCI_INTR_MASK 0x00000020
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_QPSK_RCVR_1_PCI_INTR_SHIFT 5

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: MOCA_GENET_0_A_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_GENET_0_A_PCI_INTR_MASK 0x00000010
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_GENET_0_A_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: MOCA_INTR_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_INTR_PCI_INTR_MASK 0x00000008
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_MOCA_INTR_PCI_INTR_SHIFT 3

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: UPG_UART2_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_UPG_UART2_PCI_INTR_MASK 0x00000004
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_UPG_UART2_PCI_INTR_SHIFT 2

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: UPG_UART1_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_UPG_UART1_PCI_INTR_MASK 0x00000002
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_UPG_UART1_PCI_INTR_SHIFT 1

/* PCI_INTR1 :: INTR_W2_MASK_STATUS :: SDS_RCVR_0_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SDS_RCVR_0_PCI_INTR_MASK 0x00000001
#define BCHP_PCI_INTR1_INTR_W2_MASK_STATUS_SDS_RCVR_0_PCI_INTR_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W0_MASK_SET :: XPT_RAV_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_RAV_PCI_INTR_MASK      0x80000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_RAV_PCI_INTR_SHIFT     31

/* PCI_INTR1 :: INTR_W0_MASK_SET :: AVD0_PCI_INTR_0 [30:30] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_AVD0_PCI_INTR_0_MASK       0x40000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_AVD0_PCI_INTR_0_SHIFT      30

/* PCI_INTR1 :: INTR_W0_MASK_SET :: FTM_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_FTM_PCI_INTR_MASK          0x20000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_FTM_PCI_INTR_SHIFT         29

/* PCI_INTR1 :: INTR_W0_MASK_SET :: BVNF_PCI_INTR_5 [28:28] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_5_MASK       0x10000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_5_SHIFT      28

/* PCI_INTR1 :: INTR_W0_MASK_SET :: MC_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_MC_PCI_INTR_MASK           0x08000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_MC_PCI_INTR_SHIFT          27

/* PCI_INTR1 :: INTR_W0_MASK_SET :: USB_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_USB_PCI_INTR_MASK          0x04000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_USB_PCI_INTR_SHIFT         26

/* PCI_INTR1 :: INTR_W0_MASK_SET :: reserved0 [25:25] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_reserved0_MASK             0x02000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_reserved0_SHIFT            25

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UHF1_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UHF1_PCI_INTR_MASK         0x01000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UHF1_PCI_INTR_SHIFT        24

/* PCI_INTR1 :: INTR_W0_MASK_SET :: SUN_PCI_INTR [23:23] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_SUN_PCI_INTR_MASK          0x00800000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_SUN_PCI_INTR_SHIFT         23

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_SC_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_SC_PCI_INTR_MASK       0x00400000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_SC_PCI_INTR_SHIFT      22

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_UART0_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_UART0_PCI_INTR_MASK    0x00200000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_UART0_PCI_INTR_SHIFT   21

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_SPI_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_SPI_PCI_INTR_MASK      0x00100000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_SPI_PCI_INTR_SHIFT     20

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_BSC_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_BSC_PCI_INTR_MASK      0x00080000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_BSC_PCI_INTR_SHIFT     19

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_PCI_INTR_MASK          0x00040000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_PCI_INTR_SHIFT         18

/* PCI_INTR1 :: INTR_W0_MASK_SET :: UPG_TMR_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_TMR_PCI_INTR_MASK      0x00020000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_UPG_TMR_PCI_INTR_SHIFT     17

/* PCI_INTR1 :: INTR_W0_MASK_SET :: reserved1 [16:16] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_reserved1_MASK             0x00010000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_reserved1_SHIFT            16

/* PCI_INTR1 :: INTR_W0_MASK_SET :: GENET_0_A_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_GENET_0_A_PCI_INTR_MASK    0x00008000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_GENET_0_A_PCI_INTR_SHIFT   15

/* PCI_INTR1 :: INTR_W0_MASK_SET :: MEMC_0_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_MEMC_0_PCI_INTR_MASK       0x00004000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_MEMC_0_PCI_INTR_SHIFT      14

/* PCI_INTR1 :: INTR_W0_MASK_SET :: BVNF_PCI_INTR_1 [13:13] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_1_MASK       0x00002000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_1_SHIFT      13

/* PCI_INTR1 :: INTR_W0_MASK_SET :: BVNF_PCI_INTR_0 [12:12] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_0_MASK       0x00001000
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNF_PCI_INTR_0_SHIFT      12

/* PCI_INTR1 :: INTR_W0_MASK_SET :: BVNB_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNB_PCI_INTR_MASK         0x00000800
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BVNB_PCI_INTR_SHIFT        11

/* PCI_INTR1 :: INTR_W0_MASK_SET :: VEC_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_VEC_PCI_INTR_MASK          0x00000400
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_VEC_PCI_INTR_SHIFT         10

/* PCI_INTR1 :: INTR_W0_MASK_SET :: RPTD_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_RPTD_PCI_INTR_MASK         0x00000200
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_RPTD_PCI_INTR_SHIFT        9

/* PCI_INTR1 :: INTR_W0_MASK_SET :: HDMI_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_HDMI_PCI_INTR_MASK         0x00000100
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_HDMI_PCI_INTR_SHIFT        8

/* PCI_INTR1 :: INTR_W0_MASK_SET :: GFX_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_GFX_PCI_INTR_MASK          0x00000080
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_GFX_PCI_INTR_SHIFT         7

/* PCI_INTR1 :: INTR_W0_MASK_SET :: AIO_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_AIO_PCI_INTR_MASK          0x00000040
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_AIO_PCI_INTR_SHIFT         6

/* PCI_INTR1 :: INTR_W0_MASK_SET :: BSP_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BSP_PCI_INTR_MASK          0x00000020
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_BSP_PCI_INTR_SHIFT         5

/* PCI_INTR1 :: INTR_W0_MASK_SET :: XPT_ICAM_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_ICAM_PCI_INTR_MASK     0x00000010
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_ICAM_PCI_INTR_SHIFT    4

/* PCI_INTR1 :: INTR_W0_MASK_SET :: XPT_MSG_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_MSG_PCI_INTR_MASK      0x00000008
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_MSG_PCI_INTR_SHIFT     3

/* PCI_INTR1 :: INTR_W0_MASK_SET :: XPT_OVFL_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_OVFL_PCI_INTR_MASK     0x00000004
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_OVFL_PCI_INTR_SHIFT    2

/* PCI_INTR1 :: INTR_W0_MASK_SET :: XPT_STATUS_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_STATUS_PCI_INTR_MASK   0x00000002
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_XPT_STATUS_PCI_INTR_SHIFT  1

/* PCI_INTR1 :: INTR_W0_MASK_SET :: HIF_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_HIF_PCI_INTR_MASK          0x00000001
#define BCHP_PCI_INTR1_INTR_W0_MASK_SET_HIF_PCI_INTR_SHIFT         0

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W1_MASK_SET :: USB_OHCI_0_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_OHCI_0_PCI_INTR_MASK   0x80000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_OHCI_0_PCI_INTR_SHIFT  31

/* PCI_INTR1 :: INTR_W1_MASK_SET :: USB_EHCI_1_PCI_INTR [30:30] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_EHCI_1_PCI_INTR_MASK   0x40000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_EHCI_1_PCI_INTR_SHIFT  30

/* PCI_INTR1 :: INTR_W1_MASK_SET :: USB_EHCI_0_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_EHCI_0_PCI_INTR_MASK   0x20000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_EHCI_0_PCI_INTR_SHIFT  29

/* PCI_INTR1 :: INTR_W1_MASK_SET :: XPT_FE_PCI_INTR [28:28] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_FE_PCI_INTR_MASK       0x10000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_FE_PCI_INTR_SHIFT      28

/* PCI_INTR1 :: INTR_W1_MASK_SET :: XPT_PCR_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_PCR_PCI_INTR_MASK      0x08000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_PCR_PCI_INTR_SHIFT     27

/* PCI_INTR1 :: INTR_W1_MASK_SET :: USB_OHCI_1_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_OHCI_1_PCI_INTR_MASK   0x04000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_USB_OHCI_1_PCI_INTR_SHIFT  26

/* PCI_INTR1 :: INTR_W1_MASK_SET :: SM_PCI_INTR [25:25] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_SM_PCI_INTR_MASK           0x02000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_SM_PCI_INTR_SHIFT          25

/* PCI_INTR1 :: INTR_W1_MASK_SET :: AFEC_CORE_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_AFEC_CORE_PCI_INTR_MASK    0x01000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_AFEC_CORE_PCI_INTR_SHIFT   24

/* PCI_INTR1 :: INTR_W1_MASK_SET :: BVNF_PCI_INTR_6 [23:23] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_BVNF_PCI_INTR_6_MASK       0x00800000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_BVNF_PCI_INTR_6_SHIFT      23

/* PCI_INTR1 :: INTR_W1_MASK_SET :: XPT_MSG_STAT_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_MSG_STAT_PCI_INTR_MASK 0x00400000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_XPT_MSG_STAT_PCI_INTR_SHIFT 22

/* PCI_INTR1 :: INTR_W1_MASK_SET :: IPI1_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_IPI1_PCI_INTR_MASK         0x00200000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_IPI1_PCI_INTR_SHIFT        21

/* PCI_INTR1 :: INTR_W1_MASK_SET :: IPI0_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_IPI0_PCI_INTR_MASK         0x00100000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_IPI0_PCI_INTR_SHIFT        20

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_14_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_14_PCI_INTR_MASK   0x00080000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_14_PCI_INTR_SHIFT  19

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_13_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_13_PCI_INTR_MASK   0x00040000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_13_PCI_INTR_SHIFT  18

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_12_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_12_PCI_INTR_MASK   0x00020000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_12_PCI_INTR_SHIFT  17

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_11_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_11_PCI_INTR_MASK   0x00010000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_11_PCI_INTR_SHIFT  16

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_10_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_10_PCI_INTR_MASK   0x00008000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_10_PCI_INTR_SHIFT  15

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_9_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_9_PCI_INTR_MASK    0x00004000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_9_PCI_INTR_SHIFT   14

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_8_PCI_INTR [13:13] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_8_PCI_INTR_MASK    0x00002000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_8_PCI_INTR_SHIFT   13

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_7_PCI_INTR [12:12] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_7_PCI_INTR_MASK    0x00001000
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_7_PCI_INTR_SHIFT   12

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_6_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_6_PCI_INTR_MASK    0x00000800
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_6_PCI_INTR_SHIFT   11

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_5_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_5_PCI_INTR_MASK    0x00000400
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_5_PCI_INTR_SHIFT   10

/* PCI_INTR1 :: INTR_W1_MASK_SET :: reserved0 [09:09] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_reserved0_MASK             0x00000200
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_reserved0_SHIFT            9

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_4_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_4_PCI_INTR_MASK    0x00000100
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_4_PCI_INTR_SHIFT   8

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_3_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_3_PCI_INTR_MASK    0x00000080
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_3_PCI_INTR_SHIFT   7

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_2_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_2_PCI_INTR_MASK    0x00000040
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_2_PCI_INTR_SHIFT   6

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_1_PCI_INTR_MASK    0x00000020
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_1_PCI_INTR_SHIFT   5

/* PCI_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_0_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_0_PCI_INTR_MASK    0x00000010
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_EXT_IRQ_0_PCI_INTR_SHIFT   4

/* PCI_INTR1 :: INTR_W1_MASK_SET :: QPSK_RCVR_0_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_QPSK_RCVR_0_PCI_INTR_MASK  0x00000008
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_QPSK_RCVR_0_PCI_INTR_SHIFT 3

/* PCI_INTR1 :: INTR_W1_MASK_SET :: reserved1 [02:00] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_reserved1_MASK             0x00000007
#define BCHP_PCI_INTR1_INTR_W1_MASK_SET_reserved1_SHIFT            0

/***************************************************************************
 *INTR_W2_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W2_MASK_SET :: reserved0 [31:17] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_reserved0_MASK             0xfffe0000
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_reserved0_SHIFT            17

/* PCI_INTR1 :: INTR_W2_MASK_SET :: MOCA_GENET_0_B_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_GENET_0_B_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_GENET_0_B_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W2_MASK_SET :: GENET_0_B_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_GENET_0_B_PCI_INTR_MASK    0x00008000
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_GENET_0_B_PCI_INTR_SHIFT   15

/* PCI_INTR1 :: INTR_W2_MASK_SET :: reserved1 [14:10] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_reserved1_MASK             0x00007c00
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_reserved1_SHIFT            10

/* PCI_INTR1 :: INTR_W2_MASK_SET :: SUNDRY_PM_INTR_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SUNDRY_PM_INTR_PCI_INTR_MASK 0x00000200
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SUNDRY_PM_INTR_PCI_INTR_SHIFT 9

/* PCI_INTR1 :: INTR_W2_MASK_SET :: NMI_INTR_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_NMI_INTR_PCI_INTR_MASK     0x00000100
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_NMI_INTR_PCI_INTR_SHIFT    8

/* PCI_INTR1 :: INTR_W2_MASK_SET :: SDS_RCVR_1_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SDS_RCVR_1_PCI_INTR_MASK   0x00000080
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SDS_RCVR_1_PCI_INTR_SHIFT  7

/* PCI_INTR1 :: INTR_W2_MASK_SET :: TFEC_CORE_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_TFEC_CORE_PCI_INTR_MASK    0x00000040
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_TFEC_CORE_PCI_INTR_SHIFT   6

/* PCI_INTR1 :: INTR_W2_MASK_SET :: QPSK_RCVR_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_QPSK_RCVR_1_PCI_INTR_MASK  0x00000020
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_QPSK_RCVR_1_PCI_INTR_SHIFT 5

/* PCI_INTR1 :: INTR_W2_MASK_SET :: MOCA_GENET_0_A_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_GENET_0_A_PCI_INTR_MASK 0x00000010
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_GENET_0_A_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W2_MASK_SET :: MOCA_INTR_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_INTR_PCI_INTR_MASK    0x00000008
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_MOCA_INTR_PCI_INTR_SHIFT   3

/* PCI_INTR1 :: INTR_W2_MASK_SET :: UPG_UART2_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_UPG_UART2_PCI_INTR_MASK    0x00000004
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_UPG_UART2_PCI_INTR_SHIFT   2

/* PCI_INTR1 :: INTR_W2_MASK_SET :: UPG_UART1_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_UPG_UART1_PCI_INTR_MASK    0x00000002
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_UPG_UART1_PCI_INTR_SHIFT   1

/* PCI_INTR1 :: INTR_W2_MASK_SET :: SDS_RCVR_0_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SDS_RCVR_0_PCI_INTR_MASK   0x00000001
#define BCHP_PCI_INTR1_INTR_W2_MASK_SET_SDS_RCVR_0_PCI_INTR_SHIFT  0

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: XPT_RAV_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_RAV_PCI_INTR_MASK    0x80000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_RAV_PCI_INTR_SHIFT   31

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: AVD0_PCI_INTR_0 [30:30] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_AVD0_PCI_INTR_0_MASK     0x40000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_AVD0_PCI_INTR_0_SHIFT    30

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: FTM_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_FTM_PCI_INTR_MASK        0x20000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_FTM_PCI_INTR_SHIFT       29

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_PCI_INTR_5 [28:28] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_5_MASK     0x10000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_5_SHIFT    28

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: MC_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_MC_PCI_INTR_MASK         0x08000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_MC_PCI_INTR_SHIFT        27

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: USB_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_USB_PCI_INTR_MASK        0x04000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_USB_PCI_INTR_SHIFT       26

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: reserved0 [25:25] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_reserved0_MASK           0x02000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_reserved0_SHIFT          25

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UHF1_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UHF1_PCI_INTR_MASK       0x01000000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UHF1_PCI_INTR_SHIFT      24

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: SUN_PCI_INTR [23:23] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_SUN_PCI_INTR_MASK        0x00800000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_SUN_PCI_INTR_SHIFT       23

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_SC_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_SC_PCI_INTR_MASK     0x00400000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_SC_PCI_INTR_SHIFT    22

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_UART0_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_UART0_PCI_INTR_MASK  0x00200000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_UART0_PCI_INTR_SHIFT 21

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_SPI_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_SPI_PCI_INTR_MASK    0x00100000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_SPI_PCI_INTR_SHIFT   20

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_BSC_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_BSC_PCI_INTR_MASK    0x00080000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_BSC_PCI_INTR_SHIFT   19

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_PCI_INTR_MASK        0x00040000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_PCI_INTR_SHIFT       18

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: UPG_TMR_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_TMR_PCI_INTR_MASK    0x00020000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_UPG_TMR_PCI_INTR_SHIFT   17

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: reserved1 [16:16] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_reserved1_MASK           0x00010000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_reserved1_SHIFT          16

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: GENET_0_A_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_GENET_0_A_PCI_INTR_MASK  0x00008000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_GENET_0_A_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: MEMC_0_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_MEMC_0_PCI_INTR_MASK     0x00004000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_MEMC_0_PCI_INTR_SHIFT    14

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_PCI_INTR_1 [13:13] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_1_MASK     0x00002000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_1_SHIFT    13

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_PCI_INTR_0 [12:12] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_0_MASK     0x00001000
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNF_PCI_INTR_0_SHIFT    12

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: BVNB_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNB_PCI_INTR_MASK       0x00000800
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BVNB_PCI_INTR_SHIFT      11

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: VEC_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_VEC_PCI_INTR_MASK        0x00000400
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_VEC_PCI_INTR_SHIFT       10

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: RPTD_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_RPTD_PCI_INTR_MASK       0x00000200
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_RPTD_PCI_INTR_SHIFT      9

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: HDMI_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_HDMI_PCI_INTR_MASK       0x00000100
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_HDMI_PCI_INTR_SHIFT      8

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: GFX_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_GFX_PCI_INTR_MASK        0x00000080
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_GFX_PCI_INTR_SHIFT       7

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: AIO_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_AIO_PCI_INTR_MASK        0x00000040
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_AIO_PCI_INTR_SHIFT       6

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: BSP_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BSP_PCI_INTR_MASK        0x00000020
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_BSP_PCI_INTR_SHIFT       5

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: XPT_ICAM_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_ICAM_PCI_INTR_MASK   0x00000010
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_ICAM_PCI_INTR_SHIFT  4

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: XPT_MSG_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_MSG_PCI_INTR_MASK    0x00000008
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_MSG_PCI_INTR_SHIFT   3

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: XPT_OVFL_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_OVFL_PCI_INTR_MASK   0x00000004
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_OVFL_PCI_INTR_SHIFT  2

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: XPT_STATUS_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_STATUS_PCI_INTR_MASK 0x00000002
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_XPT_STATUS_PCI_INTR_SHIFT 1

/* PCI_INTR1 :: INTR_W0_MASK_CLEAR :: HIF_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_HIF_PCI_INTR_MASK        0x00000001
#define BCHP_PCI_INTR1_INTR_W0_MASK_CLEAR_HIF_PCI_INTR_SHIFT       0

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: USB_OHCI_0_PCI_INTR [31:31] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_OHCI_0_PCI_INTR_MASK 0x80000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_OHCI_0_PCI_INTR_SHIFT 31

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: USB_EHCI_1_PCI_INTR [30:30] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_EHCI_1_PCI_INTR_MASK 0x40000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_EHCI_1_PCI_INTR_SHIFT 30

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: USB_EHCI_0_PCI_INTR [29:29] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_EHCI_0_PCI_INTR_MASK 0x20000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_EHCI_0_PCI_INTR_SHIFT 29

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: XPT_FE_PCI_INTR [28:28] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_FE_PCI_INTR_MASK     0x10000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_FE_PCI_INTR_SHIFT    28

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: XPT_PCR_PCI_INTR [27:27] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_PCR_PCI_INTR_MASK    0x08000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_PCR_PCI_INTR_SHIFT   27

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: USB_OHCI_1_PCI_INTR [26:26] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_OHCI_1_PCI_INTR_MASK 0x04000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_USB_OHCI_1_PCI_INTR_SHIFT 26

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: SM_PCI_INTR [25:25] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_SM_PCI_INTR_MASK         0x02000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_SM_PCI_INTR_SHIFT        25

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: AFEC_CORE_PCI_INTR [24:24] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_AFEC_CORE_PCI_INTR_MASK  0x01000000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_AFEC_CORE_PCI_INTR_SHIFT 24

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: BVNF_PCI_INTR_6 [23:23] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_BVNF_PCI_INTR_6_MASK     0x00800000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_BVNF_PCI_INTR_6_SHIFT    23

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: XPT_MSG_STAT_PCI_INTR [22:22] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_MSG_STAT_PCI_INTR_MASK 0x00400000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_XPT_MSG_STAT_PCI_INTR_SHIFT 22

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: IPI1_PCI_INTR [21:21] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_IPI1_PCI_INTR_MASK       0x00200000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_IPI1_PCI_INTR_SHIFT      21

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: IPI0_PCI_INTR [20:20] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_IPI0_PCI_INTR_MASK       0x00100000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_IPI0_PCI_INTR_SHIFT      20

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_14_PCI_INTR [19:19] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_14_PCI_INTR_MASK 0x00080000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_14_PCI_INTR_SHIFT 19

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_13_PCI_INTR [18:18] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_13_PCI_INTR_MASK 0x00040000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_13_PCI_INTR_SHIFT 18

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_12_PCI_INTR [17:17] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_12_PCI_INTR_MASK 0x00020000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_12_PCI_INTR_SHIFT 17

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_11_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_11_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_11_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_10_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_10_PCI_INTR_MASK 0x00008000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_10_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_9_PCI_INTR [14:14] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_9_PCI_INTR_MASK  0x00004000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_9_PCI_INTR_SHIFT 14

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_8_PCI_INTR [13:13] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_8_PCI_INTR_MASK  0x00002000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_8_PCI_INTR_SHIFT 13

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_7_PCI_INTR [12:12] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_7_PCI_INTR_MASK  0x00001000
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_7_PCI_INTR_SHIFT 12

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_6_PCI_INTR [11:11] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_6_PCI_INTR_MASK  0x00000800
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_6_PCI_INTR_SHIFT 11

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_5_PCI_INTR [10:10] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_5_PCI_INTR_MASK  0x00000400
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_5_PCI_INTR_SHIFT 10

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: reserved0 [09:09] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_reserved0_MASK           0x00000200
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_reserved0_SHIFT          9

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_4_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_4_PCI_INTR_MASK  0x00000100
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_4_PCI_INTR_SHIFT 8

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_3_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_3_PCI_INTR_MASK  0x00000080
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_3_PCI_INTR_SHIFT 7

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_2_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_2_PCI_INTR_MASK  0x00000040
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_2_PCI_INTR_SHIFT 6

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_1_PCI_INTR_MASK  0x00000020
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_1_PCI_INTR_SHIFT 5

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_0_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_0_PCI_INTR_MASK  0x00000010
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_0_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: QPSK_RCVR_0_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_QPSK_RCVR_0_PCI_INTR_MASK 0x00000008
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_QPSK_RCVR_0_PCI_INTR_SHIFT 3

/* PCI_INTR1 :: INTR_W1_MASK_CLEAR :: reserved1 [02:00] */
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_reserved1_MASK           0x00000007
#define BCHP_PCI_INTR1_INTR_W1_MASK_CLEAR_reserved1_SHIFT          0

/***************************************************************************
 *INTR_W2_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_reserved0_MASK           0xfffe0000
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_reserved0_SHIFT          17

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: MOCA_GENET_0_B_PCI_INTR [16:16] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_GENET_0_B_PCI_INTR_MASK 0x00010000
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_GENET_0_B_PCI_INTR_SHIFT 16

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: GENET_0_B_PCI_INTR [15:15] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_GENET_0_B_PCI_INTR_MASK  0x00008000
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_GENET_0_B_PCI_INTR_SHIFT 15

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: reserved1 [14:10] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_reserved1_MASK           0x00007c00
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_reserved1_SHIFT          10

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: SUNDRY_PM_INTR_PCI_INTR [09:09] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SUNDRY_PM_INTR_PCI_INTR_MASK 0x00000200
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SUNDRY_PM_INTR_PCI_INTR_SHIFT 9

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: NMI_INTR_PCI_INTR [08:08] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_NMI_INTR_PCI_INTR_MASK   0x00000100
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_NMI_INTR_PCI_INTR_SHIFT  8

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: SDS_RCVR_1_PCI_INTR [07:07] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SDS_RCVR_1_PCI_INTR_MASK 0x00000080
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SDS_RCVR_1_PCI_INTR_SHIFT 7

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: TFEC_CORE_PCI_INTR [06:06] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_TFEC_CORE_PCI_INTR_MASK  0x00000040
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_TFEC_CORE_PCI_INTR_SHIFT 6

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: QPSK_RCVR_1_PCI_INTR [05:05] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_QPSK_RCVR_1_PCI_INTR_MASK 0x00000020
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_QPSK_RCVR_1_PCI_INTR_SHIFT 5

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: MOCA_GENET_0_A_PCI_INTR [04:04] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_GENET_0_A_PCI_INTR_MASK 0x00000010
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_GENET_0_A_PCI_INTR_SHIFT 4

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: MOCA_INTR_PCI_INTR [03:03] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_INTR_PCI_INTR_MASK  0x00000008
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_MOCA_INTR_PCI_INTR_SHIFT 3

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_UART2_PCI_INTR [02:02] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_UPG_UART2_PCI_INTR_MASK  0x00000004
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_UPG_UART2_PCI_INTR_SHIFT 2

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_UART1_PCI_INTR [01:01] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_UPG_UART1_PCI_INTR_MASK  0x00000002
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_UPG_UART1_PCI_INTR_SHIFT 1

/* PCI_INTR1 :: INTR_W2_MASK_CLEAR :: SDS_RCVR_0_PCI_INTR [00:00] */
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SDS_RCVR_0_PCI_INTR_MASK 0x00000001
#define BCHP_PCI_INTR1_INTR_W2_MASK_CLEAR_SDS_RCVR_0_PCI_INTR_SHIFT 0

#endif /* #ifndef BCHP_PCI_INTR1_H__ */

/* End of File */
