/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : wf_top_cfg.h
//[Revision time]   : Thu Nov 11 16:11:47 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_TOP_CFG_REGS_H__
#define __WF_TOP_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_TOP_CFG CR Definitions                     
//
//****************************************************************************

#define WF_TOP_CFG_BASE                                        0x80020000

#define WF_TOP_CFG_IP_VERSION_ADDR                             (WF_TOP_CFG_BASE + 0x10) // 0010
#define WF_TOP_CFG_FREQ_DET_CTL_ADDR                           (WF_TOP_CFG_BASE + 0x100) // 0100
#define WF_TOP_CFG_DBG_SEL_ADDR                                (WF_TOP_CFG_BASE + 0x608) // 0608
#define WF_TOP_CFG_DBG_STATUS_ADDR                             (WF_TOP_CFG_BASE + 0x60c) // 060C
#define WF_TOP_CFG_ICAP_DEBUG_NUM_SEL_ADDR                     (WF_TOP_CFG_BASE + 0x614) // 0614
#define WF_TOP_CFG_RESERVED_0_ADDR                             (WF_TOP_CFG_BASE + 0x700) // 0700
#define WF_TOP_CFG_RESERVED_1_ADDR                             (WF_TOP_CFG_BASE + 0x704) // 0704
#define WF_TOP_CFG_CMDBT_CTL_SIDEBAND_ADDR                     (WF_TOP_CFG_BASE + 0x708) // 0708
#define WF_TOP_CFG_CMDBT_CTL_ADDR                              (WF_TOP_CFG_BASE + 0x800) // 0800
#define WF_TOP_CFG_CMDBT_CTL_1_ADDR                            (WF_TOP_CFG_BASE + 0x804) // 0804
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_ADDR                  (WF_TOP_CFG_BASE + 0x808) // 0808
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_1_ADDR                (WF_TOP_CFG_BASE + 0x80c) // 080C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_0_ADDR               (WF_TOP_CFG_BASE + 0x810) // 0810
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_1_ADDR               (WF_TOP_CFG_BASE + 0x814) // 0814
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_2_ADDR               (WF_TOP_CFG_BASE + 0x818) // 0818
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_3_ADDR               (WF_TOP_CFG_BASE + 0x81c) // 081C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_4_ADDR               (WF_TOP_CFG_BASE + 0x820) // 0820
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_5_ADDR               (WF_TOP_CFG_BASE + 0x824) // 0824
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_6_ADDR               (WF_TOP_CFG_BASE + 0x828) // 0828
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_7_ADDR               (WF_TOP_CFG_BASE + 0x82c) // 082C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_8_ADDR               (WF_TOP_CFG_BASE + 0x830) // 0830
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_9_ADDR               (WF_TOP_CFG_BASE + 0x834) // 0834
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_10_ADDR              (WF_TOP_CFG_BASE + 0x838) // 0838
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_11_ADDR              (WF_TOP_CFG_BASE + 0x83c) // 083C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_12_ADDR              (WF_TOP_CFG_BASE + 0x840) // 0840
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_13_ADDR              (WF_TOP_CFG_BASE + 0x844) // 0844
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_14_ADDR              (WF_TOP_CFG_BASE + 0x848) // 0848
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_15_ADDR              (WF_TOP_CFG_BASE + 0x84C) // 084C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_16_ADDR              (WF_TOP_CFG_BASE + 0x850) // 0850
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_17_ADDR              (WF_TOP_CFG_BASE + 0x854) // 0854
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_18_ADDR              (WF_TOP_CFG_BASE + 0x858) // 0858
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_19_ADDR              (WF_TOP_CFG_BASE + 0x85C) // 085C
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_20_ADDR              (WF_TOP_CFG_BASE + 0x860) // 0860
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_21_ADDR              (WF_TOP_CFG_BASE + 0x864) // 0864




/* =====================================================================================

  ---IP_VERSION (0x80020000 + 0x10)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_ADDR                  WF_TOP_CFG_IP_VERSION_ADDR
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_MASK                  0xFFFFFFFF                // IP_VERSION[31..0]
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_SHFT                  0

/* =====================================================================================

  ---FREQ_DET_CTL (0x80020000 + 0x100)---

    DET_CAL_COUNTER[15..0]       - (RO) calculation cycle count  by calculation clock
    DET_VLD[16]                  - (RO) calculation clock detection done indicator
                                     1'h0 = detection is not completed
                                     1'h1 = detection is completed
    RESERVED17[19..17]           - (RO) Reserved bits
    DET_CNT_CYCLE[22..20]        - (RW) reference cycle count  by 32KHz, count range = 1 ~ 6
    DET_EN[23]                   - (RW) detection enable
                                     1'h0: disable
                                     1'h1: enable
    CAL_CKEN[24]                 - (RW) No loading, No use
    CAL_CKSEL[26..25]            - (RW) No loading, No use
    WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27] - (RW) clock gating of freq meter target clock
    WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28] - (RW) To select freq meter target clock:
                                     2'b00: hclk_ck
                                     2'b01: osc_ck
                                     2'b10: mcu_cal_ck
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_MASK 0x30000000                // WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT 28
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_MASK 0x08000000                // WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_SHFT 27
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_ADDR                 WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_MASK                 0x06000000                // CAL_CKSEL[26..25]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_SHFT                 25
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_ADDR                  WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_MASK                  0x01000000                // CAL_CKEN[24]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_SHFT                  24
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_ADDR                    WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_MASK                    0x00800000                // DET_EN[23]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_SHFT                    23
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_ADDR             WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_MASK             0x00700000                // DET_CNT_CYCLE[22..20]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_SHFT             20
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_ADDR                   WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_MASK                   0x00010000                // DET_VLD[16]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_SHFT                   16
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_ADDR           WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_MASK           0x0000FFFF                // DET_CAL_COUNTER[15..0]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_SHFT           0

/* =====================================================================================

  ---DBG_SEL (0x80020000 + 0x608)---

    DBG_SEL[1..0]                - (RW) debug flag select signal of wf_top_cfg
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_ADDR                        WF_TOP_CFG_DBG_SEL_ADDR
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_MASK                        0x00000003                // DBG_SEL[1..0]
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_SHFT                        0

/* =====================================================================================

  ---DBG_STATUS (0x80020000 + 0x60c)---

    WF_TOP_CFG_DBG[15..0]        - (RO) debug flag signal of wf_top_cfg_on (only wf_top_cfg's debug flag mux out)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_ADDR              WF_TOP_CFG_DBG_STATUS_ADDR
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_MASK              0x0000FFFF                // WF_TOP_CFG_DBG[15..0]
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_SHFT              0

/* =====================================================================================

  ---ICAP_DEBUG_NUM_SEL (0x80020000 + 0x614)---

    cr_wf_icap_top_dbg_num_sel[2..0] - (RW) select icap dbg monitor for icap0~icap8
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_icap_top_dbg_num_sel_ADDR WF_TOP_CFG_ICAP_DEBUG_NUM_SEL_ADDR
#define WF_TOP_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_icap_top_dbg_num_sel_MASK 0x00000007                // cr_wf_icap_top_dbg_num_sel[2..0]
#define WF_TOP_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_icap_top_dbg_num_sel_SHFT 0

/* =====================================================================================

  ---RESERVED_0 (0x80020000 + 0x700)---

    RESERVED_0[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_ADDR                  WF_TOP_CFG_RESERVED_0_ADDR
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_MASK                  0xFFFFFFFF                // RESERVED_0[31..0]
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_SHFT                  0

/* =====================================================================================

  ---RESERVED_1 (0x80020000 + 0x704)---

    RESERVED_1[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_ADDR                  WF_TOP_CFG_RESERVED_1_ADDR
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_MASK                  0xFFFFFFFF                // RESERVED_1[31..0]
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_SHFT                  0

/* =====================================================================================

  ---CMDBT_CTL_SIDEBAND (0x80020000 + 0x708)---

    cr_special_cmd_fin_src_sel[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_ADDR WF_TOP_CFG_CMDBT_CTL_SIDEBAND_ADDR
#define WF_TOP_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_MASK 0x00000001                // cr_special_cmd_fin_src_sel[0]
#define WF_TOP_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_SHFT 0

/* =====================================================================================

  ---CMDBT_CTL (0x80020000 + 0x800)---

    CMDBT_MEM_WRITE_DIS[0]       - (RW) disable command batch writing "DLM" and "external BUS memory"
    CMDBT_AHB_DIS[1]             - (RW) disable command batch using "external BUS memory" path
    CMDBT_DLM_DIS[2]             - (RW) disable command batch using "DLM" path
    CMDBT_THIN_DLM_REQ_DIS[3]    - (RW)  xxx 
    CMDBT_FIX_EXTRA_FETCH_EN[4]  - (RW) fix extra fetch function enable
    CMDBT_JMP_RST_EN[5]          - (RW) jump reset functoin enable
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_ADDR             WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_MASK             0x00000020                // CMDBT_JMP_RST_EN[5]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_SHFT             5
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_ADDR     WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_MASK     0x00000010                // CMDBT_FIX_EXTRA_FETCH_EN[4]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_SHFT     4
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_ADDR       WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_MASK       0x00000008                // CMDBT_THIN_DLM_REQ_DIS[3]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_SHFT       3
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_DLM_DIS_ADDR                WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_DLM_DIS_MASK                0x00000004                // CMDBT_DLM_DIS[2]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_DLM_DIS_SHFT                2
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_AHB_DIS_ADDR                WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_AHB_DIS_MASK                0x00000002                // CMDBT_AHB_DIS[1]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_AHB_DIS_SHFT                1
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_ADDR          WF_TOP_CFG_CMDBT_CTL_ADDR
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_MASK          0x00000001                // CMDBT_MEM_WRITE_DIS[0]
#define WF_TOP_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_SHFT          0

/* =====================================================================================

  ---CMDBT_CTL_1 (0x80020000 + 0x804)---

    CMDBT_SPECIAL_CMD_OFFSET[4..0] - (RW) cmdbt burst cmd option: offset
    CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX[16..5] - (RW) cmdbt burst cmd prefix
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_ADDR WF_TOP_CFG_CMDBT_CTL_1_ADDR
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_MASK 0x0001FFE0                // CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX[16..5]
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_SHFT 5
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_ADDR   WF_TOP_CFG_CMDBT_CTL_1_ADDR
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_MASK   0x0000001F                // CMDBT_SPECIAL_CMD_OFFSET[4..0]
#define WF_TOP_CFG_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_SHFT   0

/* =====================================================================================

  ---CMDBT_MEM_ADDR_PREFIX (0x80020000 + 0x808)---

    RESERVED0[3..0]              - (RO) Reserved bits
    CMDBT_DLM_MEM_ADDR_PREFIX[15..4] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "DLM" (connac 1.0: MCU DLM, connac 2.0: MCU ULM)
                                     Note: the path "DLM" is not supported in connac 2.0
    RESERVED16[18..16]           - (RO) Reserved bits
    CMDBT_EXT_MEM_ADDR_PREFIX[31..19] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "external BUS memory"
                                     Note: the memory which is wfsys's bus structure slave can be "external BUS memory"

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_ADDR WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_ADDR
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_MASK 0xFFF80000                // CMDBT_EXT_MEM_ADDR_PREFIX[31..19]
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_SHFT 19
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_ADDR WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_ADDR
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_MASK 0x0000FFF0                // CMDBT_DLM_MEM_ADDR_PREFIX[15..4]
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_SHFT 4

/* =====================================================================================

  ---CMDBT_MEM_ADDR_PREFIX_1 (0x80020000 + 0x80c)---

    RESERVED0[18..0]             - (RO) Reserved bits
    CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "external BUS memory"
                                     Note: the memory which is wfsys's bus structure slave can be "external BUS memory"

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_ADDR WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_1_ADDR
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_MASK 0xFFF80000                // CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19]
#define WF_TOP_CFG_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_SHFT 19

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_0 (0x80020000 + 0x810)---

    CMDBT_FETCH_START_ADDR_0[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_0_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_0[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_1 (0x80020000 + 0x814)---

    CMDBT_FETCH_START_ADDR_1[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_1_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_1[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_2 (0x80020000 + 0x818)---

    CMDBT_FETCH_START_ADDR_2[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_2_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_2[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_3 (0x80020000 + 0x81c)---

    CMDBT_FETCH_START_ADDR_3[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_3_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_3[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_4 (0x80020000 + 0x820)---

    CMDBT_FETCH_START_ADDR_4[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_4_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_4[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_5 (0x80020000 + 0x824)---

    CMDBT_FETCH_START_ADDR_5[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_5_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_5[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_6 (0x80020000 + 0x828)---

    CMDBT_FETCH_START_ADDR_6[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_6_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_6[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_7 (0x80020000 + 0x82c)---

    CMDBT_FETCH_START_ADDR_7[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_7_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_7[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_8 (0x80020000 + 0x830)---

    CMDBT_FETCH_START_ADDR_8[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_8_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_8[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_9 (0x80020000 + 0x834)---

    CMDBT_FETCH_START_ADDR_9[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_9_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_9[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_10 (0x80020000 + 0x838)---

    CMDBT_FETCH_START_ADDR_10[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_10_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_10[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_11 (0x80020000 + 0x83c)---

    CMDBT_FETCH_START_ADDR_11[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_11_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_11[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_12 (0x80020000 + 0x840)---

    CMDBT_FETCH_START_ADDR_12[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_12_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_12[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_13 (0x80020000 + 0x844)---

    CMDBT_FETCH_START_ADDR_13[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_13_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_13[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_14 (0x80020000 + 0x848)---

    CMDBT_FETCH_START_ADDR_14[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_14_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_14[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_15 (0x80020000 + 0x84C)---

    CMDBT_FETCH_START_ADDR_15[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_15_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_15[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_16 (0x80020000 + 0x850)---

    CMDBT_FETCH_START_ADDR_16[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_16_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_16[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_17 (0x80020000 + 0x854)---

    CMDBT_FETCH_START_ADDR_17[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_17_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_17[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_18 (0x80020000 + 0x858)---

    CMDBT_FETCH_START_ADDR_18[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_18_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_18[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_19 (0x80020000 + 0x85C)---

    CMDBT_FETCH_START_ADDR_19[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_19_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_19[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_20 (0x80020000 + 0x860)---

    CMDBT_FETCH_START_ADDR_20[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_20_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_20[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_SHFT 0

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_21 (0x80020000 + 0x864)---

    CMDBT_FETCH_START_ADDR_21[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_ADDR WF_TOP_CFG_CMDBT_FETCH_START_ADDR_21_ADDR
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_MASK 0x000FFFFF                // CMDBT_FETCH_START_ADDR_21[19..0]
#define WF_TOP_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_TOP_CFG_REGS_H__
