Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\Lab8\Lab8-2\upcounter.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <upcounter>.
Analyzing Verilog file "F:\Lab8\Lab8-2\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "F:\Lab8\Lab8-2\downcounter.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <downcounter>.
Analyzing Verilog file "F:\Lab8\Lab8-2\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "F:\Lab8\Lab8-2\ten_up_cnt.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <ten_up_cnt>.
Analyzing Verilog file "F:\Lab8\Lab8-2\ten_down_cnt.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <ten_down_cnt>.
Analyzing Verilog file "F:\Lab8\Lab8-2\ssd_decoder.v" into library work
Parsing module <ssd_decoder>.
Analyzing Verilog file "F:\Lab8\Lab8-2\scan_ctl.v" into library work
Parsing module <scan_ctl>.
Analyzing Verilog file "F:\Lab8\Lab8-2\fsm.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <fsm>.
Analyzing Verilog file "F:\Lab8\Lab8-2\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "F:\Lab8\Lab8-2\display_ctl.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <display_ctl>.
Analyzing Verilog file "F:\Lab8\Lab8-2\debounce_one_pulse.v" into library work
Parsing module <debounce_one_pulse>.
Analyzing Verilog file "F:\Lab8\Lab8-2\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <clock_generator>.
Analyzing Verilog file "F:\Lab8\Lab8-2\timer.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <timer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\Lab8\Lab8-2\timer.v" Line 59: Port clk_out is not connected to this instance

Elaborating module <timer>.

Elaborating module <freq_div>.
WARNING:HDLCompiler:1127 - "F:\Lab8\Lab8-2\timer.v" Line 64: Assignment to clk_fast2 ignored, since the identifier is never used

Elaborating module <clock_generator>.

Elaborating module <debounce_one_pulse>.

Elaborating module <debounce>.

Elaborating module <one_pulse>.

Elaborating module <fsm>.

Elaborating module <ten_up_cnt>.
WARNING:HDLCompiler:91 - "F:\Lab8\Lab8-2\ten_up_cnt.v" Line 55: Signal <tens_limit> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <upcounter>.
WARNING:HDLCompiler:1127 - "F:\Lab8\Lab8-2\ten_up_cnt.v" Line 80: Assignment to cout_tens ignored, since the identifier is never used

Elaborating module <ten_down_cnt>.

Elaborating module <downcounter>.
WARNING:HDLCompiler:1127 - "F:\Lab8\Lab8-2\ten_down_cnt.v" Line 88: Assignment to cout_tens ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\Lab8\Lab8-2\timer.v" Line 154: Assignment to carry_hour2 ignored, since the identifier is never used

Elaborating module <display_ctl>.

Elaborating module <scan_ctl>.

Elaborating module <ssd_decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <timer>.
    Related source file is "F:\Lab8\Lab8-2\timer.v".
INFO:Xst:3210 - "F:\Lab8\Lab8-2\timer.v" line 59: Output port <clk_out> of the instance <frequency_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Lab8\Lab8-2\timer.v" line 59: Output port <clk_fast2> of the instance <frequency_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Lab8\Lab8-2\timer.v" line 98: Output port <carry> of the instance <minutes1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Lab8\Lab8-2\timer.v" line 111: Output port <carry> of the instance <hours1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Lab8\Lab8-2\timer.v" line 153: Output port <carry> of the instance <hours2> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "F:\Lab8\Lab8-2\freq_div.v".
    Found 2-bit register for signal <clk_ctl>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_out>.
    Found 25-bit adder for signal <cnt_tmp> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "F:\Lab8\Lab8-2\clock_generator.v".
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_3_o_add_1_OUT> created at line 55.
    Found 18-bit adder for signal <count_200K[17]_GND_3_o_add_5_OUT> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <debounce_one_pulse>.
    Related source file is "F:\Lab8\Lab8-2\debounce_one_pulse.v".
    Summary:
	no macro.
Unit <debounce_one_pulse> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "F:\Lab8\Lab8-2\debounce.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "F:\Lab8\Lab8-2\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "F:\Lab8\Lab8-2\fsm.v".
    Found 2-bit register for signal <state>.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 47.
    Found 1-bit 4-to-1 multiplexer for signal <count_enable> created at line 47.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <ten_up_cnt>.
    Related source file is "F:\Lab8\Lab8-2\ten_up_cnt.v".
INFO:Xst:3210 - "F:\Lab8\Lab8-2\ten_up_cnt.v" line 78: Output port <carry> of the instance <tens_part> is unconnected or connected to loadless signal.
    Found 4-bit comparator equal for signal <tens[3]_tens_limit[3]_equal_1_o> created at line 55
    Found 4-bit comparator equal for signal <unit[3]_unit_limit[3]_equal_2_o> created at line 55
    Summary:
	inferred   2 Comparator(s).
Unit <ten_up_cnt> synthesized.

Synthesizing Unit <upcounter>.
    Related source file is "F:\Lab8\Lab8-2\upcounter.v".
    Found 1-bit register for signal <value<3>>.
    Found 1-bit register for signal <value<2>>.
    Found 1-bit register for signal <value<1>>.
    Found 1-bit register for signal <value<0>>.
    Found 4-bit adder for signal <value[3]_GND_10_o_add_4_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <upcounter> synthesized.

Synthesizing Unit <ten_down_cnt>.
    Related source file is "F:\Lab8\Lab8-2\ten_down_cnt.v".
INFO:Xst:3210 - "F:\Lab8\Lab8-2\ten_down_cnt.v" line 86: Output port <carry> of the instance <tens_part> is unconnected or connected to loadless signal.
    Found 4-bit comparator equal for signal <tens[3]_tens_limit[3]_equal_1_o> created at line 61
    Found 4-bit comparator equal for signal <unit[3]_unit_limit[3]_equal_2_o> created at line 61
    Summary:
	inferred   2 Comparator(s).
Unit <ten_down_cnt> synthesized.

Synthesizing Unit <downcounter>.
    Related source file is "F:\Lab8\Lab8-2\downcounter.v".
    Found 1-bit register for signal <value<3>>.
    Found 1-bit register for signal <value<2>>.
    Found 1-bit register for signal <value<1>>.
    Found 1-bit register for signal <value<0>>.
    Found 4-bit subtractor for signal <value[3]_GND_12_o_sub_6_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <downcounter> synthesized.

Synthesizing Unit <display_ctl>.
    Related source file is "F:\Lab8\Lab8-2\display_ctl.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <display_ctl> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "F:\Lab8\Lab8-2\scan_ctl.v".
    Found 4x4-bit Read Only RAM for signal <ssd_ctl>
    Found 4-bit 4-to-1 multiplexer for signal <bcd_out> created at line 39.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <ssd_decoder>.
    Related source file is "F:\Lab8\Lab8-2\ssd_decoder.v".
    Found 16x15-bit Read Only RAM for signal <ssd_out>
    Summary:
	inferred   1 RAM(s).
Unit <ssd_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 18-bit adder                                          : 1
 25-bit adder                                          : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 4
# Registers                                            : 49
 1-bit register                                        : 41
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 2
 25-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 8
 4-bit comparator equal                                : 8
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 32
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_generator>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
The following registers are absorbed into counter <count_20M>: 1 register on signal <count_20M>.
Unit <clock_generator> synthesized (advanced).

Synthesizing (advanced) Unit <scan_ctl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ssd_ctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk_ctl>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ssd_ctl>       |          |
    -----------------------------------------------------------------------
Unit <scan_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <ssd_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ssd_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ssd_out>       |          |
    -----------------------------------------------------------------------
Unit <ssd_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 9
 25-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 4
# Counters                                             : 2
 18-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 8
 4-bit comparator equal                                : 8
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 32
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    value_0 in unit <upcounter>
    value_1 in unit <upcounter>
    value_2 in unit <upcounter>
    value_3 in unit <upcounter>
    value_0 in unit <downcounter>
    value_1 in unit <downcounter>
    value_2 in unit <downcounter>
    value_3 in unit <downcounter>


Optimizing unit <timer> ...

Optimizing unit <freq_div> ...

Optimizing unit <clock_generator> ...

Optimizing unit <debounce> ...

Optimizing unit <downcounter> ...

Optimizing unit <upcounter> ...

Optimizing unit <fsm> ...
WARNING:Xst:2677 - Node <frequency_divider/clk_out> of sequential type is unconnected in block <timer>.
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_0> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_0> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_1> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_1> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_2> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_2> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_3> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_3> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_4> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_4> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_5> in Unit <timer> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 127
 Flip-Flops                                            : 127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : timer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 408
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 64
#      LUT2                        : 35
#      LUT3                        : 21
#      LUT4                        : 18
#      LUT5                        : 61
#      LUT6                        : 68
#      MUXCY                       : 64
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 143
#      FD                          : 2
#      FDC                         : 106
#      FDCE                        : 1
#      FDP                         : 18
#      LDC                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 6
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  18224     0%  
 Number of Slice LUTs:                  274  out of   9112     3%  
    Number used as Logic:               274  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    311
   Number with an unused Flip Flop:     168  out of    311    54%  
   Number with an unused LUT:            37  out of    311    11%  
   Number of fully used LUT-FF pairs:   106  out of    311    34%  
   Number of unique control sets:        53

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                  | Load  |
-------------------------------------------------------------------------------------------------+----------------------------------------+-------+
clk_generate/clk_100                                                                             | NONE(reset/pulse/in_trig_delay)        | 16    |
clk                                                                                              | BUFGP                                  | 63    |
minutes2/unit_part/rst_n_rst_value[0]_AND_27_o(minutes2/unit_part/rst_n_rst_value[0]_AND_27_o1:O)| NONE(*)(minutes2/unit_part/value_0_LDC)| 1     |
clk_d(Mmux_clk_d14:O)                                                                            | BUFG(*)(minutes2/unit_part/value_0_C_0)| 32    |
minutes2/unit_part/rst_n_rst_value[1]_AND_25_o(minutes2/unit_part/rst_n_rst_value[1]_AND_25_o1:O)| NONE(*)(minutes2/unit_part/value_1_LDC)| 1     |
minutes2/unit_part/rst_n_rst_value[2]_AND_23_o(minutes2/unit_part/rst_n_rst_value[2]_AND_23_o1:O)| NONE(*)(minutes2/unit_part/value_2_LDC)| 1     |
minutes2/unit_part/rst_n_rst_value[3]_AND_21_o(minutes2/unit_part/rst_n_rst_value[3]_AND_21_o1:O)| NONE(*)(minutes2/unit_part/value_3_LDC)| 1     |
minutes2/tens_part/rst_n_rst_value[0]_AND_27_o(minutes2/tens_part/rst_n_rst_value[0]_AND_27_o1:O)| NONE(*)(minutes2/tens_part/value_0_LDC)| 1     |
minutes2/tens_part/rst_n_rst_value[1]_AND_25_o(minutes2/tens_part/rst_n_rst_value[1]_AND_25_o1:O)| NONE(*)(minutes2/tens_part/value_1_LDC)| 1     |
minutes2/tens_part/rst_n_rst_value[2]_AND_23_o(minutes2/tens_part/rst_n_rst_value[2]_AND_23_o1:O)| NONE(*)(minutes2/tens_part/value_2_LDC)| 1     |
minutes2/tens_part/rst_n_rst_value[3]_AND_21_o(minutes2/tens_part/rst_n_rst_value[3]_AND_21_o1:O)| NONE(*)(minutes2/tens_part/value_3_LDC)| 1     |
hours2/unit_part/rst_n_rst_value[0]_AND_27_o(hours2/unit_part/rst_n_rst_value[0]_AND_27_o1:O)    | NONE(*)(hours2/unit_part/value_0_LDC)  | 1     |
hours2/unit_part/rst_n_rst_value[1]_AND_25_o(hours2/unit_part/rst_n_rst_value[1]_AND_25_o1:O)    | NONE(*)(hours2/unit_part/value_1_LDC)  | 1     |
hours2/unit_part/rst_n_rst_value[2]_AND_23_o(hours2/unit_part/rst_n_rst_value[2]_AND_23_o1:O)    | NONE(*)(hours2/unit_part/value_2_LDC)  | 1     |
hours2/unit_part/rst_n_rst_value[3]_AND_21_o(hours2/unit_part/rst_n_rst_value[3]_AND_21_o1:O)    | NONE(*)(hours2/unit_part/value_3_LDC)  | 1     |
hours2/tens_part/rst_n_rst_value[0]_AND_27_o(hours2/tens_part/rst_n_rst_value[0]_AND_27_o1:O)    | NONE(*)(hours2/tens_part/value_0_LDC)  | 1     |
hours2/tens_part/rst_n_rst_value[1]_AND_25_o(hours2/tens_part/rst_n_rst_value[1]_AND_25_o1:O)    | NONE(*)(hours2/tens_part/value_1_LDC)  | 1     |
hours2/tens_part/rst_n_rst_value[2]_AND_23_o(hours2/tens_part/rst_n_rst_value[2]_AND_23_o1:O)    | NONE(*)(hours2/tens_part/value_2_LDC)  | 1     |
hours2/tens_part/rst_n_rst_value[3]_AND_21_o(hours2/tens_part/rst_n_rst_value[3]_AND_21_o1:O)    | NONE(*)(hours2/tens_part/value_3_LDC)  | 1     |
clk_generate/clk_1                                                                               | NONE(minutes1/unit_part/value_0)       | 16    |
-------------------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.634ns (Maximum Frequency: 215.815MHz)
   Minimum input arrival time before clock: 4.458ns
   Maximum output required time after clock: 8.385ns
   Maximum combinational path delay: 7.782ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generate/clk_100'
  Clock period: 4.401ns (frequency: 227.215MHz)
  Total number of paths / destination ports: 84 / 28
-------------------------------------------------------------------------
Delay:               4.401ns (Levels of Logic = 1)
  Source:            reset/pulse/out_pulse (FF)
  Destination:       reset/pulse/in_trig_delay (FF)
  Source Clock:      clk_generate/clk_100 rising
  Destination Clock: clk_generate/clk_100 rising

  Data Path: reset/pulse/out_pulse to reset/pulse/in_trig_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             36   0.447   1.596  reset/pulse/out_pulse (reset/pulse/out_pulse)
     LUT4:I0->O           77   0.203   1.725  pau_res/pulse/rst_n_inv1 (clk_generate/rst_n_inv)
     FDP:PRE                   0.430          pau_res/pulse/out_pulse
    ----------------------------------------
    Total                      4.401ns (1.080ns logic, 3.321ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.441ns (frequency: 225.154MHz)
  Total number of paths / destination ports: 1662 / 64
-------------------------------------------------------------------------
Delay:               4.441ns (Levels of Logic = 4)
  Source:            clk_generate/count_200K_7 (FF)
  Destination:       clk_generate/clk_100 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_generate/count_200K_7 to clk_generate/clk_100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_generate/count_200K_7 (clk_generate/count_200K_7)
     LUT6:I0->O            1   0.203   0.580  clk_generate/GND_3_o_GND_3_o_equal_5_o<17>1 (clk_generate/GND_3_o_GND_3_o_equal_5_o<17>)
     LUT6:I5->O           13   0.205   0.933  clk_generate/GND_3_o_GND_3_o_equal_5_o<17>2 (clk_generate/GND_3_o_GND_3_o_equal_5_o<17>1)
     LUT4:I3->O            1   0.205   0.580  clk_generate/clk_100_dpot (clk_generate/clk_100_dpot)
     LUT3:I2->O            1   0.205   0.000  clk_generate/clk_100_rstpot (clk_generate/clk_100_rstpot)
     FDC:D                     0.102          clk_generate/clk_100
    ----------------------------------------
    Total                      4.441ns (1.367ns logic, 3.074ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_d'
  Clock period: 4.634ns (frequency: 215.815MHz)
  Total number of paths / destination ports: 1084 / 32
-------------------------------------------------------------------------
Delay:               4.634ns (Levels of Logic = 4)
  Source:            minutes2/unit_part/value_1_C_1 (FF)
  Destination:       minutes2/unit_part/value_3_C_3 (FF)
  Source Clock:      clk_d rising
  Destination Clock: clk_d rising

  Data Path: minutes2/unit_part/value_1_C_1 to minutes2/unit_part/value_3_C_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  minutes2/unit_part/value_1_C_1 (minutes2/unit_part/value_1_C_1)
     LUT3:I1->O            7   0.203   0.878  minutes2/unit_part/value_11 (minutes2/unit_part/value_1)
     LUT5:I3->O            9   0.203   0.830  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW0 (N4)
     LUT6:I5->O            7   0.205   0.774  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT5:I4->O            2   0.205   0.000  hours2/unit_part/Mmux_value_tmp11 (hours2/unit_part/value_tmp<0>)
     FDC:D                     0.102          hours2/unit_part/value_0_C_0
    ----------------------------------------
    Total                      4.634ns (1.365ns logic, 3.269ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generate/clk_1'
  Clock period: 3.577ns (frequency: 279.568MHz)
  Total number of paths / destination ports: 200 / 16
-------------------------------------------------------------------------
Delay:               3.577ns (Levels of Logic = 3)
  Source:            minutes1/tens_part/value_1 (FF)
  Destination:       minutes1/unit_part/value_0 (FF)
  Source Clock:      clk_generate/clk_1 rising
  Destination Clock: clk_generate/clk_1 rising

  Data Path: minutes1/tens_part/value_1 to minutes1/unit_part/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.031  minutes1/tens_part/value_1 (minutes1/tens_part/value_1)
     LUT3:I0->O            1   0.205   0.580  minutes1/load_def_SW0 (N2)
     LUT6:I5->O            8   0.205   0.803  minutes1/load_def (minutes1/load_def)
     LUT3:I2->O            1   0.205   0.000  minutes1/tens_part/Mmux_value_tmp11 (minutes1/tens_part/value_tmp<0>)
     FDC:D                     0.102          minutes1/tens_part/value_0
    ----------------------------------------
    Total                      3.577ns (1.164ns logic, 2.413ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generate/clk_100'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            start_stop (PAD)
  Destination:       reset/debounce/debounce_window_0 (FF)
  Destination Clock: clk_generate/clk_100 rising

  Data Path: start_stop to reset/debounce/debounce_window_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  start_stop_IBUF (start_stop_IBUF)
     INV:I->O              1   0.206   0.579  reset/debounce/pb_in_INV_12_o1_INV_0 (reset/debounce/pb_in_INV_12_o)
     FDC:D                     0.102          reset/debounce/debounce_window_0
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_d'
  Total number of paths / destination ports: 46 / 32
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 4)
  Source:            setting (PAD)
  Destination:       minutes2/unit_part/value_1_C_1 (FF)
  Destination Clock: clk_d rising

  Data Path: setting to minutes2/unit_part/value_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.653  setting_IBUF (setting_IBUF)
     LUT6:I2->O            1   0.203   0.944  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW5 (N45)
     LUT6:I0->O            1   0.203   0.000  minutes2/unit_part/Mmux_value_tmp3_F (N66)
     MUXF7:I0->O           2   0.131   0.000  minutes2/unit_part/Mmux_value_tmp3 (minutes2/unit_part/value_tmp<2>)
     FDC:D                     0.102          minutes2/unit_part/value_2_C_2
    ----------------------------------------
    Total                      4.458ns (1.861ns logic, 2.597ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generate/clk_1'
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Offset:              4.267ns (Levels of Logic = 3)
  Source:            setting (PAD)
  Destination:       minutes1/tens_part/value_0 (FF)
  Destination Clock: clk_generate/clk_1 rising

  Data Path: setting to minutes1/tens_part/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.750  setting_IBUF (setting_IBUF)
     LUT6:I1->O            4   0.203   0.788  minutes1/unit_part/carry11 (minutes1/cout_unit)
     LUT3:I1->O            1   0.203   0.000  minutes1/tens_part/Mmux_value_tmp11 (minutes1/tens_part/value_tmp<0>)
     FDC:D                     0.102          minutes1/tens_part/value_0
    ----------------------------------------
    Total                      4.267ns (1.730ns logic, 2.537ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 140 / 15
-------------------------------------------------------------------------
Offset:              6.554ns (Levels of Logic = 4)
  Source:            frequency_divider/clk_ctl_0 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk rising

  Data Path: frequency_divider/clk_ctl_0 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.297  frequency_divider/clk_ctl_0 (frequency_divider/clk_ctl_0)
     LUT6:I0->O            1   0.203   0.000  scan_controllor/Mmux_bcd_out_31 (scan_controllor/Mmux_bcd_out_31)
     MUXF7:I1->O           9   0.140   1.077  scan_controllor/Mmux_bcd_out_2_f7_0 (bcd_out<1>)
     LUT4:I0->O            2   0.203   0.616  display<6>1 (display_6_OBUF)
     OBUF:I->O                 2.571          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      6.554ns (3.564ns logic, 2.990ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/tens_part/rst_n_rst_value[2]_AND_23_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.580ns (Levels of Logic = 4)
  Source:            minutes2/tens_part/value_2_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/tens_part/rst_n_rst_value[2]_AND_23_o falling

  Data Path: minutes2/tens_part/value_2_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  minutes2/tens_part/value_2_LDC (minutes2/tens_part/value_2_LDC)
     LUT3:I0->O           12   0.205   1.137  minutes2/tens_part/value_21 (minutes2/tens_part/value_2)
     LUT6:I3->O            7   0.205   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.580ns (3.682ns logic, 3.898ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_d'
  Total number of paths / destination ports: 864 / 27
-------------------------------------------------------------------------
Offset:              8.208ns (Levels of Logic = 5)
  Source:            minutes2/unit_part/value_1_C_1 (FF)
  Destination:       led<15> (PAD)
  Source Clock:      clk_d rising

  Data Path: minutes2/unit_part/value_1_C_1 to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  minutes2/unit_part/value_1_C_1 (minutes2/unit_part/value_1_C_1)
     LUT3:I1->O            7   0.203   0.878  minutes2/unit_part/value_11 (minutes2/unit_part/value_1)
     LUT5:I3->O            9   0.203   0.830  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW0 (N4)
     LUT6:I5->O            7   0.205   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      8.208ns (3.832ns logic, 4.376ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_generate/clk_1'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              6.318ns (Levels of Logic = 4)
  Source:            minutes1/tens_part/value_3 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk_generate/clk_1 rising

  Data Path: minutes1/tens_part/value_3 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.085  minutes1/tens_part/value_3 (minutes1/tens_part/value_3)
     LUT6:I3->O            1   0.205   0.000  scan_controllor/Mmux_bcd_out_43 (scan_controllor/Mmux_bcd_out_43)
     MUXF7:I0->O           9   0.131   1.058  scan_controllor/Mmux_bcd_out_2_f7_2 (bcd_out<3>)
     LUT4:I1->O            2   0.205   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      6.318ns (3.559ns logic, 2.759ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/unit_part/rst_n_rst_value[2]_AND_23_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              8.286ns (Levels of Logic = 5)
  Source:            minutes2/unit_part/value_2_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/unit_part/rst_n_rst_value[2]_AND_23_o falling

  Data Path: minutes2/unit_part/value_2_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  minutes2/unit_part/value_2_LDC (minutes2/unit_part/value_2_LDC)
     LUT3:I0->O            6   0.205   0.745  minutes2/unit_part/value_21 (minutes2/unit_part/value_2)
     LUT5:I4->O            9   0.205   0.830  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW0 (N4)
     LUT6:I5->O            7   0.205   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      8.286ns (3.887ns logic, 4.399ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/tens_part/rst_n_rst_value[2]_AND_23_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.354ns (Levels of Logic = 5)
  Source:            hours2/tens_part/value_2_LDC (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      hours2/tens_part/rst_n_rst_value[2]_AND_23_o falling

  Data Path: hours2/tens_part/value_2_LDC to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hours2/tens_part/value_2_LDC (hours2/tens_part/value_2_LDC)
     LUT3:I0->O            5   0.205   0.962  hours2/tens_part/value_21 (hours2/tens_part/value_2)
     LUT6:I2->O            1   0.203   0.000  scan_controllor/Mmux_bcd_out_32 (scan_controllor/Mmux_bcd_out_32)
     MUXF7:I1->O           9   0.140   1.077  scan_controllor/Mmux_bcd_out_2_f7_1 (bcd_out<2>)
     LUT4:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      7.354ns (3.820ns logic, 3.534ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/unit_part/rst_n_rst_value[2]_AND_23_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.422ns (Levels of Logic = 4)
  Source:            hours2/unit_part/value_2_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/unit_part/rst_n_rst_value[2]_AND_23_o falling

  Data Path: hours2/unit_part/value_2_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  hours2/unit_part/value_2_LDC (hours2/unit_part/value_2_LDC)
     LUT3:I0->O            8   0.205   1.147  hours2/unit_part/value_21 (hours2/unit_part/value_2)
     LUT6:I1->O            6   0.203   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.422ns (3.682ns logic, 3.740ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/tens_part/rst_n_rst_value[1]_AND_25_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.738ns (Levels of Logic = 4)
  Source:            minutes2/tens_part/value_1_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/tens_part/rst_n_rst_value[1]_AND_25_o falling

  Data Path: minutes2/tens_part/value_1_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  minutes2/tens_part/value_1_LDC (minutes2/tens_part/value_1_LDC)
     LUT3:I0->O           13   0.205   1.297  minutes2/tens_part/value_11 (minutes2/tens_part/value_1)
     LUT6:I0->O            7   0.203   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.738ns (3.680ns logic, 4.058ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/unit_part/rst_n_rst_value[1]_AND_25_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              8.385ns (Levels of Logic = 5)
  Source:            minutes2/unit_part/value_1_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/unit_part/rst_n_rst_value[1]_AND_25_o falling

  Data Path: minutes2/unit_part/value_1_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  minutes2/unit_part/value_1_LDC (minutes2/unit_part/value_1_LDC)
     LUT3:I0->O            7   0.205   0.878  minutes2/unit_part/value_11 (minutes2/unit_part/value_1)
     LUT5:I3->O            9   0.203   0.830  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW0 (N4)
     LUT6:I5->O            7   0.205   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      8.385ns (3.885ns logic, 4.500ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/tens_part/rst_n_rst_value[1]_AND_25_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.845ns (Levels of Logic = 5)
  Source:            hours2/tens_part/value_1_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/tens_part/rst_n_rst_value[1]_AND_25_o falling

  Data Path: hours2/tens_part/value_1_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  hours2/tens_part/value_1_LDC (hours2/tens_part/value_1_LDC)
     LUT3:I0->O            6   0.205   0.745  hours2/tens_part/value_11 (hours2/tens_part/value_1)
     LUT5:I4->O            2   0.205   0.617  min_unit2[3]_hour_tens2[3]_AND_17_o2_SW0 (N6)
     LUT6:I5->O            6   0.205   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.845ns (3.889ns logic, 3.956ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/unit_part/rst_n_rst_value[1]_AND_25_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.315ns (Levels of Logic = 4)
  Source:            hours2/unit_part/value_1_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/unit_part/rst_n_rst_value[1]_AND_25_o falling

  Data Path: hours2/unit_part/value_1_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hours2/unit_part/value_1_LDC (hours2/unit_part/value_1_LDC)
     LUT3:I0->O            9   0.205   1.077  hours2/unit_part/value_11 (hours2/unit_part/value_1)
     LUT6:I2->O            6   0.203   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.315ns (3.682ns logic, 3.633ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/tens_part/rst_n_rst_value[0]_AND_27_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.700ns (Levels of Logic = 4)
  Source:            minutes2/tens_part/value_0_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/tens_part/rst_n_rst_value[0]_AND_27_o falling

  Data Path: minutes2/tens_part/value_0_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  minutes2/tens_part/value_0_LDC (minutes2/tens_part/value_0_LDC)
     LUT3:I0->O           11   0.205   1.227  minutes2/tens_part/value_01 (minutes2/tens_part/value_0)
     LUT6:I1->O            7   0.203   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.700ns (3.680ns logic, 4.020ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/unit_part/rst_n_rst_value[0]_AND_27_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.516ns (Levels of Logic = 4)
  Source:            minutes2/unit_part/value_0_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/unit_part/rst_n_rst_value[0]_AND_27_o falling

  Data Path: minutes2/unit_part/value_0_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  minutes2/unit_part/value_0_LDC (minutes2/unit_part/value_0_LDC)
     LUT3:I0->O           16   0.205   1.109  minutes2/unit_part/value_01 (minutes2/unit_part/value_0)
     LUT6:I4->O            7   0.203   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.516ns (3.680ns logic, 3.836ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/tens_part/rst_n_rst_value[0]_AND_27_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.938ns (Levels of Logic = 5)
  Source:            hours2/tens_part/value_0_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/tens_part/rst_n_rst_value[0]_AND_27_o falling

  Data Path: hours2/tens_part/value_0_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hours2/tens_part/value_0_LDC (hours2/tens_part/value_0_LDC)
     LUT3:I0->O            7   0.205   0.878  hours2/tens_part/value_01 (hours2/tens_part/value_0)
     LUT5:I3->O            2   0.203   0.617  min_unit2[3]_hour_tens2[3]_AND_17_o2_SW0 (N6)
     LUT6:I5->O            6   0.205   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.938ns (3.887ns logic, 4.051ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/unit_part/rst_n_rst_value[0]_AND_27_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.308ns (Levels of Logic = 4)
  Source:            hours2/unit_part/value_0_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/unit_part/rst_n_rst_value[0]_AND_27_o falling

  Data Path: hours2/unit_part/value_0_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  hours2/unit_part/value_0_LDC (hours2/unit_part/value_0_LDC)
     LUT3:I0->O            8   0.205   1.031  hours2/unit_part/value_01 (hours2/unit_part/value_0)
     LUT6:I3->O            6   0.205   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.308ns (3.684ns logic, 3.624ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/tens_part/rst_n_rst_value[3]_AND_21_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.635ns (Levels of Logic = 4)
  Source:            minutes2/tens_part/value_3_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/tens_part/rst_n_rst_value[3]_AND_21_o falling

  Data Path: minutes2/tens_part/value_3_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  minutes2/tens_part/value_3_LDC (minutes2/tens_part/value_3_LDC)
     LUT3:I0->O           11   0.205   1.130  minutes2/tens_part/value_31 (minutes2/tens_part/value_3)
     LUT6:I2->O            7   0.203   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.635ns (3.680ns logic, 3.955ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutes2/unit_part/rst_n_rst_value[3]_AND_21_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.352ns (Levels of Logic = 4)
  Source:            minutes2/unit_part/value_3_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      minutes2/unit_part/rst_n_rst_value[3]_AND_21_o falling

  Data Path: minutes2/unit_part/value_3_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  minutes2/unit_part/value_3_LDC (minutes2/unit_part/value_3_LDC)
     LUT5:I0->O            9   0.203   0.830  min_unit2[3]_hour_tens2[3]_AND_17_o1_SW0 (N4)
     LUT6:I5->O            7   0.205   0.878  min_unit2[3]_hour_tens2[3]_AND_17_o1 (carry_min2)
     LUT2:I0->O           16   0.203   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.352ns (3.680ns logic, 3.673ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/tens_part/rst_n_rst_value[3]_AND_21_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.325ns (Levels of Logic = 5)
  Source:            hours2/tens_part/value_3_LDC (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      hours2/tens_part/rst_n_rst_value[3]_AND_21_o falling

  Data Path: hours2/tens_part/value_3_LDC to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hours2/tens_part/value_3_LDC (hours2/tens_part/value_3_LDC)
     LUT3:I0->O            7   0.205   1.021  hours2/tens_part/value_31 (hours2/tens_part/value_3)
     LUT6:I2->O            1   0.203   0.000  scan_controllor/Mmux_bcd_out_33 (scan_controllor/Mmux_bcd_out_33)
     MUXF7:I1->O           9   0.140   1.058  scan_controllor/Mmux_bcd_out_2_f7_2 (bcd_out<3>)
     LUT4:I1->O            2   0.205   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      7.325ns (3.822ns logic, 3.502ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hours2/unit_part/rst_n_rst_value[3]_AND_21_o'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              7.432ns (Levels of Logic = 4)
  Source:            hours2/unit_part/value_3_LDC (LATCH)
  Destination:       led<15> (PAD)
  Source Clock:      hours2/unit_part/rst_n_rst_value[3]_AND_21_o falling

  Data Path: hours2/unit_part/value_3_LDC to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hours2/unit_part/value_3_LDC (hours2/unit_part/value_3_LDC)
     LUT3:I0->O            9   0.205   1.194  hours2/unit_part/value_31 (hours2/unit_part/value_3)
     LUT6:I0->O            6   0.203   0.745  min_unit2[3]_hour_tens2[3]_AND_17_o2 (hours2/load_def)
     LUT2:I1->O           16   0.205   1.004  min_unit2[3]_hour_tens2[3]_AND_17_o3 (led_0_OBUF)
     OBUF:I->O                 2.571          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      7.432ns (3.682ns logic, 3.750ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Delay:               7.782ns (Levels of Logic = 5)
  Source:            setting (PAD)
  Destination:       display<8> (PAD)

  Data Path: setting to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.750  setting_IBUF (setting_IBUF)
     LUT6:I1->O            1   0.203   0.000  scan_controllor/Mmux_bcd_out_31 (scan_controllor/Mmux_bcd_out_31)
     MUXF7:I1->O           9   0.140   1.077  scan_controllor/Mmux_bcd_out_2_f7_0 (bcd_out<1>)
     LUT4:I0->O            2   0.203   0.616  display<6>1 (display_6_OBUF)
     OBUF:I->O                 2.571          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      7.782ns (4.339ns logic, 3.443ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |    4.441|         |         |         |
clk_generate/clk_100|    4.401|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_d
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk_d                                         |    4.634|         |         |         |
clk_generate/clk_1                            |    3.277|         |         |         |
clk_generate/clk_100                          |    4.727|         |         |         |
hours2/tens_part/rst_n_rst_value[0]_AND_27_o  |         |    4.568|         |         |
hours2/tens_part/rst_n_rst_value[1]_AND_25_o  |         |    4.474|         |         |
hours2/tens_part/rst_n_rst_value[2]_AND_23_o  |         |    3.751|         |         |
hours2/tens_part/rst_n_rst_value[3]_AND_21_o  |         |    3.832|         |         |
hours2/unit_part/rst_n_rst_value[0]_AND_27_o  |         |    4.629|         |         |
hours2/unit_part/rst_n_rst_value[1]_AND_25_o  |         |    4.733|         |         |
hours2/unit_part/rst_n_rst_value[2]_AND_23_o  |         |    4.503|         |         |
hours2/unit_part/rst_n_rst_value[3]_AND_21_o  |         |    4.636|         |         |
minutes2/tens_part/rst_n_rst_value[0]_AND_27_o|         |    4.548|         |         |
minutes2/tens_part/rst_n_rst_value[1]_AND_25_o|         |    4.163|         |         |
minutes2/tens_part/rst_n_rst_value[2]_AND_23_o|         |    4.039|         |         |
minutes2/tens_part/rst_n_rst_value[3]_AND_21_o|         |    4.060|         |         |
minutes2/unit_part/rst_n_rst_value[0]_AND_27_o|         |    4.138|         |         |
minutes2/unit_part/rst_n_rst_value[1]_AND_25_o|         |    4.811|         |         |
minutes2/unit_part/rst_n_rst_value[2]_AND_23_o|         |    4.711|         |         |
minutes2/unit_part/rst_n_rst_value[3]_AND_21_o|         |    3.962|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_generate/clk_1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk_generate/clk_1|    3.577|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_generate/clk_100
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_100|    4.401|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/tens_part/rst_n_rst_value[0]_AND_27_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.528|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/tens_part/rst_n_rst_value[1]_AND_25_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/tens_part/rst_n_rst_value[2]_AND_23_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/tens_part/rst_n_rst_value[3]_AND_21_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.472|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/unit_part/rst_n_rst_value[0]_AND_27_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.555|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/unit_part/rst_n_rst_value[1]_AND_25_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.528|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/unit_part/rst_n_rst_value[2]_AND_23_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.528|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hours2/unit_part/rst_n_rst_value[3]_AND_21_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/tens_part/rst_n_rst_value[0]_AND_27_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.528|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/tens_part/rst_n_rst_value[1]_AND_25_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/tens_part/rst_n_rst_value[2]_AND_23_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/tens_part/rst_n_rst_value[3]_AND_21_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.555|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/unit_part/rst_n_rst_value[0]_AND_27_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.555|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/unit_part/rst_n_rst_value[1]_AND_25_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.582|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/unit_part/rst_n_rst_value[2]_AND_23_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.582|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock minutes2/unit_part/rst_n_rst_value[3]_AND_21_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |         |         |    2.501|         |
clk_generate/clk_100|         |         |    3.389|         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.88 secs
 
--> 

Total memory usage is 197836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   16 (   0 filtered)

