# ‚è±Ô∏è Timer IP ‚Äì Minimal SoC Timer (RISC-V)

A **programmable, memory-mapped Timer IP** designed and validated as part of a
RISC-V SoC.  
This IP provides timeout generation, status reporting, and optional periodic
operation ‚Äî exactly like a real embedded SoC timer.

This README documents:
- What the Timer IP does
- How software controls it
- The **exact terminal command flow** used to compile, simulate, and validate it

Written like a **real silicon bring-up log**, not a textbook.

---

## üß† IP Overview

**Purpose:**  
Provide a simple programmable timer that:
- Counts down from a programmed value
- Generates a timeout event
- Supports one-shot and periodic modes
- Exposes status via memory-mapped registers

This is a **mandatory foundational IP** in real SoCs.

---

## üßæ Register Map

| Offset | Register | Access | Description |
|------|---------|--------|-------------|
| `0x00` | CTRL   | R/W | Control register |
| `0x04` | LOAD   | R/W | Countdown load value |
| `0x08` | VALUE  | R   | Current countdown value |
| `0x0C` | STATUS | R/W | Timeout status / clear |

Base address (`TIMER_BASE`) is assigned by the SoC integration.

---

## ‚öôÔ∏è Register Behavior Summary

### CTRL (0x00)
- Bit 0: **EN** ‚Äì Enable timer
- Bit 1: **MODE**
  - `0` ‚Üí One-shot
  - `1` ‚Üí Periodic (auto-reload)
- Bit 2: **PRESC_EN** ‚Äì Enable prescaler
- Bits [15:8]: **PRESC_DIV** ‚Äì Prescale divider (`PRESC_DIV + 1`)
- Other bits read as `0`

### LOAD (0x04)
- Initial countdown value
- Reload value in periodic mode

### VALUE (0x08)
- Current countdown value
- Decrements when timer is enabled
- Read-only

### STATUS (0x0C)
- Bit 0: **TIMEOUT**
- Set when VALUE reaches zero
- Write `1` to clear (W1C)

---

## üîÅ Functional Behavior

- When **EN=1**, the timer decrements VALUE
- When VALUE reaches `0`:
  - TIMEOUT flag is set
  - **One-shot mode:** timer stops
  - **Periodic mode:** VALUE reloads from LOAD
- Optional prescaler slows the decrement rate

---

## üõ†Ô∏è Simulation & Validation Command Flow

This section documents **every terminal command executed**, exactly in order,
to validate the Timer IP.

---

### üìÇ Step 1: Enter RTL Workspace

Navigate to the directory containing:
- Timer IP RTL
- RISC-V SoC files
- Firmware image
- Testbench

**`cd ~/Desktop/vsd_ip/Task4/RISCV/RTL`**

---

### üß™ Step 2: Create Timer Testbench

Create a dedicated testbench for Timer IP validation.

**`touch tb_timer_ip.v`**
<img width="1365" height="119" alt="task4_1" src="https://github.com/user-attachments/assets/c47a1331-267e-4dcf-9826-7e3392ea6375" />

Open the file to implement:
- Clock and reset generation
- Register writes (CTRL, LOAD)
- Mode switching (one-shot / periodic)
- VALUE reads
- STATUS clearing
- Timeout detection prints
- Waveform dumping

**`nano tb_timer_ip.v`**
<img width="1920" height="895" alt="task43" src="https://github.com/user-attachments/assets/eeaf3306-0fa1-49a2-a760-6ff1bc6e59ca" />


Verify all required files before simulation.

**`ls`**

---

### üßπ Step 3: Clean Previous Simulation Files

Remove old simulation binaries and waveforms.

**`rm -f sim timer_ip.vcd`**
<img width="1920" height="340" alt="task4_3" src="https://github.com/user-attachments/assets/a2cc1b25-b322-45c6-bc8a-58f1683776a2" />

---

### ‚öôÔ∏è Step 4: Compile the Timer IP

Compile the Timer IP and testbench using Icarus Verilog.

- SystemVerilog-2012 enabled
- All warnings enabled

**`iverilog -g2012 -Wall -o sim timer_ip.v tb_timer_ip.v`**

Warnings about time precision may appear and are acceptable for functional
verification.

---

### ‚ñ∂Ô∏è Step 5: Run Simulation

Execute the compiled simulation.

**`vvp sim`**

During simulation, the testbench validates:
- Reset behavior
- One-shot mode timeout
- Periodic auto-reload behavior
- VALUE countdown correctness
- STATUS timeout flag
- Write-1-to-clear behavior

Expected console output includes:
<img width="1920" height="603" alt="task4_4" src="https://github.com/user-attachments/assets/b1a2dabb-a1fe-470f-8bc4-7cfc5c7842dd" />


This confirms:
- Countdown reaches zero correctly
- TIMEOUT asserts as expected
- VALUE reloads in periodic mode
- Disable logic works correctly
<img width="1920" height="889" alt="task4_5" src="https://github.com/user-attachments/assets/ba9dac36-099a-4065-ae0e-494b1fd942fc" />
<img width="1920" height="268" alt="task44" src="https://github.com/user-attachments/assets/cc6a5db3-3ea6-4a7f-b6b3-751c49081d4a" />

---

### üìà Step 6: Waveform Inspection

Open the waveform dump to visually inspect internal behavior.

**`gtkwave timer_ip.vcd`**
<img width="1920" height="889" alt="task41" src="https://github.com/user-attachments/assets/a0be7272-fc33-4c7f-88a7-aed33079dcec" />

Waveforms confirm:
- CTRL decoding
- LOAD and VALUE behavior
- Timeout assertion timing
- STATUS clear operation
- Prescaler influence (if enabled)
<img width="1920" height="892" alt="task42" src="https://github.com/user-attachments/assets/6f2c1092-b7bc-4774-8b1f-8cfb9365ab22" />

---

## ‚úÖ Validation Summary

‚úî Timer counts down correctly  
‚úî One-shot and periodic modes verified  
‚úî STATUS timeout flag behaves correctly  
‚úî VALUE register reflects real countdown  
‚úî IP integrates cleanly with the SoC bus  

This confirms the Timer IP is **functionally correct and SoC-ready**.

---

## üß∞ Tools Used

- Icarus Verilog  
- GTKWave  
- Ubuntu Linux  
- RISC-V GCC Toolchain  

---

## üë§ Author

**Srihari Naidu**  
VSD SoC Design Program  
**Task-4: Minimal SoC Timer IP**

