// Seed: 1125589125
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri1 id_7
);
  assign id_2 = 1;
  module_0(
      id_4, id_4, id_4, id_3, id_3, id_4, id_3, id_3, id_3, id_3
  );
endmodule
