DUT:
    Module: alu 
    Parameters: 
        BIT_WIDTH: 16 # specify 'PARAM: Value'
    Ports:
        Clock: clk
        Active_Low_Reset: n_rst
        In: 
            opcode: '[1:0]'
            a: '[(BIT_WIDTH-1):0]'
            b: '[(BIT_WIDTH-1):0]'
        Out: 
            c: '[(BIT_WIDTH-1):0]'

Stimulus:
    Constrained_Signals:
        n_rst:
        opcode:
    Sequences:

Path:

Dependencies:
    Include:
        alu_pkg.svh:
    Import:
        
