Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Tue Apr  1 09:25:17 2025
| Host         : DESKTOP-68LFMOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_RXmod_timing_summary_routed.rpt -pb UART_RXmod_timing_summary_routed.pb -rpx UART_RXmod_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RXmod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   55          inf        0.000                      0                   55           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.779ns  (logic 3.050ns (63.817%)  route 1.729ns (36.183%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  r_RX_Byte_reg[0]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[0]/Q
                         net (fo=1, routed)           1.729     2.185    o_RX_byte_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.594     4.779 r  o_RX_byte_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.779    o_RX_byte[0]
    V14                                                               r  o_RX_byte[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.063ns (64.741%)  route 1.668ns (35.259%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  r_RX_Byte_reg[3]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[3]/Q
                         net (fo=1, routed)           1.668     2.124    o_RX_byte_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         2.607     4.732 r  o_RX_byte_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.732    o_RX_byte[3]
    U15                                                               r  o_RX_byte[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 3.063ns (64.735%)  route 1.668ns (35.265%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  r_RX_Byte_reg[5]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[5]/Q
                         net (fo=1, routed)           1.668     2.124    o_RX_byte_OBUF[5]
    W13                  OBUF (Prop_obuf_I_O)         2.607     4.731 r  o_RX_byte_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.731    o_RX_byte[5]
    W13                                                               r  o_RX_byte[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_DV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 3.052ns (64.560%)  route 1.676ns (35.440%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  r_RX_DV_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_DV_reg/Q
                         net (fo=1, routed)           1.676     2.132    o_RX_DV_OBUF
    W17                  OBUF (Prop_obuf_I_O)         2.596     4.728 r  o_RX_DV_OBUF_inst/O
                         net (fo=0)                   0.000     4.728    o_RX_DV
    W17                                                               r  o_RX_DV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.053ns (64.591%)  route 1.674ns (35.409%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  r_RX_Byte_reg[1]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[1]/Q
                         net (fo=1, routed)           1.674     2.130    o_RX_byte_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.727 r  o_RX_byte_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.727    o_RX_byte[1]
    V13                                                               r  o_RX_byte[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.055ns (64.625%)  route 1.672ns (35.374%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  r_RX_Byte_reg[6]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[6]/Q
                         net (fo=1, routed)           1.672     2.128    o_RX_byte_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.599     4.727 r  o_RX_byte_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.727    o_RX_byte[6]
    W15                                                               r  o_RX_byte[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Byte_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 1.249ns (27.034%)  route 3.371ns (72.966%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  r_Clk_Count_reg[1]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.921     1.399    r_Clk_Count__0[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.319     1.718 f  r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.804     2.522    r_Bit_Index[2]_i_4_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.328     2.850 r  r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          1.007     3.857    r_Bit_Index[2]_i_2_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.981 r  r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.639     4.620    r_RX_Byte[1]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  r_RX_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.603ns  (logic 3.070ns (66.693%)  route 1.533ns (33.307%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  r_RX_Byte_reg[7]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[7]/Q
                         net (fo=1, routed)           1.533     1.989    o_RX_byte_OBUF[7]
    V15                  OBUF (Prop_obuf_I_O)         2.614     4.603 r  o_RX_byte_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.603    o_RX_byte[7]
    V15                                                               r  o_RX_byte[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 3.054ns (66.576%)  route 1.533ns (33.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_RX_Byte_reg[2]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[2]/Q
                         net (fo=1, routed)           1.533     1.989    o_RX_byte_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.598     4.587 r  o_RX_byte_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.587    o_RX_byte[2]
    U16                                                               r  o_RX_byte[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_RX_byte[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 3.054ns (66.574%)  route 1.533ns (33.426%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  r_RX_Byte_reg[4]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_RX_Byte_reg[4]/Q
                         net (fo=1, routed)           1.533     1.989    o_RX_byte_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         2.598     4.587 r  o_RX_byte_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.587    o_RX_byte[4]
    W14                                                               r  o_RX_byte[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  r_RX_Data_R_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.121     0.262    r_RX_Data_R
    SLICE_X0Y2           FDRE                                         r  r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.212%)  route 0.134ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  r_RX_Data_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_RX_Data_reg/Q
                         net (fo=11, routed)          0.134     0.275    r_RX_Data
    SLICE_X1Y3           FDRE                                         r  r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.145%)  route 0.140ns (49.855%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  r_RX_Data_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_RX_Data_reg/Q
                         net (fo=11, routed)          0.140     0.281    r_RX_Data
    SLICE_X0Y3           FDRE                                         r  r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_DV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.609%)  route 0.168ns (54.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  r_SM_Main_reg[1]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_SM_Main_reg[1]/Q
                         net (fo=13, routed)          0.168     0.309    r_SM_Main_reg_n_0_[1]
    SLICE_X0Y7           FDRE                                         r  r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clk_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.655%)  route 0.154ns (45.345%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  r_Clk_Count_reg[3]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.154     0.295    r_Clk_Count__0[3]
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.340    r_Clk_Count[5]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.408%)  route 0.208ns (59.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  r_RX_Data_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_RX_Data_reg/Q
                         net (fo=11, routed)          0.208     0.349    r_RX_Data
    SLICE_X1Y4           FDRE                                         r  r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_RX_Byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.740%)  route 0.214ns (60.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  r_RX_Data_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_RX_Data_reg/Q
                         net (fo=11, routed)          0.214     0.355    r_RX_Data
    SLICE_X0Y4           FDRE                                         r  r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (52.016%)  route 0.172ns (47.984%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  r_SM_Main_reg[0]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.172     0.313    r_SM_Main_reg_n_0_[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.358 r  r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    r_SM_Main[1]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clk_Count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.056%)  route 0.186ns (49.944%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  r_Clk_Count_reg[3]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.186     0.327    r_Clk_Count__0[3]
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  r_Clk_Count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.372    r_Clk_Count[6]_i_3_n_0
    SLICE_X2Y9           FDRE                                         r  r_Clk_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.551%)  route 0.167ns (44.449%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  r_SM_Main_reg[2]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_SM_Main_reg[2]/Q
                         net (fo=10, routed)          0.167     0.331    r_SM_Main_reg_n_0_[2]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    r_Bit_Index[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------





