Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 21 11:53:37 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_8_timing_summary_routed.rpt -pb shift_8_timing_summary_routed.pb -rpx shift_8_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_8
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: R (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: shift[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: shift[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 4.281ns (58.305%)  route 3.061ns (41.695%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         LDCE                         0.000     0.000 r  led_reg[4]/G
    SLICE_X43Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[4]/Q
                         net (fo=1, routed)           3.061     3.822    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520     7.342 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.342    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.308ns (62.836%)  route 2.548ns (37.164%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         LDCE                         0.000     0.000 r  led_reg[7]/G
    SLICE_X43Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[7]/Q
                         net (fo=1, routed)           2.548     3.309    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547     6.855 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.855    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 4.376ns (65.551%)  route 2.300ns (34.449%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         LDCE                         0.000     0.000 r  led_reg[1]/G
    SLICE_X42Y38         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  led_reg[1]/Q
                         net (fo=1, routed)           2.300     3.127    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     6.676 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.676    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 4.306ns (65.080%)  route 2.310ns (34.920%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         LDCE                         0.000     0.000 r  led_reg[6]/G
    SLICE_X43Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[6]/Q
                         net (fo=1, routed)           2.310     3.071    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545     6.616 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.616    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 4.310ns (65.243%)  route 2.296ns (34.757%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         LDCE                         0.000     0.000 r  led_reg[0]/G
    SLICE_X43Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[0]/Q
                         net (fo=1, routed)           2.296     3.057    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.606 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.606    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 4.298ns (66.465%)  route 2.169ns (33.535%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         LDCE                         0.000     0.000 r  led_reg[3]/G
    SLICE_X43Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[3]/Q
                         net (fo=1, routed)           2.169     2.930    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537     6.467 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.467    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 4.313ns (67.732%)  route 2.055ns (32.268%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         LDCE                         0.000     0.000 r  led_reg[2]/G
    SLICE_X43Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[2]/Q
                         net (fo=1, routed)           2.055     2.816    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.368 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.368    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.335ns (70.026%)  route 1.856ns (29.974%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         LDCE                         0.000     0.000 r  led_reg[5]/G
    SLICE_X43Y39         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  led_reg[5]/Q
                         net (fo=1, routed)           1.856     2.617    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574     6.191 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.191    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.927ns  (logic 1.813ns (36.800%)  route 3.114ns (63.200%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  D_IBUF_inst/O
                         net (fo=22, routed)          1.985     3.550    D_IBUF
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.674 r  led_reg[2]_i_3/O
                         net (fo=1, routed)           0.797     4.472    led_reg[2]_i_3_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.596 r  led_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     4.927    led_reg[2]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift[0]
                            (input port)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 1.805ns (36.980%)  route 3.077ns (63.020%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  shift[0] (IN)
                         net (fo=0)                   0.000     0.000    shift[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  shift_IBUF[0]_inst/O
                         net (fo=18, routed)          1.810     3.368    shift_IBUF[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.492 r  led_reg[7]_i_5/O
                         net (fo=1, routed)           0.797     4.289    led_reg[7]_i_5_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  led_reg[7]_i_1/O
                         net (fo=1, routed)           0.469     4.882    led_reg[7]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.325ns (39.709%)  route 0.493ns (60.291%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.493     0.773    sw_IBUF[4]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.818 r  led_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.818    led_reg[3]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.330ns (37.248%)  route 0.556ns (62.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.500     0.785    sw_IBUF[5]
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.830 r  led_reg[4]_i_1/O
                         net (fo=1, routed)           0.056     0.886    led_reg[4]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.351ns (37.864%)  route 0.577ns (62.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  F_IBUF_inst/O
                         net (fo=6, routed)           0.577     0.883    F_IBUF
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.928 r  led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    led_reg[1]_i_1_n_0
    SLICE_X42Y38         LDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.325ns (34.771%)  route 0.610ns (65.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.553     0.833    sw_IBUF[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.878 r  led_reg[5]_i_1/O
                         net (fo=1, routed)           0.056     0.935    led_reg[5]_i_1_n_0
    SLICE_X43Y39         LDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.330ns (33.022%)  route 0.669ns (66.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.445     0.730    sw_IBUF[5]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.775 r  led_reg[6]_i_1/O
                         net (fo=1, routed)           0.224     0.999    led_reg[6]_i_1_n_0
    SLICE_X43Y37         LDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.292ns (29.164%)  route 0.708ns (70.836%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           0.652     0.898    sw_IBUF[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  led_reg[0]_i_1/O
                         net (fo=1, routed)           0.056     1.000    led_reg[0]_i_1_n_0
    SLICE_X43Y37         LDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.396ns (36.828%)  route 0.680ns (63.172%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  F_IBUF_inst/O
                         net (fo=6, routed)           0.486     0.792    F_IBUF
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.837 r  led_reg[7]_i_4/O
                         net (fo=1, routed)           0.049     0.886    led_reg[7]_i_4_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.931 r  led_reg[7]_i_1/O
                         net (fo=1, routed)           0.145     1.076    led_reg[7]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.086ns  (logic 0.287ns (26.429%)  route 0.799ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.688     0.930    sw_IBUF[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.975 r  led_reg[2]_i_1/O
                         net (fo=1, routed)           0.111     1.086    led_reg[2]_i_1_n_0
    SLICE_X43Y38         LDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.495ns (78.158%)  route 0.418ns (21.842%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         LDCE                         0.000     0.000 r  led_reg[5]/G
    SLICE_X43Y39         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  led_reg[5]/Q
                         net (fo=1, routed)           0.418     0.638    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.275     1.913 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.913    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.473ns (74.511%)  route 0.504ns (25.489%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         LDCE                         0.000     0.000 r  led_reg[2]/G
    SLICE_X43Y38         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  led_reg[2]/Q
                         net (fo=1, routed)           0.504     0.724    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.977 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.977    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





