<profile>

<section name = "Vivado HLS Report for 'resize'" level="0">
<item name = "Date">Fri Jan 31 23:06:18 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">moments</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.400, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">491301, 497838, 491302, 497839, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="xFresize60_U0">xFresize60, 491301, 497838, 491301, 497838, none</column>
<column name="resize_Loop_1_proc59_U0">resize_Loop_1_proc59, 231481, 231481, 231481, 231481, none</column>
<column name="resize_Loop_2_proc61_U0">resize_Loop_2_proc61, 58141, 58141, 58141, 58141, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 6</column>
<column name="FIFO">0, -, 10, 72</column>
<column name="Instance">33, 118, 13222, 14991</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">-, -, 1, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">11, 53, 12, 28</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="resize_Loop_1_proc59_U0">resize_Loop_1_proc59, 0, 0, 37, 161</column>
<column name="resize_Loop_2_proc61_U0">resize_Loop_2_proc61, 0, 0, 33, 151</column>
<column name="xFresize60_U0">xFresize60, 33, 118, 13152, 14679</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="in_image_V_V_U">0, 5, 36, 2, 24, 48</column>
<column name="out_image_V_V_U">0, 5, 36, 2, 24, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, resize, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, resize, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, resize, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, resize, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, resize, return value</column>
<column name="p_src_data_V_dout">in, 24, ap_fifo, p_src_data_V, pointer</column>
<column name="p_src_data_V_empty_n">in, 1, ap_fifo, p_src_data_V, pointer</column>
<column name="p_src_data_V_read">out, 1, ap_fifo, p_src_data_V, pointer</column>
<column name="p_dst_data_V_din">out, 24, ap_fifo, p_dst_data_V, pointer</column>
<column name="p_dst_data_V_full_n">in, 1, ap_fifo, p_dst_data_V, pointer</column>
<column name="p_dst_data_V_write">out, 1, ap_fifo, p_dst_data_V, pointer</column>
<column name="xc_out">out, 32, ap_vld, xc_out, pointer</column>
<column name="xc_out_ap_vld">out, 1, ap_vld, xc_out, pointer</column>
<column name="yc_out">out, 32, ap_vld, yc_out, pointer</column>
<column name="yc_out_ap_vld">out, 1, ap_vld, yc_out, pointer</column>
<column name="anglexcomp">out, 32, ap_vld, anglexcomp, pointer</column>
<column name="anglexcomp_ap_vld">out, 1, ap_vld, anglexcomp, pointer</column>
<column name="angleycomp">out, 32, ap_vld, angleycomp, pointer</column>
<column name="angleycomp_ap_vld">out, 1, ap_vld, angleycomp, pointer</column>
</table>
</item>
</section>
</profile>
