<root><simulation><result_generated_time />2023-05-16 18:16:44<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />38/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [24, 1, 1], 'O': [96, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('K', 8)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 3), ('K', 8)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 75), ('OY', 5), ('OY', 5), ('C', 2)], [('C', 4), ('K', 2), ('K', 2)], []]<I />[[], [('OX', 75), ('OY', 5), ('OY', 5), ('C', 2), ('C', 4), ('K', 2), ('K', 2)], []]<O />[[], [('OX', 75), ('OY', 5), ('OY', 5), ('C', 2), ('C', 4), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 1875, 1, 1], 'I': [32.0, 1.0, 4.0, 1.0], 'O': [8.0, 1, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 65536, 65536], 'I': [8, 2880000, 2880000], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.02, 0.09, 0.0], 'O': [0.02, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.26, 0.0], 'I': [0.02, 0.26, 0.0], 'O': [0.02, 0.26, 0.0]}<effective_mem_size_bit />{'W': [8, 16384, 65536], 'I': [8, 2880000, 2880000], 'O': [8, 2880000, 5760000], 'O_partial': [8, 2880000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 96, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [24, 24, 1, 1], 'O': [96, 96, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[8192, 8192], [8192, 8192], [8192, 0]]<I />[[1440000, 1440000], [1440000, 360000], [360000, 0]]<O />[[(5040000, 5760000), (5760000, 5040000)], [(5040000, 5760000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5040000, 5760000), (5760000, 5040000)], [(5040000, 5760000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1024, 1024], [128, 128], [32, 0]]<I />[[180000, 180000], [22500, 5625], [1406, 0]]<O />[[(630000, 720000), (720000, 630000)], [(78750, 90000), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([630000, 720000], [720000, 630000]), ([78750, 90000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />15360000</mac_count></basic_info><energy><total_energy />101526367.6<mem_energy_breakdown><W />[0.7, 25.4, 42.6]<I />[126.1, 2891.4, 1872.9]<O />[945.8, 17836.9, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />768000.0<total />101498880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6831<utilization_without_data_loading />0.7485<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9108<mac_utilize_temporal_without_data_loading />0.998</mac_array_utilization><latency><latency_cycle_with_data_loading />65874<latency_cycle_without_data_loading />60120<ideal_computing_cycle />60000<data_loading><load_cycle_total />5754<load_cycle_individual />{'W': [8, 128, 0], 'I': [1, 5625, 0]}<load_cycle_combined />{'W': 128, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />120<mem_stall_cycle_individual />{'W': [[-59999], [-56250, -56130], [-60000, -60000]], 'I': [[-59999], [-59999, -59999], [-60000, -60000]], 'O': [[-60000], [-60000, 0], [-48750, -57188]]}<mem_stall_cycle_shared />{'W': [[-59999], [-56250, 120], [0, 0]], 'I': [[-59999], [-59999, 120], [0, 0]], 'O': [[-60000], [-60000, 0], [-48750, -57188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 65536, 65536], 'I': [8, 2880000, 2880000], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [4096, 65536, 65536], 'I': [192, 2880000, 2880000], 'O': [768, 5760000, 5760000]}<loop_cycles_each_level />{'W': [3750, 60000, 60000], 'I': [1, 60000, 60000], 'O': [1, 60000, 60000]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 4, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.1, 1.1], [1.1, 1.1]], 'I': [[8.0, 8.0], [192.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [768.0, 96.0], [96.0, 96.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.0], [1.1, 1.1], [1.1, 1.1]], 'I': [[8.0, 8.0], [192.0, 192.0], [192.0, 48.0]], 'O': [[8.0, 8.0], [768.0, 96.0], [96.0, 96.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.1, 1.1], [1.1, 0]], 'I': [[8.0, 8.0], [192.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [768.0, 96.0], [96.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1057.1, 817.1], [49.1, 96.0]], 'I': [[8.0, 8.0], [1057.1, 817.1], [49.1, 96.0]], 'O': [[8.0, 8.0], [1057.1, 817.1], [49.1, 96.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 60000], [3750, 3750, 16], [60000, 60000, 1]], 'I': [[1, 1, 60000], [1, 1, 60000], [60000, 60000, 1]], 'O': [[1, 1, 60000], [1, 1, 60000], [60000, 60000, 1]]}<trans_time_real />{'W': [[0, 1, 60000], [[0, 3750, 16], [8, 3750, 16]], [[128, 60000, 1], [32, 60000, 1]]], 'I': [[0, 1, 60000], [[0, 1, 60000], [0, 1, 60000]], [[5625, 60000, 1], [1406, 60000, 1]]], 'O': [[0, 1, 60000], [[0, 1, 60000], [2, 1, 60000]], [[11250, 60000, 1], [2812, 60000, 1]]]}<single_stall_cycle />{'W': [[-1], [-3750, -3742], [-59872, -59968]], 'I': [[-1], [-1, -1], [-54375, -58594]], 'O': [[-1], [-1, 0], [-48750, -57188]]}<single_stall_count />{'W': [59999, 15, 0], 'I': [59999, 59999, 0], 'O': [60000, 60000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [120, 0], 'I': [0, 0], 'O': [60000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-60000, -60000], [-48750, -60000]], 1: [[120, -60000], [0, -48750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>