// Seed: 1229762032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wor id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_21;
  ;
  assign id_9 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_6,
      id_14,
      id_5,
      id_8,
      id_6,
      id_15,
      id_13,
      id_2,
      id_12,
      id_12,
      id_9,
      id_10,
      id_13,
      id_14,
      id_6,
      id_10,
      id_14,
      id_14
  );
  inout wire _id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout uwire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 'b0;
  logic id_16;
  ;
  localparam id_17 = -1;
  wire id_18, id_19, id_20, id_21, id_22;
  assign id_18 = id_4[id_11];
  integer id_23;
  ;
  parameter id_24 = 1;
endmodule
