{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680729336379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680729336380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 14:15:36 2023 " "Processing started: Wed Apr 05 14:15:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680729336380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729336380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729336380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680729336687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680729336687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMITTER-RTL " "Found design unit 1: TRANSMITTER-RTL" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343528 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMITTER " "Found entity 1: TRANSMITTER" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729343528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Transmitter-test " "Found design unit 1: tb_Transmitter-test" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343530 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Transmitter " "Found entity 1: tb_Transmitter" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729343530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECEIVER-rtl " "Found design unit 1: RECEIVER-rtl" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343531 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECEIVER " "Found entity 1: RECEIVER" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729343531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_receiver-test " "Found design unit 1: tb_receiver-test" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343533 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RECEIVER " "Found entity 1: tb_RECEIVER" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680729343533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729343533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receiver " "Elaborating entity \"Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680729343558 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Receiver.vhd(16) " "VHDL Signal Declaration warning at Receiver.vhd(16): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680729343559 "|Receiver"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS Receiver.vhd(17) " "VHDL Signal Declaration warning at Receiver.vhd(17): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680729343559 "|Receiver"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD Receiver.vhd(18) " "VHDL Signal Declaration warning at Receiver.vhd(18): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680729343559 "|Receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REDO_TRANSMIT Receiver.vhd(28) " "Verilog HDL or VHDL warning at Receiver.vhd(28): object \"REDO_TRANSMIT\" assigned a value but never read" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680729343559 "|Receiver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680729344122 "|RECEIVER|UART_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680729344122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "113 " "113 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680729344126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680729344202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680729344202 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTX " "No output dependent on input pin \"UART_RTX\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|UART_RTX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680729344224 "|RECEIVER|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680729344224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680729344225 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680729344225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680729344225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680729344235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 14:15:44 2023 " "Processing ended: Wed Apr 05 14:15:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680729344235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680729344235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680729344235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680729344235 ""}
