
ADS131M04_DMA_MicroSD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  0800d980  0800d980  0000e980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbf8  0800dbf8  0000f18c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dbf8  0800dbf8  0000ebf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc00  0800dc00  0000f18c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc00  0800dc00  0000ec00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc04  0800dc04  0000ec04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  0800dc08  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002154  2000018c  0800dd94  0000f18c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022e0  0800dd94  0000f2e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f18c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca2e  00000000  00000000  0000f1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b45  00000000  00000000  0002bbea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a28  00000000  00000000  00030730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013e1  00000000  00000000  00032158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028fb8  00000000  00000000  00033539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025105  00000000  00000000  0005c4f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e26f9  00000000  00000000  000815f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163cef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007378  00000000  00000000  00163d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  0016b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000018c 	.word	0x2000018c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d968 	.word	0x0800d968

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000190 	.word	0x20000190
 800021c:	0800d968 	.word	0x0800d968

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80005fc:	d102      	bne.n	8000604 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 80005fe:	4b04      	ldr	r3, [pc, #16]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x24>)
 8000600:	2201      	movs	r2, #1
 8000602:	701a      	strb	r2, [r3, #0]
  }
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	200001a8 	.word	0x200001a8

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fe4e 	bl	80012ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f899 	bl	8000754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 fa35 	bl	8000a90 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000626:	f000 f903 	bl	8000830 <MX_SPI1_Init>
  MX_SPI2_Init();
 800062a:	f000 f93f 	bl	80008ac <MX_SPI2_Init>
  MX_FATFS_Init();
 800062e:	f006 fc8f 	bl	8006f50 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000632:	f00b fc5b 	bl	800beec <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000636:	f000 f977 	bl	8000928 <MX_SPI3_Init>
  MX_TIM3_Init();
 800063a:	f000 f9b3 	bl	80009a4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000); // Delay for stability
 800063e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000642:	f000 fe97 	bl	8001374 <HAL_Delay>

  // ADS131M04_Init();
  // HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state

  if (mount_sd_card() == FR_OK) {
 8000646:	f000 fb13 	bl	8000c70 <mount_sd_card>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d111      	bne.n	8000674 <main+0x60>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_SET); // Indicate success with LED
 8000650:	2201      	movs	r2, #1
 8000652:	2110      	movs	r1, #16
 8000654:	4833      	ldr	r0, [pc, #204]	@ (8000724 <main+0x110>)
 8000656:	f001 f95f 	bl	8001918 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
    // printf("SD card mount failed!\n");
    while (1) {;}
  }

  DWORD free_clusters, free_sectors, total_sectors = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	603b      	str	r3, [r7, #0]

  if (get_statistics(&free_clusters, &free_sectors, &total_sectors) == FR_OK) {
 800065e:	463a      	mov	r2, r7
 8000660:	1d39      	adds	r1, r7, #4
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fb28 	bl	8000cbc <get_statistics>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d10e      	bne.n	8000690 <main+0x7c>
 8000672:	e006      	b.n	8000682 <main+0x6e>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
 8000674:	2200      	movs	r2, #0
 8000676:	2110      	movs	r1, #16
 8000678:	482a      	ldr	r0, [pc, #168]	@ (8000724 <main+0x110>)
 800067a:	f001 f94d 	bl	8001918 <HAL_GPIO_WritePin>
    while (1) {;}
 800067e:	bf00      	nop
 8000680:	e7fd      	b.n	800067e <main+0x6a>
    printf("Free clusters: %lu, Free sectors: %lu, Total sectors: %lu\n",
 8000682:	68b9      	ldr	r1, [r7, #8]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	4827      	ldr	r0, [pc, #156]	@ (8000728 <main+0x114>)
 800068a:	f00c fb51 	bl	800cd30 <iprintf>
 800068e:	e002      	b.n	8000696 <main+0x82>
          free_clusters, free_sectors, total_sectors);
  } else {
    printf("Failed to get SD card statistics!\n");
 8000690:	4826      	ldr	r0, [pc, #152]	@ (800072c <main+0x118>)
 8000692:	f00c fbb5 	bl	800ce00 <puts>
  }

  // file name needs to be 8 + 3 format, e.g., "hexsense.txt"
  if (open_file("HS1.txt") == FR_OK) {
 8000696:	4826      	ldr	r0, [pc, #152]	@ (8000730 <main+0x11c>)
 8000698:	f000 fb42 	bl	8000d20 <open_file>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d103      	bne.n	80006aa <main+0x96>
    printf("File opened successfully!\n");
 80006a2:	4824      	ldr	r0, [pc, #144]	@ (8000734 <main+0x120>)
 80006a4:	f00c fbac 	bl	800ce00 <puts>
 80006a8:	e002      	b.n	80006b0 <main+0x9c>
  } else {
    printf("Failed to open file!\n");
 80006aa:	4823      	ldr	r0, [pc, #140]	@ (8000738 <main+0x124>)
 80006ac:	f00c fba8 	bl	800ce00 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
    // if (ADS_data_ready) {
    //   ADS_data_ready = false; // Reset the flag
    //   ADS131M04_readADC(&adcValue);
    //   HAL_GPIO_TogglePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin); // Toggle the LED to indicate data read
    // }
    while (i < 10) {
 80006b4:	e021      	b.n	80006fa <main+0xe6>
      if (write_data_to_file(data2write, sizeof(data2write)) == FR_OK) {
 80006b6:	210a      	movs	r1, #10
 80006b8:	4820      	ldr	r0, [pc, #128]	@ (800073c <main+0x128>)
 80006ba:	f000 fb53 	bl	8000d64 <write_data_to_file>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d103      	bne.n	80006cc <main+0xb8>
        printf("Data written to file successfully!\n");
 80006c4:	481e      	ldr	r0, [pc, #120]	@ (8000740 <main+0x12c>)
 80006c6:	f00c fb9b 	bl	800ce00 <puts>
 80006ca:	e002      	b.n	80006d2 <main+0xbe>
      } else {
        printf("Failed to write data to file!\n");
 80006cc:	481d      	ldr	r0, [pc, #116]	@ (8000744 <main+0x130>)
 80006ce:	f00c fb97 	bl	800ce00 <puts>
      }

      i++;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	3301      	adds	r3, #1
 80006d6:	60fb      	str	r3, [r7, #12]
      if (i == 10) {
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	2b0a      	cmp	r3, #10
 80006dc:	d10d      	bne.n	80006fa <main+0xe6>
        if (close_file() == FR_OK) {
 80006de:	f000 fb15 	bl	8000d0c <close_file>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d103      	bne.n	80006f0 <main+0xdc>
          printf("File closed successfully!\n");
 80006e8:	4817      	ldr	r0, [pc, #92]	@ (8000748 <main+0x134>)
 80006ea:	f00c fb89 	bl	800ce00 <puts>
 80006ee:	e002      	b.n	80006f6 <main+0xe2>
        } else {
          printf("Failed to close file!\n");
 80006f0:	4816      	ldr	r0, [pc, #88]	@ (800074c <main+0x138>)
 80006f2:	f00c fb85 	bl	800ce00 <puts>
        }
        eject_sd_card();
 80006f6:	f000 facf 	bl	8000c98 <eject_sd_card>
    while (i < 10) {
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	ddda      	ble.n	80006b6 <main+0xa2>
      }
    }
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	2101      	movs	r1, #1
 8000704:	4812      	ldr	r0, [pc, #72]	@ (8000750 <main+0x13c>)
 8000706:	f001 f907 	bl	8001918 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800070a:	200a      	movs	r0, #10
 800070c:	f000 fe32 	bl	8001374 <HAL_Delay>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	2101      	movs	r1, #1
 8000714:	480e      	ldr	r0, [pc, #56]	@ (8000750 <main+0x13c>)
 8000716:	f001 f8ff 	bl	8001918 <HAL_GPIO_WritePin>
    HAL_Delay(990);
 800071a:	f240 30de 	movw	r0, #990	@ 0x3de
 800071e:	f000 fe29 	bl	8001374 <HAL_Delay>
    while (i < 10) {
 8000722:	e7ea      	b.n	80006fa <main+0xe6>
 8000724:	40020800 	.word	0x40020800
 8000728:	0800d990 	.word	0x0800d990
 800072c:	0800d9cc 	.word	0x0800d9cc
 8000730:	0800d9f0 	.word	0x0800d9f0
 8000734:	0800d9f8 	.word	0x0800d9f8
 8000738:	0800da14 	.word	0x0800da14
 800073c:	20000000 	.word	0x20000000
 8000740:	0800da2c 	.word	0x0800da2c
 8000744:	0800da50 	.word	0x0800da50
 8000748:	0800da70 	.word	0x0800da70
 800074c:	0800da8c 	.word	0x0800da8c
 8000750:	40020400 	.word	0x40020400

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b094      	sub	sp, #80	@ 0x50
 8000758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075a:	f107 0320 	add.w	r3, r7, #32
 800075e:	2230      	movs	r2, #48	@ 0x30
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f00c fb54 	bl	800ce10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000778:	f002 fb8c 	bl	8002e94 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800077c:	4b2a      	ldr	r3, [pc, #168]	@ (8000828 <SystemClock_Config+0xd4>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000780:	4a29      	ldr	r2, [pc, #164]	@ (8000828 <SystemClock_Config+0xd4>)
 8000782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000786:	6413      	str	r3, [r2, #64]	@ 0x40
 8000788:	4b27      	ldr	r3, [pc, #156]	@ (8000828 <SystemClock_Config+0xd4>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <SystemClock_Config+0xd8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a24      	ldr	r2, [pc, #144]	@ (800082c <SystemClock_Config+0xd8>)
 800079a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	4b22      	ldr	r3, [pc, #136]	@ (800082c <SystemClock_Config+0xd8>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ac:	2301      	movs	r3, #1
 80007ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b6:	2302      	movs	r3, #2
 80007b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007c0:	2308      	movs	r3, #8
 80007c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007c4:	2360      	movs	r3, #96	@ 0x60
 80007c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c8:	2302      	movs	r3, #2
 80007ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007cc:	2304      	movs	r3, #4
 80007ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d0:	f107 0320 	add.w	r3, r7, #32
 80007d4:	4618      	mov	r0, r3
 80007d6:	f002 fbbd 	bl	8002f54 <HAL_RCC_OscConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007e0:	f000 fa40 	bl	8000c64 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007e4:	f002 fb66 	bl	8002eb4 <HAL_PWREx_EnableOverDrive>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007ee:	f000 fa39 	bl	8000c64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f2:	230f      	movs	r3, #15
 80007f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f6:	2302      	movs	r3, #2
 80007f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000802:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000808:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	2103      	movs	r1, #3
 8000810:	4618      	mov	r0, r3
 8000812:	f002 fe43 	bl	800349c <HAL_RCC_ClockConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800081c:	f000 fa22 	bl	8000c64 <Error_Handler>
  }
}
 8000820:	bf00      	nop
 8000822:	3750      	adds	r7, #80	@ 0x50
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40023800 	.word	0x40023800
 800082c:	40007000 	.word	0x40007000

08000830 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000834:	4b1b      	ldr	r3, [pc, #108]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000836:	4a1c      	ldr	r2, [pc, #112]	@ (80008a8 <MX_SPI1_Init+0x78>)
 8000838:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800083a:	4b1a      	ldr	r3, [pc, #104]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800083c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000840:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000842:	4b18      	ldr	r3, [pc, #96]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000848:	4b16      	ldr	r3, [pc, #88]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800084a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800084e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000852:	2200      	movs	r2, #0
 8000854:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000856:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800085c:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800085e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000862:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000866:	2220      	movs	r2, #32
 8000868:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000876:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800087e:	2207      	movs	r2, #7
 8000880:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_SPI1_Init+0x74>)
 800088a:	2208      	movs	r2, #8
 800088c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800088e:	4805      	ldr	r0, [pc, #20]	@ (80008a4 <MX_SPI1_Init+0x74>)
 8000890:	f003 fb4a 	bl	8003f28 <HAL_SPI_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800089a:	f000 f9e3 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	200001ac 	.word	0x200001ac
 80008a8:	40013000 	.word	0x40013000

080008ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000924 <MX_SPI2_Init+0x78>)
 80008b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008c4:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008c6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008ca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008d8:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008de:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008e2:	2238      	movs	r2, #56	@ 0x38
 80008e4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008f8:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_SPI2_Init+0x74>)
 80008fa:	2207      	movs	r2, #7
 80008fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008fe:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <MX_SPI2_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_SPI2_Init+0x74>)
 8000906:	2208      	movs	r2, #8
 8000908:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <MX_SPI2_Init+0x74>)
 800090c:	f003 fb0c 	bl	8003f28 <HAL_SPI_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000916:	f000 f9a5 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000210 	.word	0x20000210
 8000924:	40003800 	.word	0x40003800

08000928 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800092c:	4b1b      	ldr	r3, [pc, #108]	@ (800099c <MX_SPI3_Init+0x74>)
 800092e:	4a1c      	ldr	r2, [pc, #112]	@ (80009a0 <MX_SPI3_Init+0x78>)
 8000930:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000932:	4b1a      	ldr	r3, [pc, #104]	@ (800099c <MX_SPI3_Init+0x74>)
 8000934:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000938:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800093a:	4b18      	ldr	r3, [pc, #96]	@ (800099c <MX_SPI3_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000940:	4b16      	ldr	r3, [pc, #88]	@ (800099c <MX_SPI3_Init+0x74>)
 8000942:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000946:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000948:	4b14      	ldr	r3, [pc, #80]	@ (800099c <MX_SPI3_Init+0x74>)
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800094e:	4b13      	ldr	r3, [pc, #76]	@ (800099c <MX_SPI3_Init+0x74>)
 8000950:	2201      	movs	r2, #1
 8000952:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000954:	4b11      	ldr	r3, [pc, #68]	@ (800099c <MX_SPI3_Init+0x74>)
 8000956:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800095a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800095c:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <MX_SPI3_Init+0x74>)
 800095e:	2208      	movs	r2, #8
 8000960:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <MX_SPI3_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <MX_SPI3_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800096e:	4b0b      	ldr	r3, [pc, #44]	@ (800099c <MX_SPI3_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000974:	4b09      	ldr	r3, [pc, #36]	@ (800099c <MX_SPI3_Init+0x74>)
 8000976:	2207      	movs	r2, #7
 8000978:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800097a:	4b08      	ldr	r3, [pc, #32]	@ (800099c <MX_SPI3_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <MX_SPI3_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000986:	4805      	ldr	r0, [pc, #20]	@ (800099c <MX_SPI3_Init+0x74>)
 8000988:	f003 face 	bl	8003f28 <HAL_SPI_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000992:	f000 f967 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000274 	.word	0x20000274
 80009a0:	40003c00 	.word	0x40003c00

080009a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08e      	sub	sp, #56	@ 0x38
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b8:	f107 031c 	add.w	r3, r7, #28
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009c4:	463b      	mov	r3, r7
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
 80009d0:	611a      	str	r2, [r3, #16]
 80009d2:	615a      	str	r2, [r3, #20]
 80009d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009d6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009d8:	4a2c      	ldr	r2, [pc, #176]	@ (8000a8c <MX_TIM3_Init+0xe8>)
 80009da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80009dc:	4b2a      	ldr	r3, [pc, #168]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009de:	2200      	movs	r2, #0
 80009e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e2:	4b29      	ldr	r3, [pc, #164]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 80009e8:	4b27      	ldr	r3, [pc, #156]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009ea:	2220      	movs	r2, #32
 80009ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ee:	4b26      	ldr	r3, [pc, #152]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009f4:	4b24      	ldr	r3, [pc, #144]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009f6:	2280      	movs	r2, #128	@ 0x80
 80009f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009fa:	4823      	ldr	r0, [pc, #140]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 80009fc:	f004 f85c 	bl	8004ab8 <HAL_TIM_Base_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a06:	f000 f92d 	bl	8000c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a14:	4619      	mov	r1, r3
 8000a16:	481c      	ldr	r0, [pc, #112]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 8000a18:	f004 fa1a 	bl	8004e50 <HAL_TIM_ConfigClockSource>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a22:	f000 f91f 	bl	8000c64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a26:	4818      	ldr	r0, [pc, #96]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 8000a28:	f004 f89d 	bl	8004b66 <HAL_TIM_PWM_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a32:	f000 f917 	bl	8000c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	4619      	mov	r1, r3
 8000a44:	4810      	ldr	r0, [pc, #64]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 8000a46:	f004 fe6b 	bl	8005720 <HAL_TIMEx_MasterConfigSynchronization>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a50:	f000 f908 	bl	8000c64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a54:	2360      	movs	r3, #96	@ 0x60
 8000a56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a64:	463b      	mov	r3, r7
 8000a66:	2200      	movs	r2, #0
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4807      	ldr	r0, [pc, #28]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 8000a6c:	f004 f8dc 	bl	8004c28 <HAL_TIM_PWM_ConfigChannel>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a76:	f000 f8f5 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a7a:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <MX_TIM3_Init+0xe4>)
 8000a7c:	f000 fab6 	bl	8000fec <HAL_TIM_MspPostInit>

}
 8000a80:	bf00      	nop
 8000a82:	3738      	adds	r7, #56	@ 0x38
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	200002d8 	.word	0x200002d8
 8000a8c:	40000400 	.word	0x40000400

08000a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	4b6b      	ldr	r3, [pc, #428]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	4a6a      	ldr	r2, [pc, #424]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab2:	4b68      	ldr	r3, [pc, #416]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	f003 0304 	and.w	r3, r3, #4
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000abe:	4b65      	ldr	r3, [pc, #404]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a64      	ldr	r2, [pc, #400]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b62      	ldr	r3, [pc, #392]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	4b5f      	ldr	r3, [pc, #380]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a5e      	ldr	r2, [pc, #376]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aee:	4b59      	ldr	r3, [pc, #356]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a58      	ldr	r2, [pc, #352]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000af4:	f043 0302 	orr.w	r3, r3, #2
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b56      	ldr	r3, [pc, #344]	@ (8000c54 <MX_GPIO_Init+0x1c4>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0302 	and.w	r3, r3, #2
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2119      	movs	r1, #25
 8000b0a:	4853      	ldr	r0, [pc, #332]	@ (8000c58 <MX_GPIO_Init+0x1c8>)
 8000b0c:	f000 ff04 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	f240 2101 	movw	r1, #513	@ 0x201
 8000b16:	4851      	ldr	r0, [pc, #324]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000b18:	f000 fefe 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2108      	movs	r1, #8
 8000b20:	484e      	ldr	r0, [pc, #312]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000b22:	f000 fef9 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f240 1121 	movw	r1, #289	@ 0x121
 8000b2c:	484c      	ldr	r0, [pc, #304]	@ (8000c60 <MX_GPIO_Init+0x1d0>)
 8000b2e:	f000 fef3 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2140      	movs	r1, #64	@ 0x40
 8000b36:	4848      	ldr	r0, [pc, #288]	@ (8000c58 <MX_GPIO_Init+0x1c8>)
 8000b38:	f000 feee 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000b3c:	2349      	movs	r3, #73	@ 0x49
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	4841      	ldr	r0, [pc, #260]	@ (8000c58 <MX_GPIO_Init+0x1c8>)
 8000b54:	f000 fd44 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000b58:	f240 2301 	movw	r3, #513	@ 0x201
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	483a      	ldr	r0, [pc, #232]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000b72:	f000 fd35 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000b76:	2304      	movs	r3, #4
 8000b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4834      	ldr	r0, [pc, #208]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000b8c:	f000 fd28 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000b90:	2308      	movs	r3, #8
 8000b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b94:	2301      	movs	r3, #1
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	482d      	ldr	r0, [pc, #180]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000ba8:	f000 fd1a 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000bac:	2310      	movs	r3, #16
 8000bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4826      	ldr	r0, [pc, #152]	@ (8000c5c <MX_GPIO_Init+0x1cc>)
 8000bc2:	f000 fd0d 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000bc6:	2310      	movs	r3, #16
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	481e      	ldr	r0, [pc, #120]	@ (8000c58 <MX_GPIO_Init+0x1c8>)
 8000bde:	f000 fcff 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000be2:	f240 1321 	movw	r3, #289	@ 0x121
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4819      	ldr	r0, [pc, #100]	@ (8000c60 <MX_GPIO_Init+0x1d0>)
 8000bfc:	f000 fcf0 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000c00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c06:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	4812      	ldr	r0, [pc, #72]	@ (8000c60 <MX_GPIO_Init+0x1d0>)
 8000c18:	f000 fce2 	bl	80015e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2008      	movs	r0, #8
 8000c22:	f000 fca6 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000c26:	2008      	movs	r0, #8
 8000c28:	f000 fcbf 	bl	80015aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2100      	movs	r1, #0
 8000c30:	200a      	movs	r0, #10
 8000c32:	f000 fc9e 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c36:	200a      	movs	r0, #10
 8000c38:	f000 fcb7 	bl	80015aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2100      	movs	r1, #0
 8000c40:	2017      	movs	r0, #23
 8000c42:	f000 fc96 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c46:	2017      	movs	r0, #23
 8000c48:	f000 fcaf 	bl	80015aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c4c:	bf00      	nop
 8000c4e:	3728      	adds	r7, #40	@ 0x28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020800 	.word	0x40020800
 8000c5c:	40020000 	.word	0x40020000
 8000c60:	40020400 	.word	0x40020400

08000c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
}
 8000c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <Error_Handler+0x8>

08000c70 <mount_sd_card>:
#include "microsd_fz.h"

FATFS   FatFs; //Fatfs handle
FIL     fil;   //File handle

FRESULT mount_sd_card(void) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
  // Mount the SD card
  FRESULT fres = f_mount(&FatFs, "", 1); //1 = mount now
 8000c76:	2201      	movs	r2, #1
 8000c78:	4905      	ldr	r1, [pc, #20]	@ (8000c90 <mount_sd_card+0x20>)
 8000c7a:	4806      	ldr	r0, [pc, #24]	@ (8000c94 <mount_sd_card+0x24>)
 8000c7c:	f008 fbee 	bl	800945c <f_mount>
 8000c80:	4603      	mov	r3, r0
 8000c82:	71fb      	strb	r3, [r7, #7]
  return fres;
 8000c84:	79fb      	ldrb	r3, [r7, #7]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	0800daa4 	.word	0x0800daa4
 8000c94:	20000324 	.word	0x20000324

08000c98 <eject_sd_card>:

FRESULT eject_sd_card(void) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
  // Unmount the SD card
  FRESULT fres = f_mount(NULL, "", 1); //1 = unmount now
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	4905      	ldr	r1, [pc, #20]	@ (8000cb8 <eject_sd_card+0x20>)
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f008 fbda 	bl	800945c <f_mount>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	71fb      	strb	r3, [r7, #7]
  return fres;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	0800daa4 	.word	0x0800daa4

08000cbc <get_statistics>:
 */
FRESULT get_statistics (
  DWORD *free_clusters,
  DWORD *free_sectors, 
  DWORD *total_sectors
) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
  FATFS* getFreeFs;
  FRESULT fres = f_getfree("", free_clusters, &getFreeFs);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	461a      	mov	r2, r3
 8000cce:	68f9      	ldr	r1, [r7, #12]
 8000cd0:	480d      	ldr	r0, [pc, #52]	@ (8000d08 <get_statistics+0x4c>)
 8000cd2:	f008 ffe0 	bl	8009c96 <f_getfree>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	75fb      	strb	r3, [r7, #23]
  *total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize; // Total sectors = total clusters - reserved clusters
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	3b02      	subs	r3, #2
 8000ce0:	693a      	ldr	r2, [r7, #16]
 8000ce2:	8952      	ldrh	r2, [r2, #10]
 8000ce4:	fb03 f202 	mul.w	r2, r3, r2
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	601a      	str	r2, [r3, #0]
  *free_sectors = *free_clusters * getFreeFs->csize; // Free
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	693a      	ldr	r2, [r7, #16]
 8000cf2:	8952      	ldrh	r2, [r2, #10]
 8000cf4:	fb03 f202 	mul.w	r2, r3, r2
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	601a      	str	r2, [r3, #0]

  return fres;
 8000cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	0800daa4 	.word	0x0800daa4

08000d0c <close_file>:

FRESULT close_file(void) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  return f_close(&fil); // Close the file after reading
 8000d10:	4802      	ldr	r0, [pc, #8]	@ (8000d1c <close_file+0x10>)
 8000d12:	f008 ff96 	bl	8009c42 <f_close>
 8000d16:	4603      	mov	r3, r0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000554 	.word	0x20000554

08000d20 <open_file>:
 * @param buffer_size 
 * @return FRESULT 
 */
FRESULT open_file (
  const char *filename
) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  // Open the file for writing
  FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND);
 8000d28:	2232      	movs	r2, #50	@ 0x32
 8000d2a:	6879      	ldr	r1, [r7, #4]
 8000d2c:	480c      	ldr	r0, [pc, #48]	@ (8000d60 <open_file+0x40>)
 8000d2e:	f008 fbdb 	bl	80094e8 <f_open>
 8000d32:	4603      	mov	r3, r0
 8000d34:	73fb      	strb	r3, [r7, #15]

  // FA_CREATE_ALWAYS is used to create a new file, overwriting any existing file with the same name.
  // FA_CREATE_NEW is used to create a new file, but it will fail if the file already exists.
  if (fres != FR_OK) { // If the file does not exist, create it
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d00b      	beq.n	8000d54 <open_file+0x34>
    fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND | FA_CREATE_ALWAYS);
 8000d3c:	223a      	movs	r2, #58	@ 0x3a
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	4807      	ldr	r0, [pc, #28]	@ (8000d60 <open_file+0x40>)
 8000d42:	f008 fbd1 	bl	80094e8 <f_open>
 8000d46:	4603      	mov	r3, r0
 8000d48:	73fb      	strb	r3, [r7, #15]
    if (fres != FR_OK) {
 8000d4a:	7bfb      	ldrb	r3, [r7, #15]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <open_file+0x34>
      return fres; // Return error if file creation fails
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	e000      	b.n	8000d56 <open_file+0x36>
    }
  }

  return FR_OK; // Return success
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000554 	.word	0x20000554

08000d64 <write_data_to_file>:
 */
FRESULT write_data_to_file
(
  uint8_t    *data,
  UINT       data_len
) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  // Write data to the file
  UINT bytes_written;
  FRESULT fres = f_write(&fil, data, data_len, &bytes_written);
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	683a      	ldr	r2, [r7, #0]
 8000d74:	6879      	ldr	r1, [r7, #4]
 8000d76:	4809      	ldr	r0, [pc, #36]	@ (8000d9c <write_data_to_file+0x38>)
 8000d78:	f008 fd70 	bl	800985c <f_write>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	73fb      	strb	r3, [r7, #15]

  if (fres != FR_OK || bytes_written < data_len) {
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d103      	bne.n	8000d8e <write_data_to_file+0x2a>
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	683a      	ldr	r2, [r7, #0]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d901      	bls.n	8000d92 <write_data_to_file+0x2e>
    return fres; // Return error if write fails
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	e000      	b.n	8000d94 <write_data_to_file+0x30>
  }

  return FR_OK; // Return success
 8000d92:	2300      	movs	r3, #0
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3710      	adds	r7, #16
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000554 	.word	0x20000554

08000da0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000da6:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_MspInit+0x44>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000daa:	4a0e      	ldr	r2, [pc, #56]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_MspInit+0x44>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc2:	4a08      	ldr	r2, [pc, #32]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40023800 	.word	0x40023800

08000de8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b090      	sub	sp, #64	@ 0x40
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a62      	ldr	r2, [pc, #392]	@ (8000f90 <HAL_SPI_MspInit+0x1a8>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d128      	bne.n	8000e5c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e0a:	4b62      	ldr	r3, [pc, #392]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	4a61      	ldr	r2, [pc, #388]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e16:	4b5f      	ldr	r3, [pc, #380]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	4b5c      	ldr	r3, [pc, #368]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	4a5b      	ldr	r2, [pc, #364]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e28:	f043 0301 	orr.w	r3, r3, #1
 8000e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2e:	4b59      	ldr	r3, [pc, #356]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e3a:	23e0      	movs	r3, #224	@ 0xe0
 8000e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e46:	2303      	movs	r3, #3
 8000e48:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e52:	4619      	mov	r1, r3
 8000e54:	4850      	ldr	r0, [pc, #320]	@ (8000f98 <HAL_SPI_MspInit+0x1b0>)
 8000e56:	f000 fbc3 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000e5a:	e094      	b.n	8000f86 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a4e      	ldr	r2, [pc, #312]	@ (8000f9c <HAL_SPI_MspInit+0x1b4>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d145      	bne.n	8000ef2 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e66:	4b4b      	ldr	r3, [pc, #300]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e72:	4b48      	ldr	r3, [pc, #288]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e7a:	623b      	str	r3, [r7, #32]
 8000e7c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7e:	4b45      	ldr	r3, [pc, #276]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a44      	ldr	r2, [pc, #272]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b42      	ldr	r3, [pc, #264]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0304 	and.w	r3, r3, #4
 8000e92:	61fb      	str	r3, [r7, #28]
 8000e94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e96:	4b3f      	ldr	r3, [pc, #252]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	61bb      	str	r3, [r7, #24]
 8000eac:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000eae:	2306      	movs	r3, #6
 8000eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ebe:	2305      	movs	r3, #5
 8000ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4835      	ldr	r0, [pc, #212]	@ (8000fa0 <HAL_SPI_MspInit+0x1b8>)
 8000eca:	f000 fb89 	bl	80015e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ece:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000edc:	2303      	movs	r3, #3
 8000ede:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ee0:	2305      	movs	r3, #5
 8000ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ee8:	4619      	mov	r1, r3
 8000eea:	482e      	ldr	r0, [pc, #184]	@ (8000fa4 <HAL_SPI_MspInit+0x1bc>)
 8000eec:	f000 fb78 	bl	80015e0 <HAL_GPIO_Init>
}
 8000ef0:	e049      	b.n	8000f86 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a2c      	ldr	r2, [pc, #176]	@ (8000fa8 <HAL_SPI_MspInit+0x1c0>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d144      	bne.n	8000f86 <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000efc:	4b25      	ldr	r3, [pc, #148]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f00:	4a24      	ldr	r2, [pc, #144]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f08:	4b22      	ldr	r3, [pc, #136]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f14:	4b1f      	ldr	r3, [pc, #124]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f18:	4a1e      	ldr	r2, [pc, #120]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f20:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f30:	4a18      	ldr	r2, [pc, #96]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f32:	f043 0302 	orr.w	r3, r3, #2
 8000f36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f38:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <HAL_SPI_MspInit+0x1ac>)
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f44:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f56:	2306      	movs	r3, #6
 8000f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f5e:	4619      	mov	r1, r3
 8000f60:	480f      	ldr	r0, [pc, #60]	@ (8000fa0 <HAL_SPI_MspInit+0x1b8>)
 8000f62:	f000 fb3d 	bl	80015e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f66:	2308      	movs	r3, #8
 8000f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f72:	2303      	movs	r3, #3
 8000f74:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f76:	2306      	movs	r3, #6
 8000f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4808      	ldr	r0, [pc, #32]	@ (8000fa4 <HAL_SPI_MspInit+0x1bc>)
 8000f82:	f000 fb2d 	bl	80015e0 <HAL_GPIO_Init>
}
 8000f86:	bf00      	nop
 8000f88:	3740      	adds	r7, #64	@ 0x40
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40013000 	.word	0x40013000
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	40003800 	.word	0x40003800
 8000fa0:	40020800 	.word	0x40020800
 8000fa4:	40020400 	.word	0x40020400
 8000fa8:	40003c00 	.word	0x40003c00

08000fac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <HAL_TIM_Base_MspInit+0x38>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d10b      	bne.n	8000fd6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc2:	4a09      	ldr	r2, [pc, #36]	@ (8000fe8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fc4:	f043 0302 	orr.w	r3, r3, #2
 8000fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fca:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000fd6:	bf00      	nop
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40000400 	.word	0x40000400
 8000fe8:	40023800 	.word	0x40023800

08000fec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a11      	ldr	r2, [pc, #68]	@ (8001050 <HAL_TIM_MspPostInit+0x64>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d11b      	bne.n	8001046 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <HAL_TIM_MspPostInit+0x68>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a10      	ldr	r2, [pc, #64]	@ (8001054 <HAL_TIM_MspPostInit+0x68>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <HAL_TIM_MspPostInit+0x68>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001026:	2310      	movs	r3, #16
 8001028:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001036:	2302      	movs	r3, #2
 8001038:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	@ (8001058 <HAL_TIM_MspPostInit+0x6c>)
 8001042:	f000 facd 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40000400 	.word	0x40000400
 8001054:	40023800 	.word	0x40023800
 8001058:	40020400 	.word	0x40020400

0800105c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <NMI_Handler+0x4>

08001064 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <HardFault_Handler+0x4>

0800106c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <MemManage_Handler+0x4>

08001074 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <BusFault_Handler+0x4>

0800107c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <UsageFault_Handler+0x4>

08001084 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b2:	f000 f93f 	bl	8001334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}

080010ba <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 80010be:	2004      	movs	r0, #4
 80010c0:	f000 fc44 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 80010cc:	2010      	movs	r0, #16
 80010ce:	f000 fc3d 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 80010da:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010de:	f000 fc35 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <OTG_FS_IRQHandler+0x10>)
 80010ee:	f000 fd7d 	bl	8001bec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20001cb4 	.word	0x20001cb4

080010fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	e00a      	b.n	8001124 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800110e:	f3af 8000 	nop.w
 8001112:	4601      	mov	r1, r0
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	60ba      	str	r2, [r7, #8]
 800111a:	b2ca      	uxtb	r2, r1
 800111c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	697a      	ldr	r2, [r7, #20]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	dbf0      	blt.n	800110e <_read+0x12>
  }

  return len;
 800112c:	687b      	ldr	r3, [r7, #4]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	e009      	b.n	800115c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	60ba      	str	r2, [r7, #8]
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f00a ffc0 	bl	800c0d6 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3301      	adds	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	429a      	cmp	r2, r3
 8001162:	dbf1      	blt.n	8001148 <_write+0x12>
  }
  return len;
 8001164:	687b      	ldr	r3, [r7, #4]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <_close>:

int _close(int file)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001196:	605a      	str	r2, [r3, #4]
  return 0;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_isatty>:

int _isatty(int file)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ae:	2301      	movs	r3, #1
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e0:	4a14      	ldr	r2, [pc, #80]	@ (8001234 <_sbrk+0x5c>)
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <_sbrk+0x60>)
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <_sbrk+0x64>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <_sbrk+0x68>)
 80011f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	429a      	cmp	r2, r3
 8001206:	d207      	bcs.n	8001218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001208:	f00b fe1a 	bl	800ce40 <__errno>
 800120c:	4603      	mov	r3, r0
 800120e:	220c      	movs	r2, #12
 8001210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001216:	e009      	b.n	800122c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	4a05      	ldr	r2, [pc, #20]	@ (800123c <_sbrk+0x64>)
 8001228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122a:	68fb      	ldr	r3, [r7, #12]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20040000 	.word	0x20040000
 8001238:	00000400 	.word	0x00000400
 800123c:	20000784 	.word	0x20000784
 8001240:	200022e0 	.word	0x200022e0

08001244 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <SystemInit+0x20>)
 800124a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <SystemInit+0x20>)
 8001250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001268:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800126c:	f7ff ffea 	bl	8001244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001270:	480c      	ldr	r0, [pc, #48]	@ (80012a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001272:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001288:	4c0a      	ldr	r4, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001296:	f00b fdd9 	bl	800ce4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129a:	f7ff f9bb 	bl	8000614 <main>
  bx  lr    
 800129e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80012a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a8:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 80012ac:	0800dc08 	.word	0x0800dc08
  ldr r2, =_sbss
 80012b0:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 80012b4:	200022e0 	.word	0x200022e0

080012b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b8:	e7fe      	b.n	80012b8 <ADC_IRQHandler>

080012ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012be:	2003      	movs	r0, #3
 80012c0:	f000 f94c 	bl	800155c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c4:	200f      	movs	r0, #15
 80012c6:	f000 f805 	bl	80012d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ca:	f7ff fd69 	bl	8000da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_InitTick+0x54>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_InitTick+0x58>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f967 	bl	80015c6 <HAL_SYSTICK_Config>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e00e      	b.n	8001320 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b0f      	cmp	r3, #15
 8001306:	d80a      	bhi.n	800131e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001308:	2200      	movs	r2, #0
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001310:	f000 f92f 	bl	8001572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001314:	4a06      	ldr	r2, [pc, #24]	@ (8001330 <HAL_InitTick+0x5c>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
 800131c:	e000      	b.n	8001320 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	2000000c 	.word	0x2000000c
 800132c:	20000014 	.word	0x20000014
 8001330:	20000010 	.word	0x20000010

08001334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001338:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_IncTick+0x20>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_IncTick+0x24>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4413      	add	r3, r2
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_IncTick+0x24>)
 8001346:	6013      	str	r3, [r2, #0]
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20000014 	.word	0x20000014
 8001358:	20000788 	.word	0x20000788

0800135c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return uwTick;
 8001360:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <HAL_GetTick+0x14>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000788 	.word	0x20000788

08001374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800137c:	f7ff ffee 	bl	800135c <HAL_GetTick>
 8001380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800138c:	d005      	beq.n	800139a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <HAL_Delay+0x44>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	461a      	mov	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4413      	add	r3, r2
 8001398:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800139a:	bf00      	nop
 800139c:	f7ff ffde 	bl	800135c <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d8f7      	bhi.n	800139c <HAL_Delay+0x28>
  {
  }
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000014 	.word	0x20000014

080013bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013cc:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <__NVIC_SetPriorityGrouping+0x40>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d8:	4013      	ands	r3, r2
 80013da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <__NVIC_SetPriorityGrouping+0x44>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ea:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <__NVIC_SetPriorityGrouping+0x40>)
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	60d3      	str	r3, [r2, #12]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	e000ed00 	.word	0xe000ed00
 8001400:	05fa0000 	.word	0x05fa0000

08001404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <__NVIC_GetPriorityGrouping+0x18>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	f003 0307 	and.w	r3, r3, #7
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db0b      	blt.n	800144a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 021f 	and.w	r2, r3, #31
 8001438:	4907      	ldr	r1, [pc, #28]	@ (8001458 <__NVIC_EnableIRQ+0x38>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	095b      	lsrs	r3, r3, #5
 8001440:	2001      	movs	r0, #1
 8001442:	fa00 f202 	lsl.w	r2, r0, r2
 8001446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000e100 	.word	0xe000e100

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	@ (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	@ 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001528:	d301      	bcc.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e00f      	b.n	800154e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <SysTick_Config+0x40>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	210f      	movs	r1, #15
 8001538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800153c:	f7ff ff8e 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <SysTick_Config+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <SysTick_Config+0x40>)
 8001548:	2207      	movs	r2, #7
 800154a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e000e010 	.word	0xe000e010

0800155c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff29 	bl	80013bc <__NVIC_SetPriorityGrouping>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff3e 	bl	8001404 <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff8e 	bl	80014b0 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5d 	bl	800145c <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff31 	bl	8001420 <__NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffa2 	bl	8001518 <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	@ 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	e169      	b.n	80018d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001600:	2201      	movs	r2, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	429a      	cmp	r2, r3
 800161a:	f040 8158 	bne.w	80018ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	2b01      	cmp	r3, #1
 8001628:	d005      	beq.n	8001636 <HAL_GPIO_Init+0x56>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d130      	bne.n	8001698 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	2203      	movs	r2, #3
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43db      	mvns	r3, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4313      	orrs	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800166c:	2201      	movs	r2, #1
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	f003 0201 	and.w	r2, r3, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d017      	beq.n	80016d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d123      	bne.n	8001728 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	08da      	lsrs	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3208      	adds	r2, #8
 80016e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	f003 0307 	and.w	r3, r3, #7
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	691a      	ldr	r2, [r3, #16]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	08da      	lsrs	r2, r3, #3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	3208      	adds	r2, #8
 8001722:	69b9      	ldr	r1, [r7, #24]
 8001724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2203      	movs	r2, #3
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0203 	and.w	r2, r3, #3
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80b2 	beq.w	80018ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	4b60      	ldr	r3, [pc, #384]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	4a5f      	ldr	r2, [pc, #380]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 8001770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001774:	6453      	str	r3, [r2, #68]	@ 0x44
 8001776:	4b5d      	ldr	r3, [pc, #372]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001782:	4a5b      	ldr	r2, [pc, #364]	@ (80018f0 <HAL_GPIO_Init+0x310>)
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	089b      	lsrs	r3, r3, #2
 8001788:	3302      	adds	r3, #2
 800178a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	220f      	movs	r2, #15
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a52      	ldr	r2, [pc, #328]	@ (80018f4 <HAL_GPIO_Init+0x314>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d02b      	beq.n	8001806 <HAL_GPIO_Init+0x226>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a51      	ldr	r2, [pc, #324]	@ (80018f8 <HAL_GPIO_Init+0x318>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d025      	beq.n	8001802 <HAL_GPIO_Init+0x222>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a50      	ldr	r2, [pc, #320]	@ (80018fc <HAL_GPIO_Init+0x31c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01f      	beq.n	80017fe <HAL_GPIO_Init+0x21e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4f      	ldr	r2, [pc, #316]	@ (8001900 <HAL_GPIO_Init+0x320>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d019      	beq.n	80017fa <HAL_GPIO_Init+0x21a>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001904 <HAL_GPIO_Init+0x324>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d013      	beq.n	80017f6 <HAL_GPIO_Init+0x216>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a4d      	ldr	r2, [pc, #308]	@ (8001908 <HAL_GPIO_Init+0x328>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d00d      	beq.n	80017f2 <HAL_GPIO_Init+0x212>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a4c      	ldr	r2, [pc, #304]	@ (800190c <HAL_GPIO_Init+0x32c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d007      	beq.n	80017ee <HAL_GPIO_Init+0x20e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4b      	ldr	r2, [pc, #300]	@ (8001910 <HAL_GPIO_Init+0x330>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_GPIO_Init+0x20a>
 80017e6:	2307      	movs	r3, #7
 80017e8:	e00e      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017ea:	2308      	movs	r3, #8
 80017ec:	e00c      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017ee:	2306      	movs	r3, #6
 80017f0:	e00a      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017f2:	2305      	movs	r3, #5
 80017f4:	e008      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017f6:	2304      	movs	r3, #4
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017fa:	2303      	movs	r3, #3
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_Init+0x228>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x228>
 8001806:	2300      	movs	r3, #0
 8001808:	69fa      	ldr	r2, [r7, #28]
 800180a:	f002 0203 	and.w	r2, r2, #3
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001818:	4935      	ldr	r1, [pc, #212]	@ (80018f0 <HAL_GPIO_Init+0x310>)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	43db      	mvns	r3, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4013      	ands	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800184a:	4a32      	ldr	r2, [pc, #200]	@ (8001914 <HAL_GPIO_Init+0x334>)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001850:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001874:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800187a:	4b26      	ldr	r3, [pc, #152]	@ (8001914 <HAL_GPIO_Init+0x334>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800189e:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3301      	adds	r3, #1
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b0f      	cmp	r3, #15
 80018d8:	f67f ae92 	bls.w	8001600 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3724      	adds	r7, #36	@ 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40013800 	.word	0x40013800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40020400 	.word	0x40020400
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020c00 	.word	0x40020c00
 8001904:	40021000 	.word	0x40021000
 8001908:	40021400 	.word	0x40021400
 800190c:	40021800 	.word	0x40021800
 8001910:	40021c00 	.word	0x40021c00
 8001914:	40013c00 	.word	0x40013c00

08001918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001928:	787b      	ldrb	r3, [r7, #1]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192e:	887a      	ldrh	r2, [r7, #2]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001934:	e003      	b.n	800193e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	041a      	lsls	r2, r3, #16
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	619a      	str	r2, [r3, #24]
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001956:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001958:	695a      	ldr	r2, [r3, #20]
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	4013      	ands	r3, r2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d006      	beq.n	8001970 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001962:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fe3e 	bl	80005ec <HAL_GPIO_EXTI_Callback>
  }
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40013c00 	.word	0x40013c00

0800197c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af02      	add	r7, sp, #8
 8001982:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e108      	b.n	8001ba0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b00      	cmp	r3, #0
 800199e:	d106      	bne.n	80019ae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f00a fccf 	bl	800c34c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2203      	movs	r2, #3
 80019b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019bc:	d102      	bne.n	80019c4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f004 f876 	bl	8005aba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6818      	ldr	r0, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7c1a      	ldrb	r2, [r3, #16]
 80019d6:	f88d 2000 	strb.w	r2, [sp]
 80019da:	3304      	adds	r3, #4
 80019dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019de:	f003 ff2d 	bl	800583c <USB_CoreInit>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2202      	movs	r2, #2
 80019ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e0d5      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2100      	movs	r1, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f004 f86e 	bl	8005adc <USB_SetCurrentMode>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d005      	beq.n	8001a12 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0c6      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
 8001a16:	e04a      	b.n	8001aae <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a18:	7bfa      	ldrb	r2, [r7, #15]
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	3315      	adds	r3, #21
 8001a28:	2201      	movs	r2, #1
 8001a2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a2c:	7bfa      	ldrb	r2, [r7, #15]
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	4613      	mov	r3, r2
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	4413      	add	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	440b      	add	r3, r1
 8001a3a:	3314      	adds	r3, #20
 8001a3c:	7bfa      	ldrb	r2, [r7, #15]
 8001a3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a40:	7bfa      	ldrb	r2, [r7, #15]
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	b298      	uxth	r0, r3
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	332e      	adds	r3, #46	@ 0x2e
 8001a54:	4602      	mov	r2, r0
 8001a56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	3318      	adds	r3, #24
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a6c:	7bfa      	ldrb	r2, [r7, #15]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	331c      	adds	r3, #28
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3320      	adds	r3, #32
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a94:	7bfa      	ldrb	r2, [r7, #15]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4413      	add	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3324      	adds	r3, #36	@ 0x24
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	73fb      	strb	r3, [r7, #15]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	791b      	ldrb	r3, [r3, #4]
 8001ab2:	7bfa      	ldrb	r2, [r7, #15]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d3af      	bcc.n	8001a18 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e044      	b.n	8001b48 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ad4:	7bfa      	ldrb	r2, [r7, #15]
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4413      	add	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ae6:	7bfa      	ldrb	r2, [r7, #15]
 8001ae8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001aea:	7bfa      	ldrb	r2, [r7, #15]
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b00:	7bfa      	ldrb	r2, [r7, #15]
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b16:	7bfa      	ldrb	r2, [r7, #15]
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	4413      	add	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	440b      	add	r3, r1
 8001b24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b2c:	7bfa      	ldrb	r2, [r7, #15]
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	4613      	mov	r3, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
 8001b44:	3301      	adds	r3, #1
 8001b46:	73fb      	strb	r3, [r7, #15]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	791b      	ldrb	r3, [r3, #4]
 8001b4c:	7bfa      	ldrb	r2, [r7, #15]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d3b5      	bcc.n	8001abe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6818      	ldr	r0, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	7c1a      	ldrb	r2, [r3, #16]
 8001b5a:	f88d 2000 	strb.w	r2, [sp]
 8001b5e:	3304      	adds	r3, #4
 8001b60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b62:	f004 f807 	bl	8005b74 <USB_DevInit>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e013      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	7b1b      	ldrb	r3, [r3, #12]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d102      	bne.n	8001b94 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f001 f95c 	bl	8002e4c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f005 f85c 	bl	8006c56 <USB_DevDisconnect>

  return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d101      	bne.n	8001bbe <HAL_PCD_Start+0x16>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e012      	b.n	8001be4 <HAL_PCD_Start+0x3c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f003 ff64 	bl	8005a98 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f005 f81d 	bl	8006c14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b08d      	sub	sp, #52	@ 0x34
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bfa:	6a3b      	ldr	r3, [r7, #32]
 8001bfc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f005 f8db 	bl	8006dbe <USB_GetMode>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f040 84b9 	bne.w	8002582 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f005 f83f 	bl	8006c98 <USB_ReadInterrupts>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 84af 	beq.w	8002580 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	0a1b      	lsrs	r3, r3, #8
 8001c2c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f005 f82c 	bl	8006c98 <USB_ReadInterrupts>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d107      	bne.n	8001c5a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	695a      	ldr	r2, [r3, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f002 0202 	and.w	r2, r2, #2
 8001c58:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f005 f81a 	bl	8006c98 <USB_ReadInterrupts>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b10      	cmp	r3, #16
 8001c6c:	d161      	bne.n	8001d32 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	699a      	ldr	r2, [r3, #24]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0210 	bic.w	r2, r2, #16
 8001c7c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001c7e:	6a3b      	ldr	r3, [r7, #32]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	f003 020f 	and.w	r2, r3, #15
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	4413      	add	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001ca4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001ca8:	d124      	bne.n	8001cf4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d035      	beq.n	8001d22 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	091b      	lsrs	r3, r3, #4
 8001cbe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	6a38      	ldr	r0, [r7, #32]
 8001cca:	f004 fe51 	bl	8006970 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cda:	441a      	add	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	091b      	lsrs	r3, r3, #4
 8001ce8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cec:	441a      	add	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	615a      	str	r2, [r3, #20]
 8001cf2:	e016      	b.n	8001d22 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001cfa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001cfe:	d110      	bne.n	8001d22 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d06:	2208      	movs	r2, #8
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6a38      	ldr	r0, [r7, #32]
 8001d0c:	f004 fe30 	bl	8006970 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	091b      	lsrs	r3, r3, #4
 8001d18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d1c:	441a      	add	r2, r3
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	699a      	ldr	r2, [r3, #24]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f042 0210 	orr.w	r2, r2, #16
 8001d30:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f004 ffae 	bl	8006c98 <USB_ReadInterrupts>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d42:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001d46:	f040 80a7 	bne.w	8001e98 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f004 ffb3 	bl	8006cbe <USB_ReadDevAllOutEpInterrupt>
 8001d58:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001d5a:	e099      	b.n	8001e90 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 808e 	beq.w	8001e84 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f004 ffd7 	bl	8006d26 <USB_ReadDevOutEPInterrupt>
 8001d78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d00c      	beq.n	8001d9e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d90:	461a      	mov	r2, r3
 8001d92:	2301      	movs	r3, #1
 8001d94:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 fed1 	bl	8002b40 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00c      	beq.n	8001dc2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001daa:	015a      	lsls	r2, r3, #5
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	4413      	add	r3, r2
 8001db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001db4:	461a      	mov	r2, r3
 8001db6:	2308      	movs	r3, #8
 8001db8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001dba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 ffa7 	bl	8002d10 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dce:	015a      	lsls	r2, r3, #5
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dd8:	461a      	mov	r2, r3
 8001dda:	2310      	movs	r3, #16
 8001ddc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d030      	beq.n	8001e4a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df0:	2b80      	cmp	r3, #128	@ 0x80
 8001df2:	d109      	bne.n	8001e08 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	69fa      	ldr	r2, [r7, #28]
 8001dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e06:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	78db      	ldrb	r3, [r3, #3]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d108      	bne.n	8001e38 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f00a fbae 	bl	800c594 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e44:	461a      	mov	r2, r3
 8001e46:	2302      	movs	r3, #2
 8001e48:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	f003 0320 	and.w	r3, r3, #32
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d008      	beq.n	8001e66 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e60:	461a      	mov	r2, r3
 8001e62:	2320      	movs	r3, #32
 8001e64:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d009      	beq.n	8001e84 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	015a      	lsls	r2, r3, #5
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	4413      	add	r3, r2
 8001e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e82:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	3301      	adds	r3, #1
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e8c:	085b      	lsrs	r3, r3, #1
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f47f af62 	bne.w	8001d5c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f004 fefb 	bl	8006c98 <USB_ReadInterrupts>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ea8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001eac:	f040 80db 	bne.w	8002066 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f004 ff1c 	bl	8006cf2 <USB_ReadDevAllInEpInterrupt>
 8001eba:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001ec0:	e0cd      	b.n	800205e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80c2 	beq.w	8002052 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 ff42 	bl	8006d62 <USB_ReadDevInEPInterrupt>
 8001ede:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d057      	beq.n	8001f9a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001efe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	69f9      	ldr	r1, [r7, #28]
 8001f06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	015a      	lsls	r2, r3, #5
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4413      	add	r3, r2
 8001f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	799b      	ldrb	r3, [r3, #6]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d132      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	3320      	adds	r3, #32
 8001f38:	6819      	ldr	r1, [r3, #0]
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3e:	4613      	mov	r3, r2
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	4413      	add	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4403      	add	r3, r0
 8001f48:	331c      	adds	r3, #28
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4419      	add	r1, r3
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f52:	4613      	mov	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	4413      	add	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4403      	add	r3, r0
 8001f5c:	3320      	adds	r3, #32
 8001f5e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d113      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3324      	adds	r3, #36	@ 0x24
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d108      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f86:	461a      	mov	r2, r3
 8001f88:	2101      	movs	r1, #1
 8001f8a:	f004 ff4b 	bl	8006e24 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4619      	mov	r1, r3
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f00a fa78 	bl	800c48a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	f003 0308 	and.w	r3, r3, #8
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d008      	beq.n	8001fb6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2308      	movs	r3, #8
 8001fb4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f003 0310 	and.w	r3, r3, #16
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2310      	movs	r3, #16
 8001fd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d008      	beq.n	8001fee <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	015a      	lsls	r2, r3, #5
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fe8:	461a      	mov	r2, r3
 8001fea:	2340      	movs	r3, #64	@ 0x40
 8001fec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d023      	beq.n	8002040 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001ff8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ffa:	6a38      	ldr	r0, [r7, #32]
 8001ffc:	f003 ff2a 	bl	8005e54 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002002:	4613      	mov	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	3310      	adds	r3, #16
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4413      	add	r3, r2
 8002010:	3304      	adds	r3, #4
 8002012:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	78db      	ldrb	r3, [r3, #3]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d108      	bne.n	800202e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	2200      	movs	r2, #0
 8002020:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	b2db      	uxtb	r3, r3
 8002026:	4619      	mov	r1, r3
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f00a fac5 	bl	800c5b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	015a      	lsls	r2, r3, #5
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	4413      	add	r3, r2
 8002036:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800203a:	461a      	mov	r2, r3
 800203c:	2302      	movs	r3, #2
 800203e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800204a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 fcea 	bl	8002a26 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	3301      	adds	r3, #1
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205a:	085b      	lsrs	r3, r3, #1
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800205e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002060:	2b00      	cmp	r3, #0
 8002062:	f47f af2e 	bne.w	8001ec2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f004 fe14 	bl	8006c98 <USB_ReadInterrupts>
 8002070:	4603      	mov	r3, r0
 8002072:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002076:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800207a:	d122      	bne.n	80020c2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002096:	2b01      	cmp	r3, #1
 8002098:	d108      	bne.n	80020ac <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80020a2:	2100      	movs	r1, #0
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f00a fc43 	bl	800c930 <HAL_PCDEx_LPM_Callback>
 80020aa:	e002      	b.n	80020b2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f00a fa63 	bl	800c578 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	695a      	ldr	r2, [r3, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80020c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f004 fde6 	bl	8006c98 <USB_ReadInterrupts>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020d6:	d112      	bne.n	80020fe <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d102      	bne.n	80020ee <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f00a fa1f 	bl	800c52c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	695a      	ldr	r2, [r3, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80020fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f004 fdc8 	bl	8006c98 <USB_ReadInterrupts>
 8002108:	4603      	mov	r3, r0
 800210a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800210e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002112:	d121      	bne.n	8002158 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	695a      	ldr	r2, [r3, #20]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002122:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800212a:	2b00      	cmp	r3, #0
 800212c:	d111      	bne.n	8002152 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213c:	089b      	lsrs	r3, r3, #2
 800213e:	f003 020f 	and.w	r2, r3, #15
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002148:	2101      	movs	r1, #1
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f00a fbf0 	bl	800c930 <HAL_PCDEx_LPM_Callback>
 8002150:	e002      	b.n	8002158 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f00a f9ea 	bl	800c52c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f004 fd9b 	bl	8006c98 <USB_ReadInterrupts>
 8002162:	4603      	mov	r3, r0
 8002164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800216c:	f040 80b7 	bne.w	80022de <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800217e:	f023 0301 	bic.w	r3, r3, #1
 8002182:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2110      	movs	r1, #16
 800218a:	4618      	mov	r0, r3
 800218c:	f003 fe62 	bl	8005e54 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002190:	2300      	movs	r3, #0
 8002192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002194:	e046      	b.n	8002224 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	4413      	add	r3, r2
 800219e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021a2:	461a      	mov	r2, r3
 80021a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021a8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ac:	015a      	lsls	r2, r3, #5
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ba:	0151      	lsls	r1, r2, #5
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	440a      	add	r2, r1
 80021c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80021c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021c8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021cc:	015a      	lsls	r2, r3, #5
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	4413      	add	r3, r2
 80021d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021d6:	461a      	mov	r2, r3
 80021d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021dc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	4413      	add	r3, r2
 80021e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ee:	0151      	lsls	r1, r2, #5
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	440a      	add	r2, r1
 80021f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80021fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4413      	add	r3, r2
 8002206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800220e:	0151      	lsls	r1, r2, #5
 8002210:	69fa      	ldr	r2, [r7, #28]
 8002212:	440a      	add	r2, r1
 8002214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002218:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800221c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800221e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002220:	3301      	adds	r3, #1
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	791b      	ldrb	r3, [r3, #4]
 8002228:	461a      	mov	r2, r3
 800222a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222c:	4293      	cmp	r3, r2
 800222e:	d3b2      	bcc.n	8002196 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002236:	69db      	ldr	r3, [r3, #28]
 8002238:	69fa      	ldr	r2, [r7, #28]
 800223a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800223e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002242:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7bdb      	ldrb	r3, [r3, #15]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d016      	beq.n	800227a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800225c:	f043 030b 	orr.w	r3, r3, #11
 8002260:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	69fa      	ldr	r2, [r7, #28]
 800226e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002272:	f043 030b 	orr.w	r3, r3, #11
 8002276:	6453      	str	r3, [r2, #68]	@ 0x44
 8002278:	e015      	b.n	80022a6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002288:	4619      	mov	r1, r3
 800228a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800228e:	4313      	orrs	r3, r2
 8002290:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022a0:	f043 030b 	orr.w	r3, r3, #11
 80022a4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	69fa      	ldr	r2, [r7, #28]
 80022b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022b4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80022b8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022c8:	461a      	mov	r2, r3
 80022ca:	f004 fdab 	bl	8006e24 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	695a      	ldr	r2, [r3, #20]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80022dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f004 fcd8 	bl	8006c98 <USB_ReadInterrupts>
 80022e8:	4603      	mov	r3, r0
 80022ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f2:	d123      	bne.n	800233c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f004 fd6f 	bl	8006ddc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f003 fe1f 	bl	8005f46 <USB_GetDevSpeed>
 8002308:	4603      	mov	r3, r0
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681c      	ldr	r4, [r3, #0]
 8002314:	f001 fab2 	bl	800387c <HAL_RCC_GetHCLKFreq>
 8002318:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800231e:	461a      	mov	r2, r3
 8002320:	4620      	mov	r0, r4
 8002322:	f003 fb17 	bl	8005954 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f00a f8d7 	bl	800c4da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	695a      	ldr	r2, [r3, #20]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800233a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f004 fca9 	bl	8006c98 <USB_ReadInterrupts>
 8002346:	4603      	mov	r3, r0
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	2b08      	cmp	r3, #8
 800234e:	d10a      	bne.n	8002366 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f00a f8b4 	bl	800c4be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f002 0208 	and.w	r2, r2, #8
 8002364:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f004 fc94 	bl	8006c98 <USB_ReadInterrupts>
 8002370:	4603      	mov	r3, r0
 8002372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002376:	2b80      	cmp	r3, #128	@ 0x80
 8002378:	d123      	bne.n	80023c2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002386:	2301      	movs	r3, #1
 8002388:	627b      	str	r3, [r7, #36]	@ 0x24
 800238a:	e014      	b.n	80023b6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	4619      	mov	r1, r3
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 fb0a 	bl	80029c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	3301      	adds	r3, #1
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	791b      	ldrb	r3, [r3, #4]
 80023ba:	461a      	mov	r2, r3
 80023bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023be:	4293      	cmp	r3, r2
 80023c0:	d3e4      	bcc.n	800238c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f004 fc66 	bl	8006c98 <USB_ReadInterrupts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023d6:	d13c      	bne.n	8002452 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023d8:	2301      	movs	r3, #1
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
 80023dc:	e02b      	b.n	8002436 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80023de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e0:	015a      	lsls	r2, r3, #5
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	4413      	add	r3, r2
 80023e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	3318      	adds	r3, #24
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d115      	bne.n	8002430 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002404:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002406:	2b00      	cmp	r3, #0
 8002408:	da12      	bge.n	8002430 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3317      	adds	r3, #23
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	b2db      	uxtb	r3, r3
 8002422:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002426:	b2db      	uxtb	r3, r3
 8002428:	4619      	mov	r1, r3
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 faca 	bl	80029c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002432:	3301      	adds	r3, #1
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	791b      	ldrb	r3, [r3, #4]
 800243a:	461a      	mov	r2, r3
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	4293      	cmp	r3, r2
 8002440:	d3cd      	bcc.n	80023de <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002450:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f004 fc1e 	bl	8006c98 <USB_ReadInterrupts>
 800245c:	4603      	mov	r3, r0
 800245e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002462:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002466:	d156      	bne.n	8002516 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002468:	2301      	movs	r3, #1
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	e045      	b.n	80024fa <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	015a      	lsls	r2, r3, #5
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	4413      	add	r3, r2
 8002476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002482:	4613      	mov	r3, r2
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	4413      	add	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	440b      	add	r3, r1
 800248c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d12e      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002496:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002498:	2b00      	cmp	r3, #0
 800249a:	da2b      	bge.n	80024f4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	0c1a      	lsrs	r2, r3, #16
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80024a6:	4053      	eors	r3, r2
 80024a8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d121      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80024c2:	2201      	movs	r2, #1
 80024c4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10a      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	69fa      	ldr	r2, [r7, #28]
 80024e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024f0:	6053      	str	r3, [r2, #4]
            break;
 80024f2:	e008      	b.n	8002506 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	3301      	adds	r3, #1
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	791b      	ldrb	r3, [r3, #4]
 80024fe:	461a      	mov	r2, r3
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	4293      	cmp	r3, r2
 8002504:	d3b3      	bcc.n	800246e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	695a      	ldr	r2, [r3, #20]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002514:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f004 fbbc 	bl	8006c98 <USB_ReadInterrupts>
 8002520:	4603      	mov	r3, r0
 8002522:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800252a:	d10a      	bne.n	8002542 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f00a f855 	bl	800c5dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002540:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f004 fba6 	bl	8006c98 <USB_ReadInterrupts>
 800254c:	4603      	mov	r3, r0
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b04      	cmp	r3, #4
 8002554:	d115      	bne.n	8002582 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d002      	beq.n	800256e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f00a f845 	bl	800c5f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6859      	ldr	r1, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	e000      	b.n	8002582 <HAL_PCD_IRQHandler+0x996>
      return;
 8002580:	bf00      	nop
    }
  }
}
 8002582:	3734      	adds	r7, #52	@ 0x34
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}

08002588 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800259a:	2b01      	cmp	r3, #1
 800259c:	d101      	bne.n	80025a2 <HAL_PCD_SetAddress+0x1a>
 800259e:	2302      	movs	r3, #2
 80025a0:	e012      	b.n	80025c8 <HAL_PCD_SetAddress+0x40>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f004 fb05 	bl	8006bc8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	4608      	mov	r0, r1
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	70fb      	strb	r3, [r7, #3]
 80025e2:	460b      	mov	r3, r1
 80025e4:	803b      	strh	r3, [r7, #0]
 80025e6:	4613      	mov	r3, r2
 80025e8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	da0f      	bge.n	8002616 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025f6:	78fb      	ldrb	r3, [r7, #3]
 80025f8:	f003 020f 	and.w	r2, r3, #15
 80025fc:	4613      	mov	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	3310      	adds	r3, #16
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	3304      	adds	r3, #4
 800260c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	705a      	strb	r2, [r3, #1]
 8002614:	e00f      	b.n	8002636 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	f003 020f 	and.w	r2, r3, #15
 800261c:	4613      	mov	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	3304      	adds	r3, #4
 800262e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002636:	78fb      	ldrb	r3, [r7, #3]
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	b2da      	uxtb	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002642:	883b      	ldrh	r3, [r7, #0]
 8002644:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	78ba      	ldrb	r2, [r7, #2]
 8002650:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	785b      	ldrb	r3, [r3, #1]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d004      	beq.n	8002664 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002664:	78bb      	ldrb	r3, [r7, #2]
 8002666:	2b02      	cmp	r3, #2
 8002668:	d102      	bne.n	8002670 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_PCD_EP_Open+0xae>
 800267a:	2302      	movs	r3, #2
 800267c:	e00e      	b.n	800269c <HAL_PCD_EP_Open+0xcc>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68f9      	ldr	r1, [r7, #12]
 800268c:	4618      	mov	r0, r3
 800268e:	f003 fc7f 	bl	8005f90 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800269a:	7afb      	ldrb	r3, [r7, #11]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	da0f      	bge.n	80026d8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	f003 020f 	and.w	r2, r3, #15
 80026be:	4613      	mov	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	4413      	add	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	3310      	adds	r3, #16
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2201      	movs	r2, #1
 80026d4:	705a      	strb	r2, [r3, #1]
 80026d6:	e00f      	b.n	80026f8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	f003 020f 	and.w	r2, r3, #15
 80026de:	4613      	mov	r3, r2
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4413      	add	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	4413      	add	r3, r2
 80026ee:	3304      	adds	r3, #4
 80026f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_PCD_EP_Close+0x6e>
 800270e:	2302      	movs	r3, #2
 8002710:	e00e      	b.n	8002730 <HAL_PCD_EP_Close+0x8c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68f9      	ldr	r1, [r7, #12]
 8002720:	4618      	mov	r0, r3
 8002722:	f003 fcbd 	bl	80060a0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	460b      	mov	r3, r1
 8002746:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002748:	7afb      	ldrb	r3, [r7, #11]
 800274a:	f003 020f 	and.w	r2, r3, #15
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	4413      	add	r3, r2
 800275e:	3304      	adds	r3, #4
 8002760:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2200      	movs	r2, #0
 8002778:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800277a:	7afb      	ldrb	r3, [r7, #11]
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	b2da      	uxtb	r2, r3
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	799b      	ldrb	r3, [r3, #6]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d102      	bne.n	8002794 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6818      	ldr	r0, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	799b      	ldrb	r3, [r3, #6]
 800279c:	461a      	mov	r2, r3
 800279e:	6979      	ldr	r1, [r7, #20]
 80027a0:	f003 fd5a 	bl	8006258 <USB_EPStartXfer>

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	f003 020f 	and.w	r2, r3, #15
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80027d0:	681b      	ldr	r3, [r3, #0]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b086      	sub	sp, #24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	607a      	str	r2, [r7, #4]
 80027e8:	603b      	str	r3, [r7, #0]
 80027ea:	460b      	mov	r3, r1
 80027ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027ee:	7afb      	ldrb	r3, [r7, #11]
 80027f0:	f003 020f 	and.w	r2, r3, #15
 80027f4:	4613      	mov	r3, r2
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	3310      	adds	r3, #16
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4413      	add	r3, r2
 8002802:	3304      	adds	r3, #4
 8002804:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2200      	movs	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2201      	movs	r2, #1
 800281c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800281e:	7afb      	ldrb	r3, [r7, #11]
 8002820:	f003 030f 	and.w	r3, r3, #15
 8002824:	b2da      	uxtb	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	799b      	ldrb	r3, [r3, #6]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d102      	bne.n	8002838 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	799b      	ldrb	r3, [r3, #6]
 8002840:	461a      	mov	r2, r3
 8002842:	6979      	ldr	r1, [r7, #20]
 8002844:	f003 fd08 	bl	8006258 <USB_EPStartXfer>

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b084      	sub	sp, #16
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
 800285a:	460b      	mov	r3, r1
 800285c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	7912      	ldrb	r2, [r2, #4]
 8002868:	4293      	cmp	r3, r2
 800286a:	d901      	bls.n	8002870 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e04f      	b.n	8002910 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002870:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002874:	2b00      	cmp	r3, #0
 8002876:	da0f      	bge.n	8002898 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002878:	78fb      	ldrb	r3, [r7, #3]
 800287a:	f003 020f 	and.w	r2, r3, #15
 800287e:	4613      	mov	r3, r2
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	3310      	adds	r3, #16
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	4413      	add	r3, r2
 800288c:	3304      	adds	r3, #4
 800288e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	705a      	strb	r2, [r3, #1]
 8002896:	e00d      	b.n	80028b4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002898:	78fa      	ldrb	r2, [r7, #3]
 800289a:	4613      	mov	r3, r2
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	4413      	add	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	4413      	add	r3, r2
 80028aa:	3304      	adds	r3, #4
 80028ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2201      	movs	r2, #1
 80028b8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028ba:	78fb      	ldrb	r3, [r7, #3]
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_PCD_EP_SetStall+0x82>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e01d      	b.n	8002910 <HAL_PCD_EP_SetStall+0xbe>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68f9      	ldr	r1, [r7, #12]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f004 f89c 	bl	8006a20 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d109      	bne.n	8002906 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	7999      	ldrb	r1, [r3, #6]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002900:	461a      	mov	r2, r3
 8002902:	f004 fa8f 	bl	8006e24 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	7912      	ldrb	r2, [r2, #4]
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e042      	b.n	80029bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800293a:	2b00      	cmp	r3, #0
 800293c:	da0f      	bge.n	800295e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800293e:	78fb      	ldrb	r3, [r7, #3]
 8002940:	f003 020f 	and.w	r2, r3, #15
 8002944:	4613      	mov	r3, r2
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	3310      	adds	r3, #16
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	3304      	adds	r3, #4
 8002954:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2201      	movs	r2, #1
 800295a:	705a      	strb	r2, [r3, #1]
 800295c:	e00f      	b.n	800297e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800295e:	78fb      	ldrb	r3, [r7, #3]
 8002960:	f003 020f 	and.w	r2, r3, #15
 8002964:	4613      	mov	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	4413      	add	r3, r2
 8002974:	3304      	adds	r3, #4
 8002976:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	b2da      	uxtb	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <HAL_PCD_EP_ClrStall+0x86>
 800299a:	2302      	movs	r3, #2
 800299c:	e00e      	b.n	80029bc <HAL_PCD_EP_ClrStall+0xa4>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68f9      	ldr	r1, [r7, #12]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f004 f8a5 	bl	8006afc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80029d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da0c      	bge.n	80029f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	f003 020f 	and.w	r2, r3, #15
 80029de:	4613      	mov	r3, r2
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	3310      	adds	r3, #16
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	3304      	adds	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	e00c      	b.n	8002a0c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029f2:	78fb      	ldrb	r3, [r7, #3]
 80029f4:	f003 020f 	and.w	r2, r3, #15
 80029f8:	4613      	mov	r3, r2
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	3304      	adds	r3, #4
 8002a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68f9      	ldr	r1, [r7, #12]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f003 fec4 	bl	80067a0 <USB_EPStopXfer>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a1c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b08a      	sub	sp, #40	@ 0x28
 8002a2a:	af02      	add	r7, sp, #8
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	3310      	adds	r3, #16
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d901      	bls.n	8002a5e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e06b      	b.n	8002b36 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	691a      	ldr	r2, [r3, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	69fa      	ldr	r2, [r7, #28]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d902      	bls.n	8002a7a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	3303      	adds	r3, #3
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a82:	e02a      	b.n	8002ada <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	69fa      	ldr	r2, [r7, #28]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d902      	bls.n	8002aa0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	3303      	adds	r3, #3
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	68d9      	ldr	r1, [r3, #12]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	4603      	mov	r3, r0
 8002abc:	6978      	ldr	r0, [r7, #20]
 8002abe:	f003 ff19 	bl	80068f4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	441a      	add	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	441a      	add	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	015a      	lsls	r2, r3, #5
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d809      	bhi.n	8002b04 <PCD_WriteEmptyTxFifo+0xde>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	695a      	ldr	r2, [r3, #20]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d203      	bcs.n	8002b04 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1bf      	bne.n	8002a84 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	691a      	ldr	r2, [r3, #16]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d811      	bhi.n	8002b34 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	2201      	movs	r2, #1
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	6939      	ldr	r1, [r7, #16]
 8002b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b30:	4013      	ands	r3, r2
 8002b32:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3720      	adds	r7, #32
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	333c      	adds	r3, #60	@ 0x3c
 8002b58:	3304      	adds	r3, #4
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	015a      	lsls	r2, r3, #5
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	4413      	add	r3, r2
 8002b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	799b      	ldrb	r3, [r3, #6]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d17b      	bne.n	8002c6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	4a61      	ldr	r2, [pc, #388]	@ (8002d08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	f240 80b9 	bls.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 80b3 	beq.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	015a      	lsls	r2, r3, #5
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ba8:	6093      	str	r3, [r2, #8]
 8002baa:	e0a7      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d009      	beq.n	8002bca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	015a      	lsls	r2, r3, #5
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	2320      	movs	r3, #32
 8002bc6:	6093      	str	r3, [r2, #8]
 8002bc8:	e098      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f040 8093 	bne.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	4a4b      	ldr	r2, [pc, #300]	@ (8002d08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d90f      	bls.n	8002bfe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	015a      	lsls	r2, r3, #5
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	4413      	add	r3, r2
 8002bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bfa:	6093      	str	r3, [r2, #8]
 8002bfc:	e07e      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	4613      	mov	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	4413      	add	r3, r2
 8002c10:	3304      	adds	r3, #4
 8002c12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a1a      	ldr	r2, [r3, #32]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	0159      	lsls	r1, r3, #5
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	440b      	add	r3, r1
 8002c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2a:	1ad2      	subs	r2, r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d114      	bne.n	8002c60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c48:	461a      	mov	r2, r3
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	f004 f8ea 	bl	8006e24 <USB_EP0_OutStart>
 8002c50:	e006      	b.n	8002c60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	441a      	add	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4619      	mov	r1, r3
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f009 fbf4 	bl	800c454 <HAL_PCD_DataOutStageCallback>
 8002c6c:	e046      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	4a26      	ldr	r2, [pc, #152]	@ (8002d0c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d124      	bne.n	8002cc0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00a      	beq.n	8002c96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	015a      	lsls	r2, r3, #5
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	4413      	add	r3, r2
 8002c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c92:	6093      	str	r3, [r2, #8]
 8002c94:	e032      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f003 0320 	and.w	r3, r3, #32
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cac:	461a      	mov	r2, r3
 8002cae:	2320      	movs	r3, #32
 8002cb0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f009 fbcb 	bl	800c454 <HAL_PCD_DataOutStageCallback>
 8002cbe:	e01d      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d114      	bne.n	8002cf0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4413      	add	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ce8:	461a      	mov	r2, r3
 8002cea:	2100      	movs	r1, #0
 8002cec:	f004 f89a 	bl	8006e24 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f009 fbac 	bl	800c454 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3720      	adds	r7, #32
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	4f54300a 	.word	0x4f54300a
 8002d0c:	4f54310a 	.word	0x4f54310a

08002d10 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	333c      	adds	r3, #60	@ 0x3c
 8002d28:	3304      	adds	r3, #4
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	015a      	lsls	r2, r3, #5
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4413      	add	r3, r2
 8002d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4a15      	ldr	r2, [pc, #84]	@ (8002d98 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d90e      	bls.n	8002d64 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d009      	beq.n	8002d64 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d62:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f009 fb63 	bl	800c430 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d98 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d90c      	bls.n	8002d8c <PCD_EP_OutSetupPacket_int+0x7c>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	799b      	ldrb	r3, [r3, #6]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d108      	bne.n	8002d8c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d84:	461a      	mov	r2, r3
 8002d86:	2101      	movs	r1, #1
 8002d88:	f004 f84c 	bl	8006e24 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	4f54300a 	.word	0x4f54300a

08002d9c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	70fb      	strb	r3, [r7, #3]
 8002da8:	4613      	mov	r3, r2
 8002daa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d107      	bne.n	8002dca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002dba:	883b      	ldrh	r3, [r7, #0]
 8002dbc:	0419      	lsls	r1, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dc8:	e028      	b.n	8002e1c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e00d      	b.n	8002dfa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	3340      	adds	r3, #64	@ 0x40
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	0c1b      	lsrs	r3, r3, #16
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	4413      	add	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	3301      	adds	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	7bfa      	ldrb	r2, [r7, #15]
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d3ec      	bcc.n	8002dde <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e04:	883b      	ldrh	r3, [r7, #0]
 8002e06:	0418      	lsls	r0, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6819      	ldr	r1, [r3, #0]
 8002e0c:	78fb      	ldrb	r3, [r7, #3]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4302      	orrs	r2, r0
 8002e14:	3340      	adds	r3, #64	@ 0x40
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e7a:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <HAL_PCDEx_ActivateLPM+0x44>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	10000003 	.word	0x10000003

08002e94 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e98:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a04      	ldr	r2, [pc, #16]	@ (8002eb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea2:	6013      	str	r3, [r2, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40007000 	.word	0x40007000

08002eb4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	4b23      	ldr	r3, [pc, #140]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a22      	ldr	r2, [pc, #136]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b20      	ldr	r3, [pc, #128]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a1d      	ldr	r2, [pc, #116]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ee2:	f7fe fa3b 	bl	800135c <HAL_GetTick>
 8002ee6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ee8:	e009      	b.n	8002efe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002eea:	f7fe fa37 	bl	800135c <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ef8:	d901      	bls.n	8002efe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e022      	b.n	8002f44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002efe:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0a:	d1ee      	bne.n	8002eea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002f0c:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0f      	ldr	r2, [pc, #60]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f16:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f18:	f7fe fa20 	bl	800135c <HAL_GetTick>
 8002f1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f1e:	e009      	b.n	8002f34 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f20:	f7fe fa1c 	bl	800135c <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f2e:	d901      	bls.n	8002f34 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e007      	b.n	8002f44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f34:	4b06      	ldr	r3, [pc, #24]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f40:	d1ee      	bne.n	8002f20 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	40007000 	.word	0x40007000

08002f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e291      	b.n	800348e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8087 	beq.w	8003086 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f78:	4b96      	ldr	r3, [pc, #600]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d00c      	beq.n	8002f9e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f84:	4b93      	ldr	r3, [pc, #588]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d112      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62>
 8002f90:	4b90      	ldr	r3, [pc, #576]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f9c:	d10b      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d06c      	beq.n	8003084 <HAL_RCC_OscConfig+0x130>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d168      	bne.n	8003084 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e26b      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x7a>
 8002fc0:	4b84      	ldr	r3, [pc, #528]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a83      	ldr	r2, [pc, #524]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	e02e      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x9c>
 8002fd6:	4b7f      	ldr	r3, [pc, #508]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a7e      	ldr	r2, [pc, #504]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fe0:	6013      	str	r3, [r2, #0]
 8002fe2:	4b7c      	ldr	r3, [pc, #496]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a7b      	ldr	r2, [pc, #492]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fe8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e01d      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ff8:	d10c      	bne.n	8003014 <HAL_RCC_OscConfig+0xc0>
 8002ffa:	4b76      	ldr	r3, [pc, #472]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a75      	ldr	r2, [pc, #468]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	4b73      	ldr	r3, [pc, #460]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a72      	ldr	r2, [pc, #456]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800300c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	e00b      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8003014:	4b6f      	ldr	r3, [pc, #444]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a6e      	ldr	r2, [pc, #440]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800301a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b6c      	ldr	r3, [pc, #432]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a6b      	ldr	r2, [pc, #428]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800302a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003034:	f7fe f992 	bl	800135c <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7fe f98e 	bl	800135c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e21f      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	4b61      	ldr	r3, [pc, #388]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0xe8>
 800305a:	e014      	b.n	8003086 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe f97e 	bl	800135c <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe f97a 	bl	800135c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e20b      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	4b57      	ldr	r3, [pc, #348]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x110>
 8003082:	e000      	b.n	8003086 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d069      	beq.n	8003166 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003092:	4b50      	ldr	r3, [pc, #320]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800309e:	4b4d      	ldr	r3, [pc, #308]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d11c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x190>
 80030aa:	4b4a      	ldr	r3, [pc, #296]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d116      	bne.n	80030e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b6:	4b47      	ldr	r3, [pc, #284]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_RCC_OscConfig+0x17a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1df      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ce:	4b41      	ldr	r3, [pc, #260]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	493d      	ldr	r1, [pc, #244]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	e040      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d023      	beq.n	8003134 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ec:	4b39      	ldr	r3, [pc, #228]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a38      	ldr	r2, [pc, #224]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f8:	f7fe f930 	bl	800135c <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003100:	f7fe f92c 	bl	800135c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e1bd      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003112:	4b30      	ldr	r3, [pc, #192]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311e:	4b2d      	ldr	r3, [pc, #180]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4929      	ldr	r1, [pc, #164]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]
 8003132:	e018      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003134:	4b27      	ldr	r3, [pc, #156]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a26      	ldr	r2, [pc, #152]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800313a:	f023 0301 	bic.w	r3, r3, #1
 800313e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe f90c 	bl	800135c <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003148:	f7fe f908 	bl	800135c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e199      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	4b1e      	ldr	r3, [pc, #120]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d038      	beq.n	80031e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d019      	beq.n	80031ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800317a:	4b16      	ldr	r3, [pc, #88]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800317c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317e:	4a15      	ldr	r2, [pc, #84]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003186:	f7fe f8e9 	bl	800135c <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800318e:	f7fe f8e5 	bl	800135c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e176      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a0:	4b0c      	ldr	r3, [pc, #48]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f0      	beq.n	800318e <HAL_RCC_OscConfig+0x23a>
 80031ac:	e01a      	b.n	80031e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ae:	4b09      	ldr	r3, [pc, #36]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b2:	4a08      	ldr	r2, [pc, #32]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031b4:	f023 0301 	bic.w	r3, r3, #1
 80031b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ba:	f7fe f8cf 	bl	800135c <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c0:	e00a      	b.n	80031d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c2:	f7fe f8cb 	bl	800135c <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d903      	bls.n	80031d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e15c      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
 80031d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d8:	4b91      	ldr	r3, [pc, #580]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80031da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1ee      	bne.n	80031c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80a4 	beq.w	800333a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10d      	bne.n	800321a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	4b88      	ldr	r3, [pc, #544]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	4a87      	ldr	r2, [pc, #540]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003208:	6413      	str	r3, [r2, #64]	@ 0x40
 800320a:	4b85      	ldr	r3, [pc, #532]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003212:	60bb      	str	r3, [r7, #8]
 8003214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003216:	2301      	movs	r3, #1
 8003218:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800321a:	4b82      	ldr	r3, [pc, #520]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003222:	2b00      	cmp	r3, #0
 8003224:	d118      	bne.n	8003258 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003226:	4b7f      	ldr	r3, [pc, #508]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a7e      	ldr	r2, [pc, #504]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800322c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003232:	f7fe f893 	bl	800135c <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323a:	f7fe f88f 	bl	800135c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b64      	cmp	r3, #100	@ 0x64
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e120      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800324c:	4b75      	ldr	r3, [pc, #468]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d106      	bne.n	800326e <HAL_RCC_OscConfig+0x31a>
 8003260:	4b6f      	ldr	r3, [pc, #444]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003264:	4a6e      	ldr	r2, [pc, #440]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003266:	f043 0301 	orr.w	r3, r3, #1
 800326a:	6713      	str	r3, [r2, #112]	@ 0x70
 800326c:	e02d      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10c      	bne.n	8003290 <HAL_RCC_OscConfig+0x33c>
 8003276:	4b6a      	ldr	r3, [pc, #424]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327a:	4a69      	ldr	r2, [pc, #420]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800327c:	f023 0301 	bic.w	r3, r3, #1
 8003280:	6713      	str	r3, [r2, #112]	@ 0x70
 8003282:	4b67      	ldr	r3, [pc, #412]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003286:	4a66      	ldr	r2, [pc, #408]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003288:	f023 0304 	bic.w	r3, r3, #4
 800328c:	6713      	str	r3, [r2, #112]	@ 0x70
 800328e:	e01c      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b05      	cmp	r3, #5
 8003296:	d10c      	bne.n	80032b2 <HAL_RCC_OscConfig+0x35e>
 8003298:	4b61      	ldr	r3, [pc, #388]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4a60      	ldr	r2, [pc, #384]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800329e:	f043 0304 	orr.w	r3, r3, #4
 80032a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032aa:	f043 0301 	orr.w	r3, r3, #1
 80032ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80032b0:	e00b      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 80032b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032b8:	f023 0301 	bic.w	r3, r3, #1
 80032bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80032be:	4b58      	ldr	r3, [pc, #352]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c2:	4a57      	ldr	r2, [pc, #348]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032c4:	f023 0304 	bic.w	r3, r3, #4
 80032c8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d015      	beq.n	80032fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d2:	f7fe f843 	bl	800135c <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d8:	e00a      	b.n	80032f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032da:	f7fe f83f 	bl	800135c <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e0ce      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f0:	4b4b      	ldr	r3, [pc, #300]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0ee      	beq.n	80032da <HAL_RCC_OscConfig+0x386>
 80032fc:	e014      	b.n	8003328 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fe f82d 	bl	800135c <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003306:	f7fe f829 	bl	800135c <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e0b8      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331c:	4b40      	ldr	r3, [pc, #256]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1ee      	bne.n	8003306 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003328:	7dfb      	ldrb	r3, [r7, #23]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d105      	bne.n	800333a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332e:	4b3c      	ldr	r3, [pc, #240]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	4a3b      	ldr	r2, [pc, #236]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003338:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 80a4 	beq.w	800348c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003344:	4b36      	ldr	r3, [pc, #216]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 030c 	and.w	r3, r3, #12
 800334c:	2b08      	cmp	r3, #8
 800334e:	d06b      	beq.n	8003428 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b02      	cmp	r3, #2
 8003356:	d149      	bne.n	80033ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003358:	4b31      	ldr	r3, [pc, #196]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a30      	ldr	r2, [pc, #192]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800335e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003362:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003364:	f7fd fffa 	bl	800135c <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336c:	f7fd fff6 	bl	800135c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e087      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337e:	4b28      	ldr	r3, [pc, #160]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f0      	bne.n	800336c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69da      	ldr	r2, [r3, #28]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	019b      	lsls	r3, r3, #6
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	085b      	lsrs	r3, r3, #1
 80033a2:	3b01      	subs	r3, #1
 80033a4:	041b      	lsls	r3, r3, #16
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	061b      	lsls	r3, r3, #24
 80033ae:	4313      	orrs	r3, r2
 80033b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033b8:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a18      	ldr	r2, [pc, #96]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7fd ffca 	bl	800135c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033cc:	f7fd ffc6 	bl	800135c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e057      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033de:	4b10      	ldr	r3, [pc, #64]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCC_OscConfig+0x478>
 80033ea:	e04f      	b.n	800348c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f8:	f7fd ffb0 	bl	800135c <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003400:	f7fd ffac 	bl	800135c <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e03d      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003412:	4b03      	ldr	r3, [pc, #12]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f0      	bne.n	8003400 <HAL_RCC_OscConfig+0x4ac>
 800341e:	e035      	b.n	800348c <HAL_RCC_OscConfig+0x538>
 8003420:	40023800 	.word	0x40023800
 8003424:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003428:	4b1b      	ldr	r3, [pc, #108]	@ (8003498 <HAL_RCC_OscConfig+0x544>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d028      	beq.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003440:	429a      	cmp	r2, r3
 8003442:	d121      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	429a      	cmp	r2, r3
 8003450:	d11a      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003458:	4013      	ands	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800345e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003460:	4293      	cmp	r3, r2
 8003462:	d111      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346e:	085b      	lsrs	r3, r3, #1
 8003470:	3b01      	subs	r3, #1
 8003472:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003474:	429a      	cmp	r2, r3
 8003476:	d107      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003482:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003484:	429a      	cmp	r2, r3
 8003486:	d001      	beq.n	800348c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e000      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800

0800349c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0d0      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d910      	bls.n	80034e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b67      	ldr	r3, [pc, #412]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 020f 	bic.w	r2, r3, #15
 80034ca:	4965      	ldr	r1, [pc, #404]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d2:	4b63      	ldr	r3, [pc, #396]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d001      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0b8      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d020      	beq.n	8003532 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034fc:	4b59      	ldr	r3, [pc, #356]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a58      	ldr	r2, [pc, #352]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003502:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003506:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003514:	4b53      	ldr	r3, [pc, #332]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	4a52      	ldr	r2, [pc, #328]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800351a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800351e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003520:	4b50      	ldr	r3, [pc, #320]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	494d      	ldr	r1, [pc, #308]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800352e:	4313      	orrs	r3, r2
 8003530:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d040      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d107      	bne.n	8003556 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003546:	4b47      	ldr	r3, [pc, #284]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d115      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e07f      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d107      	bne.n	800356e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355e:	4b41      	ldr	r3, [pc, #260]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d109      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e073      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356e:	4b3d      	ldr	r3, [pc, #244]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e06b      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800357e:	4b39      	ldr	r3, [pc, #228]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 0203 	bic.w	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	4936      	ldr	r1, [pc, #216]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	4313      	orrs	r3, r2
 800358e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003590:	f7fd fee4 	bl	800135c <HAL_GetTick>
 8003594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003596:	e00a      	b.n	80035ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003598:	f7fd fee0 	bl	800135c <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e053      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 020c 	and.w	r2, r3, #12
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	429a      	cmp	r2, r3
 80035be:	d1eb      	bne.n	8003598 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035c0:	4b27      	ldr	r3, [pc, #156]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d210      	bcs.n	80035f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ce:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 020f 	bic.w	r2, r3, #15
 80035d6:	4922      	ldr	r1, [pc, #136]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	4313      	orrs	r3, r2
 80035dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035de:	4b20      	ldr	r3, [pc, #128]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d001      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e032      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d008      	beq.n	800360e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035fc:	4b19      	ldr	r3, [pc, #100]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	4916      	ldr	r1, [pc, #88]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800360a:	4313      	orrs	r3, r2
 800360c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d009      	beq.n	800362e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800361a:	4b12      	ldr	r3, [pc, #72]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	490e      	ldr	r1, [pc, #56]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800362e:	f000 f821 	bl	8003674 <HAL_RCC_GetSysClockFreq>
 8003632:	4602      	mov	r2, r0
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	091b      	lsrs	r3, r3, #4
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	490a      	ldr	r1, [pc, #40]	@ (8003668 <HAL_RCC_ClockConfig+0x1cc>)
 8003640:	5ccb      	ldrb	r3, [r1, r3]
 8003642:	fa22 f303 	lsr.w	r3, r2, r3
 8003646:	4a09      	ldr	r2, [pc, #36]	@ (800366c <HAL_RCC_ClockConfig+0x1d0>)
 8003648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800364a:	4b09      	ldr	r3, [pc, #36]	@ (8003670 <HAL_RCC_ClockConfig+0x1d4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7fd fe40 	bl	80012d4 <HAL_InitTick>

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40023c00 	.word	0x40023c00
 8003664:	40023800 	.word	0x40023800
 8003668:	0800db34 	.word	0x0800db34
 800366c:	2000000c 	.word	0x2000000c
 8003670:	20000010 	.word	0x20000010

08003674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003678:	b094      	sub	sp, #80	@ 0x50
 800367a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800367c:	2300      	movs	r3, #0
 800367e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003680:	2300      	movs	r3, #0
 8003682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003684:	2300      	movs	r3, #0
 8003686:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800368c:	4b79      	ldr	r3, [pc, #484]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 030c 	and.w	r3, r3, #12
 8003694:	2b08      	cmp	r3, #8
 8003696:	d00d      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x40>
 8003698:	2b08      	cmp	r3, #8
 800369a:	f200 80e1 	bhi.w	8003860 <HAL_RCC_GetSysClockFreq+0x1ec>
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <HAL_RCC_GetSysClockFreq+0x34>
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d003      	beq.n	80036ae <HAL_RCC_GetSysClockFreq+0x3a>
 80036a6:	e0db      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036a8:	4b73      	ldr	r3, [pc, #460]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 80036aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036ac:	e0db      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ae:	4b72      	ldr	r3, [pc, #456]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 80036b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b2:	e0d8      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80036be:	4b6d      	ldr	r3, [pc, #436]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	099b      	lsrs	r3, r3, #6
 80036d0:	2200      	movs	r2, #0
 80036d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80036de:	2300      	movs	r3, #0
 80036e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80036e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036e6:	4622      	mov	r2, r4
 80036e8:	462b      	mov	r3, r5
 80036ea:	f04f 0000 	mov.w	r0, #0
 80036ee:	f04f 0100 	mov.w	r1, #0
 80036f2:	0159      	lsls	r1, r3, #5
 80036f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036f8:	0150      	lsls	r0, r2, #5
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4621      	mov	r1, r4
 8003700:	1a51      	subs	r1, r2, r1
 8003702:	6139      	str	r1, [r7, #16]
 8003704:	4629      	mov	r1, r5
 8003706:	eb63 0301 	sbc.w	r3, r3, r1
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003718:	4659      	mov	r1, fp
 800371a:	018b      	lsls	r3, r1, #6
 800371c:	4651      	mov	r1, sl
 800371e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003722:	4651      	mov	r1, sl
 8003724:	018a      	lsls	r2, r1, #6
 8003726:	4651      	mov	r1, sl
 8003728:	ebb2 0801 	subs.w	r8, r2, r1
 800372c:	4659      	mov	r1, fp
 800372e:	eb63 0901 	sbc.w	r9, r3, r1
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	f04f 0300 	mov.w	r3, #0
 800373a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800373e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003746:	4690      	mov	r8, r2
 8003748:	4699      	mov	r9, r3
 800374a:	4623      	mov	r3, r4
 800374c:	eb18 0303 	adds.w	r3, r8, r3
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	462b      	mov	r3, r5
 8003754:	eb49 0303 	adc.w	r3, r9, r3
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003766:	4629      	mov	r1, r5
 8003768:	028b      	lsls	r3, r1, #10
 800376a:	4621      	mov	r1, r4
 800376c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003770:	4621      	mov	r1, r4
 8003772:	028a      	lsls	r2, r1, #10
 8003774:	4610      	mov	r0, r2
 8003776:	4619      	mov	r1, r3
 8003778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377a:	2200      	movs	r2, #0
 800377c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800377e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003780:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003784:	f7fc fd9c 	bl	80002c0 <__aeabi_uldivmod>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4613      	mov	r3, r2
 800378e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003790:	e058      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003792:	4b38      	ldr	r3, [pc, #224]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	099b      	lsrs	r3, r3, #6
 8003798:	2200      	movs	r2, #0
 800379a:	4618      	mov	r0, r3
 800379c:	4611      	mov	r1, r2
 800379e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037a2:	623b      	str	r3, [r7, #32]
 80037a4:	2300      	movs	r3, #0
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037ac:	4642      	mov	r2, r8
 80037ae:	464b      	mov	r3, r9
 80037b0:	f04f 0000 	mov.w	r0, #0
 80037b4:	f04f 0100 	mov.w	r1, #0
 80037b8:	0159      	lsls	r1, r3, #5
 80037ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037be:	0150      	lsls	r0, r2, #5
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4641      	mov	r1, r8
 80037c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80037ca:	4649      	mov	r1, r9
 80037cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037e4:	ebb2 040a 	subs.w	r4, r2, sl
 80037e8:	eb63 050b 	sbc.w	r5, r3, fp
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f04f 0300 	mov.w	r3, #0
 80037f4:	00eb      	lsls	r3, r5, #3
 80037f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037fa:	00e2      	lsls	r2, r4, #3
 80037fc:	4614      	mov	r4, r2
 80037fe:	461d      	mov	r5, r3
 8003800:	4643      	mov	r3, r8
 8003802:	18e3      	adds	r3, r4, r3
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	464b      	mov	r3, r9
 8003808:	eb45 0303 	adc.w	r3, r5, r3
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	f04f 0200 	mov.w	r2, #0
 8003812:	f04f 0300 	mov.w	r3, #0
 8003816:	e9d7 4500 	ldrd	r4, r5, [r7]
 800381a:	4629      	mov	r1, r5
 800381c:	028b      	lsls	r3, r1, #10
 800381e:	4621      	mov	r1, r4
 8003820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003824:	4621      	mov	r1, r4
 8003826:	028a      	lsls	r2, r1, #10
 8003828:	4610      	mov	r0, r2
 800382a:	4619      	mov	r1, r3
 800382c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800382e:	2200      	movs	r2, #0
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	61fa      	str	r2, [r7, #28]
 8003834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003838:	f7fc fd42 	bl	80002c0 <__aeabi_uldivmod>
 800383c:	4602      	mov	r2, r0
 800383e:	460b      	mov	r3, r1
 8003840:	4613      	mov	r3, r2
 8003842:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	0c1b      	lsrs	r3, r3, #16
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	3301      	adds	r3, #1
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003854:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800385e:	e002      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 8003862:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003868:	4618      	mov	r0, r3
 800386a:	3750      	adds	r7, #80	@ 0x50
 800386c:	46bd      	mov	sp, r7
 800386e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	00f42400 	.word	0x00f42400

0800387c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003880:	4b03      	ldr	r3, [pc, #12]	@ (8003890 <HAL_RCC_GetHCLKFreq+0x14>)
 8003882:	681b      	ldr	r3, [r3, #0]
}
 8003884:	4618      	mov	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	2000000c 	.word	0x2000000c

08003894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d012      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038b8:	4b65      	ldr	r3, [pc, #404]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	4a64      	ldr	r2, [pc, #400]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038be:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038c2:	6093      	str	r3, [r2, #8]
 80038c4:	4b62      	ldr	r3, [pc, #392]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038cc:	4960      	ldr	r1, [pc, #384]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80038da:	2301      	movs	r3, #1
 80038dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d017      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ea:	4b59      	ldr	r3, [pc, #356]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038f0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f8:	4955      	ldr	r1, [pc, #340]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003904:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003908:	d101      	bne.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800390a:	2301      	movs	r3, #1
 800390c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003916:	2301      	movs	r3, #1
 8003918:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d017      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003926:	4b4a      	ldr	r3, [pc, #296]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800392c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	4946      	ldr	r1, [pc, #280]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003944:	d101      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003946:	2301      	movs	r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003952:	2301      	movs	r3, #1
 8003954:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0320 	and.w	r3, r3, #32
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 808b 	beq.w	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003964:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	4a39      	ldr	r2, [pc, #228]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800396a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800396e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003970:	4b37      	ldr	r3, [pc, #220]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800397c:	4b35      	ldr	r3, [pc, #212]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a34      	ldr	r2, [pc, #208]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003986:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003988:	f7fd fce8 	bl	800135c <HAL_GetTick>
 800398c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fd fce4 	bl	800135c <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e2bc      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039a2:	4b2c      	ldr	r3, [pc, #176]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039ae:	4b28      	ldr	r3, [pc, #160]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039b6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d035      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d02e      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039cc:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039da:	4a1d      	ldr	r2, [pc, #116]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80039ee:	4a18      	ldr	r2, [pc, #96]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039f4:	4b16      	ldr	r3, [pc, #88]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d114      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a00:	f7fd fcac 	bl	800135c <HAL_GetTick>
 8003a04:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a06:	e00a      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a08:	f7fd fca8 	bl	800135c <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e27e      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0ee      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a36:	d111      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003a38:	4b05      	ldr	r3, [pc, #20]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003a44:	4b04      	ldr	r3, [pc, #16]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003a46:	400b      	ands	r3, r1
 8003a48:	4901      	ldr	r1, [pc, #4]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	608b      	str	r3, [r1, #8]
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40007000 	.word	0x40007000
 8003a58:	0ffffcff 	.word	0x0ffffcff
 8003a5c:	4ba4      	ldr	r3, [pc, #656]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4aa3      	ldr	r2, [pc, #652]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a62:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a66:	6093      	str	r3, [r2, #8]
 8003a68:	4ba1      	ldr	r3, [pc, #644]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a74:	499e      	ldr	r1, [pc, #632]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d010      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a86:	4b9a      	ldr	r3, [pc, #616]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a8c:	4a98      	ldr	r2, [pc, #608]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a96:	4b96      	ldr	r3, [pc, #600]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a98:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	4993      	ldr	r1, [pc, #588]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ab4:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac2:	498b      	ldr	r1, [pc, #556]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ad6:	4b86      	ldr	r3, [pc, #536]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003adc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae4:	4982      	ldr	r1, [pc, #520]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00a      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003af8:	4b7d      	ldr	r3, [pc, #500]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b06:	497a      	ldr	r1, [pc, #488]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b1a:	4b75      	ldr	r3, [pc, #468]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b20:	f023 0203 	bic.w	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b28:	4971      	ldr	r1, [pc, #452]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b42:	f023 020c 	bic.w	r2, r3, #12
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	4969      	ldr	r1, [pc, #420]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b5e:	4b64      	ldr	r3, [pc, #400]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b64:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6c:	4960      	ldr	r1, [pc, #384]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00a      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b80:	4b5b      	ldr	r3, [pc, #364]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8e:	4958      	ldr	r1, [pc, #352]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ba2:	4b53      	ldr	r3, [pc, #332]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb0:	494f      	ldr	r1, [pc, #316]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd2:	4947      	ldr	r1, [pc, #284]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003be6:	4b42      	ldr	r3, [pc, #264]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf4:	493e      	ldr	r1, [pc, #248]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003c08:	4b39      	ldr	r3, [pc, #228]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	4936      	ldr	r1, [pc, #216]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d011      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c2a:	4b31      	ldr	r3, [pc, #196]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c30:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c38:	492d      	ldr	r1, [pc, #180]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c48:	d101      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c5a:	4b25      	ldr	r3, [pc, #148]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c60:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c68:	4921      	ldr	r1, [pc, #132]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c8a:	4919      	ldr	r1, [pc, #100]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c9e:	4b14      	ldr	r3, [pc, #80]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cac:	4910      	ldr	r1, [pc, #64]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d006      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 809d 	beq.w	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cc8:	4b09      	ldr	r3, [pc, #36]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a08      	ldr	r2, [pc, #32]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd4:	f7fd fb42 	bl	800135c <HAL_GetTick>
 8003cd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cda:	e00b      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cdc:	f7fd fb3e 	bl	800135c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b64      	cmp	r3, #100	@ 0x64
 8003ce8:	d904      	bls.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e116      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003cee:	bf00      	nop
 8003cf0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cf4:	4b8b      	ldr	r3, [pc, #556]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1ed      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d017      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d113      	bne.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d14:	4b83      	ldr	r3, [pc, #524]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d1a:	0e1b      	lsrs	r3, r3, #24
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	019a      	lsls	r2, r3, #6
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	061b      	lsls	r3, r3, #24
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	071b      	lsls	r3, r3, #28
 8003d34:	497b      	ldr	r1, [pc, #492]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d004      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d50:	d00a      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d024      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d66:	d11f      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d68:	4b6e      	ldr	r3, [pc, #440]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d6e:	0f1b      	lsrs	r3, r3, #28
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	019a      	lsls	r2, r3, #6
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	431a      	orrs	r2, r3
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	071b      	lsls	r3, r3, #28
 8003d88:	4966      	ldr	r1, [pc, #408]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d90:	4b64      	ldr	r3, [pc, #400]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d96:	f023 021f 	bic.w	r2, r3, #31
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	4960      	ldr	r1, [pc, #384]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00d      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	019a      	lsls	r2, r3, #6
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	061b      	lsls	r3, r3, #24
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	071b      	lsls	r3, r3, #28
 8003dc8:	4956      	ldr	r1, [pc, #344]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003dd0:	4b54      	ldr	r3, [pc, #336]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a53      	ldr	r2, [pc, #332]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ddc:	f7fd fabe 	bl	800135c <HAL_GetTick>
 8003de0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003de4:	f7fd faba 	bl	800135c <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b64      	cmp	r3, #100	@ 0x64
 8003df0:	d901      	bls.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e092      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003df6:	4b4b      	ldr	r3, [pc, #300]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f0      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	f040 8088 	bne.w	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e0a:	4b46      	ldr	r3, [pc, #280]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a45      	ldr	r2, [pc, #276]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e16:	f7fd faa1 	bl	800135c <HAL_GetTick>
 8003e1a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e1e:	f7fd fa9d 	bl	800135c <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b64      	cmp	r3, #100	@ 0x64
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e075      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e30:	4b3c      	ldr	r3, [pc, #240]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e3c:	d0ef      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d009      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d024      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d120      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e66:	4b2f      	ldr	r3, [pc, #188]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	019a      	lsls	r2, r3, #6
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	061b      	lsls	r3, r3, #24
 8003e86:	4927      	ldr	r1, [pc, #156]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e8e:	4b25      	ldr	r3, [pc, #148]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e94:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	4920      	ldr	r1, [pc, #128]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d018      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ebc:	d113      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ebe:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec4:	0e1b      	lsrs	r3, r3, #24
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	019a      	lsls	r2, r3, #6
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	4911      	ldr	r1, [pc, #68]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a0e      	ldr	r2, [pc, #56]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef2:	f7fd fa33 	bl	800135c <HAL_GetTick>
 8003ef6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003efa:	f7fd fa2f 	bl	800135c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b64      	cmp	r3, #100	@ 0x64
 8003f06:	d901      	bls.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e007      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f18:	d1ef      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3720      	adds	r7, #32
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40023800 	.word	0x40023800

08003f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e09d      	b.n	8004076 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f4a:	d009      	beq.n	8003f60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	61da      	str	r2, [r3, #28]
 8003f52:	e005      	b.n	8003f60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fc ff34 	bl	8000de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f96:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fa0:	d902      	bls.n	8003fa8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60fb      	str	r3, [r7, #12]
 8003fa6:	e002      	b.n	8003fae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fb6:	d007      	beq.n	8003fc8 <HAL_SPI_Init+0xa0>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fc0:	d002      	beq.n	8003fc8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400a:	ea42 0103 	orr.w	r1, r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004012:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	0c1b      	lsrs	r3, r3, #16
 8004024:	f003 0204 	and.w	r2, r3, #4
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	f003 0310 	and.w	r3, r3, #16
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004044:	ea42 0103 	orr.w	r1, r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69da      	ldr	r2, [r3, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004064:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b088      	sub	sp, #32
 8004082:	af00      	add	r7, sp, #0
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	603b      	str	r3, [r7, #0]
 800408a:	4613      	mov	r3, r2
 800408c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800408e:	f7fd f965 	bl	800135c <HAL_GetTick>
 8004092:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004094:	88fb      	ldrh	r3, [r7, #6]
 8004096:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d001      	beq.n	80040a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80040a4:	2302      	movs	r3, #2
 80040a6:	e15c      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_SPI_Transmit+0x36>
 80040ae:	88fb      	ldrh	r3, [r7, #6]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e154      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_SPI_Transmit+0x48>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e14d      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2203      	movs	r2, #3
 80040d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	88fa      	ldrh	r2, [r7, #6]
 80040e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	88fa      	ldrh	r2, [r7, #6]
 80040ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004118:	d10f      	bne.n	800413a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004128:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004138:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d007      	beq.n	8004158 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004156:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004160:	d952      	bls.n	8004208 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <HAL_SPI_Transmit+0xf2>
 800416a:	8b7b      	ldrh	r3, [r7, #26]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d145      	bne.n	80041fc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004174:	881a      	ldrh	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	1c9a      	adds	r2, r3, #2
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800418a:	b29b      	uxth	r3, r3
 800418c:	3b01      	subs	r3, #1
 800418e:	b29a      	uxth	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004194:	e032      	b.n	80041fc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d112      	bne.n	80041ca <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	881a      	ldrh	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	1c9a      	adds	r2, r3, #2
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041c8:	e018      	b.n	80041fc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ca:	f7fd f8c7 	bl	800135c <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d803      	bhi.n	80041e2 <HAL_SPI_Transmit+0x164>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041e0:	d102      	bne.n	80041e8 <HAL_SPI_Transmit+0x16a>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d109      	bne.n	80041fc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e0b2      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004200:	b29b      	uxth	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1c7      	bne.n	8004196 <HAL_SPI_Transmit+0x118>
 8004206:	e083      	b.n	8004310 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d002      	beq.n	8004216 <HAL_SPI_Transmit+0x198>
 8004210:	8b7b      	ldrh	r3, [r7, #26]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d177      	bne.n	8004306 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b01      	cmp	r3, #1
 800421e:	d912      	bls.n	8004246 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004224:	881a      	ldrh	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004230:	1c9a      	adds	r2, r3, #2
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b02      	subs	r3, #2
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004244:	e05f      	b.n	8004306 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	7812      	ldrb	r2, [r2, #0]
 8004252:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800426c:	e04b      	b.n	8004306 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b02      	cmp	r3, #2
 800427a:	d12b      	bne.n	80042d4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004280:	b29b      	uxth	r3, r3
 8004282:	2b01      	cmp	r3, #1
 8004284:	d912      	bls.n	80042ac <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	881a      	ldrh	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004296:	1c9a      	adds	r2, r3, #2
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	3b02      	subs	r3, #2
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042aa:	e02c      	b.n	8004306 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	330c      	adds	r3, #12
 80042b6:	7812      	ldrb	r2, [r2, #0]
 80042b8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042be:	1c5a      	adds	r2, r3, #1
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	3b01      	subs	r3, #1
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042d2:	e018      	b.n	8004306 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042d4:	f7fd f842 	bl	800135c <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d803      	bhi.n	80042ec <HAL_SPI_Transmit+0x26e>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042ea:	d102      	bne.n	80042f2 <HAL_SPI_Transmit+0x274>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e02d      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1ae      	bne.n	800426e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	6839      	ldr	r1, [r7, #0]
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 fb65 	bl	80049e4 <SPI_EndRxTxTransaction>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2220      	movs	r2, #32
 8004324:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004360:	2300      	movs	r3, #0
  }
}
 8004362:	4618      	mov	r0, r3
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b08a      	sub	sp, #40	@ 0x28
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	607a      	str	r2, [r7, #4]
 8004376:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004378:	2301      	movs	r3, #1
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800437c:	f7fc ffee 	bl	800135c <HAL_GetTick>
 8004380:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004388:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004390:	887b      	ldrh	r3, [r7, #2]
 8004392:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004394:	887b      	ldrh	r3, [r7, #2]
 8004396:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004398:	7ffb      	ldrb	r3, [r7, #31]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d00c      	beq.n	80043b8 <HAL_SPI_TransmitReceive+0x4e>
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043a4:	d106      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d102      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x4a>
 80043ae:	7ffb      	ldrb	r3, [r7, #31]
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d001      	beq.n	80043b8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043b4:	2302      	movs	r3, #2
 80043b6:	e1f3      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <HAL_SPI_TransmitReceive+0x60>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d002      	beq.n	80043ca <HAL_SPI_TransmitReceive+0x60>
 80043c4:	887b      	ldrh	r3, [r7, #2]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1e8      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_SPI_TransmitReceive+0x72>
 80043d8:	2302      	movs	r3, #2
 80043da:	e1e1      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d003      	beq.n	80043f8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2205      	movs	r2, #5
 80043f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	887a      	ldrh	r2, [r7, #2]
 8004408:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	887a      	ldrh	r2, [r7, #2]
 8004410:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	887a      	ldrh	r2, [r7, #2]
 800441e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	887a      	ldrh	r2, [r7, #2]
 8004424:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800443a:	d802      	bhi.n	8004442 <HAL_SPI_TransmitReceive+0xd8>
 800443c:	8abb      	ldrh	r3, [r7, #20]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d908      	bls.n	8004454 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004450:	605a      	str	r2, [r3, #4]
 8004452:	e007      	b.n	8004464 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004462:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446e:	2b40      	cmp	r3, #64	@ 0x40
 8004470:	d007      	beq.n	8004482 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004480:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800448a:	f240 8083 	bls.w	8004594 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <HAL_SPI_TransmitReceive+0x132>
 8004496:	8afb      	ldrh	r3, [r7, #22]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d16f      	bne.n	800457c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a0:	881a      	ldrh	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ac:	1c9a      	adds	r2, r3, #2
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c0:	e05c      	b.n	800457c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d11b      	bne.n	8004508 <HAL_SPI_TransmitReceive+0x19e>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d016      	beq.n	8004508 <HAL_SPI_TransmitReceive+0x19e>
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d113      	bne.n	8004508 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e4:	881a      	ldrh	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f0:	1c9a      	adds	r2, r3, #2
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b01      	cmp	r3, #1
 8004514:	d11c      	bne.n	8004550 <HAL_SPI_TransmitReceive+0x1e6>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d016      	beq.n	8004550 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	b292      	uxth	r2, r2
 800452e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004534:	1c9a      	adds	r2, r3, #2
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800454c:	2301      	movs	r3, #1
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004550:	f7fc ff04 	bl	800135c <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800455c:	429a      	cmp	r2, r3
 800455e:	d80d      	bhi.n	800457c <HAL_SPI_TransmitReceive+0x212>
 8004560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004566:	d009      	beq.n	800457c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e111      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d19d      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x158>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d197      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x158>
 8004592:	e0e5      	b.n	8004760 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x23a>
 800459c:	8afb      	ldrh	r3, [r7, #22]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	f040 80d1 	bne.w	8004746 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d912      	bls.n	80045d4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b2:	881a      	ldrh	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045be:	1c9a      	adds	r2, r3, #2
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b02      	subs	r3, #2
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045d2:	e0b8      	b.n	8004746 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	7812      	ldrb	r2, [r2, #0]
 80045e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045fa:	e0a4      	b.n	8004746 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b02      	cmp	r3, #2
 8004608:	d134      	bne.n	8004674 <HAL_SPI_TransmitReceive+0x30a>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800460e:	b29b      	uxth	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d02f      	beq.n	8004674 <HAL_SPI_TransmitReceive+0x30a>
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	2b01      	cmp	r3, #1
 8004618:	d12c      	bne.n	8004674 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b01      	cmp	r3, #1
 8004622:	d912      	bls.n	800464a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004628:	881a      	ldrh	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004634:	1c9a      	adds	r2, r3, #2
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	3b02      	subs	r3, #2
 8004642:	b29a      	uxth	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004648:	e012      	b.n	8004670 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	330c      	adds	r3, #12
 8004654:	7812      	ldrb	r2, [r2, #0]
 8004656:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004666:	b29b      	uxth	r3, r3
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b01      	cmp	r3, #1
 8004680:	d148      	bne.n	8004714 <HAL_SPI_TransmitReceive+0x3aa>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d042      	beq.n	8004714 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004694:	b29b      	uxth	r3, r3
 8004696:	2b01      	cmp	r3, #1
 8004698:	d923      	bls.n	80046e2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68da      	ldr	r2, [r3, #12]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a4:	b292      	uxth	r2, r2
 80046a6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ac:	1c9a      	adds	r2, r3, #2
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	3b02      	subs	r3, #2
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d81f      	bhi.n	8004710 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046de:	605a      	str	r2, [r3, #4]
 80046e0:	e016      	b.n	8004710 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f103 020c 	add.w	r2, r3, #12
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	7812      	ldrb	r2, [r2, #0]
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004710:	2301      	movs	r3, #1
 8004712:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004714:	f7fc fe22 	bl	800135c <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004720:	429a      	cmp	r2, r3
 8004722:	d803      	bhi.n	800472c <HAL_SPI_TransmitReceive+0x3c2>
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800472a:	d102      	bne.n	8004732 <HAL_SPI_TransmitReceive+0x3c8>
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e02c      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	f47f af55 	bne.w	80045fc <HAL_SPI_TransmitReceive+0x292>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	f47f af4e 	bne.w	80045fc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004760:	6a3a      	ldr	r2, [r7, #32]
 8004762:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 f93d 	bl	80049e4 <SPI_EndRxTxTransaction>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d008      	beq.n	8004782 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2220      	movs	r2, #32
 8004774:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e00e      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800479e:	2300      	movs	r3, #0
  }
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3728      	adds	r7, #40	@ 0x28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b088      	sub	sp, #32
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	4613      	mov	r3, r2
 80047b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047b8:	f7fc fdd0 	bl	800135c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	4413      	add	r3, r2
 80047c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047c8:	f7fc fdc8 	bl	800135c <HAL_GetTick>
 80047cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047ce:	4b39      	ldr	r3, [pc, #228]	@ (80048b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	015b      	lsls	r3, r3, #5
 80047d4:	0d1b      	lsrs	r3, r3, #20
 80047d6:	69fa      	ldr	r2, [r7, #28]
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047de:	e055      	b.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047e6:	d051      	beq.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047e8:	f7fc fdb8 	bl	800135c <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d902      	bls.n	80047fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d13d      	bne.n	800487a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800480c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004816:	d111      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004820:	d004      	beq.n	800482c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482a:	d107      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004844:	d10f      	bne.n	8004866 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004864:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e018      	b.n	80048ac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	61fb      	str	r3, [r7, #28]
 8004884:	e002      	b.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	3b01      	subs	r3, #1
 800488a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	4013      	ands	r3, r2
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	429a      	cmp	r2, r3
 800489a:	bf0c      	ite	eq
 800489c:	2301      	moveq	r3, #1
 800489e:	2300      	movne	r3, #0
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	461a      	mov	r2, r3
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d19a      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3720      	adds	r7, #32
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	2000000c 	.word	0x2000000c

080048b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b08a      	sub	sp, #40	@ 0x28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048ca:	f7fc fd47 	bl	800135c <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	4413      	add	r3, r2
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80048da:	f7fc fd3f 	bl	800135c <HAL_GetTick>
 80048de:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	330c      	adds	r3, #12
 80048e6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048e8:	4b3d      	ldr	r3, [pc, #244]	@ (80049e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	00da      	lsls	r2, r3, #3
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	0d1b      	lsrs	r3, r3, #20
 80048f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048fa:	fb02 f303 	mul.w	r3, r2, r3
 80048fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004900:	e061      	b.n	80049c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004908:	d107      	bne.n	800491a <SPI_WaitFifoStateUntilTimeout+0x62>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d104      	bne.n	800491a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	b2db      	uxtb	r3, r3
 8004916:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004918:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004920:	d051      	beq.n	80049c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004922:	f7fc fd1b 	bl	800135c <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800492e:	429a      	cmp	r2, r3
 8004930:	d902      	bls.n	8004938 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004934:	2b00      	cmp	r3, #0
 8004936:	d13d      	bne.n	80049b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004946:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004950:	d111      	bne.n	8004976 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800495a:	d004      	beq.n	8004966 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004964:	d107      	bne.n	8004976 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004974:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800497e:	d10f      	bne.n	80049a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800499e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e011      	b.n	80049d8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d102      	bne.n	80049c0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80049be:	e002      	b.n	80049c6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	4013      	ands	r3, r2
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d195      	bne.n	8004902 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3728      	adds	r7, #40	@ 0x28
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	2000000c 	.word	0x2000000c

080049e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b088      	sub	sp, #32
 80049e8:	af02      	add	r7, sp, #8
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f7ff ff5b 	bl	80048b8 <SPI_WaitFifoStateUntilTimeout>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a0c:	f043 0220 	orr.w	r2, r3, #32
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e046      	b.n	8004aa6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a18:	4b25      	ldr	r3, [pc, #148]	@ (8004ab0 <SPI_EndRxTxTransaction+0xcc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a25      	ldr	r2, [pc, #148]	@ (8004ab4 <SPI_EndRxTxTransaction+0xd0>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	0d5b      	lsrs	r3, r3, #21
 8004a24:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a28:	fb02 f303 	mul.w	r3, r2, r3
 8004a2c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a36:	d112      	bne.n	8004a5e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2180      	movs	r1, #128	@ 0x80
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f7ff feb0 	bl	80047a8 <SPI_WaitFlagStateUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d016      	beq.n	8004a7c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a52:	f043 0220 	orr.w	r2, r3, #32
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e023      	b.n	8004aa6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00a      	beq.n	8004a7a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a74:	2b80      	cmp	r3, #128	@ 0x80
 8004a76:	d0f2      	beq.n	8004a5e <SPI_EndRxTxTransaction+0x7a>
 8004a78:	e000      	b.n	8004a7c <SPI_EndRxTxTransaction+0x98>
        break;
 8004a7a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f7ff ff15 	bl	80048b8 <SPI_WaitFifoStateUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d007      	beq.n	8004aa4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a98:	f043 0220 	orr.w	r2, r3, #32
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e000      	b.n	8004aa6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	2000000c 	.word	0x2000000c
 8004ab4:	165e9f81 	.word	0x165e9f81

08004ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e049      	b.n	8004b5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fc fa64 	bl	8000fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3304      	adds	r3, #4
 8004af4:	4619      	mov	r1, r3
 8004af6:	4610      	mov	r0, r2
 8004af8:	f000 fa74 	bl	8004fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e049      	b.n	8004c0c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d106      	bne.n	8004b92 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f841 	bl	8004c14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2202      	movs	r2, #2
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4610      	mov	r0, r2
 8004ba6:	f000 fa1d 	bl	8004fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3708      	adds	r7, #8
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c34:	2300      	movs	r3, #0
 8004c36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d101      	bne.n	8004c46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c42:	2302      	movs	r3, #2
 8004c44:	e0ff      	b.n	8004e46 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b14      	cmp	r3, #20
 8004c52:	f200 80f0 	bhi.w	8004e36 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c56:	a201      	add	r2, pc, #4	@ (adr r2, 8004c5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5c:	08004cb1 	.word	0x08004cb1
 8004c60:	08004e37 	.word	0x08004e37
 8004c64:	08004e37 	.word	0x08004e37
 8004c68:	08004e37 	.word	0x08004e37
 8004c6c:	08004cf1 	.word	0x08004cf1
 8004c70:	08004e37 	.word	0x08004e37
 8004c74:	08004e37 	.word	0x08004e37
 8004c78:	08004e37 	.word	0x08004e37
 8004c7c:	08004d33 	.word	0x08004d33
 8004c80:	08004e37 	.word	0x08004e37
 8004c84:	08004e37 	.word	0x08004e37
 8004c88:	08004e37 	.word	0x08004e37
 8004c8c:	08004d73 	.word	0x08004d73
 8004c90:	08004e37 	.word	0x08004e37
 8004c94:	08004e37 	.word	0x08004e37
 8004c98:	08004e37 	.word	0x08004e37
 8004c9c:	08004db5 	.word	0x08004db5
 8004ca0:	08004e37 	.word	0x08004e37
 8004ca4:	08004e37 	.word	0x08004e37
 8004ca8:	08004e37 	.word	0x08004e37
 8004cac:	08004df5 	.word	0x08004df5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fa3a 	bl	8005130 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699a      	ldr	r2, [r3, #24]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0208 	orr.w	r2, r2, #8
 8004cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699a      	ldr	r2, [r3, #24]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0204 	bic.w	r2, r2, #4
 8004cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6999      	ldr	r1, [r3, #24]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	619a      	str	r2, [r3, #24]
      break;
 8004cee:	e0a5      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68b9      	ldr	r1, [r7, #8]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 fa8c 	bl	8005214 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699a      	ldr	r2, [r3, #24]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6999      	ldr	r1, [r3, #24]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	021a      	lsls	r2, r3, #8
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	619a      	str	r2, [r3, #24]
      break;
 8004d30:	e084      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fae3 	bl	8005304 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0208 	orr.w	r2, r2, #8
 8004d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0204 	bic.w	r2, r2, #4
 8004d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69d9      	ldr	r1, [r3, #28]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	61da      	str	r2, [r3, #28]
      break;
 8004d70:	e064      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68b9      	ldr	r1, [r7, #8]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 fb39 	bl	80053f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	69da      	ldr	r2, [r3, #28]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	69da      	ldr	r2, [r3, #28]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69d9      	ldr	r1, [r3, #28]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	021a      	lsls	r2, r3, #8
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	61da      	str	r2, [r3, #28]
      break;
 8004db2:	e043      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68b9      	ldr	r1, [r7, #8]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fb70 	bl	80054a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0208 	orr.w	r2, r2, #8
 8004dce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0204 	bic.w	r2, r2, #4
 8004dde:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	691a      	ldr	r2, [r3, #16]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004df2:	e023      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fba2 	bl	8005544 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e0e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e1e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	021a      	lsls	r2, r3, #8
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e34:	e002      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	75fb      	strb	r3, [r7, #23]
      break;
 8004e3a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3718      	adds	r7, #24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop

08004e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_TIM_ConfigClockSource+0x1c>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e0b4      	b.n	8004fd6 <HAL_TIM_ConfigClockSource+0x186>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	4b56      	ldr	r3, [pc, #344]	@ (8004fe0 <HAL_TIM_ConfigClockSource+0x190>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ea4:	d03e      	beq.n	8004f24 <HAL_TIM_ConfigClockSource+0xd4>
 8004ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eaa:	f200 8087 	bhi.w	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eb2:	f000 8086 	beq.w	8004fc2 <HAL_TIM_ConfigClockSource+0x172>
 8004eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eba:	d87f      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ebc:	2b70      	cmp	r3, #112	@ 0x70
 8004ebe:	d01a      	beq.n	8004ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8004ec0:	2b70      	cmp	r3, #112	@ 0x70
 8004ec2:	d87b      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ec4:	2b60      	cmp	r3, #96	@ 0x60
 8004ec6:	d050      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x11a>
 8004ec8:	2b60      	cmp	r3, #96	@ 0x60
 8004eca:	d877      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ecc:	2b50      	cmp	r3, #80	@ 0x50
 8004ece:	d03c      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0xfa>
 8004ed0:	2b50      	cmp	r3, #80	@ 0x50
 8004ed2:	d873      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ed4:	2b40      	cmp	r3, #64	@ 0x40
 8004ed6:	d058      	beq.n	8004f8a <HAL_TIM_ConfigClockSource+0x13a>
 8004ed8:	2b40      	cmp	r3, #64	@ 0x40
 8004eda:	d86f      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004edc:	2b30      	cmp	r3, #48	@ 0x30
 8004ede:	d064      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ee0:	2b30      	cmp	r3, #48	@ 0x30
 8004ee2:	d86b      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d060      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	d867      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d05c      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d05a      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ef4:	e062      	b.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f06:	f000 fbeb 	bl	80056e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	609a      	str	r2, [r3, #8]
      break;
 8004f22:	e04f      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f34:	f000 fbd4 	bl	80056e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f46:	609a      	str	r2, [r3, #8]
      break;
 8004f48:	e03c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f56:	461a      	mov	r2, r3
 8004f58:	f000 fb48 	bl	80055ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2150      	movs	r1, #80	@ 0x50
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 fba1 	bl	80056aa <TIM_ITRx_SetConfig>
      break;
 8004f68:	e02c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f76:	461a      	mov	r2, r3
 8004f78:	f000 fb67 	bl	800564a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2160      	movs	r1, #96	@ 0x60
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fb91 	bl	80056aa <TIM_ITRx_SetConfig>
      break;
 8004f88:	e01c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	461a      	mov	r2, r3
 8004f98:	f000 fb28 	bl	80055ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2140      	movs	r1, #64	@ 0x40
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fb81 	bl	80056aa <TIM_ITRx_SetConfig>
      break;
 8004fa8:	e00c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4610      	mov	r0, r2
 8004fb6:	f000 fb78 	bl	80056aa <TIM_ITRx_SetConfig>
      break;
 8004fba:	e003      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc0:	e000      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	fffeff88 	.word	0xfffeff88

08004fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a43      	ldr	r2, [pc, #268]	@ (8005104 <TIM_Base_SetConfig+0x120>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005002:	d00f      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a40      	ldr	r2, [pc, #256]	@ (8005108 <TIM_Base_SetConfig+0x124>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d00b      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a3f      	ldr	r2, [pc, #252]	@ (800510c <TIM_Base_SetConfig+0x128>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d007      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a3e      	ldr	r2, [pc, #248]	@ (8005110 <TIM_Base_SetConfig+0x12c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d003      	beq.n	8005024 <TIM_Base_SetConfig+0x40>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a3d      	ldr	r2, [pc, #244]	@ (8005114 <TIM_Base_SetConfig+0x130>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d108      	bne.n	8005036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800502a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a32      	ldr	r2, [pc, #200]	@ (8005104 <TIM_Base_SetConfig+0x120>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d02b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005044:	d027      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a2f      	ldr	r2, [pc, #188]	@ (8005108 <TIM_Base_SetConfig+0x124>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d023      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a2e      	ldr	r2, [pc, #184]	@ (800510c <TIM_Base_SetConfig+0x128>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d01f      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a2d      	ldr	r2, [pc, #180]	@ (8005110 <TIM_Base_SetConfig+0x12c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d01b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a2c      	ldr	r2, [pc, #176]	@ (8005114 <TIM_Base_SetConfig+0x130>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d017      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a2b      	ldr	r2, [pc, #172]	@ (8005118 <TIM_Base_SetConfig+0x134>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d013      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a2a      	ldr	r2, [pc, #168]	@ (800511c <TIM_Base_SetConfig+0x138>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d00f      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a29      	ldr	r2, [pc, #164]	@ (8005120 <TIM_Base_SetConfig+0x13c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d00b      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a28      	ldr	r2, [pc, #160]	@ (8005124 <TIM_Base_SetConfig+0x140>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d007      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a27      	ldr	r2, [pc, #156]	@ (8005128 <TIM_Base_SetConfig+0x144>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d003      	beq.n	8005096 <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a26      	ldr	r2, [pc, #152]	@ (800512c <TIM_Base_SetConfig+0x148>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d108      	bne.n	80050a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a0e      	ldr	r2, [pc, #56]	@ (8005104 <TIM_Base_SetConfig+0x120>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d003      	beq.n	80050d6 <TIM_Base_SetConfig+0xf2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a10      	ldr	r2, [pc, #64]	@ (8005114 <TIM_Base_SetConfig+0x130>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d103      	bne.n	80050de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	691a      	ldr	r2, [r3, #16]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f043 0204 	orr.w	r2, r3, #4
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	601a      	str	r2, [r3, #0]
}
 80050f6:	bf00      	nop
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40000400 	.word	0x40000400
 800510c:	40000800 	.word	0x40000800
 8005110:	40000c00 	.word	0x40000c00
 8005114:	40010400 	.word	0x40010400
 8005118:	40014000 	.word	0x40014000
 800511c:	40014400 	.word	0x40014400
 8005120:	40014800 	.word	0x40014800
 8005124:	40001800 	.word	0x40001800
 8005128:	40001c00 	.word	0x40001c00
 800512c:	40002000 	.word	0x40002000

08005130 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f023 0201 	bic.w	r2, r3, #1
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4b2b      	ldr	r3, [pc, #172]	@ (8005208 <TIM_OC1_SetConfig+0xd8>)
 800515c:	4013      	ands	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0303 	bic.w	r3, r3, #3
 8005166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f023 0302 	bic.w	r3, r3, #2
 8005178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4313      	orrs	r3, r2
 8005182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a21      	ldr	r2, [pc, #132]	@ (800520c <TIM_OC1_SetConfig+0xdc>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <TIM_OC1_SetConfig+0x64>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a20      	ldr	r2, [pc, #128]	@ (8005210 <TIM_OC1_SetConfig+0xe0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d10c      	bne.n	80051ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f023 0308 	bic.w	r3, r3, #8
 800519a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f023 0304 	bic.w	r3, r3, #4
 80051ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a16      	ldr	r2, [pc, #88]	@ (800520c <TIM_OC1_SetConfig+0xdc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d003      	beq.n	80051be <TIM_OC1_SetConfig+0x8e>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a15      	ldr	r2, [pc, #84]	@ (8005210 <TIM_OC1_SetConfig+0xe0>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d111      	bne.n	80051e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	621a      	str	r2, [r3, #32]
}
 80051fc:	bf00      	nop
 80051fe:	371c      	adds	r7, #28
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	fffeff8f 	.word	0xfffeff8f
 800520c:	40010000 	.word	0x40010000
 8005210:	40010400 	.word	0x40010400

08005214 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005214:	b480      	push	{r7}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	f023 0210 	bic.w	r2, r3, #16
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	4b2e      	ldr	r3, [pc, #184]	@ (80052f8 <TIM_OC2_SetConfig+0xe4>)
 8005240:	4013      	ands	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800524a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	4313      	orrs	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	f023 0320 	bic.w	r3, r3, #32
 800525e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a23      	ldr	r2, [pc, #140]	@ (80052fc <TIM_OC2_SetConfig+0xe8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d003      	beq.n	800527c <TIM_OC2_SetConfig+0x68>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a22      	ldr	r2, [pc, #136]	@ (8005300 <TIM_OC2_SetConfig+0xec>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d10d      	bne.n	8005298 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	4313      	orrs	r3, r2
 800528e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005296:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <TIM_OC2_SetConfig+0xe8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d003      	beq.n	80052a8 <TIM_OC2_SetConfig+0x94>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a17      	ldr	r2, [pc, #92]	@ (8005300 <TIM_OC2_SetConfig+0xec>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d113      	bne.n	80052d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	621a      	str	r2, [r3, #32]
}
 80052ea:	bf00      	nop
 80052ec:	371c      	adds	r7, #28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	feff8fff 	.word	0xfeff8fff
 80052fc:	40010000 	.word	0x40010000
 8005300:	40010400 	.word	0x40010400

08005304 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4b2d      	ldr	r3, [pc, #180]	@ (80053e4 <TIM_OC3_SetConfig+0xe0>)
 8005330:	4013      	ands	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0303 	bic.w	r3, r3, #3
 800533a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800534c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	021b      	lsls	r3, r3, #8
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	4313      	orrs	r3, r2
 8005358:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a22      	ldr	r2, [pc, #136]	@ (80053e8 <TIM_OC3_SetConfig+0xe4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d003      	beq.n	800536a <TIM_OC3_SetConfig+0x66>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a21      	ldr	r2, [pc, #132]	@ (80053ec <TIM_OC3_SetConfig+0xe8>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d10d      	bne.n	8005386 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005370:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a17      	ldr	r2, [pc, #92]	@ (80053e8 <TIM_OC3_SetConfig+0xe4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_OC3_SetConfig+0x92>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a16      	ldr	r2, [pc, #88]	@ (80053ec <TIM_OC3_SetConfig+0xe8>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d113      	bne.n	80053be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800539c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	011b      	lsls	r3, r3, #4
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	621a      	str	r2, [r3, #32]
}
 80053d8:	bf00      	nop
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr
 80053e4:	fffeff8f 	.word	0xfffeff8f
 80053e8:	40010000 	.word	0x40010000
 80053ec:	40010400 	.word	0x40010400

080053f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b087      	sub	sp, #28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4b1e      	ldr	r3, [pc, #120]	@ (8005494 <TIM_OC4_SetConfig+0xa4>)
 800541c:	4013      	ands	r3, r2
 800541e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005426:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	021b      	lsls	r3, r3, #8
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	4313      	orrs	r3, r2
 8005432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800543a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	031b      	lsls	r3, r3, #12
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	4313      	orrs	r3, r2
 8005446:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a13      	ldr	r2, [pc, #76]	@ (8005498 <TIM_OC4_SetConfig+0xa8>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d003      	beq.n	8005458 <TIM_OC4_SetConfig+0x68>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a12      	ldr	r2, [pc, #72]	@ (800549c <TIM_OC4_SetConfig+0xac>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d109      	bne.n	800546c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800545e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	019b      	lsls	r3, r3, #6
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	621a      	str	r2, [r3, #32]
}
 8005486:	bf00      	nop
 8005488:	371c      	adds	r7, #28
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	feff8fff 	.word	0xfeff8fff
 8005498:	40010000 	.word	0x40010000
 800549c:	40010400 	.word	0x40010400

080054a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005538 <TIM_OC5_SetConfig+0x98>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80054e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	041b      	lsls	r3, r3, #16
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a12      	ldr	r2, [pc, #72]	@ (800553c <TIM_OC5_SetConfig+0x9c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d003      	beq.n	80054fe <TIM_OC5_SetConfig+0x5e>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a11      	ldr	r2, [pc, #68]	@ (8005540 <TIM_OC5_SetConfig+0xa0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d109      	bne.n	8005512 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005504:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	021b      	lsls	r3, r3, #8
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	621a      	str	r2, [r3, #32]
}
 800552c:	bf00      	nop
 800552e:	371c      	adds	r7, #28
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	fffeff8f 	.word	0xfffeff8f
 800553c:	40010000 	.word	0x40010000
 8005540:	40010400 	.word	0x40010400

08005544 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005544:	b480      	push	{r7}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	4b1c      	ldr	r3, [pc, #112]	@ (80055e0 <TIM_OC6_SetConfig+0x9c>)
 8005570:	4013      	ands	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	021b      	lsls	r3, r3, #8
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005586:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	051b      	lsls	r3, r3, #20
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	4313      	orrs	r3, r2
 8005592:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a13      	ldr	r2, [pc, #76]	@ (80055e4 <TIM_OC6_SetConfig+0xa0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d003      	beq.n	80055a4 <TIM_OC6_SetConfig+0x60>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a12      	ldr	r2, [pc, #72]	@ (80055e8 <TIM_OC6_SetConfig+0xa4>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d109      	bne.n	80055b8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	029b      	lsls	r3, r3, #10
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	621a      	str	r2, [r3, #32]
}
 80055d2:	bf00      	nop
 80055d4:	371c      	adds	r7, #28
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	feff8fff 	.word	0xfeff8fff
 80055e4:	40010000 	.word	0x40010000
 80055e8:	40010400 	.word	0x40010400

080055ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	f023 0201 	bic.w	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	4313      	orrs	r3, r2
 8005620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	f023 030a 	bic.w	r3, r3, #10
 8005628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	621a      	str	r2, [r3, #32]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800564a:	b480      	push	{r7}
 800564c:	b087      	sub	sp, #28
 800564e:	af00      	add	r7, sp, #0
 8005650:	60f8      	str	r0, [r7, #12]
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	f023 0210 	bic.w	r2, r3, #16
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	031b      	lsls	r3, r3, #12
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005686:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	011b      	lsls	r3, r3, #4
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	4313      	orrs	r3, r2
 8005690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	621a      	str	r2, [r3, #32]
}
 800569e:	bf00      	nop
 80056a0:	371c      	adds	r7, #28
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b085      	sub	sp, #20
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
 80056b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f043 0307 	orr.w	r3, r3, #7
 80056cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	609a      	str	r2, [r3, #8]
}
 80056d4:	bf00      	nop
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	021a      	lsls	r2, r3, #8
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	431a      	orrs	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4313      	orrs	r3, r2
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	609a      	str	r2, [r3, #8]
}
 8005714:	bf00      	nop
 8005716:	371c      	adds	r7, #28
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005734:	2302      	movs	r3, #2
 8005736:	e06d      	b.n	8005814 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a30      	ldr	r2, [pc, #192]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d004      	beq.n	800576c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2f      	ldr	r2, [pc, #188]	@ (8005824 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d108      	bne.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005772:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	4313      	orrs	r3, r2
 800577c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005784:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	4313      	orrs	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a20      	ldr	r2, [pc, #128]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d022      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057aa:	d01d      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005828 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d018      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a1c      	ldr	r2, [pc, #112]	@ (800582c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d013      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005830 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00e      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a15      	ldr	r2, [pc, #84]	@ (8005824 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d009      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a16      	ldr	r2, [pc, #88]	@ (8005834 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d004      	beq.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a15      	ldr	r2, [pc, #84]	@ (8005838 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d10c      	bne.n	8005802 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	40010000 	.word	0x40010000
 8005824:	40010400 	.word	0x40010400
 8005828:	40000400 	.word	0x40000400
 800582c:	40000800 	.word	0x40000800
 8005830:	40000c00 	.word	0x40000c00
 8005834:	40014000 	.word	0x40014000
 8005838:	40001800 	.word	0x40001800

0800583c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800583c:	b084      	sub	sp, #16
 800583e:	b580      	push	{r7, lr}
 8005840:	b084      	sub	sp, #16
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	f107 001c 	add.w	r0, r7, #28
 800584a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800584e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005852:	2b01      	cmp	r3, #1
 8005854:	d127      	bne.n	80058a6 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	4b3a      	ldr	r3, [pc, #232]	@ (8005950 <USB_CoreInit+0x114>)
 8005868:	4013      	ands	r3, r2
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	f043 0210 	orr.w	r2, r3, #16
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005886:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800588a:	2b01      	cmp	r3, #1
 800588c:	d105      	bne.n	800589a <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f001 fb20 	bl	8006ee0 <USB_CoreReset>
 80058a0:	4603      	mov	r3, r0
 80058a2:	73fb      	strb	r3, [r7, #15]
 80058a4:	e03c      	b.n	8005920 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80058a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d127      	bne.n	80058fe <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	4b24      	ldr	r3, [pc, #144]	@ (8005950 <USB_CoreInit+0x114>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f023 0210 	bic.w	r2, r3, #16
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80058de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d105      	bne.n	80058f2 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f001 faf4 	bl	8006ee0 <USB_CoreReset>
 80058f8:	4603      	mov	r3, r0
 80058fa:	73fb      	strb	r3, [r7, #15]
 80058fc:	e010      	b.n	8005920 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f001 fae8 	bl	8006ee0 <USB_CoreReset>
 8005910:	4603      	mov	r3, r0
 8005912:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005918:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005920:	7fbb      	ldrb	r3, [r7, #30]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d10b      	bne.n	800593e <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f043 0206 	orr.w	r2, r3, #6
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f043 0220 	orr.w	r2, r3, #32
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800593e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800594a:	b004      	add	sp, #16
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	ffbdffbf 	.word	0xffbdffbf

08005954 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	4613      	mov	r3, r2
 8005960:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d165      	bne.n	8005a34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	4a41      	ldr	r2, [pc, #260]	@ (8005a70 <USB_SetTurnaroundTime+0x11c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d906      	bls.n	800597e <USB_SetTurnaroundTime+0x2a>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4a40      	ldr	r2, [pc, #256]	@ (8005a74 <USB_SetTurnaroundTime+0x120>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d202      	bcs.n	800597e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005978:	230f      	movs	r3, #15
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	e062      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	4a3c      	ldr	r2, [pc, #240]	@ (8005a74 <USB_SetTurnaroundTime+0x120>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d306      	bcc.n	8005994 <USB_SetTurnaroundTime+0x40>
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	4a3b      	ldr	r2, [pc, #236]	@ (8005a78 <USB_SetTurnaroundTime+0x124>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d202      	bcs.n	8005994 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800598e:	230e      	movs	r3, #14
 8005990:	617b      	str	r3, [r7, #20]
 8005992:	e057      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4a38      	ldr	r2, [pc, #224]	@ (8005a78 <USB_SetTurnaroundTime+0x124>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d306      	bcc.n	80059aa <USB_SetTurnaroundTime+0x56>
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	4a37      	ldr	r2, [pc, #220]	@ (8005a7c <USB_SetTurnaroundTime+0x128>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d202      	bcs.n	80059aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80059a4:	230d      	movs	r3, #13
 80059a6:	617b      	str	r3, [r7, #20]
 80059a8:	e04c      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	4a33      	ldr	r2, [pc, #204]	@ (8005a7c <USB_SetTurnaroundTime+0x128>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d306      	bcc.n	80059c0 <USB_SetTurnaroundTime+0x6c>
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	4a32      	ldr	r2, [pc, #200]	@ (8005a80 <USB_SetTurnaroundTime+0x12c>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d802      	bhi.n	80059c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80059ba:	230c      	movs	r3, #12
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	e041      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	4a2f      	ldr	r2, [pc, #188]	@ (8005a80 <USB_SetTurnaroundTime+0x12c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d906      	bls.n	80059d6 <USB_SetTurnaroundTime+0x82>
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005a84 <USB_SetTurnaroundTime+0x130>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d802      	bhi.n	80059d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80059d0:	230b      	movs	r3, #11
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	e036      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	4a2a      	ldr	r2, [pc, #168]	@ (8005a84 <USB_SetTurnaroundTime+0x130>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d906      	bls.n	80059ec <USB_SetTurnaroundTime+0x98>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	4a29      	ldr	r2, [pc, #164]	@ (8005a88 <USB_SetTurnaroundTime+0x134>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d802      	bhi.n	80059ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80059e6:	230a      	movs	r3, #10
 80059e8:	617b      	str	r3, [r7, #20]
 80059ea:	e02b      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4a26      	ldr	r2, [pc, #152]	@ (8005a88 <USB_SetTurnaroundTime+0x134>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d906      	bls.n	8005a02 <USB_SetTurnaroundTime+0xae>
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	4a25      	ldr	r2, [pc, #148]	@ (8005a8c <USB_SetTurnaroundTime+0x138>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d202      	bcs.n	8005a02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80059fc:	2309      	movs	r3, #9
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	e020      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	4a21      	ldr	r2, [pc, #132]	@ (8005a8c <USB_SetTurnaroundTime+0x138>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d306      	bcc.n	8005a18 <USB_SetTurnaroundTime+0xc4>
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	4a20      	ldr	r2, [pc, #128]	@ (8005a90 <USB_SetTurnaroundTime+0x13c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d802      	bhi.n	8005a18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005a12:	2308      	movs	r3, #8
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	e015      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a90 <USB_SetTurnaroundTime+0x13c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d906      	bls.n	8005a2e <USB_SetTurnaroundTime+0xda>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	4a1c      	ldr	r2, [pc, #112]	@ (8005a94 <USB_SetTurnaroundTime+0x140>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d202      	bcs.n	8005a2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005a28:	2307      	movs	r3, #7
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	e00a      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005a2e:	2306      	movs	r3, #6
 8005a30:	617b      	str	r3, [r7, #20]
 8005a32:	e007      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005a34:	79fb      	ldrb	r3, [r7, #7]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d102      	bne.n	8005a40 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005a3a:	2309      	movs	r3, #9
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	e001      	b.n	8005a44 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005a40:	2309      	movs	r3, #9
 8005a42:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	029b      	lsls	r3, r3, #10
 8005a58:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	00d8acbf 	.word	0x00d8acbf
 8005a74:	00e4e1c0 	.word	0x00e4e1c0
 8005a78:	00f42400 	.word	0x00f42400
 8005a7c:	01067380 	.word	0x01067380
 8005a80:	011a499f 	.word	0x011a499f
 8005a84:	01312cff 	.word	0x01312cff
 8005a88:	014ca43f 	.word	0x014ca43f
 8005a8c:	016e3600 	.word	0x016e3600
 8005a90:	01a6ab1f 	.word	0x01a6ab1f
 8005a94:	01e84800 	.word	0x01e84800

08005a98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f043 0201 	orr.w	r2, r3, #1
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f023 0201 	bic.w	r2, r3, #1
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005af8:	78fb      	ldrb	r3, [r7, #3]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d115      	bne.n	8005b2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b0a:	200a      	movs	r0, #10
 8005b0c:	f7fb fc32 	bl	8001374 <HAL_Delay>
      ms += 10U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	330a      	adds	r3, #10
 8005b14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f001 f951 	bl	8006dbe <USB_GetMode>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d01e      	beq.n	8005b60 <USB_SetCurrentMode+0x84>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b26:	d9f0      	bls.n	8005b0a <USB_SetCurrentMode+0x2e>
 8005b28:	e01a      	b.n	8005b60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b2a:	78fb      	ldrb	r3, [r7, #3]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d115      	bne.n	8005b5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b3c:	200a      	movs	r0, #10
 8005b3e:	f7fb fc19 	bl	8001374 <HAL_Delay>
      ms += 10U;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	330a      	adds	r3, #10
 8005b46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f001 f938 	bl	8006dbe <USB_GetMode>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d005      	beq.n	8005b60 <USB_SetCurrentMode+0x84>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b58:	d9f0      	bls.n	8005b3c <USB_SetCurrentMode+0x60>
 8005b5a:	e001      	b.n	8005b60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e005      	b.n	8005b6c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2bc8      	cmp	r3, #200	@ 0xc8
 8005b64:	d101      	bne.n	8005b6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b74:	b084      	sub	sp, #16
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b086      	sub	sp, #24
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b86:	2300      	movs	r3, #0
 8005b88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005b8e:	2300      	movs	r3, #0
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	e009      	b.n	8005ba8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	3340      	adds	r3, #64	@ 0x40
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	4413      	add	r3, r2
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	613b      	str	r3, [r7, #16]
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	2b0e      	cmp	r3, #14
 8005bac:	d9f2      	bls.n	8005b94 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005bae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d11c      	bne.n	8005bf0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bc4:	f043 0302 	orr.w	r3, r3, #2
 8005bc8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	e005      	b.n	8005bfc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c02:	461a      	mov	r2, r3
 8005c04:	2300      	movs	r3, #0
 8005c06:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c08:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d10d      	bne.n	8005c2c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d104      	bne.n	8005c22 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c18:	2100      	movs	r1, #0
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f97a 	bl	8005f14 <USB_SetDevSpeed>
 8005c20:	e01a      	b.n	8005c58 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c22:	2101      	movs	r1, #1
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 f975 	bl	8005f14 <USB_SetDevSpeed>
 8005c2a:	e015      	b.n	8005c58 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005c2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c30:	2b03      	cmp	r3, #3
 8005c32:	d10d      	bne.n	8005c50 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d104      	bne.n	8005c46 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f968 	bl	8005f14 <USB_SetDevSpeed>
 8005c44:	e008      	b.n	8005c58 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c46:	2101      	movs	r1, #1
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f963 	bl	8005f14 <USB_SetDevSpeed>
 8005c4e:	e003      	b.n	8005c58 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c50:	2103      	movs	r1, #3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f95e 	bl	8005f14 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c58:	2110      	movs	r1, #16
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f8fa 	bl	8005e54 <USB_FlushTxFifo>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f924 	bl	8005eb8 <USB_FlushRxFifo>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c80:	461a      	mov	r2, r3
 8005c82:	2300      	movs	r3, #0
 8005c84:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	2300      	movs	r3, #0
 8005c90:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c98:	461a      	mov	r2, r3
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	e043      	b.n	8005d2c <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005cb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cba:	d118      	bne.n	8005cee <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10a      	bne.n	8005cd8 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	e013      	b.n	8005d00 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005cea:	6013      	str	r3, [r2, #0]
 8005cec:	e008      	b.n	8005d00 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d1e:	461a      	mov	r2, r3
 8005d20:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d24:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d30:	461a      	mov	r2, r3
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d3b5      	bcc.n	8005ca4 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d38:	2300      	movs	r3, #0
 8005d3a:	613b      	str	r3, [r7, #16]
 8005d3c:	e043      	b.n	8005dc6 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d54:	d118      	bne.n	8005d88 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d68:	461a      	mov	r2, r3
 8005d6a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	e013      	b.n	8005d9a <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	e008      	b.n	8005d9a <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d94:	461a      	mov	r2, r3
 8005d96:	2300      	movs	r3, #0
 8005d98:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da6:	461a      	mov	r2, r3
 8005da8:	2300      	movs	r3, #0
 8005daa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db8:	461a      	mov	r2, r3
 8005dba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dbe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	613b      	str	r3, [r7, #16]
 8005dc6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005dca:	461a      	mov	r2, r3
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d3b5      	bcc.n	8005d3e <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005de4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005df2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005df4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d105      	bne.n	8005e08 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f043 0210 	orr.w	r2, r3, #16
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	699a      	ldr	r2, [r3, #24]
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e4c <USB_DevInit+0x2d8>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	f043 0208 	orr.w	r2, r3, #8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d105      	bne.n	8005e3c <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	699a      	ldr	r2, [r3, #24]
 8005e34:	4b06      	ldr	r3, [pc, #24]	@ (8005e50 <USB_DevInit+0x2dc>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e48:	b004      	add	sp, #16
 8005e4a:	4770      	bx	lr
 8005e4c:	803c3800 	.word	0x803c3800
 8005e50:	40000004 	.word	0x40000004

08005e54 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3301      	adds	r3, #1
 8005e66:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e6e:	d901      	bls.n	8005e74 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e01b      	b.n	8005eac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	daf2      	bge.n	8005e62 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	019b      	lsls	r3, r3, #6
 8005e84:	f043 0220 	orr.w	r2, r3, #32
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e98:	d901      	bls.n	8005e9e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e006      	b.n	8005eac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	f003 0320 	and.w	r3, r3, #32
 8005ea6:	2b20      	cmp	r3, #32
 8005ea8:	d0f0      	beq.n	8005e8c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ed0:	d901      	bls.n	8005ed6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e018      	b.n	8005f08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	daf2      	bge.n	8005ec4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	3301      	adds	r3, #1
 8005eec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ef4:	d901      	bls.n	8005efa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e006      	b.n	8005f08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0310 	and.w	r3, r3, #16
 8005f02:	2b10      	cmp	r3, #16
 8005f04:	d0f0      	beq.n	8005ee8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	78fb      	ldrb	r3, [r7, #3]
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f34:	4313      	orrs	r3, r2
 8005f36:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f46:	b480      	push	{r7}
 8005f48:	b087      	sub	sp, #28
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 0306 	and.w	r3, r3, #6
 8005f5e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d102      	bne.n	8005f6c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005f66:	2300      	movs	r3, #0
 8005f68:	75fb      	strb	r3, [r7, #23]
 8005f6a:	e00a      	b.n	8005f82 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d002      	beq.n	8005f78 <USB_GetDevSpeed+0x32>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2b06      	cmp	r3, #6
 8005f76:	d102      	bne.n	8005f7e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	75fb      	strb	r3, [r7, #23]
 8005f7c:	e001      	b.n	8005f82 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005f7e:	230f      	movs	r3, #15
 8005f80:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	371c      	adds	r7, #28
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	785b      	ldrb	r3, [r3, #1]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d139      	bne.n	8006020 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb2:	69da      	ldr	r2, [r3, #28]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	f003 030f 	and.w	r3, r3, #15
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	68f9      	ldr	r1, [r7, #12]
 8005fc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d153      	bne.n	800608c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	015a      	lsls	r2, r3, #5
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	4413      	add	r3, r2
 8005fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	791b      	ldrb	r3, [r3, #4]
 8005ffe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006000:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	059b      	lsls	r3, r3, #22
 8006006:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006008:	431a      	orrs	r2, r3
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	0159      	lsls	r1, r3, #5
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	440b      	add	r3, r1
 8006012:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006016:	4619      	mov	r1, r3
 8006018:	4b20      	ldr	r3, [pc, #128]	@ (800609c <USB_ActivateEndpoint+0x10c>)
 800601a:	4313      	orrs	r3, r2
 800601c:	600b      	str	r3, [r1, #0]
 800601e:	e035      	b.n	800608c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	f003 030f 	and.w	r3, r3, #15
 8006030:	2101      	movs	r1, #1
 8006032:	fa01 f303 	lsl.w	r3, r1, r3
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	68f9      	ldr	r1, [r7, #12]
 800603a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800603e:	4313      	orrs	r3, r2
 8006040:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d119      	bne.n	800608c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	015a      	lsls	r2, r3, #5
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4413      	add	r3, r2
 8006060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	791b      	ldrb	r3, [r3, #4]
 8006072:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006074:	430b      	orrs	r3, r1
 8006076:	431a      	orrs	r2, r3
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	0159      	lsls	r1, r3, #5
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	440b      	add	r3, r1
 8006080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006084:	4619      	mov	r1, r3
 8006086:	4b05      	ldr	r3, [pc, #20]	@ (800609c <USB_ActivateEndpoint+0x10c>)
 8006088:	4313      	orrs	r3, r2
 800608a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	10008000 	.word	0x10008000

080060a0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	785b      	ldrb	r3, [r3, #1]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d161      	bne.n	8006180 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060d2:	d11f      	bne.n	8006114 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	0151      	lsls	r1, r2, #5
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	440a      	add	r2, r1
 80060ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060f2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	0151      	lsls	r1, r2, #5
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	440a      	add	r2, r1
 800610a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800610e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006112:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	f003 030f 	and.w	r3, r3, #15
 8006124:	2101      	movs	r1, #1
 8006126:	fa01 f303 	lsl.w	r3, r1, r3
 800612a:	b29b      	uxth	r3, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	68f9      	ldr	r1, [r7, #12]
 8006130:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006134:	4013      	ands	r3, r2
 8006136:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613e:	69da      	ldr	r2, [r3, #28]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	2101      	movs	r1, #1
 800614a:	fa01 f303 	lsl.w	r3, r1, r3
 800614e:	b29b      	uxth	r3, r3
 8006150:	43db      	mvns	r3, r3
 8006152:	68f9      	ldr	r1, [r7, #12]
 8006154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006158:	4013      	ands	r3, r2
 800615a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	0159      	lsls	r1, r3, #5
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	440b      	add	r3, r1
 8006172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006176:	4619      	mov	r1, r3
 8006178:	4b35      	ldr	r3, [pc, #212]	@ (8006250 <USB_DeactivateEndpoint+0x1b0>)
 800617a:	4013      	ands	r3, r2
 800617c:	600b      	str	r3, [r1, #0]
 800617e:	e060      	b.n	8006242 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	015a      	lsls	r2, r3, #5
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	4413      	add	r3, r2
 8006188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006192:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006196:	d11f      	bne.n	80061d8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	0151      	lsls	r1, r2, #5
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	440a      	add	r2, r1
 80061ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061b6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	f003 030f 	and.w	r3, r3, #15
 80061e8:	2101      	movs	r1, #1
 80061ea:	fa01 f303 	lsl.w	r3, r1, r3
 80061ee:	041b      	lsls	r3, r3, #16
 80061f0:	43db      	mvns	r3, r3
 80061f2:	68f9      	ldr	r1, [r7, #12]
 80061f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061f8:	4013      	ands	r3, r2
 80061fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006202:	69da      	ldr	r2, [r3, #28]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	2101      	movs	r1, #1
 800620e:	fa01 f303 	lsl.w	r3, r1, r3
 8006212:	041b      	lsls	r3, r3, #16
 8006214:	43db      	mvns	r3, r3
 8006216:	68f9      	ldr	r1, [r7, #12]
 8006218:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800621c:	4013      	ands	r3, r2
 800621e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4413      	add	r3, r2
 8006228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	0159      	lsls	r1, r3, #5
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	440b      	add	r3, r1
 8006236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623a:	4619      	mov	r1, r3
 800623c:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <USB_DeactivateEndpoint+0x1b4>)
 800623e:	4013      	ands	r3, r2
 8006240:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	3714      	adds	r7, #20
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	ec337800 	.word	0xec337800
 8006254:	eff37800 	.word	0xeff37800

08006258 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08a      	sub	sp, #40	@ 0x28
 800625c:	af02      	add	r7, sp, #8
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	4613      	mov	r3, r2
 8006264:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	785b      	ldrb	r3, [r3, #1]
 8006274:	2b01      	cmp	r3, #1
 8006276:	f040 8185 	bne.w	8006584 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d132      	bne.n	80062e8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	4413      	add	r3, r2
 800628a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800628e:	691a      	ldr	r2, [r3, #16]
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	0159      	lsls	r1, r3, #5
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	440b      	add	r3, r1
 8006298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800629c:	4619      	mov	r1, r3
 800629e:	4ba7      	ldr	r3, [pc, #668]	@ (800653c <USB_EPStartXfer+0x2e4>)
 80062a0:	4013      	ands	r3, r2
 80062a2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	0151      	lsls	r1, r2, #5
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	440a      	add	r2, r1
 80062ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	0159      	lsls	r1, r3, #5
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	440b      	add	r3, r1
 80062da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062de:	4619      	mov	r1, r3
 80062e0:	4b97      	ldr	r3, [pc, #604]	@ (8006540 <USB_EPStartXfer+0x2e8>)
 80062e2:	4013      	ands	r3, r2
 80062e4:	610b      	str	r3, [r1, #16]
 80062e6:	e097      	b.n	8006418 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	015a      	lsls	r2, r3, #5
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f4:	691a      	ldr	r2, [r3, #16]
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	0159      	lsls	r1, r3, #5
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	440b      	add	r3, r1
 80062fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006302:	4619      	mov	r1, r3
 8006304:	4b8e      	ldr	r3, [pc, #568]	@ (8006540 <USB_EPStartXfer+0x2e8>)
 8006306:	4013      	ands	r3, r2
 8006308:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	4413      	add	r3, r2
 8006312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006316:	691a      	ldr	r2, [r3, #16]
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	0159      	lsls	r1, r3, #5
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	440b      	add	r3, r1
 8006320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006324:	4619      	mov	r1, r3
 8006326:	4b85      	ldr	r3, [pc, #532]	@ (800653c <USB_EPStartXfer+0x2e4>)
 8006328:	4013      	ands	r3, r2
 800632a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d11a      	bne.n	8006368 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	691a      	ldr	r2, [r3, #16]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	d903      	bls.n	8006346 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	0151      	lsls	r1, r2, #5
 8006358:	69fa      	ldr	r2, [r7, #28]
 800635a:	440a      	add	r2, r1
 800635c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006360:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006364:	6113      	str	r3, [r2, #16]
 8006366:	e044      	b.n	80063f2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	691a      	ldr	r2, [r3, #16]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	4413      	add	r3, r2
 8006372:	1e5a      	subs	r2, r3, #1
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	fbb2 f3f3 	udiv	r3, r2, r3
 800637c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	4413      	add	r3, r2
 8006386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638a:	691a      	ldr	r2, [r3, #16]
 800638c:	8afb      	ldrh	r3, [r7, #22]
 800638e:	04d9      	lsls	r1, r3, #19
 8006390:	4b6c      	ldr	r3, [pc, #432]	@ (8006544 <USB_EPStartXfer+0x2ec>)
 8006392:	400b      	ands	r3, r1
 8006394:	69b9      	ldr	r1, [r7, #24]
 8006396:	0148      	lsls	r0, r1, #5
 8006398:	69f9      	ldr	r1, [r7, #28]
 800639a:	4401      	add	r1, r0
 800639c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063a0:	4313      	orrs	r3, r2
 80063a2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	791b      	ldrb	r3, [r3, #4]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d122      	bne.n	80063f2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	0151      	lsls	r1, r2, #5
 80063be:	69fa      	ldr	r2, [r7, #28]
 80063c0:	440a      	add	r2, r1
 80063c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063c6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80063ca:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	8afb      	ldrh	r3, [r7, #22]
 80063dc:	075b      	lsls	r3, r3, #29
 80063de:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80063e2:	69b9      	ldr	r1, [r7, #24]
 80063e4:	0148      	lsls	r0, r1, #5
 80063e6:	69f9      	ldr	r1, [r7, #28]
 80063e8:	4401      	add	r1, r0
 80063ea:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063ee:	4313      	orrs	r3, r2
 80063f0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006408:	69b9      	ldr	r1, [r7, #24]
 800640a:	0148      	lsls	r0, r1, #5
 800640c:	69f9      	ldr	r1, [r7, #28]
 800640e:	4401      	add	r1, r0
 8006410:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006414:	4313      	orrs	r3, r2
 8006416:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006418:	79fb      	ldrb	r3, [r7, #7]
 800641a:	2b01      	cmp	r3, #1
 800641c:	d14b      	bne.n	80064b6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d009      	beq.n	800643a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006432:	461a      	mov	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	69db      	ldr	r3, [r3, #28]
 8006438:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	791b      	ldrb	r3, [r3, #4]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d128      	bne.n	8006494 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644e:	2b00      	cmp	r3, #0
 8006450:	d110      	bne.n	8006474 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69ba      	ldr	r2, [r7, #24]
 8006462:	0151      	lsls	r1, r2, #5
 8006464:	69fa      	ldr	r2, [r7, #28]
 8006466:	440a      	add	r2, r1
 8006468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800646c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	e00f      	b.n	8006494 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	015a      	lsls	r2, r3, #5
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	4413      	add	r3, r2
 800647c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	0151      	lsls	r1, r2, #5
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	440a      	add	r2, r1
 800648a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800648e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006492:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	69ba      	ldr	r2, [r7, #24]
 80064a4:	0151      	lsls	r1, r2, #5
 80064a6:	69fa      	ldr	r2, [r7, #28]
 80064a8:	440a      	add	r2, r1
 80064aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064ae:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064b2:	6013      	str	r3, [r2, #0]
 80064b4:	e169      	b.n	800678a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	015a      	lsls	r2, r3, #5
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	4413      	add	r3, r2
 80064be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	69ba      	ldr	r2, [r7, #24]
 80064c6:	0151      	lsls	r1, r2, #5
 80064c8:	69fa      	ldr	r2, [r7, #28]
 80064ca:	440a      	add	r2, r1
 80064cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064d0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064d4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	791b      	ldrb	r3, [r3, #4]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d015      	beq.n	800650a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 8151 	beq.w	800678a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	f003 030f 	and.w	r3, r3, #15
 80064f8:	2101      	movs	r1, #1
 80064fa:	fa01 f303 	lsl.w	r3, r1, r3
 80064fe:	69f9      	ldr	r1, [r7, #28]
 8006500:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006504:	4313      	orrs	r3, r2
 8006506:	634b      	str	r3, [r1, #52]	@ 0x34
 8006508:	e13f      	b.n	800678a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006516:	2b00      	cmp	r3, #0
 8006518:	d116      	bne.n	8006548 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	015a      	lsls	r2, r3, #5
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	4413      	add	r3, r2
 8006522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69ba      	ldr	r2, [r7, #24]
 800652a:	0151      	lsls	r1, r2, #5
 800652c:	69fa      	ldr	r2, [r7, #28]
 800652e:	440a      	add	r2, r1
 8006530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006534:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	e015      	b.n	8006568 <USB_EPStartXfer+0x310>
 800653c:	e007ffff 	.word	0xe007ffff
 8006540:	fff80000 	.word	0xfff80000
 8006544:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	440a      	add	r2, r1
 800655e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006566:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	68d9      	ldr	r1, [r3, #12]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	781a      	ldrb	r2, [r3, #0]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	b298      	uxth	r0, r3
 8006576:	79fb      	ldrb	r3, [r7, #7]
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	4603      	mov	r3, r0
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f9b9 	bl	80068f4 <USB_WritePacket>
 8006582:	e102      	b.n	800678a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	4413      	add	r3, r2
 800658c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006590:	691a      	ldr	r2, [r3, #16]
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	0159      	lsls	r1, r3, #5
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	440b      	add	r3, r1
 800659a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800659e:	4619      	mov	r1, r3
 80065a0:	4b7c      	ldr	r3, [pc, #496]	@ (8006794 <USB_EPStartXfer+0x53c>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b2:	691a      	ldr	r2, [r3, #16]
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	0159      	lsls	r1, r3, #5
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	440b      	add	r3, r1
 80065bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c0:	4619      	mov	r1, r3
 80065c2:	4b75      	ldr	r3, [pc, #468]	@ (8006798 <USB_EPStartXfer+0x540>)
 80065c4:	4013      	ands	r3, r2
 80065c6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d12f      	bne.n	800662e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d003      	beq.n	80065de <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	689a      	ldr	r2, [r3, #8]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065fc:	69b9      	ldr	r1, [r7, #24]
 80065fe:	0148      	lsls	r0, r1, #5
 8006600:	69f9      	ldr	r1, [r7, #28]
 8006602:	4401      	add	r1, r0
 8006604:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006608:	4313      	orrs	r3, r2
 800660a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	015a      	lsls	r2, r3, #5
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	4413      	add	r3, r2
 8006614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	0151      	lsls	r1, r2, #5
 800661e:	69fa      	ldr	r2, [r7, #28]
 8006620:	440a      	add	r2, r1
 8006622:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006626:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800662a:	6113      	str	r3, [r2, #16]
 800662c:	e05f      	b.n	80066ee <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d123      	bne.n	800667e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800664c:	69b9      	ldr	r1, [r7, #24]
 800664e:	0148      	lsls	r0, r1, #5
 8006650:	69f9      	ldr	r1, [r7, #28]
 8006652:	4401      	add	r1, r0
 8006654:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006658:	4313      	orrs	r3, r2
 800665a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	015a      	lsls	r2, r3, #5
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	4413      	add	r3, r2
 8006664:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	0151      	lsls	r1, r2, #5
 800666e:	69fa      	ldr	r2, [r7, #28]
 8006670:	440a      	add	r2, r1
 8006672:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006676:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800667a:	6113      	str	r3, [r2, #16]
 800667c:	e037      	b.n	80066ee <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	691a      	ldr	r2, [r3, #16]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	4413      	add	r3, r2
 8006688:	1e5a      	subs	r2, r3, #1
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006692:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	8afa      	ldrh	r2, [r7, #22]
 800669a:	fb03 f202 	mul.w	r2, r3, r2
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	015a      	lsls	r2, r3, #5
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ae:	691a      	ldr	r2, [r3, #16]
 80066b0:	8afb      	ldrh	r3, [r7, #22]
 80066b2:	04d9      	lsls	r1, r3, #19
 80066b4:	4b39      	ldr	r3, [pc, #228]	@ (800679c <USB_EPStartXfer+0x544>)
 80066b6:	400b      	ands	r3, r1
 80066b8:	69b9      	ldr	r1, [r7, #24]
 80066ba:	0148      	lsls	r0, r1, #5
 80066bc:	69f9      	ldr	r1, [r7, #28]
 80066be:	4401      	add	r1, r0
 80066c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066c4:	4313      	orrs	r3, r2
 80066c6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066de:	69b9      	ldr	r1, [r7, #24]
 80066e0:	0148      	lsls	r0, r1, #5
 80066e2:	69f9      	ldr	r1, [r7, #28]
 80066e4:	4401      	add	r1, r0
 80066e6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066ea:	4313      	orrs	r3, r2
 80066ec:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d10d      	bne.n	8006710 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d009      	beq.n	8006710 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	68d9      	ldr	r1, [r3, #12]
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670c:	460a      	mov	r2, r1
 800670e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	791b      	ldrb	r3, [r3, #4]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d128      	bne.n	800676a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006724:	2b00      	cmp	r3, #0
 8006726:	d110      	bne.n	800674a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	015a      	lsls	r2, r3, #5
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	4413      	add	r3, r2
 8006730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	0151      	lsls	r1, r2, #5
 800673a:	69fa      	ldr	r2, [r7, #28]
 800673c:	440a      	add	r2, r1
 800673e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006742:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006746:	6013      	str	r3, [r2, #0]
 8006748:	e00f      	b.n	800676a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4413      	add	r3, r2
 8006752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	69ba      	ldr	r2, [r7, #24]
 800675a:	0151      	lsls	r1, r2, #5
 800675c:	69fa      	ldr	r2, [r7, #28]
 800675e:	440a      	add	r2, r1
 8006760:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006768:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	4413      	add	r3, r2
 8006772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	0151      	lsls	r1, r2, #5
 800677c:	69fa      	ldr	r2, [r7, #28]
 800677e:	440a      	add	r2, r1
 8006780:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006784:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006788:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3720      	adds	r7, #32
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	fff80000 	.word	0xfff80000
 8006798:	e007ffff 	.word	0xe007ffff
 800679c:	1ff80000 	.word	0x1ff80000

080067a0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80067ae:	2300      	movs	r3, #0
 80067b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	785b      	ldrb	r3, [r3, #1]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d14a      	bne.n	8006854 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067d6:	f040 8086 	bne.w	80068e6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	7812      	ldrb	r2, [r2, #0]
 80067ee:	0151      	lsls	r1, r2, #5
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	440a      	add	r2, r1
 80067f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067fc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	4413      	add	r3, r2
 8006808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	7812      	ldrb	r2, [r2, #0]
 8006812:	0151      	lsls	r1, r2, #5
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	440a      	add	r2, r1
 8006818:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800681c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006820:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	3301      	adds	r3, #1
 8006826:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800682e:	4293      	cmp	r3, r2
 8006830:	d902      	bls.n	8006838 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	75fb      	strb	r3, [r7, #23]
          break;
 8006836:	e056      	b.n	80068e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	015a      	lsls	r2, r3, #5
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	4413      	add	r3, r2
 8006842:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800684c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006850:	d0e7      	beq.n	8006822 <USB_EPStopXfer+0x82>
 8006852:	e048      	b.n	80068e6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	4413      	add	r3, r2
 800685e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006868:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800686c:	d13b      	bne.n	80068e6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	015a      	lsls	r2, r3, #5
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	4413      	add	r3, r2
 8006878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	7812      	ldrb	r2, [r2, #0]
 8006882:	0151      	lsls	r1, r2, #5
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	440a      	add	r2, r1
 8006888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800688c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006890:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	4413      	add	r3, r2
 800689c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	7812      	ldrb	r2, [r2, #0]
 80068a6:	0151      	lsls	r1, r2, #5
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	440a      	add	r2, r1
 80068ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068b4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3301      	adds	r3, #1
 80068ba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f242 7210 	movw	r2, #10000	@ 0x2710
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d902      	bls.n	80068cc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	75fb      	strb	r3, [r7, #23]
          break;
 80068ca:	e00c      	b.n	80068e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068e4:	d0e7      	beq.n	80068b6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	371c      	adds	r7, #28
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b089      	sub	sp, #36	@ 0x24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	4611      	mov	r1, r2
 8006900:	461a      	mov	r2, r3
 8006902:	460b      	mov	r3, r1
 8006904:	71fb      	strb	r3, [r7, #7]
 8006906:	4613      	mov	r3, r2
 8006908:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006912:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006916:	2b00      	cmp	r3, #0
 8006918:	d123      	bne.n	8006962 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800691a:	88bb      	ldrh	r3, [r7, #4]
 800691c:	3303      	adds	r3, #3
 800691e:	089b      	lsrs	r3, r3, #2
 8006920:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006922:	2300      	movs	r3, #0
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	e018      	b.n	800695a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006928:	79fb      	ldrb	r3, [r7, #7]
 800692a:	031a      	lsls	r2, r3, #12
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	4413      	add	r3, r2
 8006930:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006934:	461a      	mov	r2, r3
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	3301      	adds	r3, #1
 8006940:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	3301      	adds	r3, #1
 8006946:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	3301      	adds	r3, #1
 800694c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	3301      	adds	r3, #1
 8006952:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	3301      	adds	r3, #1
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	69ba      	ldr	r2, [r7, #24]
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	429a      	cmp	r2, r3
 8006960:	d3e2      	bcc.n	8006928 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	3724      	adds	r7, #36	@ 0x24
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006970:	b480      	push	{r7}
 8006972:	b08b      	sub	sp, #44	@ 0x2c
 8006974:	af00      	add	r7, sp, #0
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	4613      	mov	r3, r2
 800697c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006986:	88fb      	ldrh	r3, [r7, #6]
 8006988:	089b      	lsrs	r3, r3, #2
 800698a:	b29b      	uxth	r3, r3
 800698c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	f003 0303 	and.w	r3, r3, #3
 8006994:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006996:	2300      	movs	r3, #0
 8006998:	623b      	str	r3, [r7, #32]
 800699a:	e014      	b.n	80069c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	601a      	str	r2, [r3, #0]
    pDest++;
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	3301      	adds	r3, #1
 80069ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	3301      	adds	r3, #1
 80069b2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b6:	3301      	adds	r3, #1
 80069b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069bc:	3301      	adds	r3, #1
 80069be:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	3301      	adds	r3, #1
 80069c4:	623b      	str	r3, [r7, #32]
 80069c6:	6a3a      	ldr	r2, [r7, #32]
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d3e6      	bcc.n	800699c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80069ce:	8bfb      	ldrh	r3, [r7, #30]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d01e      	beq.n	8006a12 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069de:	461a      	mov	r2, r3
 80069e0:	f107 0310 	add.w	r3, r7, #16
 80069e4:	6812      	ldr	r2, [r2, #0]
 80069e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	00db      	lsls	r3, r3, #3
 80069f0:	fa22 f303 	lsr.w	r3, r2, r3
 80069f4:	b2da      	uxtb	r2, r3
 80069f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f8:	701a      	strb	r2, [r3, #0]
      i++;
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	3301      	adds	r3, #1
 80069fe:	623b      	str	r3, [r7, #32]
      pDest++;
 8006a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a02:	3301      	adds	r3, #1
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006a06:	8bfb      	ldrh	r3, [r7, #30]
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006a0c:	8bfb      	ldrh	r3, [r7, #30]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1ea      	bne.n	80069e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	372c      	adds	r7, #44	@ 0x2c
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	785b      	ldrb	r3, [r3, #1]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d12c      	bne.n	8006a96 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	db12      	blt.n	8006a74 <USB_EPSetStall+0x54>
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00f      	beq.n	8006a74 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	015a      	lsls	r2, r3, #5
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	0151      	lsls	r1, r2, #5
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	440a      	add	r2, r1
 8006a6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a6e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a72:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	0151      	lsls	r1, r2, #5
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	440a      	add	r2, r1
 8006a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a92:	6013      	str	r3, [r2, #0]
 8006a94:	e02b      	b.n	8006aee <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	015a      	lsls	r2, r3, #5
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	db12      	blt.n	8006ace <USB_EPSetStall+0xae>
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00f      	beq.n	8006ace <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ac8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006acc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	015a      	lsls	r2, r3, #5
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	0151      	lsls	r1, r2, #5
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	440a      	add	r2, r1
 8006ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ae8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006aec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3714      	adds	r7, #20
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b085      	sub	sp, #20
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	785b      	ldrb	r3, [r3, #1]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d128      	bne.n	8006b6a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	015a      	lsls	r2, r3, #5
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4413      	add	r3, r2
 8006b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	0151      	lsls	r1, r2, #5
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	440a      	add	r2, r1
 8006b2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b36:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	791b      	ldrb	r3, [r3, #4]
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d003      	beq.n	8006b48 <USB_EPClearStall+0x4c>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	791b      	ldrb	r3, [r3, #4]
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d138      	bne.n	8006bba <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b66:	6013      	str	r3, [r2, #0]
 8006b68:	e027      	b.n	8006bba <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	015a      	lsls	r2, r3, #5
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	0151      	lsls	r1, r2, #5
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	440a      	add	r2, r1
 8006b80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b88:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	791b      	ldrb	r3, [r3, #4]
 8006b8e:	2b03      	cmp	r3, #3
 8006b90:	d003      	beq.n	8006b9a <USB_EPClearStall+0x9e>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	791b      	ldrb	r3, [r3, #4]
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d10f      	bne.n	8006bba <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	015a      	lsls	r2, r3, #5
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	0151      	lsls	r1, r2, #5
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	440a      	add	r2, r1
 8006bb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bb8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006be6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006bea:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	78fb      	ldrb	r3, [r7, #3]
 8006bf6:	011b      	lsls	r3, r3, #4
 8006bf8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006bfc:	68f9      	ldr	r1, [r7, #12]
 8006bfe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c02:	4313      	orrs	r3, r2
 8006c04:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c2e:	f023 0303 	bic.w	r3, r3, #3
 8006c32:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c42:	f023 0302 	bic.w	r3, r3, #2
 8006c46:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b085      	sub	sp, #20
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c70:	f023 0303 	bic.w	r3, r3, #3
 8006c74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c84:	f043 0302 	orr.w	r3, r3, #2
 8006c88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4013      	ands	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b085      	sub	sp, #20
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	0c1b      	lsrs	r3, r3, #16
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	68ba      	ldr	r2, [r7, #8]
 8006d12:	4013      	ands	r3, r2
 8006d14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	b29b      	uxth	r3, r3
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b085      	sub	sp, #20
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
 8006d2e:	460b      	mov	r3, r1
 8006d30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006d36:	78fb      	ldrb	r3, [r7, #3]
 8006d38:	015a      	lsls	r2, r3, #5
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	4013      	ands	r3, r2
 8006d52:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d54:	68bb      	ldr	r3, [r7, #8]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b087      	sub	sp, #28
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	460b      	mov	r3, r1
 8006d6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d84:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006d86:	78fb      	ldrb	r3, [r7, #3]
 8006d88:	f003 030f 	and.w	r3, r3, #15
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d92:	01db      	lsls	r3, r3, #7
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006d9c:	78fb      	ldrb	r3, [r7, #3]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	4013      	ands	r3, r2
 8006dae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006db0:	68bb      	ldr	r3, [r7, #8]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	371c      	adds	r7, #28
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr

08006dbe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b083      	sub	sp, #12
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	f003 0301 	and.w	r3, r3, #1
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
	...

08006ddc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006df6:	4619      	mov	r1, r3
 8006df8:	4b09      	ldr	r3, [pc, #36]	@ (8006e20 <USB_ActivateSetup+0x44>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e10:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	fffff800 	.word	0xfffff800

08006e24 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	333c      	adds	r3, #60	@ 0x3c
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	4a26      	ldr	r2, [pc, #152]	@ (8006edc <USB_EP0_OutStart+0xb8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d90a      	bls.n	8006e5e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e58:	d101      	bne.n	8006e5e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	e037      	b.n	8006ece <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e64:	461a      	mov	r2, r3
 8006e66:	2300      	movs	r3, #0
 8006e68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e8c:	f043 0318 	orr.w	r3, r3, #24
 8006e90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ea0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006ea4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006ea6:	7afb      	ldrb	r3, [r7, #11]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d10f      	bne.n	8006ecc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ec6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006eca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	371c      	adds	r7, #28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	4f54300a 	.word	0x4f54300a

08006ee0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ef8:	d901      	bls.n	8006efe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e022      	b.n	8006f44 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	daf2      	bge.n	8006eec <USB_CoreReset+0xc>

  count = 10U;
 8006f06:	230a      	movs	r3, #10
 8006f08:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006f0a:	e002      	b.n	8006f12 <USB_CoreReset+0x32>
  {
    count--;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1f9      	bne.n	8006f0c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	f043 0201 	orr.w	r2, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	3301      	adds	r3, #1
 8006f28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f30:	d901      	bls.n	8006f36 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e006      	b.n	8006f44 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d0f0      	beq.n	8006f24 <USB_CoreReset+0x44>

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006f54:	4904      	ldr	r1, [pc, #16]	@ (8006f68 <MX_FATFS_Init+0x18>)
 8006f56:	4805      	ldr	r0, [pc, #20]	@ (8006f6c <MX_FATFS_Init+0x1c>)
 8006f58:	f002 ff9e 	bl	8009e98 <FATFS_LinkDriver>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	461a      	mov	r2, r3
 8006f60:	4b03      	ldr	r3, [pc, #12]	@ (8006f70 <MX_FATFS_Init+0x20>)
 8006f62:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006f64:	bf00      	nop
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	20000790 	.word	0x20000790
 8006f6c:	20000018 	.word	0x20000018
 8006f70:	2000078c 	.word	0x2000078c

08006f74 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006f74:	b480      	push	{r7}
 8006f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006f78:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 f9d3 	bl	800733c <USER_SPI_initialize>
 8006f96:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3708      	adds	r7, #8
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 fab1 	bl	8007514 <USER_SPI_status>
 8006fb2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	607a      	str	r2, [r7, #4]
 8006fc6:	603b      	str	r3, [r7, #0]
 8006fc8:	4603      	mov	r3, r0
 8006fca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  return USER_SPI_read(pdrv, buff, sector, count);
 8006fcc:	7bf8      	ldrb	r0, [r7, #15]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	68b9      	ldr	r1, [r7, #8]
 8006fd4:	f000 fab4 	bl	8007540 <USER_SPI_read>
 8006fd8:	4603      	mov	r3, r0
//	return RES_OK;
  /* USER CODE END READ */
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b084      	sub	sp, #16
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
 8006fec:	603b      	str	r3, [r7, #0]
 8006fee:	4603      	mov	r3, r0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006ff2:	7bf8      	ldrb	r0, [r7, #15]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	68b9      	ldr	r1, [r7, #8]
 8006ffa:	f000 fb07 	bl	800760c <USER_SPI_write>
 8006ffe:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	4603      	mov	r3, r0
 8007010:	603a      	str	r2, [r7, #0]
 8007012:	71fb      	strb	r3, [r7, #7]
 8007014:	460b      	mov	r3, r1
 8007016:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return USER_SPI_ioctl(pdrv, cmd, buff);
 8007018:	79b9      	ldrb	r1, [r7, #6]
 800701a:	79fb      	ldrb	r3, [r7, #7]
 800701c:	683a      	ldr	r2, [r7, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f000 fb70 	bl	8007704 <USER_SPI_ioctl>
 8007024:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 8007026:	4618      	mov	r0, r3
 8007028:	3708      	adds	r7, #8
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
	...

08007030 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007038:	f7fa f990 	bl	800135c <HAL_GetTick>
 800703c:	4603      	mov	r3, r0
 800703e:	4a04      	ldr	r2, [pc, #16]	@ (8007050 <SPI_Timer_On+0x20>)
 8007040:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007042:	4a04      	ldr	r2, [pc, #16]	@ (8007054 <SPI_Timer_On+0x24>)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6013      	str	r3, [r2, #0]
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	20000798 	.word	0x20000798
 8007054:	2000079c 	.word	0x2000079c

08007058 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007058:	b580      	push	{r7, lr}
 800705a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800705c:	f7fa f97e 	bl	800135c <HAL_GetTick>
 8007060:	4602      	mov	r2, r0
 8007062:	4b06      	ldr	r3, [pc, #24]	@ (800707c <SPI_Timer_Status+0x24>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	1ad2      	subs	r2, r2, r3
 8007068:	4b05      	ldr	r3, [pc, #20]	@ (8007080 <SPI_Timer_Status+0x28>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	429a      	cmp	r2, r3
 800706e:	bf34      	ite	cc
 8007070:	2301      	movcc	r3, #1
 8007072:	2300      	movcs	r3, #0
 8007074:	b2db      	uxtb	r3, r3
}
 8007076:	4618      	mov	r0, r3
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	20000798 	.word	0x20000798
 8007080:	2000079c 	.word	0x2000079c

08007084 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b086      	sub	sp, #24
 8007088:	af02      	add	r7, sp, #8
 800708a:	4603      	mov	r3, r0
 800708c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800708e:	f107 020f 	add.w	r2, r7, #15
 8007092:	1df9      	adds	r1, r7, #7
 8007094:	2332      	movs	r3, #50	@ 0x32
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	2301      	movs	r3, #1
 800709a:	4804      	ldr	r0, [pc, #16]	@ (80070ac <xchg_spi+0x28>)
 800709c:	f7fd f965 	bl	800436a <HAL_SPI_TransmitReceive>
    return rxDat;
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	20000210 	.word	0x20000210

080070b0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80070b0:	b590      	push	{r4, r7, lr}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	e00a      	b.n	80070d6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	18d4      	adds	r4, r2, r3
 80070c6:	20ff      	movs	r0, #255	@ 0xff
 80070c8:	f7ff ffdc 	bl	8007084 <xchg_spi>
 80070cc:	4603      	mov	r3, r0
 80070ce:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3301      	adds	r3, #1
 80070d4:	60fb      	str	r3, [r7, #12]
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	429a      	cmp	r2, r3
 80070dc:	d3f0      	bcc.n	80070c0 <rcvr_spi_multi+0x10>
	}
}
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd90      	pop	{r4, r7, pc}

080070e8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80070fa:	6879      	ldr	r1, [r7, #4]
 80070fc:	4803      	ldr	r0, [pc, #12]	@ (800710c <xmit_spi_multi+0x24>)
 80070fe:	f7fc ffbe 	bl	800407e <HAL_SPI_Transmit>
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	20000210 	.word	0x20000210

08007110 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b086      	sub	sp, #24
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007118:	f7fa f920 	bl	800135c <HAL_GetTick>
 800711c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007122:	20ff      	movs	r0, #255	@ 0xff
 8007124:	f7ff ffae 	bl	8007084 <xchg_spi>
 8007128:	4603      	mov	r3, r0
 800712a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	2bff      	cmp	r3, #255	@ 0xff
 8007130:	d007      	beq.n	8007142 <wait_ready+0x32>
 8007132:	f7fa f913 	bl	800135c <HAL_GetTick>
 8007136:	4602      	mov	r2, r0
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	1ad3      	subs	r3, r2, r3
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	429a      	cmp	r2, r3
 8007140:	d8ef      	bhi.n	8007122 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007142:	7bfb      	ldrb	r3, [r7, #15]
 8007144:	2bff      	cmp	r3, #255	@ 0xff
 8007146:	bf0c      	ite	eq
 8007148:	2301      	moveq	r3, #1
 800714a:	2300      	movne	r3, #0
 800714c:	b2db      	uxtb	r3, r3
}
 800714e:	4618      	mov	r0, r3
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800715c:	2201      	movs	r2, #1
 800715e:	2140      	movs	r1, #64	@ 0x40
 8007160:	4803      	ldr	r0, [pc, #12]	@ (8007170 <despiselect+0x18>)
 8007162:	f7fa fbd9 	bl	8001918 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007166:	20ff      	movs	r0, #255	@ 0xff
 8007168:	f7ff ff8c 	bl	8007084 <xchg_spi>

}
 800716c:	bf00      	nop
 800716e:	bd80      	pop	{r7, pc}
 8007170:	40020800 	.word	0x40020800

08007174 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007178:	2200      	movs	r2, #0
 800717a:	2140      	movs	r1, #64	@ 0x40
 800717c:	4809      	ldr	r0, [pc, #36]	@ (80071a4 <spiselect+0x30>)
 800717e:	f7fa fbcb 	bl	8001918 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007182:	20ff      	movs	r0, #255	@ 0xff
 8007184:	f7ff ff7e 	bl	8007084 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007188:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800718c:	f7ff ffc0 	bl	8007110 <wait_ready>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d001      	beq.n	800719a <spiselect+0x26>
 8007196:	2301      	movs	r3, #1
 8007198:	e002      	b.n	80071a0 <spiselect+0x2c>

	despiselect();
 800719a:	f7ff ffdd 	bl	8007158 <despiselect>
	return 0;	/* Timeout */
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	40020800 	.word	0x40020800

080071a8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80071b2:	20c8      	movs	r0, #200	@ 0xc8
 80071b4:	f7ff ff3c 	bl	8007030 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80071b8:	20ff      	movs	r0, #255	@ 0xff
 80071ba:	f7ff ff63 	bl	8007084 <xchg_spi>
 80071be:	4603      	mov	r3, r0
 80071c0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80071c2:	7bfb      	ldrb	r3, [r7, #15]
 80071c4:	2bff      	cmp	r3, #255	@ 0xff
 80071c6:	d104      	bne.n	80071d2 <rcvr_datablock+0x2a>
 80071c8:	f7ff ff46 	bl	8007058 <SPI_Timer_Status>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1f2      	bne.n	80071b8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80071d2:	7bfb      	ldrb	r3, [r7, #15]
 80071d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80071d6:	d001      	beq.n	80071dc <rcvr_datablock+0x34>
 80071d8:	2300      	movs	r3, #0
 80071da:	e00a      	b.n	80071f2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80071dc:	6839      	ldr	r1, [r7, #0]
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff ff66 	bl	80070b0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80071e4:	20ff      	movs	r0, #255	@ 0xff
 80071e6:	f7ff ff4d 	bl	8007084 <xchg_spi>
 80071ea:	20ff      	movs	r0, #255	@ 0xff
 80071ec:	f7ff ff4a 	bl	8007084 <xchg_spi>

	return 1;						/* Function succeeded */
 80071f0:	2301      	movs	r3, #1
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b084      	sub	sp, #16
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
 8007202:	460b      	mov	r3, r1
 8007204:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007206:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800720a:	f7ff ff81 	bl	8007110 <wait_ready>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d101      	bne.n	8007218 <xmit_datablock+0x1e>
 8007214:	2300      	movs	r3, #0
 8007216:	e01e      	b.n	8007256 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007218:	78fb      	ldrb	r3, [r7, #3]
 800721a:	4618      	mov	r0, r3
 800721c:	f7ff ff32 	bl	8007084 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007220:	78fb      	ldrb	r3, [r7, #3]
 8007222:	2bfd      	cmp	r3, #253	@ 0xfd
 8007224:	d016      	beq.n	8007254 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007226:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f7ff ff5c 	bl	80070e8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007230:	20ff      	movs	r0, #255	@ 0xff
 8007232:	f7ff ff27 	bl	8007084 <xchg_spi>
 8007236:	20ff      	movs	r0, #255	@ 0xff
 8007238:	f7ff ff24 	bl	8007084 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800723c:	20ff      	movs	r0, #255	@ 0xff
 800723e:	f7ff ff21 	bl	8007084 <xchg_spi>
 8007242:	4603      	mov	r3, r0
 8007244:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007246:	7bfb      	ldrb	r3, [r7, #15]
 8007248:	f003 031f 	and.w	r3, r3, #31
 800724c:	2b05      	cmp	r3, #5
 800724e:	d001      	beq.n	8007254 <xmit_datablock+0x5a>
 8007250:	2300      	movs	r3, #0
 8007252:	e000      	b.n	8007256 <xmit_datablock+0x5c>
	}
	return 1;
 8007254:	2301      	movs	r3, #1
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b084      	sub	sp, #16
 8007262:	af00      	add	r7, sp, #0
 8007264:	4603      	mov	r3, r0
 8007266:	6039      	str	r1, [r7, #0]
 8007268:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800726a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800726e:	2b00      	cmp	r3, #0
 8007270:	da0e      	bge.n	8007290 <send_cmd+0x32>
		cmd &= 0x7F;
 8007272:	79fb      	ldrb	r3, [r7, #7]
 8007274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007278:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800727a:	2100      	movs	r1, #0
 800727c:	2037      	movs	r0, #55	@ 0x37
 800727e:	f7ff ffee 	bl	800725e <send_cmd>
 8007282:	4603      	mov	r3, r0
 8007284:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007286:	7bbb      	ldrb	r3, [r7, #14]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d901      	bls.n	8007290 <send_cmd+0x32>
 800728c:	7bbb      	ldrb	r3, [r7, #14]
 800728e:	e051      	b.n	8007334 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	2b0c      	cmp	r3, #12
 8007294:	d008      	beq.n	80072a8 <send_cmd+0x4a>
        despiselect();
 8007296:	f7ff ff5f 	bl	8007158 <despiselect>
        if (!spiselect()) {
 800729a:	f7ff ff6b 	bl	8007174 <spiselect>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <send_cmd+0x4a>
			return 0xFF;
 80072a4:	23ff      	movs	r3, #255	@ 0xff
 80072a6:	e045      	b.n	8007334 <send_cmd+0xd6>
        }
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff fee7 	bl	8007084 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	0e1b      	lsrs	r3, r3, #24
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff fee1 	bl	8007084 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	0c1b      	lsrs	r3, r3, #16
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff fedb 	bl	8007084 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	0a1b      	lsrs	r3, r3, #8
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7ff fed5 	bl	8007084 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff fed0 	bl	8007084 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80072e4:	2301      	movs	r3, #1
 80072e6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <send_cmd+0x94>
 80072ee:	2395      	movs	r3, #149	@ 0x95
 80072f0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d101      	bne.n	80072fc <send_cmd+0x9e>
 80072f8:	2387      	movs	r3, #135	@ 0x87
 80072fa:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff fec0 	bl	8007084 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007304:	79fb      	ldrb	r3, [r7, #7]
 8007306:	2b0c      	cmp	r3, #12
 8007308:	d102      	bne.n	8007310 <send_cmd+0xb2>
 800730a:	20ff      	movs	r0, #255	@ 0xff
 800730c:	f7ff feba 	bl	8007084 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007310:	230a      	movs	r3, #10
 8007312:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007314:	20ff      	movs	r0, #255	@ 0xff
 8007316:	f7ff feb5 	bl	8007084 <xchg_spi>
 800731a:	4603      	mov	r3, r0
 800731c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800731e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007322:	2b00      	cmp	r3, #0
 8007324:	da05      	bge.n	8007332 <send_cmd+0xd4>
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	3b01      	subs	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
 800732c:	7bfb      	ldrb	r3, [r7, #15]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1f0      	bne.n	8007314 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007332:	7bbb      	ldrb	r3, [r7, #14]
}
 8007334:	4618      	mov	r0, r3
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800733c:	b590      	push	{r4, r7, lr}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	4603      	mov	r3, r0
 8007344:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007346:	79fb      	ldrb	r3, [r7, #7]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <USER_SPI_initialize+0x14>
 800734c:	2301      	movs	r3, #1
 800734e:	e0d6      	b.n	80074fe <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007350:	4b6d      	ldr	r3, [pc, #436]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	b2db      	uxtb	r3, r3
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d003      	beq.n	8007366 <USER_SPI_initialize+0x2a>
 800735e:	4b6a      	ldr	r3, [pc, #424]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	b2db      	uxtb	r3, r3
 8007364:	e0cb      	b.n	80074fe <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007366:	4b69      	ldr	r3, [pc, #420]	@ (800750c <USER_SPI_initialize+0x1d0>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007370:	4b66      	ldr	r3, [pc, #408]	@ (800750c <USER_SPI_initialize+0x1d0>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8007378:	601a      	str	r2, [r3, #0]
	// FZ
	// CS_LOW();
	// xchg_spi(0xFF);
	// CS_HIGH();

	for (n = 10; n > 0; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800737a:	230a      	movs	r3, #10
 800737c:	73fb      	strb	r3, [r7, #15]
 800737e:	e005      	b.n	800738c <USER_SPI_initialize+0x50>
 8007380:	20ff      	movs	r0, #255	@ 0xff
 8007382:	f7ff fe7f 	bl	8007084 <xchg_spi>
 8007386:	7bfb      	ldrb	r3, [r7, #15]
 8007388:	3b01      	subs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1f6      	bne.n	8007380 <USER_SPI_initialize+0x44>

	ty = 0;
 8007392:	2300      	movs	r3, #0
 8007394:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007396:	2100      	movs	r1, #0
 8007398:	2000      	movs	r0, #0
 800739a:	f7ff ff60 	bl	800725e <send_cmd>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	f040 808b 	bne.w	80074bc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80073a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80073aa:	f7ff fe41 	bl	8007030 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80073ae:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80073b2:	2008      	movs	r0, #8
 80073b4:	f7ff ff53 	bl	800725e <send_cmd>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d151      	bne.n	8007462 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80073be:	2300      	movs	r3, #0
 80073c0:	73fb      	strb	r3, [r7, #15]
 80073c2:	e00d      	b.n	80073e0 <USER_SPI_initialize+0xa4>
 80073c4:	7bfc      	ldrb	r4, [r7, #15]
 80073c6:	20ff      	movs	r0, #255	@ 0xff
 80073c8:	f7ff fe5c 	bl	8007084 <xchg_spi>
 80073cc:	4603      	mov	r3, r0
 80073ce:	461a      	mov	r2, r3
 80073d0:	f104 0310 	add.w	r3, r4, #16
 80073d4:	443b      	add	r3, r7
 80073d6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80073da:	7bfb      	ldrb	r3, [r7, #15]
 80073dc:	3301      	adds	r3, #1
 80073de:	73fb      	strb	r3, [r7, #15]
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
 80073e2:	2b03      	cmp	r3, #3
 80073e4:	d9ee      	bls.n	80073c4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80073e6:	7abb      	ldrb	r3, [r7, #10]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d167      	bne.n	80074bc <USER_SPI_initialize+0x180>
 80073ec:	7afb      	ldrb	r3, [r7, #11]
 80073ee:	2baa      	cmp	r3, #170	@ 0xaa
 80073f0:	d164      	bne.n	80074bc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80073f2:	bf00      	nop
 80073f4:	f7ff fe30 	bl	8007058 <SPI_Timer_Status>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d007      	beq.n	800740e <USER_SPI_initialize+0xd2>
 80073fe:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007402:	20a9      	movs	r0, #169	@ 0xa9
 8007404:	f7ff ff2b 	bl	800725e <send_cmd>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1f2      	bne.n	80073f4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800740e:	f7ff fe23 	bl	8007058 <SPI_Timer_Status>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d051      	beq.n	80074bc <USER_SPI_initialize+0x180>
 8007418:	2100      	movs	r1, #0
 800741a:	203a      	movs	r0, #58	@ 0x3a
 800741c:	f7ff ff1f 	bl	800725e <send_cmd>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d14a      	bne.n	80074bc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]
 800742a:	e00d      	b.n	8007448 <USER_SPI_initialize+0x10c>
 800742c:	7bfc      	ldrb	r4, [r7, #15]
 800742e:	20ff      	movs	r0, #255	@ 0xff
 8007430:	f7ff fe28 	bl	8007084 <xchg_spi>
 8007434:	4603      	mov	r3, r0
 8007436:	461a      	mov	r2, r3
 8007438:	f104 0310 	add.w	r3, r4, #16
 800743c:	443b      	add	r3, r7
 800743e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007442:	7bfb      	ldrb	r3, [r7, #15]
 8007444:	3301      	adds	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
 8007448:	7bfb      	ldrb	r3, [r7, #15]
 800744a:	2b03      	cmp	r3, #3
 800744c:	d9ee      	bls.n	800742c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800744e:	7a3b      	ldrb	r3, [r7, #8]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <USER_SPI_initialize+0x120>
 8007458:	230c      	movs	r3, #12
 800745a:	e000      	b.n	800745e <USER_SPI_initialize+0x122>
 800745c:	2304      	movs	r3, #4
 800745e:	737b      	strb	r3, [r7, #13]
 8007460:	e02c      	b.n	80074bc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007462:	2100      	movs	r1, #0
 8007464:	20a9      	movs	r0, #169	@ 0xa9
 8007466:	f7ff fefa 	bl	800725e <send_cmd>
 800746a:	4603      	mov	r3, r0
 800746c:	2b01      	cmp	r3, #1
 800746e:	d804      	bhi.n	800747a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007470:	2302      	movs	r3, #2
 8007472:	737b      	strb	r3, [r7, #13]
 8007474:	23a9      	movs	r3, #169	@ 0xa9
 8007476:	73bb      	strb	r3, [r7, #14]
 8007478:	e003      	b.n	8007482 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800747a:	2301      	movs	r3, #1
 800747c:	737b      	strb	r3, [r7, #13]
 800747e:	2301      	movs	r3, #1
 8007480:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007482:	bf00      	nop
 8007484:	f7ff fde8 	bl	8007058 <SPI_Timer_Status>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d007      	beq.n	800749e <USER_SPI_initialize+0x162>
 800748e:	7bbb      	ldrb	r3, [r7, #14]
 8007490:	2100      	movs	r1, #0
 8007492:	4618      	mov	r0, r3
 8007494:	f7ff fee3 	bl	800725e <send_cmd>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f2      	bne.n	8007484 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800749e:	f7ff fddb 	bl	8007058 <SPI_Timer_Status>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d007      	beq.n	80074b8 <USER_SPI_initialize+0x17c>
 80074a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80074ac:	2010      	movs	r0, #16
 80074ae:	f7ff fed6 	bl	800725e <send_cmd>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <USER_SPI_initialize+0x180>
				ty = 0;
 80074b8:	2300      	movs	r3, #0
 80074ba:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80074bc:	4a14      	ldr	r2, [pc, #80]	@ (8007510 <USER_SPI_initialize+0x1d4>)
 80074be:	7b7b      	ldrb	r3, [r7, #13]
 80074c0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80074c2:	f7ff fe49 	bl	8007158 <despiselect>

	if (ty) {			/* OK */
 80074c6:	7b7b      	ldrb	r3, [r7, #13]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d012      	beq.n	80074f2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80074cc:	4b0f      	ldr	r3, [pc, #60]	@ (800750c <USER_SPI_initialize+0x1d0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80074d6:	4b0d      	ldr	r3, [pc, #52]	@ (800750c <USER_SPI_initialize+0x1d0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f042 0210 	orr.w	r2, r2, #16
 80074de:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80074e0:	4b09      	ldr	r3, [pc, #36]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	f023 0301 	bic.w	r3, r3, #1
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	4b06      	ldr	r3, [pc, #24]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 80074ee:	701a      	strb	r2, [r3, #0]
 80074f0:	e002      	b.n	80074f8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80074f2:	4b05      	ldr	r3, [pc, #20]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 80074f4:	2201      	movs	r2, #1
 80074f6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80074f8:	4b03      	ldr	r3, [pc, #12]	@ (8007508 <USER_SPI_initialize+0x1cc>)
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	b2db      	uxtb	r3, r3
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	bd90      	pop	{r4, r7, pc}
 8007506:	bf00      	nop
 8007508:	2000002c 	.word	0x2000002c
 800750c:	20000210 	.word	0x20000210
 8007510:	20000794 	.word	0x20000794

08007514 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	4603      	mov	r3, r0
 800751c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800751e:	79fb      	ldrb	r3, [r7, #7]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <USER_SPI_status+0x14>
 8007524:	2301      	movs	r3, #1
 8007526:	e002      	b.n	800752e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007528:	4b04      	ldr	r3, [pc, #16]	@ (800753c <USER_SPI_status+0x28>)
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	b2db      	uxtb	r3, r3
}
 800752e:	4618      	mov	r0, r3
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	2000002c 	.word	0x2000002c

08007540 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	60b9      	str	r1, [r7, #8]
 8007548:	607a      	str	r2, [r7, #4]
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	4603      	mov	r3, r0
 800754e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007550:	7bfb      	ldrb	r3, [r7, #15]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d102      	bne.n	800755c <USER_SPI_read+0x1c>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <USER_SPI_read+0x20>
 800755c:	2304      	movs	r3, #4
 800755e:	e04d      	b.n	80075fc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007560:	4b28      	ldr	r3, [pc, #160]	@ (8007604 <USER_SPI_read+0xc4>)
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	b2db      	uxtb	r3, r3
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <USER_SPI_read+0x32>
 800756e:	2303      	movs	r3, #3
 8007570:	e044      	b.n	80075fc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007572:	4b25      	ldr	r3, [pc, #148]	@ (8007608 <USER_SPI_read+0xc8>)
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	f003 0308 	and.w	r3, r3, #8
 800757a:	2b00      	cmp	r3, #0
 800757c:	d102      	bne.n	8007584 <USER_SPI_read+0x44>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	025b      	lsls	r3, r3, #9
 8007582:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d111      	bne.n	80075ae <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800758a:	6879      	ldr	r1, [r7, #4]
 800758c:	2011      	movs	r0, #17
 800758e:	f7ff fe66 	bl	800725e <send_cmd>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d129      	bne.n	80075ec <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007598:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800759c:	68b8      	ldr	r0, [r7, #8]
 800759e:	f7ff fe03 	bl	80071a8 <rcvr_datablock>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d021      	beq.n	80075ec <USER_SPI_read+0xac>
			count = 0;
 80075a8:	2300      	movs	r3, #0
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	e01e      	b.n	80075ec <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80075ae:	6879      	ldr	r1, [r7, #4]
 80075b0:	2012      	movs	r0, #18
 80075b2:	f7ff fe54 	bl	800725e <send_cmd>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d117      	bne.n	80075ec <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80075bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80075c0:	68b8      	ldr	r0, [r7, #8]
 80075c2:	f7ff fdf1 	bl	80071a8 <rcvr_datablock>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00a      	beq.n	80075e2 <USER_SPI_read+0xa2>
				buff += 512;
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80075d2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	3b01      	subs	r3, #1
 80075d8:	603b      	str	r3, [r7, #0]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1ed      	bne.n	80075bc <USER_SPI_read+0x7c>
 80075e0:	e000      	b.n	80075e4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80075e2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80075e4:	2100      	movs	r1, #0
 80075e6:	200c      	movs	r0, #12
 80075e8:	f7ff fe39 	bl	800725e <send_cmd>
		}
	}
	despiselect();
 80075ec:	f7ff fdb4 	bl	8007158 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	bf14      	ite	ne
 80075f6:	2301      	movne	r3, #1
 80075f8:	2300      	moveq	r3, #0
 80075fa:	b2db      	uxtb	r3, r3
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	2000002c 	.word	0x2000002c
 8007608:	20000794 	.word	0x20000794

0800760c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	607a      	str	r2, [r7, #4]
 8007616:	603b      	str	r3, [r7, #0]
 8007618:	4603      	mov	r3, r0
 800761a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800761c:	7bfb      	ldrb	r3, [r7, #15]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d102      	bne.n	8007628 <USER_SPI_write+0x1c>
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d101      	bne.n	800762c <USER_SPI_write+0x20>
 8007628:	2304      	movs	r3, #4
 800762a:	e063      	b.n	80076f4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800762c:	4b33      	ldr	r3, [pc, #204]	@ (80076fc <USER_SPI_write+0xf0>)
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	b2db      	uxtb	r3, r3
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b00      	cmp	r3, #0
 8007638:	d001      	beq.n	800763e <USER_SPI_write+0x32>
 800763a:	2303      	movs	r3, #3
 800763c:	e05a      	b.n	80076f4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800763e:	4b2f      	ldr	r3, [pc, #188]	@ (80076fc <USER_SPI_write+0xf0>)
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	b2db      	uxtb	r3, r3
 8007644:	f003 0304 	and.w	r3, r3, #4
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <USER_SPI_write+0x44>
 800764c:	2302      	movs	r3, #2
 800764e:	e051      	b.n	80076f4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007650:	4b2b      	ldr	r3, [pc, #172]	@ (8007700 <USER_SPI_write+0xf4>)
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	f003 0308 	and.w	r3, r3, #8
 8007658:	2b00      	cmp	r3, #0
 800765a:	d102      	bne.n	8007662 <USER_SPI_write+0x56>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	025b      	lsls	r3, r3, #9
 8007660:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d110      	bne.n	800768a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007668:	6879      	ldr	r1, [r7, #4]
 800766a:	2018      	movs	r0, #24
 800766c:	f7ff fdf7 	bl	800725e <send_cmd>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d136      	bne.n	80076e4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007676:	21fe      	movs	r1, #254	@ 0xfe
 8007678:	68b8      	ldr	r0, [r7, #8]
 800767a:	f7ff fdbe 	bl	80071fa <xmit_datablock>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d02f      	beq.n	80076e4 <USER_SPI_write+0xd8>
			count = 0;
 8007684:	2300      	movs	r3, #0
 8007686:	603b      	str	r3, [r7, #0]
 8007688:	e02c      	b.n	80076e4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800768a:	4b1d      	ldr	r3, [pc, #116]	@ (8007700 <USER_SPI_write+0xf4>)
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	f003 0306 	and.w	r3, r3, #6
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <USER_SPI_write+0x92>
 8007696:	6839      	ldr	r1, [r7, #0]
 8007698:	2097      	movs	r0, #151	@ 0x97
 800769a:	f7ff fde0 	bl	800725e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800769e:	6879      	ldr	r1, [r7, #4]
 80076a0:	2019      	movs	r0, #25
 80076a2:	f7ff fddc 	bl	800725e <send_cmd>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d11b      	bne.n	80076e4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80076ac:	21fc      	movs	r1, #252	@ 0xfc
 80076ae:	68b8      	ldr	r0, [r7, #8]
 80076b0:	f7ff fda3 	bl	80071fa <xmit_datablock>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00a      	beq.n	80076d0 <USER_SPI_write+0xc4>
				buff += 512;
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80076c0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	603b      	str	r3, [r7, #0]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1ee      	bne.n	80076ac <USER_SPI_write+0xa0>
 80076ce:	e000      	b.n	80076d2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80076d0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80076d2:	21fd      	movs	r1, #253	@ 0xfd
 80076d4:	2000      	movs	r0, #0
 80076d6:	f7ff fd90 	bl	80071fa <xmit_datablock>
 80076da:	4603      	mov	r3, r0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <USER_SPI_write+0xd8>
 80076e0:	2301      	movs	r3, #1
 80076e2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80076e4:	f7ff fd38 	bl	8007158 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	bf14      	ite	ne
 80076ee:	2301      	movne	r3, #1
 80076f0:	2300      	moveq	r3, #0
 80076f2:	b2db      	uxtb	r3, r3
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	2000002c 	.word	0x2000002c
 8007700:	20000794 	.word	0x20000794

08007704 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b08c      	sub	sp, #48	@ 0x30
 8007708:	af00      	add	r7, sp, #0
 800770a:	4603      	mov	r3, r0
 800770c:	603a      	str	r2, [r7, #0]
 800770e:	71fb      	strb	r3, [r7, #7]
 8007710:	460b      	mov	r3, r1
 8007712:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007714:	79fb      	ldrb	r3, [r7, #7]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <USER_SPI_ioctl+0x1a>
 800771a:	2304      	movs	r3, #4
 800771c:	e15a      	b.n	80079d4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800771e:	4baf      	ldr	r3, [pc, #700]	@ (80079dc <USER_SPI_ioctl+0x2d8>)
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	b2db      	uxtb	r3, r3
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <USER_SPI_ioctl+0x2c>
 800772c:	2303      	movs	r3, #3
 800772e:	e151      	b.n	80079d4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007736:	79bb      	ldrb	r3, [r7, #6]
 8007738:	2b04      	cmp	r3, #4
 800773a:	f200 8136 	bhi.w	80079aa <USER_SPI_ioctl+0x2a6>
 800773e:	a201      	add	r2, pc, #4	@ (adr r2, 8007744 <USER_SPI_ioctl+0x40>)
 8007740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007744:	08007759 	.word	0x08007759
 8007748:	0800776d 	.word	0x0800776d
 800774c:	080079ab 	.word	0x080079ab
 8007750:	08007819 	.word	0x08007819
 8007754:	0800790f 	.word	0x0800790f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007758:	f7ff fd0c 	bl	8007174 <spiselect>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 8127 	beq.w	80079b2 <USER_SPI_ioctl+0x2ae>
 8007764:	2300      	movs	r3, #0
 8007766:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800776a:	e122      	b.n	80079b2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800776c:	2100      	movs	r1, #0
 800776e:	2009      	movs	r0, #9
 8007770:	f7ff fd75 	bl	800725e <send_cmd>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	f040 811d 	bne.w	80079b6 <USER_SPI_ioctl+0x2b2>
 800777c:	f107 030c 	add.w	r3, r7, #12
 8007780:	2110      	movs	r1, #16
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff fd10 	bl	80071a8 <rcvr_datablock>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 8113 	beq.w	80079b6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007790:	7b3b      	ldrb	r3, [r7, #12]
 8007792:	099b      	lsrs	r3, r3, #6
 8007794:	b2db      	uxtb	r3, r3
 8007796:	2b01      	cmp	r3, #1
 8007798:	d111      	bne.n	80077be <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800779a:	7d7b      	ldrb	r3, [r7, #21]
 800779c:	461a      	mov	r2, r3
 800779e:	7d3b      	ldrb	r3, [r7, #20]
 80077a0:	021b      	lsls	r3, r3, #8
 80077a2:	4413      	add	r3, r2
 80077a4:	461a      	mov	r2, r3
 80077a6:	7cfb      	ldrb	r3, [r7, #19]
 80077a8:	041b      	lsls	r3, r3, #16
 80077aa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80077ae:	4413      	add	r3, r2
 80077b0:	3301      	adds	r3, #1
 80077b2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	029a      	lsls	r2, r3, #10
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	e028      	b.n	8007810 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80077be:	7c7b      	ldrb	r3, [r7, #17]
 80077c0:	f003 030f 	and.w	r3, r3, #15
 80077c4:	b2da      	uxtb	r2, r3
 80077c6:	7dbb      	ldrb	r3, [r7, #22]
 80077c8:	09db      	lsrs	r3, r3, #7
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	4413      	add	r3, r2
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	7d7b      	ldrb	r3, [r7, #21]
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	f003 0306 	and.w	r3, r3, #6
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	4413      	add	r3, r2
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	3302      	adds	r3, #2
 80077e2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80077e6:	7d3b      	ldrb	r3, [r7, #20]
 80077e8:	099b      	lsrs	r3, r3, #6
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	461a      	mov	r2, r3
 80077ee:	7cfb      	ldrb	r3, [r7, #19]
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	441a      	add	r2, r3
 80077f4:	7cbb      	ldrb	r3, [r7, #18]
 80077f6:	029b      	lsls	r3, r3, #10
 80077f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077fc:	4413      	add	r3, r2
 80077fe:	3301      	adds	r3, #1
 8007800:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007802:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007806:	3b09      	subs	r3, #9
 8007808:	69fa      	ldr	r2, [r7, #28]
 800780a:	409a      	lsls	r2, r3
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007816:	e0ce      	b.n	80079b6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007818:	4b71      	ldr	r3, [pc, #452]	@ (80079e0 <USER_SPI_ioctl+0x2dc>)
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	f003 0304 	and.w	r3, r3, #4
 8007820:	2b00      	cmp	r3, #0
 8007822:	d031      	beq.n	8007888 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007824:	2100      	movs	r1, #0
 8007826:	208d      	movs	r0, #141	@ 0x8d
 8007828:	f7ff fd19 	bl	800725e <send_cmd>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	f040 80c3 	bne.w	80079ba <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007834:	20ff      	movs	r0, #255	@ 0xff
 8007836:	f7ff fc25 	bl	8007084 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800783a:	f107 030c 	add.w	r3, r7, #12
 800783e:	2110      	movs	r1, #16
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff fcb1 	bl	80071a8 <rcvr_datablock>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 80b6 	beq.w	80079ba <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800784e:	2330      	movs	r3, #48	@ 0x30
 8007850:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007854:	e007      	b.n	8007866 <USER_SPI_ioctl+0x162>
 8007856:	20ff      	movs	r0, #255	@ 0xff
 8007858:	f7ff fc14 	bl	8007084 <xchg_spi>
 800785c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007860:	3b01      	subs	r3, #1
 8007862:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007866:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1f3      	bne.n	8007856 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800786e:	7dbb      	ldrb	r3, [r7, #22]
 8007870:	091b      	lsrs	r3, r3, #4
 8007872:	b2db      	uxtb	r3, r3
 8007874:	461a      	mov	r2, r3
 8007876:	2310      	movs	r3, #16
 8007878:	fa03 f202 	lsl.w	r2, r3, r2
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007880:	2300      	movs	r3, #0
 8007882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007886:	e098      	b.n	80079ba <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007888:	2100      	movs	r1, #0
 800788a:	2009      	movs	r0, #9
 800788c:	f7ff fce7 	bl	800725e <send_cmd>
 8007890:	4603      	mov	r3, r0
 8007892:	2b00      	cmp	r3, #0
 8007894:	f040 8091 	bne.w	80079ba <USER_SPI_ioctl+0x2b6>
 8007898:	f107 030c 	add.w	r3, r7, #12
 800789c:	2110      	movs	r1, #16
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff fc82 	bl	80071a8 <rcvr_datablock>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 8087 	beq.w	80079ba <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80078ac:	4b4c      	ldr	r3, [pc, #304]	@ (80079e0 <USER_SPI_ioctl+0x2dc>)
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	f003 0302 	and.w	r3, r3, #2
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d012      	beq.n	80078de <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80078b8:	7dbb      	ldrb	r3, [r7, #22]
 80078ba:	005b      	lsls	r3, r3, #1
 80078bc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80078c0:	7dfa      	ldrb	r2, [r7, #23]
 80078c2:	09d2      	lsrs	r2, r2, #7
 80078c4:	b2d2      	uxtb	r2, r2
 80078c6:	4413      	add	r3, r2
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	7e7b      	ldrb	r3, [r7, #25]
 80078cc:	099b      	lsrs	r3, r3, #6
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	3b01      	subs	r3, #1
 80078d2:	fa02 f303 	lsl.w	r3, r2, r3
 80078d6:	461a      	mov	r2, r3
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	e013      	b.n	8007906 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80078de:	7dbb      	ldrb	r3, [r7, #22]
 80078e0:	109b      	asrs	r3, r3, #2
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	f003 031f 	and.w	r3, r3, #31
 80078e8:	3301      	adds	r3, #1
 80078ea:	7dfa      	ldrb	r2, [r7, #23]
 80078ec:	00d2      	lsls	r2, r2, #3
 80078ee:	f002 0218 	and.w	r2, r2, #24
 80078f2:	7df9      	ldrb	r1, [r7, #23]
 80078f4:	0949      	lsrs	r1, r1, #5
 80078f6:	b2c9      	uxtb	r1, r1
 80078f8:	440a      	add	r2, r1
 80078fa:	3201      	adds	r2, #1
 80078fc:	fb02 f303 	mul.w	r3, r2, r3
 8007900:	461a      	mov	r2, r3
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007906:	2300      	movs	r3, #0
 8007908:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800790c:	e055      	b.n	80079ba <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800790e:	4b34      	ldr	r3, [pc, #208]	@ (80079e0 <USER_SPI_ioctl+0x2dc>)
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	f003 0306 	and.w	r3, r3, #6
 8007916:	2b00      	cmp	r3, #0
 8007918:	d051      	beq.n	80079be <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800791a:	f107 020c 	add.w	r2, r7, #12
 800791e:	79fb      	ldrb	r3, [r7, #7]
 8007920:	210b      	movs	r1, #11
 8007922:	4618      	mov	r0, r3
 8007924:	f7ff feee 	bl	8007704 <USER_SPI_ioctl>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d149      	bne.n	80079c2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800792e:	7b3b      	ldrb	r3, [r7, #12]
 8007930:	099b      	lsrs	r3, r3, #6
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b00      	cmp	r3, #0
 8007936:	d104      	bne.n	8007942 <USER_SPI_ioctl+0x23e>
 8007938:	7dbb      	ldrb	r3, [r7, #22]
 800793a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800793e:	2b00      	cmp	r3, #0
 8007940:	d041      	beq.n	80079c6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	623b      	str	r3, [r7, #32]
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007952:	4b23      	ldr	r3, [pc, #140]	@ (80079e0 <USER_SPI_ioctl+0x2dc>)
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	f003 0308 	and.w	r3, r3, #8
 800795a:	2b00      	cmp	r3, #0
 800795c:	d105      	bne.n	800796a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800795e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007960:	025b      	lsls	r3, r3, #9
 8007962:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007966:	025b      	lsls	r3, r3, #9
 8007968:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800796a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800796c:	2020      	movs	r0, #32
 800796e:	f7ff fc76 	bl	800725e <send_cmd>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d128      	bne.n	80079ca <USER_SPI_ioctl+0x2c6>
 8007978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800797a:	2021      	movs	r0, #33	@ 0x21
 800797c:	f7ff fc6f 	bl	800725e <send_cmd>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d121      	bne.n	80079ca <USER_SPI_ioctl+0x2c6>
 8007986:	2100      	movs	r1, #0
 8007988:	2026      	movs	r0, #38	@ 0x26
 800798a:	f7ff fc68 	bl	800725e <send_cmd>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d11a      	bne.n	80079ca <USER_SPI_ioctl+0x2c6>
 8007994:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007998:	f7ff fbba 	bl	8007110 <wait_ready>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d013      	beq.n	80079ca <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80079a2:	2300      	movs	r3, #0
 80079a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80079a8:	e00f      	b.n	80079ca <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80079aa:	2304      	movs	r3, #4
 80079ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80079b0:	e00c      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		break;
 80079b2:	bf00      	nop
 80079b4:	e00a      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		break;
 80079b6:	bf00      	nop
 80079b8:	e008      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		break;
 80079ba:	bf00      	nop
 80079bc:	e006      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80079be:	bf00      	nop
 80079c0:	e004      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80079c2:	bf00      	nop
 80079c4:	e002      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80079c6:	bf00      	nop
 80079c8:	e000      	b.n	80079cc <USER_SPI_ioctl+0x2c8>
		break;
 80079ca:	bf00      	nop
	}

	despiselect();
 80079cc:	f7ff fbc4 	bl	8007158 <despiselect>

	return res;
 80079d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3730      	adds	r7, #48	@ 0x30
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	2000002c 	.word	0x2000002c
 80079e0:	20000794 	.word	0x20000794

080079e4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	4a08      	ldr	r2, [pc, #32]	@ (8007a14 <disk_status+0x30>)
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	79fa      	ldrb	r2, [r7, #7]
 80079fc:	4905      	ldr	r1, [pc, #20]	@ (8007a14 <disk_status+0x30>)
 80079fe:	440a      	add	r2, r1
 8007a00:	7a12      	ldrb	r2, [r2, #8]
 8007a02:	4610      	mov	r0, r2
 8007a04:	4798      	blx	r3
 8007a06:	4603      	mov	r3, r0
 8007a08:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	200007c8 	.word	0x200007c8

08007a18 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	4603      	mov	r3, r0
 8007a20:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007a26:	79fb      	ldrb	r3, [r7, #7]
 8007a28:	4a0d      	ldr	r2, [pc, #52]	@ (8007a60 <disk_initialize+0x48>)
 8007a2a:	5cd3      	ldrb	r3, [r2, r3]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d111      	bne.n	8007a54 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007a30:	79fb      	ldrb	r3, [r7, #7]
 8007a32:	4a0b      	ldr	r2, [pc, #44]	@ (8007a60 <disk_initialize+0x48>)
 8007a34:	2101      	movs	r1, #1
 8007a36:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007a38:	79fb      	ldrb	r3, [r7, #7]
 8007a3a:	4a09      	ldr	r2, [pc, #36]	@ (8007a60 <disk_initialize+0x48>)
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	4413      	add	r3, r2
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	79fa      	ldrb	r2, [r7, #7]
 8007a46:	4906      	ldr	r1, [pc, #24]	@ (8007a60 <disk_initialize+0x48>)
 8007a48:	440a      	add	r2, r1
 8007a4a:	7a12      	ldrb	r2, [r2, #8]
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	4798      	blx	r3
 8007a50:	4603      	mov	r3, r0
 8007a52:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	200007c8 	.word	0x200007c8

08007a64 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007a64:	b590      	push	{r4, r7, lr}
 8007a66:	b087      	sub	sp, #28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	603b      	str	r3, [r7, #0]
 8007a70:	4603      	mov	r3, r0
 8007a72:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	4a0a      	ldr	r2, [pc, #40]	@ (8007aa0 <disk_read+0x3c>)
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4413      	add	r3, r2
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	689c      	ldr	r4, [r3, #8]
 8007a80:	7bfb      	ldrb	r3, [r7, #15]
 8007a82:	4a07      	ldr	r2, [pc, #28]	@ (8007aa0 <disk_read+0x3c>)
 8007a84:	4413      	add	r3, r2
 8007a86:	7a18      	ldrb	r0, [r3, #8]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	68b9      	ldr	r1, [r7, #8]
 8007a8e:	47a0      	blx	r4
 8007a90:	4603      	mov	r3, r0
 8007a92:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd90      	pop	{r4, r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200007c8 	.word	0x200007c8

08007aa4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007aa4:	b590      	push	{r4, r7, lr}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60b9      	str	r1, [r7, #8]
 8007aac:	607a      	str	r2, [r7, #4]
 8007aae:	603b      	str	r3, [r7, #0]
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007ab4:	7bfb      	ldrb	r3, [r7, #15]
 8007ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8007ae0 <disk_write+0x3c>)
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	68dc      	ldr	r4, [r3, #12]
 8007ac0:	7bfb      	ldrb	r3, [r7, #15]
 8007ac2:	4a07      	ldr	r2, [pc, #28]	@ (8007ae0 <disk_write+0x3c>)
 8007ac4:	4413      	add	r3, r2
 8007ac6:	7a18      	ldrb	r0, [r3, #8]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	68b9      	ldr	r1, [r7, #8]
 8007ace:	47a0      	blx	r4
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	75fb      	strb	r3, [r7, #23]
  return res;
 8007ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	371c      	adds	r7, #28
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd90      	pop	{r4, r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	200007c8 	.word	0x200007c8

08007ae4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	603a      	str	r2, [r7, #0]
 8007aee:	71fb      	strb	r3, [r7, #7]
 8007af0:	460b      	mov	r3, r1
 8007af2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007af4:	79fb      	ldrb	r3, [r7, #7]
 8007af6:	4a09      	ldr	r2, [pc, #36]	@ (8007b1c <disk_ioctl+0x38>)
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	4413      	add	r3, r2
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	79fa      	ldrb	r2, [r7, #7]
 8007b02:	4906      	ldr	r1, [pc, #24]	@ (8007b1c <disk_ioctl+0x38>)
 8007b04:	440a      	add	r2, r1
 8007b06:	7a10      	ldrb	r0, [r2, #8]
 8007b08:	79b9      	ldrb	r1, [r7, #6]
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	4798      	blx	r3
 8007b0e:	4603      	mov	r3, r0
 8007b10:	73fb      	strb	r3, [r7, #15]
  return res;
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	200007c8 	.word	0x200007c8

08007b20 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007b30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b34:	021b      	lsls	r3, r3, #8
 8007b36:	b21a      	sxth	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	b21b      	sxth	r3, r3
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	b21b      	sxth	r3, r3
 8007b42:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007b44:	89fb      	ldrh	r3, [r7, #14]
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3714      	adds	r7, #20
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007b52:	b480      	push	{r7}
 8007b54:	b085      	sub	sp, #20
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	3303      	adds	r3, #3
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	3202      	adds	r2, #2
 8007b6a:	7812      	ldrb	r2, [r2, #0]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	021b      	lsls	r3, r3, #8
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	3201      	adds	r2, #1
 8007b78:	7812      	ldrb	r2, [r2, #0]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	021b      	lsls	r3, r3, #8
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	7812      	ldrb	r2, [r2, #0]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	60fb      	str	r3, [r7, #12]
	return rv;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	1c5a      	adds	r2, r3, #1
 8007ba8:	607a      	str	r2, [r7, #4]
 8007baa:	887a      	ldrh	r2, [r7, #2]
 8007bac:	b2d2      	uxtb	r2, r2
 8007bae:	701a      	strb	r2, [r3, #0]
 8007bb0:	887b      	ldrh	r3, [r7, #2]
 8007bb2:	0a1b      	lsrs	r3, r3, #8
 8007bb4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	1c5a      	adds	r2, r3, #1
 8007bba:	607a      	str	r2, [r7, #4]
 8007bbc:	887a      	ldrh	r2, [r7, #2]
 8007bbe:	b2d2      	uxtb	r2, r2
 8007bc0:	701a      	strb	r2, [r3, #0]
}
 8007bc2:	bf00      	nop
 8007bc4:	370c      	adds	r7, #12
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b083      	sub	sp, #12
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
 8007bd6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	1c5a      	adds	r2, r3, #1
 8007bdc:	607a      	str	r2, [r7, #4]
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	b2d2      	uxtb	r2, r2
 8007be2:	701a      	strb	r2, [r3, #0]
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	0a1b      	lsrs	r3, r3, #8
 8007be8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	1c5a      	adds	r2, r3, #1
 8007bee:	607a      	str	r2, [r7, #4]
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	b2d2      	uxtb	r2, r2
 8007bf4:	701a      	strb	r2, [r3, #0]
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	0a1b      	lsrs	r3, r3, #8
 8007bfa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	1c5a      	adds	r2, r3, #1
 8007c00:	607a      	str	r2, [r7, #4]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	b2d2      	uxtb	r2, r2
 8007c06:	701a      	strb	r2, [r3, #0]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	0a1b      	lsrs	r3, r3, #8
 8007c0c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	b2d2      	uxtb	r2, r2
 8007c18:	701a      	strb	r2, [r3, #0]
}
 8007c1a:	bf00      	nop
 8007c1c:	370c      	adds	r7, #12
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007c26:	b480      	push	{r7}
 8007c28:	b087      	sub	sp, #28
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00d      	beq.n	8007c5c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	1c53      	adds	r3, r2, #1
 8007c44:	613b      	str	r3, [r7, #16]
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	1c59      	adds	r1, r3, #1
 8007c4a:	6179      	str	r1, [r7, #20]
 8007c4c:	7812      	ldrb	r2, [r2, #0]
 8007c4e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	3b01      	subs	r3, #1
 8007c54:	607b      	str	r3, [r7, #4]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1f1      	bne.n	8007c40 <mem_cpy+0x1a>
	}
}
 8007c5c:	bf00      	nop
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	617a      	str	r2, [r7, #20]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	b2d2      	uxtb	r2, r2
 8007c82:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	607b      	str	r3, [r7, #4]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1f3      	bne.n	8007c78 <mem_set+0x10>
}
 8007c90:	bf00      	nop
 8007c92:	bf00      	nop
 8007c94:	371c      	adds	r7, #28
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007c9e:	b480      	push	{r7}
 8007ca0:	b089      	sub	sp, #36	@ 0x24
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	60f8      	str	r0, [r7, #12]
 8007ca6:	60b9      	str	r1, [r7, #8]
 8007ca8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	61fb      	str	r3, [r7, #28]
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	1c5a      	adds	r2, r3, #1
 8007cba:	61fa      	str	r2, [r7, #28]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	61ba      	str	r2, [r7, #24]
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	1acb      	subs	r3, r1, r3
 8007cca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	607b      	str	r3, [r7, #4]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <mem_cmp+0x40>
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0eb      	beq.n	8007cb6 <mem_cmp+0x18>

	return r;
 8007cde:	697b      	ldr	r3, [r7, #20]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3724      	adds	r7, #36	@ 0x24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007cf6:	e002      	b.n	8007cfe <chk_chr+0x12>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	607b      	str	r3, [r7, #4]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d005      	beq.n	8007d12 <chk_chr+0x26>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d1f2      	bne.n	8007cf8 <chk_chr+0xc>
	return *str;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	781b      	ldrb	r3, [r3, #0]
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
	...

08007d24 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60bb      	str	r3, [r7, #8]
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	60fb      	str	r3, [r7, #12]
 8007d36:	e029      	b.n	8007d8c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007d38:	4a27      	ldr	r2, [pc, #156]	@ (8007dd8 <chk_lock+0xb4>)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	011b      	lsls	r3, r3, #4
 8007d3e:	4413      	add	r3, r2
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d01d      	beq.n	8007d82 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d46:	4a24      	ldr	r2, [pc, #144]	@ (8007dd8 <chk_lock+0xb4>)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	011b      	lsls	r3, r3, #4
 8007d4c:	4413      	add	r3, r2
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d116      	bne.n	8007d86 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007d58:	4a1f      	ldr	r2, [pc, #124]	@ (8007dd8 <chk_lock+0xb4>)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	011b      	lsls	r3, r3, #4
 8007d5e:	4413      	add	r3, r2
 8007d60:	3304      	adds	r3, #4
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d10c      	bne.n	8007d86 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8007dd8 <chk_lock+0xb4>)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	011b      	lsls	r3, r3, #4
 8007d72:	4413      	add	r3, r2
 8007d74:	3308      	adds	r3, #8
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d102      	bne.n	8007d86 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d80:	e007      	b.n	8007d92 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007d82:	2301      	movs	r3, #1
 8007d84:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d9d2      	bls.n	8007d38 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d109      	bne.n	8007dac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d102      	bne.n	8007da4 <chk_lock+0x80>
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	2b02      	cmp	r3, #2
 8007da2:	d101      	bne.n	8007da8 <chk_lock+0x84>
 8007da4:	2300      	movs	r3, #0
 8007da6:	e010      	b.n	8007dca <chk_lock+0xa6>
 8007da8:	2312      	movs	r3, #18
 8007daa:	e00e      	b.n	8007dca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d108      	bne.n	8007dc4 <chk_lock+0xa0>
 8007db2:	4a09      	ldr	r2, [pc, #36]	@ (8007dd8 <chk_lock+0xb4>)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	4413      	add	r3, r2
 8007dba:	330c      	adds	r3, #12
 8007dbc:	881b      	ldrh	r3, [r3, #0]
 8007dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dc2:	d101      	bne.n	8007dc8 <chk_lock+0xa4>
 8007dc4:	2310      	movs	r3, #16
 8007dc6:	e000      	b.n	8007dca <chk_lock+0xa6>
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	200007a8 	.word	0x200007a8

08007ddc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007de2:	2300      	movs	r3, #0
 8007de4:	607b      	str	r3, [r7, #4]
 8007de6:	e002      	b.n	8007dee <enq_lock+0x12>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3301      	adds	r3, #1
 8007dec:	607b      	str	r3, [r7, #4]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d806      	bhi.n	8007e02 <enq_lock+0x26>
 8007df4:	4a09      	ldr	r2, [pc, #36]	@ (8007e1c <enq_lock+0x40>)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	011b      	lsls	r3, r3, #4
 8007dfa:	4413      	add	r3, r2
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1f2      	bne.n	8007de8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	bf14      	ite	ne
 8007e08:	2301      	movne	r3, #1
 8007e0a:	2300      	moveq	r3, #0
 8007e0c:	b2db      	uxtb	r3, r3
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	370c      	adds	r7, #12
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	200007a8 	.word	0x200007a8

08007e20 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	60fb      	str	r3, [r7, #12]
 8007e2e:	e01f      	b.n	8007e70 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007e30:	4a41      	ldr	r2, [pc, #260]	@ (8007f38 <inc_lock+0x118>)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	011b      	lsls	r3, r3, #4
 8007e36:	4413      	add	r3, r2
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d113      	bne.n	8007e6a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007e42:	4a3d      	ldr	r2, [pc, #244]	@ (8007f38 <inc_lock+0x118>)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	011b      	lsls	r3, r3, #4
 8007e48:	4413      	add	r3, r2
 8007e4a:	3304      	adds	r3, #4
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d109      	bne.n	8007e6a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007e56:	4a38      	ldr	r2, [pc, #224]	@ (8007f38 <inc_lock+0x118>)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	011b      	lsls	r3, r3, #4
 8007e5c:	4413      	add	r3, r2
 8007e5e:	3308      	adds	r3, #8
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d006      	beq.n	8007e78 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	60fb      	str	r3, [r7, #12]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d9dc      	bls.n	8007e30 <inc_lock+0x10>
 8007e76:	e000      	b.n	8007e7a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007e78:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d132      	bne.n	8007ee6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e80:	2300      	movs	r3, #0
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e002      	b.n	8007e8c <inc_lock+0x6c>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d806      	bhi.n	8007ea0 <inc_lock+0x80>
 8007e92:	4a29      	ldr	r2, [pc, #164]	@ (8007f38 <inc_lock+0x118>)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	011b      	lsls	r3, r3, #4
 8007e98:	4413      	add	r3, r2
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1f2      	bne.n	8007e86 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d101      	bne.n	8007eaa <inc_lock+0x8a>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	e040      	b.n	8007f2c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	4922      	ldr	r1, [pc, #136]	@ (8007f38 <inc_lock+0x118>)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	440b      	add	r3, r1
 8007eb6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	491e      	ldr	r1, [pc, #120]	@ (8007f38 <inc_lock+0x118>)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	440b      	add	r3, r1
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	695a      	ldr	r2, [r3, #20]
 8007ecc:	491a      	ldr	r1, [pc, #104]	@ (8007f38 <inc_lock+0x118>)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	011b      	lsls	r3, r3, #4
 8007ed2:	440b      	add	r3, r1
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ed8:	4a17      	ldr	r2, [pc, #92]	@ (8007f38 <inc_lock+0x118>)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	011b      	lsls	r3, r3, #4
 8007ede:	4413      	add	r3, r2
 8007ee0:	330c      	adds	r3, #12
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d009      	beq.n	8007f00 <inc_lock+0xe0>
 8007eec:	4a12      	ldr	r2, [pc, #72]	@ (8007f38 <inc_lock+0x118>)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	011b      	lsls	r3, r3, #4
 8007ef2:	4413      	add	r3, r2
 8007ef4:	330c      	adds	r3, #12
 8007ef6:	881b      	ldrh	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d001      	beq.n	8007f00 <inc_lock+0xe0>
 8007efc:	2300      	movs	r3, #0
 8007efe:	e015      	b.n	8007f2c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d108      	bne.n	8007f18 <inc_lock+0xf8>
 8007f06:	4a0c      	ldr	r2, [pc, #48]	@ (8007f38 <inc_lock+0x118>)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	4413      	add	r3, r2
 8007f0e:	330c      	adds	r3, #12
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	3301      	adds	r3, #1
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	e001      	b.n	8007f1c <inc_lock+0xfc>
 8007f18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f1c:	4906      	ldr	r1, [pc, #24]	@ (8007f38 <inc_lock+0x118>)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	440b      	add	r3, r1
 8007f24:	330c      	adds	r3, #12
 8007f26:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	3301      	adds	r3, #1
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	200007a8 	.word	0x200007a8

08007f3c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b085      	sub	sp, #20
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	607b      	str	r3, [r7, #4]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d825      	bhi.n	8007f9c <dec_lock+0x60>
		n = Files[i].ctr;
 8007f50:	4a17      	ldr	r2, [pc, #92]	@ (8007fb0 <dec_lock+0x74>)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	011b      	lsls	r3, r3, #4
 8007f56:	4413      	add	r3, r2
 8007f58:	330c      	adds	r3, #12
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007f5e:	89fb      	ldrh	r3, [r7, #14]
 8007f60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f64:	d101      	bne.n	8007f6a <dec_lock+0x2e>
 8007f66:	2300      	movs	r3, #0
 8007f68:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007f6a:	89fb      	ldrh	r3, [r7, #14]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d002      	beq.n	8007f76 <dec_lock+0x3a>
 8007f70:	89fb      	ldrh	r3, [r7, #14]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007f76:	4a0e      	ldr	r2, [pc, #56]	@ (8007fb0 <dec_lock+0x74>)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	011b      	lsls	r3, r3, #4
 8007f7c:	4413      	add	r3, r2
 8007f7e:	330c      	adds	r3, #12
 8007f80:	89fa      	ldrh	r2, [r7, #14]
 8007f82:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007f84:	89fb      	ldrh	r3, [r7, #14]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d105      	bne.n	8007f96 <dec_lock+0x5a>
 8007f8a:	4a09      	ldr	r2, [pc, #36]	@ (8007fb0 <dec_lock+0x74>)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	011b      	lsls	r3, r3, #4
 8007f90:	4413      	add	r3, r2
 8007f92:	2200      	movs	r2, #0
 8007f94:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007f96:	2300      	movs	r3, #0
 8007f98:	737b      	strb	r3, [r7, #13]
 8007f9a:	e001      	b.n	8007fa0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007fa0:	7b7b      	ldrb	r3, [r7, #13]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	200007a8 	.word	0x200007a8

08007fb4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	60fb      	str	r3, [r7, #12]
 8007fc0:	e010      	b.n	8007fe4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8007ff8 <clear_lock+0x44>)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	011b      	lsls	r3, r3, #4
 8007fc8:	4413      	add	r3, r2
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d105      	bne.n	8007fde <clear_lock+0x2a>
 8007fd2:	4a09      	ldr	r2, [pc, #36]	@ (8007ff8 <clear_lock+0x44>)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	011b      	lsls	r3, r3, #4
 8007fd8:	4413      	add	r3, r2
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d9eb      	bls.n	8007fc2 <clear_lock+0xe>
	}
}
 8007fea:	bf00      	nop
 8007fec:	bf00      	nop
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	200007a8 	.word	0x200007a8

08007ffc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b086      	sub	sp, #24
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008004:	2300      	movs	r3, #0
 8008006:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	78db      	ldrb	r3, [r3, #3]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d034      	beq.n	800807a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008014:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	7858      	ldrb	r0, [r3, #1]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008020:	2301      	movs	r3, #1
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	f7ff fd3e 	bl	8007aa4 <disk_write>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d002      	beq.n	8008034 <sync_window+0x38>
			res = FR_DISK_ERR;
 800802e:	2301      	movs	r3, #1
 8008030:	73fb      	strb	r3, [r7, #15]
 8008032:	e022      	b.n	800807a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	1ad2      	subs	r2, r2, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699b      	ldr	r3, [r3, #24]
 8008046:	429a      	cmp	r2, r3
 8008048:	d217      	bcs.n	800807a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	789b      	ldrb	r3, [r3, #2]
 800804e:	613b      	str	r3, [r7, #16]
 8008050:	e010      	b.n	8008074 <sync_window+0x78>
					wsect += fs->fsize;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	4413      	add	r3, r2
 800805a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	7858      	ldrb	r0, [r3, #1]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008066:	2301      	movs	r3, #1
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	f7ff fd1b 	bl	8007aa4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	3b01      	subs	r3, #1
 8008072:	613b      	str	r3, [r7, #16]
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d8eb      	bhi.n	8008052 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800807a:	7bfb      	ldrb	r3, [r7, #15]
}
 800807c:	4618      	mov	r0, r3
 800807e:	3718      	adds	r7, #24
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800808e:	2300      	movs	r3, #0
 8008090:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d01b      	beq.n	80080d4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7ff ffad 	bl	8007ffc <sync_window>
 80080a2:	4603      	mov	r3, r0
 80080a4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d113      	bne.n	80080d4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	7858      	ldrb	r0, [r3, #1]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80080b6:	2301      	movs	r3, #1
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	f7ff fcd3 	bl	8007a64 <disk_read>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d004      	beq.n	80080ce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80080c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80080c8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	683a      	ldr	r2, [r7, #0]
 80080d2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80080d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
	...

080080e0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f7ff ff87 	bl	8007ffc <sync_window>
 80080ee:	4603      	mov	r3, r0
 80080f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d158      	bne.n	80081aa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	2b03      	cmp	r3, #3
 80080fe:	d148      	bne.n	8008192 <sync_fs+0xb2>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	791b      	ldrb	r3, [r3, #4]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d144      	bne.n	8008192 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3330      	adds	r3, #48	@ 0x30
 800810c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008110:	2100      	movs	r1, #0
 8008112:	4618      	mov	r0, r3
 8008114:	f7ff fda8 	bl	8007c68 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	3330      	adds	r3, #48	@ 0x30
 800811c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008120:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008124:	4618      	mov	r0, r3
 8008126:	f7ff fd37 	bl	8007b98 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	3330      	adds	r3, #48	@ 0x30
 800812e:	4921      	ldr	r1, [pc, #132]	@ (80081b4 <sync_fs+0xd4>)
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff fd4c 	bl	8007bce <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	3330      	adds	r3, #48	@ 0x30
 800813a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800813e:	491e      	ldr	r1, [pc, #120]	@ (80081b8 <sync_fs+0xd8>)
 8008140:	4618      	mov	r0, r3
 8008142:	f7ff fd44 	bl	8007bce <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	3330      	adds	r3, #48	@ 0x30
 800814a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f7ff fd3a 	bl	8007bce <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	3330      	adds	r3, #48	@ 0x30
 800815e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	4619      	mov	r1, r3
 8008168:	4610      	mov	r0, r2
 800816a:	f7ff fd30 	bl	8007bce <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	1c5a      	adds	r2, r3, #1
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	7858      	ldrb	r0, [r3, #1]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008186:	2301      	movs	r3, #1
 8008188:	f7ff fc8c 	bl	8007aa4 <disk_write>
			fs->fsi_flag = 0;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	785b      	ldrb	r3, [r3, #1]
 8008196:	2200      	movs	r2, #0
 8008198:	2100      	movs	r1, #0
 800819a:	4618      	mov	r0, r3
 800819c:	f7ff fca2 	bl	8007ae4 <disk_ioctl>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d001      	beq.n	80081aa <sync_fs+0xca>
 80081a6:	2301      	movs	r3, #1
 80081a8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	41615252 	.word	0x41615252
 80081b8:	61417272 	.word	0x61417272

080081bc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	3b02      	subs	r3, #2
 80081ca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	3b02      	subs	r3, #2
 80081d2:	683a      	ldr	r2, [r7, #0]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d301      	bcc.n	80081dc <clust2sect+0x20>
 80081d8:	2300      	movs	r3, #0
 80081da:	e008      	b.n	80081ee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	895b      	ldrh	r3, [r3, #10]
 80081e0:	461a      	mov	r2, r3
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	fb03 f202 	mul.w	r2, r3, r2
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	4413      	add	r3, r2
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	370c      	adds	r7, #12
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b086      	sub	sp, #24
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d904      	bls.n	800821a <get_fat+0x20>
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	695b      	ldr	r3, [r3, #20]
 8008214:	683a      	ldr	r2, [r7, #0]
 8008216:	429a      	cmp	r2, r3
 8008218:	d302      	bcc.n	8008220 <get_fat+0x26>
		val = 1;	/* Internal error */
 800821a:	2301      	movs	r3, #1
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	e08e      	b.n	800833e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008220:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008224:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	2b03      	cmp	r3, #3
 800822c:	d061      	beq.n	80082f2 <get_fat+0xf8>
 800822e:	2b03      	cmp	r3, #3
 8008230:	dc7b      	bgt.n	800832a <get_fat+0x130>
 8008232:	2b01      	cmp	r3, #1
 8008234:	d002      	beq.n	800823c <get_fat+0x42>
 8008236:	2b02      	cmp	r3, #2
 8008238:	d041      	beq.n	80082be <get_fat+0xc4>
 800823a:	e076      	b.n	800832a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	085b      	lsrs	r3, r3, #1
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	4413      	add	r3, r2
 8008248:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	6a1a      	ldr	r2, [r3, #32]
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	0a5b      	lsrs	r3, r3, #9
 8008252:	4413      	add	r3, r2
 8008254:	4619      	mov	r1, r3
 8008256:	6938      	ldr	r0, [r7, #16]
 8008258:	f7ff ff14 	bl	8008084 <move_window>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d166      	bne.n	8008330 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	1c5a      	adds	r2, r3, #1
 8008266:	60fa      	str	r2, [r7, #12]
 8008268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	4413      	add	r3, r2
 8008270:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008274:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	6a1a      	ldr	r2, [r3, #32]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	0a5b      	lsrs	r3, r3, #9
 800827e:	4413      	add	r3, r2
 8008280:	4619      	mov	r1, r3
 8008282:	6938      	ldr	r0, [r7, #16]
 8008284:	f7ff fefe 	bl	8008084 <move_window>
 8008288:	4603      	mov	r3, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d152      	bne.n	8008334 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	4413      	add	r3, r2
 8008298:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800829c:	021b      	lsls	r3, r3, #8
 800829e:	68ba      	ldr	r2, [r7, #8]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	f003 0301 	and.w	r3, r3, #1
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d002      	beq.n	80082b4 <get_fat+0xba>
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	091b      	lsrs	r3, r3, #4
 80082b2:	e002      	b.n	80082ba <get_fat+0xc0>
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082ba:	617b      	str	r3, [r7, #20]
			break;
 80082bc:	e03f      	b.n	800833e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	6a1a      	ldr	r2, [r3, #32]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	0a1b      	lsrs	r3, r3, #8
 80082c6:	4413      	add	r3, r2
 80082c8:	4619      	mov	r1, r3
 80082ca:	6938      	ldr	r0, [r7, #16]
 80082cc:	f7ff feda 	bl	8008084 <move_window>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d130      	bne.n	8008338 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80082e4:	4413      	add	r3, r2
 80082e6:	4618      	mov	r0, r3
 80082e8:	f7ff fc1a 	bl	8007b20 <ld_word>
 80082ec:	4603      	mov	r3, r0
 80082ee:	617b      	str	r3, [r7, #20]
			break;
 80082f0:	e025      	b.n	800833e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	6a1a      	ldr	r2, [r3, #32]
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	09db      	lsrs	r3, r3, #7
 80082fa:	4413      	add	r3, r2
 80082fc:	4619      	mov	r1, r3
 80082fe:	6938      	ldr	r0, [r7, #16]
 8008300:	f7ff fec0 	bl	8008084 <move_window>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d118      	bne.n	800833c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008318:	4413      	add	r3, r2
 800831a:	4618      	mov	r0, r3
 800831c:	f7ff fc19 	bl	8007b52 <ld_dword>
 8008320:	4603      	mov	r3, r0
 8008322:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008326:	617b      	str	r3, [r7, #20]
			break;
 8008328:	e009      	b.n	800833e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800832a:	2301      	movs	r3, #1
 800832c:	617b      	str	r3, [r7, #20]
 800832e:	e006      	b.n	800833e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008330:	bf00      	nop
 8008332:	e004      	b.n	800833e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008334:	bf00      	nop
 8008336:	e002      	b.n	800833e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008338:	bf00      	nop
 800833a:	e000      	b.n	800833e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800833c:	bf00      	nop
		}
	}

	return val;
 800833e:	697b      	ldr	r3, [r7, #20]
}
 8008340:	4618      	mov	r0, r3
 8008342:	3718      	adds	r7, #24
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008348:	b590      	push	{r4, r7, lr}
 800834a:	b089      	sub	sp, #36	@ 0x24
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008354:	2302      	movs	r3, #2
 8008356:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2b01      	cmp	r3, #1
 800835c:	f240 80d9 	bls.w	8008512 <put_fat+0x1ca>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	429a      	cmp	r2, r3
 8008368:	f080 80d3 	bcs.w	8008512 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b03      	cmp	r3, #3
 8008372:	f000 8096 	beq.w	80084a2 <put_fat+0x15a>
 8008376:	2b03      	cmp	r3, #3
 8008378:	f300 80cb 	bgt.w	8008512 <put_fat+0x1ca>
 800837c:	2b01      	cmp	r3, #1
 800837e:	d002      	beq.n	8008386 <put_fat+0x3e>
 8008380:	2b02      	cmp	r3, #2
 8008382:	d06e      	beq.n	8008462 <put_fat+0x11a>
 8008384:	e0c5      	b.n	8008512 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	61bb      	str	r3, [r7, #24]
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	085b      	lsrs	r3, r3, #1
 800838e:	69ba      	ldr	r2, [r7, #24]
 8008390:	4413      	add	r3, r2
 8008392:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6a1a      	ldr	r2, [r3, #32]
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	0a5b      	lsrs	r3, r3, #9
 800839c:	4413      	add	r3, r2
 800839e:	4619      	mov	r1, r3
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f7ff fe6f 	bl	8008084 <move_window>
 80083a6:	4603      	mov	r3, r0
 80083a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80083aa:	7ffb      	ldrb	r3, [r7, #31]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f040 80a9 	bne.w	8008504 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	1c59      	adds	r1, r3, #1
 80083bc:	61b9      	str	r1, [r7, #24]
 80083be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083c2:	4413      	add	r3, r2
 80083c4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	f003 0301 	and.w	r3, r3, #1
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00d      	beq.n	80083ec <put_fat+0xa4>
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	b25b      	sxtb	r3, r3
 80083d6:	f003 030f 	and.w	r3, r3, #15
 80083da:	b25a      	sxtb	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	b25b      	sxtb	r3, r3
 80083e0:	011b      	lsls	r3, r3, #4
 80083e2:	b25b      	sxtb	r3, r3
 80083e4:	4313      	orrs	r3, r2
 80083e6:	b25b      	sxtb	r3, r3
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	e001      	b.n	80083f0 <put_fat+0xa8>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6a1a      	ldr	r2, [r3, #32]
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	0a5b      	lsrs	r3, r3, #9
 8008402:	4413      	add	r3, r2
 8008404:	4619      	mov	r1, r3
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f7ff fe3c 	bl	8008084 <move_window>
 800840c:	4603      	mov	r3, r0
 800840e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008410:	7ffb      	ldrb	r3, [r7, #31]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d178      	bne.n	8008508 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008422:	4413      	add	r3, r2
 8008424:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b00      	cmp	r3, #0
 800842e:	d003      	beq.n	8008438 <put_fat+0xf0>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	091b      	lsrs	r3, r3, #4
 8008434:	b2db      	uxtb	r3, r3
 8008436:	e00e      	b.n	8008456 <put_fat+0x10e>
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	b25b      	sxtb	r3, r3
 800843e:	f023 030f 	bic.w	r3, r3, #15
 8008442:	b25a      	sxtb	r2, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	0a1b      	lsrs	r3, r3, #8
 8008448:	b25b      	sxtb	r3, r3
 800844a:	f003 030f 	and.w	r3, r3, #15
 800844e:	b25b      	sxtb	r3, r3
 8008450:	4313      	orrs	r3, r2
 8008452:	b25b      	sxtb	r3, r3
 8008454:	b2db      	uxtb	r3, r3
 8008456:	697a      	ldr	r2, [r7, #20]
 8008458:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	70da      	strb	r2, [r3, #3]
			break;
 8008460:	e057      	b.n	8008512 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6a1a      	ldr	r2, [r3, #32]
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	0a1b      	lsrs	r3, r3, #8
 800846a:	4413      	add	r3, r2
 800846c:	4619      	mov	r1, r3
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	f7ff fe08 	bl	8008084 <move_window>
 8008474:	4603      	mov	r3, r0
 8008476:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008478:	7ffb      	ldrb	r3, [r7, #31]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d146      	bne.n	800850c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	005b      	lsls	r3, r3, #1
 8008488:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800848c:	4413      	add	r3, r2
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	b292      	uxth	r2, r2
 8008492:	4611      	mov	r1, r2
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff fb7f 	bl	8007b98 <st_word>
			fs->wflag = 1;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2201      	movs	r2, #1
 800849e:	70da      	strb	r2, [r3, #3]
			break;
 80084a0:	e037      	b.n	8008512 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6a1a      	ldr	r2, [r3, #32]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	09db      	lsrs	r3, r3, #7
 80084aa:	4413      	add	r3, r2
 80084ac:	4619      	mov	r1, r3
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f7ff fde8 	bl	8008084 <move_window>
 80084b4:	4603      	mov	r3, r0
 80084b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80084b8:	7ffb      	ldrb	r3, [r7, #31]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d128      	bne.n	8008510 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80084d2:	4413      	add	r3, r2
 80084d4:	4618      	mov	r0, r3
 80084d6:	f7ff fb3c 	bl	8007b52 <ld_dword>
 80084da:	4603      	mov	r3, r0
 80084dc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80084e0:	4323      	orrs	r3, r4
 80084e2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80084f2:	4413      	add	r3, r2
 80084f4:	6879      	ldr	r1, [r7, #4]
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7ff fb69 	bl	8007bce <st_dword>
			fs->wflag = 1;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2201      	movs	r2, #1
 8008500:	70da      	strb	r2, [r3, #3]
			break;
 8008502:	e006      	b.n	8008512 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008504:	bf00      	nop
 8008506:	e004      	b.n	8008512 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008508:	bf00      	nop
 800850a:	e002      	b.n	8008512 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800850c:	bf00      	nop
 800850e:	e000      	b.n	8008512 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008510:	bf00      	nop
		}
	}
	return res;
 8008512:	7ffb      	ldrb	r3, [r7, #31]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3724      	adds	r7, #36	@ 0x24
 8008518:	46bd      	mov	sp, r7
 800851a:	bd90      	pop	{r4, r7, pc}

0800851c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b088      	sub	sp, #32
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008528:	2300      	movs	r3, #0
 800852a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d904      	bls.n	8008542 <remove_chain+0x26>
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	695b      	ldr	r3, [r3, #20]
 800853c:	68ba      	ldr	r2, [r7, #8]
 800853e:	429a      	cmp	r2, r3
 8008540:	d301      	bcc.n	8008546 <remove_chain+0x2a>
 8008542:	2302      	movs	r3, #2
 8008544:	e04b      	b.n	80085de <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d00c      	beq.n	8008566 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800854c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008550:	6879      	ldr	r1, [r7, #4]
 8008552:	69b8      	ldr	r0, [r7, #24]
 8008554:	f7ff fef8 	bl	8008348 <put_fat>
 8008558:	4603      	mov	r3, r0
 800855a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800855c:	7ffb      	ldrb	r3, [r7, #31]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d001      	beq.n	8008566 <remove_chain+0x4a>
 8008562:	7ffb      	ldrb	r3, [r7, #31]
 8008564:	e03b      	b.n	80085de <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008566:	68b9      	ldr	r1, [r7, #8]
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f7ff fe46 	bl	80081fa <get_fat>
 800856e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d031      	beq.n	80085da <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d101      	bne.n	8008580 <remove_chain+0x64>
 800857c:	2302      	movs	r3, #2
 800857e:	e02e      	b.n	80085de <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008586:	d101      	bne.n	800858c <remove_chain+0x70>
 8008588:	2301      	movs	r3, #1
 800858a:	e028      	b.n	80085de <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800858c:	2200      	movs	r2, #0
 800858e:	68b9      	ldr	r1, [r7, #8]
 8008590:	69b8      	ldr	r0, [r7, #24]
 8008592:	f7ff fed9 	bl	8008348 <put_fat>
 8008596:	4603      	mov	r3, r0
 8008598:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800859a:	7ffb      	ldrb	r3, [r7, #31]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d001      	beq.n	80085a4 <remove_chain+0x88>
 80085a0:	7ffb      	ldrb	r3, [r7, #31]
 80085a2:	e01c      	b.n	80085de <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	3b02      	subs	r3, #2
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d20b      	bcs.n	80085ca <remove_chain+0xae>
			fs->free_clst++;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	1c5a      	adds	r2, r3, #1
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	791b      	ldrb	r3, [r3, #4]
 80085c0:	f043 0301 	orr.w	r3, r3, #1
 80085c4:	b2da      	uxtb	r2, r3
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d3c6      	bcc.n	8008566 <remove_chain+0x4a>
 80085d8:	e000      	b.n	80085dc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80085da:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3720      	adds	r7, #32
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b088      	sub	sp, #32
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d10d      	bne.n	8008618 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d004      	beq.n	8008612 <create_chain+0x2c>
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	695b      	ldr	r3, [r3, #20]
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	429a      	cmp	r2, r3
 8008610:	d31b      	bcc.n	800864a <create_chain+0x64>
 8008612:	2301      	movs	r3, #1
 8008614:	61bb      	str	r3, [r7, #24]
 8008616:	e018      	b.n	800864a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7ff fded 	bl	80081fa <get_fat>
 8008620:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2b01      	cmp	r3, #1
 8008626:	d801      	bhi.n	800862c <create_chain+0x46>
 8008628:	2301      	movs	r3, #1
 800862a:	e070      	b.n	800870e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008632:	d101      	bne.n	8008638 <create_chain+0x52>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	e06a      	b.n	800870e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	68fa      	ldr	r2, [r7, #12]
 800863e:	429a      	cmp	r2, r3
 8008640:	d201      	bcs.n	8008646 <create_chain+0x60>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	e063      	b.n	800870e <create_chain+0x128>
		scl = clst;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	3301      	adds	r3, #1
 8008652:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	695b      	ldr	r3, [r3, #20]
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	429a      	cmp	r2, r3
 800865c:	d307      	bcc.n	800866e <create_chain+0x88>
				ncl = 2;
 800865e:	2302      	movs	r3, #2
 8008660:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008662:	69fa      	ldr	r2, [r7, #28]
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	429a      	cmp	r2, r3
 8008668:	d901      	bls.n	800866e <create_chain+0x88>
 800866a:	2300      	movs	r3, #0
 800866c:	e04f      	b.n	800870e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800866e:	69f9      	ldr	r1, [r7, #28]
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f7ff fdc2 	bl	80081fa <get_fat>
 8008676:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00e      	beq.n	800869c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d003      	beq.n	800868c <create_chain+0xa6>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800868a:	d101      	bne.n	8008690 <create_chain+0xaa>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	e03e      	b.n	800870e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008690:	69fa      	ldr	r2, [r7, #28]
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	429a      	cmp	r2, r3
 8008696:	d1da      	bne.n	800864e <create_chain+0x68>
 8008698:	2300      	movs	r3, #0
 800869a:	e038      	b.n	800870e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800869c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800869e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80086a2:	69f9      	ldr	r1, [r7, #28]
 80086a4:	6938      	ldr	r0, [r7, #16]
 80086a6:	f7ff fe4f 	bl	8008348 <put_fat>
 80086aa:	4603      	mov	r3, r0
 80086ac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80086ae:	7dfb      	ldrb	r3, [r7, #23]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d109      	bne.n	80086c8 <create_chain+0xe2>
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d006      	beq.n	80086c8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80086ba:	69fa      	ldr	r2, [r7, #28]
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	6938      	ldr	r0, [r7, #16]
 80086c0:	f7ff fe42 	bl	8008348 <put_fat>
 80086c4:	4603      	mov	r3, r0
 80086c6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d116      	bne.n	80086fc <create_chain+0x116>
		fs->last_clst = ncl;
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	69fa      	ldr	r2, [r7, #28]
 80086d2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	691a      	ldr	r2, [r3, #16]
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	695b      	ldr	r3, [r3, #20]
 80086dc:	3b02      	subs	r3, #2
 80086de:	429a      	cmp	r2, r3
 80086e0:	d804      	bhi.n	80086ec <create_chain+0x106>
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	1e5a      	subs	r2, r3, #1
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	791b      	ldrb	r3, [r3, #4]
 80086f0:	f043 0301 	orr.w	r3, r3, #1
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	711a      	strb	r2, [r3, #4]
 80086fa:	e007      	b.n	800870c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80086fc:	7dfb      	ldrb	r3, [r7, #23]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d102      	bne.n	8008708 <create_chain+0x122>
 8008702:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008706:	e000      	b.n	800870a <create_chain+0x124>
 8008708:	2301      	movs	r3, #1
 800870a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800870c:	69fb      	ldr	r3, [r7, #28]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3720      	adds	r7, #32
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008716:	b480      	push	{r7}
 8008718:	b087      	sub	sp, #28
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
 800871e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800872a:	3304      	adds	r3, #4
 800872c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	0a5b      	lsrs	r3, r3, #9
 8008732:	68fa      	ldr	r2, [r7, #12]
 8008734:	8952      	ldrh	r2, [r2, #10]
 8008736:	fbb3 f3f2 	udiv	r3, r3, r2
 800873a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	1d1a      	adds	r2, r3, #4
 8008740:	613a      	str	r2, [r7, #16]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d101      	bne.n	8008750 <clmt_clust+0x3a>
 800874c:	2300      	movs	r3, #0
 800874e:	e010      	b.n	8008772 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	429a      	cmp	r2, r3
 8008756:	d307      	bcc.n	8008768 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008758:	697a      	ldr	r2, [r7, #20]
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	3304      	adds	r3, #4
 8008764:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008766:	e7e9      	b.n	800873c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008768:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	4413      	add	r3, r2
}
 8008772:	4618      	mov	r0, r3
 8008774:	371c      	adds	r7, #28
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr

0800877e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b086      	sub	sp, #24
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
 8008786:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008794:	d204      	bcs.n	80087a0 <dir_sdi+0x22>
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	f003 031f 	and.w	r3, r3, #31
 800879c:	2b00      	cmp	r3, #0
 800879e:	d001      	beq.n	80087a4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80087a0:	2302      	movs	r3, #2
 80087a2:	e063      	b.n	800886c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	683a      	ldr	r2, [r7, #0]
 80087a8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d106      	bne.n	80087c4 <dir_sdi+0x46>
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d902      	bls.n	80087c4 <dir_sdi+0x46>
		clst = fs->dirbase;
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10c      	bne.n	80087e4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	095b      	lsrs	r3, r3, #5
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	8912      	ldrh	r2, [r2, #8]
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d301      	bcc.n	80087da <dir_sdi+0x5c>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e048      	b.n	800886c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	61da      	str	r2, [r3, #28]
 80087e2:	e029      	b.n	8008838 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	895b      	ldrh	r3, [r3, #10]
 80087e8:	025b      	lsls	r3, r3, #9
 80087ea:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80087ec:	e019      	b.n	8008822 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6979      	ldr	r1, [r7, #20]
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7ff fd01 	bl	80081fa <get_fat>
 80087f8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008800:	d101      	bne.n	8008806 <dir_sdi+0x88>
 8008802:	2301      	movs	r3, #1
 8008804:	e032      	b.n	800886c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d904      	bls.n	8008816 <dir_sdi+0x98>
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	695b      	ldr	r3, [r3, #20]
 8008810:	697a      	ldr	r2, [r7, #20]
 8008812:	429a      	cmp	r2, r3
 8008814:	d301      	bcc.n	800881a <dir_sdi+0x9c>
 8008816:	2302      	movs	r3, #2
 8008818:	e028      	b.n	800886c <dir_sdi+0xee>
			ofs -= csz;
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	1ad3      	subs	r3, r2, r3
 8008820:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008822:	683a      	ldr	r2, [r7, #0]
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	429a      	cmp	r2, r3
 8008828:	d2e1      	bcs.n	80087ee <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800882a:	6979      	ldr	r1, [r7, #20]
 800882c:	6938      	ldr	r0, [r7, #16]
 800882e:	f7ff fcc5 	bl	80081bc <clust2sect>
 8008832:	4602      	mov	r2, r0
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <dir_sdi+0xcc>
 8008846:	2302      	movs	r3, #2
 8008848:	e010      	b.n	800886c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	69da      	ldr	r2, [r3, #28]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	0a5b      	lsrs	r3, r3, #9
 8008852:	441a      	add	r2, r3
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008864:	441a      	add	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3718      	adds	r7, #24
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	3320      	adds	r3, #32
 800888a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	69db      	ldr	r3, [r3, #28]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d003      	beq.n	800889c <dir_next+0x28>
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800889a:	d301      	bcc.n	80088a0 <dir_next+0x2c>
 800889c:	2304      	movs	r3, #4
 800889e:	e0aa      	b.n	80089f6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f040 8098 	bne.w	80089dc <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	69db      	ldr	r3, [r3, #28]
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	699b      	ldr	r3, [r3, #24]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d10b      	bne.n	80088d6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	8912      	ldrh	r2, [r2, #8]
 80088c6:	4293      	cmp	r3, r2
 80088c8:	f0c0 8088 	bcc.w	80089dc <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	61da      	str	r2, [r3, #28]
 80088d2:	2304      	movs	r3, #4
 80088d4:	e08f      	b.n	80089f6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	0a5b      	lsrs	r3, r3, #9
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	8952      	ldrh	r2, [r2, #10]
 80088de:	3a01      	subs	r2, #1
 80088e0:	4013      	ands	r3, r2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d17a      	bne.n	80089dc <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	4619      	mov	r1, r3
 80088ee:	4610      	mov	r0, r2
 80088f0:	f7ff fc83 	bl	80081fa <get_fat>
 80088f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d801      	bhi.n	8008900 <dir_next+0x8c>
 80088fc:	2302      	movs	r3, #2
 80088fe:	e07a      	b.n	80089f6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008906:	d101      	bne.n	800890c <dir_next+0x98>
 8008908:	2301      	movs	r3, #1
 800890a:	e074      	b.n	80089f6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	697a      	ldr	r2, [r7, #20]
 8008912:	429a      	cmp	r2, r3
 8008914:	d358      	bcc.n	80089c8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d104      	bne.n	8008926 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	61da      	str	r2, [r3, #28]
 8008922:	2304      	movs	r3, #4
 8008924:	e067      	b.n	80089f6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	4619      	mov	r1, r3
 800892e:	4610      	mov	r0, r2
 8008930:	f7ff fe59 	bl	80085e6 <create_chain>
 8008934:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d101      	bne.n	8008940 <dir_next+0xcc>
 800893c:	2307      	movs	r3, #7
 800893e:	e05a      	b.n	80089f6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	2b01      	cmp	r3, #1
 8008944:	d101      	bne.n	800894a <dir_next+0xd6>
 8008946:	2302      	movs	r3, #2
 8008948:	e055      	b.n	80089f6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008950:	d101      	bne.n	8008956 <dir_next+0xe2>
 8008952:	2301      	movs	r3, #1
 8008954:	e04f      	b.n	80089f6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f7ff fb50 	bl	8007ffc <sync_window>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d001      	beq.n	8008966 <dir_next+0xf2>
 8008962:	2301      	movs	r3, #1
 8008964:	e047      	b.n	80089f6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3330      	adds	r3, #48	@ 0x30
 800896a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800896e:	2100      	movs	r1, #0
 8008970:	4618      	mov	r0, r3
 8008972:	f7ff f979 	bl	8007c68 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008976:	2300      	movs	r3, #0
 8008978:	613b      	str	r3, [r7, #16]
 800897a:	6979      	ldr	r1, [r7, #20]
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f7ff fc1d 	bl	80081bc <clust2sect>
 8008982:	4602      	mov	r2, r0
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008988:	e012      	b.n	80089b0 <dir_next+0x13c>
						fs->wflag = 1;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2201      	movs	r2, #1
 800898e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f7ff fb33 	bl	8007ffc <sync_window>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d001      	beq.n	80089a0 <dir_next+0x12c>
 800899c:	2301      	movs	r3, #1
 800899e:	e02a      	b.n	80089f6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	3301      	adds	r3, #1
 80089a4:	613b      	str	r3, [r7, #16]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089aa:	1c5a      	adds	r2, r3, #1
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	895b      	ldrh	r3, [r3, #10]
 80089b4:	461a      	mov	r2, r3
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d3e6      	bcc.n	800898a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	1ad2      	subs	r2, r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	697a      	ldr	r2, [r7, #20]
 80089cc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80089ce:	6979      	ldr	r1, [r7, #20]
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f7ff fbf3 	bl	80081bc <clust2sect>
 80089d6:	4602      	mov	r2, r0
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ee:	441a      	add	r2, r3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3718      	adds	r7, #24
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b086      	sub	sp, #24
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008a0e:	2100      	movs	r1, #0
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7ff feb4 	bl	800877e <dir_sdi>
 8008a16:	4603      	mov	r3, r0
 8008a18:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008a1a:	7dfb      	ldrb	r3, [r7, #23]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d12b      	bne.n	8008a78 <dir_alloc+0x7a>
		n = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	69db      	ldr	r3, [r3, #28]
 8008a28:	4619      	mov	r1, r3
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f7ff fb2a 	bl	8008084 <move_window>
 8008a30:	4603      	mov	r3, r0
 8008a32:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008a34:	7dfb      	ldrb	r3, [r7, #23]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d11d      	bne.n	8008a76 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a1b      	ldr	r3, [r3, #32]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2be5      	cmp	r3, #229	@ 0xe5
 8008a42:	d004      	beq.n	8008a4e <dir_alloc+0x50>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6a1b      	ldr	r3, [r3, #32]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d107      	bne.n	8008a5e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	3301      	adds	r3, #1
 8008a52:	613b      	str	r3, [r7, #16]
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d102      	bne.n	8008a62 <dir_alloc+0x64>
 8008a5c:	e00c      	b.n	8008a78 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008a5e:	2300      	movs	r3, #0
 8008a60:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008a62:	2101      	movs	r1, #1
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f7ff ff05 	bl	8008874 <dir_next>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0d7      	beq.n	8008a24 <dir_alloc+0x26>
 8008a74:	e000      	b.n	8008a78 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008a76:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
 8008a7a:	2b04      	cmp	r3, #4
 8008a7c:	d101      	bne.n	8008a82 <dir_alloc+0x84>
 8008a7e:	2307      	movs	r3, #7
 8008a80:	75fb      	strb	r3, [r7, #23]
	return res;
 8008a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	331a      	adds	r3, #26
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7ff f840 	bl	8007b20 <ld_word>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	2b03      	cmp	r3, #3
 8008aaa:	d109      	bne.n	8008ac0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	3314      	adds	r3, #20
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f7ff f835 	bl	8007b20 <ld_word>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	041b      	lsls	r3, r3, #16
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b084      	sub	sp, #16
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	60b9      	str	r1, [r7, #8]
 8008ad4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	331a      	adds	r3, #26
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	b292      	uxth	r2, r2
 8008ade:	4611      	mov	r1, r2
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f7ff f859 	bl	8007b98 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d109      	bne.n	8008b02 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	f103 0214 	add.w	r2, r3, #20
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	0c1b      	lsrs	r3, r3, #16
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	4619      	mov	r1, r3
 8008afc:	4610      	mov	r0, r2
 8008afe:	f7ff f84b 	bl	8007b98 <st_word>
	}
}
 8008b02:	bf00      	nop
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b086      	sub	sp, #24
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008b18:	2100      	movs	r1, #0
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff fe2f 	bl	800877e <dir_sdi>
 8008b20:	4603      	mov	r3, r0
 8008b22:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008b24:	7dfb      	ldrb	r3, [r7, #23]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <dir_find+0x24>
 8008b2a:	7dfb      	ldrb	r3, [r7, #23]
 8008b2c:	e03e      	b.n	8008bac <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	69db      	ldr	r3, [r3, #28]
 8008b32:	4619      	mov	r1, r3
 8008b34:	6938      	ldr	r0, [r7, #16]
 8008b36:	f7ff faa5 	bl	8008084 <move_window>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008b3e:	7dfb      	ldrb	r3, [r7, #23]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d12f      	bne.n	8008ba4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6a1b      	ldr	r3, [r3, #32]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d102      	bne.n	8008b58 <dir_find+0x4e>
 8008b52:	2304      	movs	r3, #4
 8008b54:	75fb      	strb	r3, [r7, #23]
 8008b56:	e028      	b.n	8008baa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	330b      	adds	r3, #11
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6a1b      	ldr	r3, [r3, #32]
 8008b6e:	330b      	adds	r3, #11
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	f003 0308 	and.w	r3, r3, #8
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d10a      	bne.n	8008b90 <dir_find+0x86>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a18      	ldr	r0, [r3, #32]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3324      	adds	r3, #36	@ 0x24
 8008b82:	220b      	movs	r2, #11
 8008b84:	4619      	mov	r1, r3
 8008b86:	f7ff f88a 	bl	8007c9e <mem_cmp>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00b      	beq.n	8008ba8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008b90:	2100      	movs	r1, #0
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f7ff fe6e 	bl	8008874 <dir_next>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008b9c:	7dfb      	ldrb	r3, [r7, #23]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d0c5      	beq.n	8008b2e <dir_find+0x24>
 8008ba2:	e002      	b.n	8008baa <dir_find+0xa0>
		if (res != FR_OK) break;
 8008ba4:	bf00      	nop
 8008ba6:	e000      	b.n	8008baa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008ba8:	bf00      	nop

	return res;
 8008baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3718      	adds	r7, #24
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7ff ff1a 	bl	80089fe <dir_alloc>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008bce:	7bfb      	ldrb	r3, [r7, #15]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d11c      	bne.n	8008c0e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	69db      	ldr	r3, [r3, #28]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	68b8      	ldr	r0, [r7, #8]
 8008bdc:	f7ff fa52 	bl	8008084 <move_window>
 8008be0:	4603      	mov	r3, r0
 8008be2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008be4:	7bfb      	ldrb	r3, [r7, #15]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d111      	bne.n	8008c0e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7ff f838 	bl	8007c68 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6a18      	ldr	r0, [r3, #32]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	3324      	adds	r3, #36	@ 0x24
 8008c00:	220b      	movs	r2, #11
 8008c02:	4619      	mov	r1, r3
 8008c04:	f7ff f80f 	bl	8007c26 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b088      	sub	sp, #32
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	60fb      	str	r3, [r7, #12]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3324      	adds	r3, #36	@ 0x24
 8008c2c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008c2e:	220b      	movs	r2, #11
 8008c30:	2120      	movs	r1, #32
 8008c32:	68b8      	ldr	r0, [r7, #8]
 8008c34:	f7ff f818 	bl	8007c68 <mem_set>
	si = i = 0; ni = 8;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	613b      	str	r3, [r7, #16]
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	61fb      	str	r3, [r7, #28]
 8008c40:	2308      	movs	r3, #8
 8008c42:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	1c5a      	adds	r2, r3, #1
 8008c48:	61fa      	str	r2, [r7, #28]
 8008c4a:	68fa      	ldr	r2, [r7, #12]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008c52:	7efb      	ldrb	r3, [r7, #27]
 8008c54:	2b20      	cmp	r3, #32
 8008c56:	d94e      	bls.n	8008cf6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008c58:	7efb      	ldrb	r3, [r7, #27]
 8008c5a:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c5c:	d006      	beq.n	8008c6c <create_name+0x54>
 8008c5e:	7efb      	ldrb	r3, [r7, #27]
 8008c60:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c62:	d110      	bne.n	8008c86 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008c64:	e002      	b.n	8008c6c <create_name+0x54>
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	61fb      	str	r3, [r7, #28]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	69fb      	ldr	r3, [r7, #28]
 8008c70:	4413      	add	r3, r2
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c76:	d0f6      	beq.n	8008c66 <create_name+0x4e>
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c82:	d0f0      	beq.n	8008c66 <create_name+0x4e>
			break;
 8008c84:	e038      	b.n	8008cf8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008c86:	7efb      	ldrb	r3, [r7, #27]
 8008c88:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c8a:	d003      	beq.n	8008c94 <create_name+0x7c>
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d30c      	bcc.n	8008cae <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	2b0b      	cmp	r3, #11
 8008c98:	d002      	beq.n	8008ca0 <create_name+0x88>
 8008c9a:	7efb      	ldrb	r3, [r7, #27]
 8008c9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c9e:	d001      	beq.n	8008ca4 <create_name+0x8c>
 8008ca0:	2306      	movs	r3, #6
 8008ca2:	e044      	b.n	8008d2e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008ca4:	2308      	movs	r3, #8
 8008ca6:	613b      	str	r3, [r7, #16]
 8008ca8:	230b      	movs	r3, #11
 8008caa:	617b      	str	r3, [r7, #20]
			continue;
 8008cac:	e022      	b.n	8008cf4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008cae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	da04      	bge.n	8008cc0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008cb6:	7efb      	ldrb	r3, [r7, #27]
 8008cb8:	3b80      	subs	r3, #128	@ 0x80
 8008cba:	4a1f      	ldr	r2, [pc, #124]	@ (8008d38 <create_name+0x120>)
 8008cbc:	5cd3      	ldrb	r3, [r2, r3]
 8008cbe:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008cc0:	7efb      	ldrb	r3, [r7, #27]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	481d      	ldr	r0, [pc, #116]	@ (8008d3c <create_name+0x124>)
 8008cc6:	f7ff f811 	bl	8007cec <chk_chr>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d001      	beq.n	8008cd4 <create_name+0xbc>
 8008cd0:	2306      	movs	r3, #6
 8008cd2:	e02c      	b.n	8008d2e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008cd4:	7efb      	ldrb	r3, [r7, #27]
 8008cd6:	2b60      	cmp	r3, #96	@ 0x60
 8008cd8:	d905      	bls.n	8008ce6 <create_name+0xce>
 8008cda:	7efb      	ldrb	r3, [r7, #27]
 8008cdc:	2b7a      	cmp	r3, #122	@ 0x7a
 8008cde:	d802      	bhi.n	8008ce6 <create_name+0xce>
 8008ce0:	7efb      	ldrb	r3, [r7, #27]
 8008ce2:	3b20      	subs	r3, #32
 8008ce4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	1c5a      	adds	r2, r3, #1
 8008cea:	613a      	str	r2, [r7, #16]
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	4413      	add	r3, r2
 8008cf0:	7efa      	ldrb	r2, [r7, #27]
 8008cf2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008cf4:	e7a6      	b.n	8008c44 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008cf6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	441a      	add	r2, r3
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d101      	bne.n	8008d0c <create_name+0xf4>
 8008d08:	2306      	movs	r3, #6
 8008d0a:	e010      	b.n	8008d2e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	2be5      	cmp	r3, #229	@ 0xe5
 8008d12:	d102      	bne.n	8008d1a <create_name+0x102>
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	2205      	movs	r2, #5
 8008d18:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008d1a:	7efb      	ldrb	r3, [r7, #27]
 8008d1c:	2b20      	cmp	r3, #32
 8008d1e:	d801      	bhi.n	8008d24 <create_name+0x10c>
 8008d20:	2204      	movs	r2, #4
 8008d22:	e000      	b.n	8008d26 <create_name+0x10e>
 8008d24:	2200      	movs	r2, #0
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	330b      	adds	r3, #11
 8008d2a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008d2c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3720      	adds	r7, #32
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	0800db44 	.word	0x0800db44
 8008d3c:	0800daa8 	.word	0x0800daa8

08008d40 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008d54:	e002      	b.n	8008d5c <follow_path+0x1c>
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	603b      	str	r3, [r7, #0]
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	2b2f      	cmp	r3, #47	@ 0x2f
 8008d62:	d0f8      	beq.n	8008d56 <follow_path+0x16>
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2b5c      	cmp	r3, #92	@ 0x5c
 8008d6a:	d0f4      	beq.n	8008d56 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	2b1f      	cmp	r3, #31
 8008d78:	d80a      	bhi.n	8008d90 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2280      	movs	r2, #128	@ 0x80
 8008d7e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008d82:	2100      	movs	r1, #0
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f7ff fcfa 	bl	800877e <dir_sdi>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	75fb      	strb	r3, [r7, #23]
 8008d8e:	e043      	b.n	8008e18 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008d90:	463b      	mov	r3, r7
 8008d92:	4619      	mov	r1, r3
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f7ff ff3f 	bl	8008c18 <create_name>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d134      	bne.n	8008e0e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f7ff feb0 	bl	8008b0a <dir_find>
 8008daa:	4603      	mov	r3, r0
 8008dac:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008db4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008db6:	7dfb      	ldrb	r3, [r7, #23]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00a      	beq.n	8008dd2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008dbc:	7dfb      	ldrb	r3, [r7, #23]
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	d127      	bne.n	8008e12 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008dc2:	7afb      	ldrb	r3, [r7, #11]
 8008dc4:	f003 0304 	and.w	r3, r3, #4
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d122      	bne.n	8008e12 <follow_path+0xd2>
 8008dcc:	2305      	movs	r3, #5
 8008dce:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008dd0:	e01f      	b.n	8008e12 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008dd2:	7afb      	ldrb	r3, [r7, #11]
 8008dd4:	f003 0304 	and.w	r3, r3, #4
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d11c      	bne.n	8008e16 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	799b      	ldrb	r3, [r3, #6]
 8008de0:	f003 0310 	and.w	r3, r3, #16
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d102      	bne.n	8008dee <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008de8:	2305      	movs	r3, #5
 8008dea:	75fb      	strb	r3, [r7, #23]
 8008dec:	e014      	b.n	8008e18 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	695b      	ldr	r3, [r3, #20]
 8008df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dfc:	4413      	add	r3, r2
 8008dfe:	4619      	mov	r1, r3
 8008e00:	68f8      	ldr	r0, [r7, #12]
 8008e02:	f7ff fe43 	bl	8008a8c <ld_clust>
 8008e06:	4602      	mov	r2, r0
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008e0c:	e7c0      	b.n	8008d90 <follow_path+0x50>
			if (res != FR_OK) break;
 8008e0e:	bf00      	nop
 8008e10:	e002      	b.n	8008e18 <follow_path+0xd8>
				break;
 8008e12:	bf00      	nop
 8008e14:	e000      	b.n	8008e18 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008e16:	bf00      	nop
			}
		}
	}

	return res;
 8008e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3718      	adds	r7, #24
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}

08008e22 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008e22:	b480      	push	{r7}
 8008e24:	b087      	sub	sp, #28
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008e2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e2e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d031      	beq.n	8008e9c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	617b      	str	r3, [r7, #20]
 8008e3e:	e002      	b.n	8008e46 <get_ldnumber+0x24>
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	3301      	adds	r3, #1
 8008e44:	617b      	str	r3, [r7, #20]
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	2b20      	cmp	r3, #32
 8008e4c:	d903      	bls.n	8008e56 <get_ldnumber+0x34>
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	781b      	ldrb	r3, [r3, #0]
 8008e52:	2b3a      	cmp	r3, #58	@ 0x3a
 8008e54:	d1f4      	bne.n	8008e40 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008e5c:	d11c      	bne.n	8008e98 <get_ldnumber+0x76>
			tp = *path;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	60fa      	str	r2, [r7, #12]
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	3b30      	subs	r3, #48	@ 0x30
 8008e6e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	2b09      	cmp	r3, #9
 8008e74:	d80e      	bhi.n	8008e94 <get_ldnumber+0x72>
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d10a      	bne.n	8008e94 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d107      	bne.n	8008e94 <get_ldnumber+0x72>
					vol = (int)i;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	617b      	str	r3, [r7, #20]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	e002      	b.n	8008e9e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008e98:	2300      	movs	r3, #0
 8008e9a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008e9c:	693b      	ldr	r3, [r7, #16]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	371c      	adds	r7, #28
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
	...

08008eac <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	70da      	strb	r2, [r3, #3]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008ec4:	6839      	ldr	r1, [r7, #0]
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f7ff f8dc 	bl	8008084 <move_window>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d001      	beq.n	8008ed6 <check_fs+0x2a>
 8008ed2:	2304      	movs	r3, #4
 8008ed4:	e038      	b.n	8008f48 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	3330      	adds	r3, #48	@ 0x30
 8008eda:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7fe fe1e 	bl	8007b20 <ld_word>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d001      	beq.n	8008ef4 <check_fs+0x48>
 8008ef0:	2303      	movs	r3, #3
 8008ef2:	e029      	b.n	8008f48 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008efa:	2be9      	cmp	r3, #233	@ 0xe9
 8008efc:	d009      	beq.n	8008f12 <check_fs+0x66>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008f04:	2beb      	cmp	r3, #235	@ 0xeb
 8008f06:	d11e      	bne.n	8008f46 <check_fs+0x9a>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008f0e:	2b90      	cmp	r3, #144	@ 0x90
 8008f10:	d119      	bne.n	8008f46 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	3330      	adds	r3, #48	@ 0x30
 8008f16:	3336      	adds	r3, #54	@ 0x36
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f7fe fe1a 	bl	8007b52 <ld_dword>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008f24:	4a0a      	ldr	r2, [pc, #40]	@ (8008f50 <check_fs+0xa4>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d101      	bne.n	8008f2e <check_fs+0x82>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	e00c      	b.n	8008f48 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	3330      	adds	r3, #48	@ 0x30
 8008f32:	3352      	adds	r3, #82	@ 0x52
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fe fe0c 	bl	8007b52 <ld_dword>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	4a05      	ldr	r2, [pc, #20]	@ (8008f54 <check_fs+0xa8>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d101      	bne.n	8008f46 <check_fs+0x9a>
 8008f42:	2300      	movs	r3, #0
 8008f44:	e000      	b.n	8008f48 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008f46:	2302      	movs	r3, #2
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3708      	adds	r7, #8
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}
 8008f50:	00544146 	.word	0x00544146
 8008f54:	33544146 	.word	0x33544146

08008f58 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b096      	sub	sp, #88	@ 0x58
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	4613      	mov	r3, r2
 8008f64:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f7ff ff58 	bl	8008e22 <get_ldnumber>
 8008f72:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	da01      	bge.n	8008f7e <find_volume+0x26>
 8008f7a:	230b      	movs	r3, #11
 8008f7c:	e22d      	b.n	80093da <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008f7e:	4aa1      	ldr	r2, [pc, #644]	@ (8009204 <find_volume+0x2ac>)
 8008f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f86:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d101      	bne.n	8008f92 <find_volume+0x3a>
 8008f8e:	230c      	movs	r3, #12
 8008f90:	e223      	b.n	80093da <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f96:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008f98:	79fb      	ldrb	r3, [r7, #7]
 8008f9a:	f023 0301 	bic.w	r3, r3, #1
 8008f9e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d01a      	beq.n	8008fde <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008faa:	785b      	ldrb	r3, [r3, #1]
 8008fac:	4618      	mov	r0, r3
 8008fae:	f7fe fd19 	bl	80079e4 <disk_status>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008fb8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fbc:	f003 0301 	and.w	r3, r3, #1
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d10c      	bne.n	8008fde <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008fc4:	79fb      	ldrb	r3, [r7, #7]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d007      	beq.n	8008fda <find_volume+0x82>
 8008fca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fce:	f003 0304 	and.w	r3, r3, #4
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d001      	beq.n	8008fda <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008fd6:	230a      	movs	r3, #10
 8008fd8:	e1ff      	b.n	80093da <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008fda:	2300      	movs	r3, #0
 8008fdc:	e1fd      	b.n	80093da <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fe6:	b2da      	uxtb	r2, r3
 8008fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fea:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fee:	785b      	ldrb	r3, [r3, #1]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fe fd11 	bl	8007a18 <disk_initialize>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008ffc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009000:	f003 0301 	and.w	r3, r3, #1
 8009004:	2b00      	cmp	r3, #0
 8009006:	d001      	beq.n	800900c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009008:	2303      	movs	r3, #3
 800900a:	e1e6      	b.n	80093da <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800900c:	79fb      	ldrb	r3, [r7, #7]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d007      	beq.n	8009022 <find_volume+0xca>
 8009012:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009016:	f003 0304 	and.w	r3, r3, #4
 800901a:	2b00      	cmp	r3, #0
 800901c:	d001      	beq.n	8009022 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800901e:	230a      	movs	r3, #10
 8009020:	e1db      	b.n	80093da <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009022:	2300      	movs	r3, #0
 8009024:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009026:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009028:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800902a:	f7ff ff3f 	bl	8008eac <check_fs>
 800902e:	4603      	mov	r3, r0
 8009030:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009034:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009038:	2b02      	cmp	r3, #2
 800903a:	d149      	bne.n	80090d0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800903c:	2300      	movs	r3, #0
 800903e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009040:	e01e      	b.n	8009080 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009044:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800904a:	011b      	lsls	r3, r3, #4
 800904c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009050:	4413      	add	r3, r2
 8009052:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009056:	3304      	adds	r3, #4
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d006      	beq.n	800906c <find_volume+0x114>
 800905e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009060:	3308      	adds	r3, #8
 8009062:	4618      	mov	r0, r3
 8009064:	f7fe fd75 	bl	8007b52 <ld_dword>
 8009068:	4602      	mov	r2, r0
 800906a:	e000      	b.n	800906e <find_volume+0x116>
 800906c:	2200      	movs	r2, #0
 800906e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	3358      	adds	r3, #88	@ 0x58
 8009074:	443b      	add	r3, r7
 8009076:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800907a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800907c:	3301      	adds	r3, #1
 800907e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009082:	2b03      	cmp	r3, #3
 8009084:	d9dd      	bls.n	8009042 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009086:	2300      	movs	r3, #0
 8009088:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800908a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800908c:	2b00      	cmp	r3, #0
 800908e:	d002      	beq.n	8009096 <find_volume+0x13e>
 8009090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009092:	3b01      	subs	r3, #1
 8009094:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	3358      	adds	r3, #88	@ 0x58
 800909c:	443b      	add	r3, r7
 800909e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80090a2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80090a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d005      	beq.n	80090b6 <find_volume+0x15e>
 80090aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80090ac:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80090ae:	f7ff fefd 	bl	8008eac <check_fs>
 80090b2:	4603      	mov	r3, r0
 80090b4:	e000      	b.n	80090b8 <find_volume+0x160>
 80090b6:	2303      	movs	r3, #3
 80090b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80090bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d905      	bls.n	80090d0 <find_volume+0x178>
 80090c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090c6:	3301      	adds	r3, #1
 80090c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80090ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090cc:	2b03      	cmp	r3, #3
 80090ce:	d9e2      	bls.n	8009096 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80090d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090d4:	2b04      	cmp	r3, #4
 80090d6:	d101      	bne.n	80090dc <find_volume+0x184>
 80090d8:	2301      	movs	r3, #1
 80090da:	e17e      	b.n	80093da <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80090dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d901      	bls.n	80090e8 <find_volume+0x190>
 80090e4:	230d      	movs	r3, #13
 80090e6:	e178      	b.n	80093da <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80090e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ea:	3330      	adds	r3, #48	@ 0x30
 80090ec:	330b      	adds	r3, #11
 80090ee:	4618      	mov	r0, r3
 80090f0:	f7fe fd16 	bl	8007b20 <ld_word>
 80090f4:	4603      	mov	r3, r0
 80090f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090fa:	d001      	beq.n	8009100 <find_volume+0x1a8>
 80090fc:	230d      	movs	r3, #13
 80090fe:	e16c      	b.n	80093da <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009102:	3330      	adds	r3, #48	@ 0x30
 8009104:	3316      	adds	r3, #22
 8009106:	4618      	mov	r0, r3
 8009108:	f7fe fd0a 	bl	8007b20 <ld_word>
 800910c:	4603      	mov	r3, r0
 800910e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009112:	2b00      	cmp	r3, #0
 8009114:	d106      	bne.n	8009124 <find_volume+0x1cc>
 8009116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009118:	3330      	adds	r3, #48	@ 0x30
 800911a:	3324      	adds	r3, #36	@ 0x24
 800911c:	4618      	mov	r0, r3
 800911e:	f7fe fd18 	bl	8007b52 <ld_dword>
 8009122:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8009124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009126:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009128:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800912a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8009130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009132:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009136:	789b      	ldrb	r3, [r3, #2]
 8009138:	2b01      	cmp	r3, #1
 800913a:	d005      	beq.n	8009148 <find_volume+0x1f0>
 800913c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800913e:	789b      	ldrb	r3, [r3, #2]
 8009140:	2b02      	cmp	r3, #2
 8009142:	d001      	beq.n	8009148 <find_volume+0x1f0>
 8009144:	230d      	movs	r3, #13
 8009146:	e148      	b.n	80093da <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914a:	789b      	ldrb	r3, [r3, #2]
 800914c:	461a      	mov	r2, r3
 800914e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009150:	fb02 f303 	mul.w	r3, r2, r3
 8009154:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800915c:	461a      	mov	r2, r3
 800915e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009160:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009164:	895b      	ldrh	r3, [r3, #10]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d008      	beq.n	800917c <find_volume+0x224>
 800916a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800916c:	895b      	ldrh	r3, [r3, #10]
 800916e:	461a      	mov	r2, r3
 8009170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009172:	895b      	ldrh	r3, [r3, #10]
 8009174:	3b01      	subs	r3, #1
 8009176:	4013      	ands	r3, r2
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <find_volume+0x228>
 800917c:	230d      	movs	r3, #13
 800917e:	e12c      	b.n	80093da <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009182:	3330      	adds	r3, #48	@ 0x30
 8009184:	3311      	adds	r3, #17
 8009186:	4618      	mov	r0, r3
 8009188:	f7fe fcca 	bl	8007b20 <ld_word>
 800918c:	4603      	mov	r3, r0
 800918e:	461a      	mov	r2, r3
 8009190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009192:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009196:	891b      	ldrh	r3, [r3, #8]
 8009198:	f003 030f 	and.w	r3, r3, #15
 800919c:	b29b      	uxth	r3, r3
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d001      	beq.n	80091a6 <find_volume+0x24e>
 80091a2:	230d      	movs	r3, #13
 80091a4:	e119      	b.n	80093da <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80091a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a8:	3330      	adds	r3, #48	@ 0x30
 80091aa:	3313      	adds	r3, #19
 80091ac:	4618      	mov	r0, r3
 80091ae:	f7fe fcb7 	bl	8007b20 <ld_word>
 80091b2:	4603      	mov	r3, r0
 80091b4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80091b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d106      	bne.n	80091ca <find_volume+0x272>
 80091bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091be:	3330      	adds	r3, #48	@ 0x30
 80091c0:	3320      	adds	r3, #32
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7fe fcc5 	bl	8007b52 <ld_dword>
 80091c8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80091ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091cc:	3330      	adds	r3, #48	@ 0x30
 80091ce:	330e      	adds	r3, #14
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7fe fca5 	bl	8007b20 <ld_word>
 80091d6:	4603      	mov	r3, r0
 80091d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80091da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d101      	bne.n	80091e4 <find_volume+0x28c>
 80091e0:	230d      	movs	r3, #13
 80091e2:	e0fa      	b.n	80093da <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80091e4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80091e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091e8:	4413      	add	r3, r2
 80091ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091ec:	8912      	ldrh	r2, [r2, #8]
 80091ee:	0912      	lsrs	r2, r2, #4
 80091f0:	b292      	uxth	r2, r2
 80091f2:	4413      	add	r3, r2
 80091f4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80091f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d204      	bcs.n	8009208 <find_volume+0x2b0>
 80091fe:	230d      	movs	r3, #13
 8009200:	e0eb      	b.n	80093da <find_volume+0x482>
 8009202:	bf00      	nop
 8009204:	200007a0 	.word	0x200007a0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009208:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800920a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920c:	1ad3      	subs	r3, r2, r3
 800920e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009210:	8952      	ldrh	r2, [r2, #10]
 8009212:	fbb3 f3f2 	udiv	r3, r3, r2
 8009216:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800921a:	2b00      	cmp	r3, #0
 800921c:	d101      	bne.n	8009222 <find_volume+0x2ca>
 800921e:	230d      	movs	r3, #13
 8009220:	e0db      	b.n	80093da <find_volume+0x482>
		fmt = FS_FAT32;
 8009222:	2303      	movs	r3, #3
 8009224:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800922e:	4293      	cmp	r3, r2
 8009230:	d802      	bhi.n	8009238 <find_volume+0x2e0>
 8009232:	2302      	movs	r3, #2
 8009234:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800923e:	4293      	cmp	r3, r2
 8009240:	d802      	bhi.n	8009248 <find_volume+0x2f0>
 8009242:	2301      	movs	r3, #1
 8009244:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924a:	1c9a      	adds	r2, r3, #2
 800924c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009252:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009254:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009256:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009258:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800925a:	441a      	add	r2, r3
 800925c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800925e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009260:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009264:	441a      	add	r2, r3
 8009266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009268:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800926a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800926e:	2b03      	cmp	r3, #3
 8009270:	d11e      	bne.n	80092b0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009274:	3330      	adds	r3, #48	@ 0x30
 8009276:	332a      	adds	r3, #42	@ 0x2a
 8009278:	4618      	mov	r0, r3
 800927a:	f7fe fc51 	bl	8007b20 <ld_word>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <find_volume+0x330>
 8009284:	230d      	movs	r3, #13
 8009286:	e0a8      	b.n	80093da <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928a:	891b      	ldrh	r3, [r3, #8]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d001      	beq.n	8009294 <find_volume+0x33c>
 8009290:	230d      	movs	r3, #13
 8009292:	e0a2      	b.n	80093da <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009296:	3330      	adds	r3, #48	@ 0x30
 8009298:	332c      	adds	r3, #44	@ 0x2c
 800929a:	4618      	mov	r0, r3
 800929c:	f7fe fc59 	bl	8007b52 <ld_dword>
 80092a0:	4602      	mov	r2, r0
 80092a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80092a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a8:	695b      	ldr	r3, [r3, #20]
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80092ae:	e01f      	b.n	80092f0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80092b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b2:	891b      	ldrh	r3, [r3, #8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <find_volume+0x364>
 80092b8:	230d      	movs	r3, #13
 80092ba:	e08e      	b.n	80093da <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80092bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092be:	6a1a      	ldr	r2, [r3, #32]
 80092c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092c2:	441a      	add	r2, r3
 80092c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c6:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80092c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d103      	bne.n	80092d8 <find_volume+0x380>
 80092d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	005b      	lsls	r3, r3, #1
 80092d6:	e00a      	b.n	80092ee <find_volume+0x396>
 80092d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092da:	695a      	ldr	r2, [r3, #20]
 80092dc:	4613      	mov	r3, r2
 80092de:	005b      	lsls	r3, r3, #1
 80092e0:	4413      	add	r3, r2
 80092e2:	085a      	lsrs	r2, r3, #1
 80092e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e6:	695b      	ldr	r3, [r3, #20]
 80092e8:	f003 0301 	and.w	r3, r3, #1
 80092ec:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80092ee:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80092f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f2:	699a      	ldr	r2, [r3, #24]
 80092f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092f6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80092fa:	0a5b      	lsrs	r3, r3, #9
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d201      	bcs.n	8009304 <find_volume+0x3ac>
 8009300:	230d      	movs	r3, #13
 8009302:	e06a      	b.n	80093da <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009306:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800930a:	611a      	str	r2, [r3, #16]
 800930c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800930e:	691a      	ldr	r2, [r3, #16]
 8009310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009312:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009316:	2280      	movs	r2, #128	@ 0x80
 8009318:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800931a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800931e:	2b03      	cmp	r3, #3
 8009320:	d149      	bne.n	80093b6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009324:	3330      	adds	r3, #48	@ 0x30
 8009326:	3330      	adds	r3, #48	@ 0x30
 8009328:	4618      	mov	r0, r3
 800932a:	f7fe fbf9 	bl	8007b20 <ld_word>
 800932e:	4603      	mov	r3, r0
 8009330:	2b01      	cmp	r3, #1
 8009332:	d140      	bne.n	80093b6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009336:	3301      	adds	r3, #1
 8009338:	4619      	mov	r1, r3
 800933a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800933c:	f7fe fea2 	bl	8008084 <move_window>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d137      	bne.n	80093b6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009348:	2200      	movs	r2, #0
 800934a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800934c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934e:	3330      	adds	r3, #48	@ 0x30
 8009350:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009354:	4618      	mov	r0, r3
 8009356:	f7fe fbe3 	bl	8007b20 <ld_word>
 800935a:	4603      	mov	r3, r0
 800935c:	461a      	mov	r2, r3
 800935e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009362:	429a      	cmp	r2, r3
 8009364:	d127      	bne.n	80093b6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009368:	3330      	adds	r3, #48	@ 0x30
 800936a:	4618      	mov	r0, r3
 800936c:	f7fe fbf1 	bl	8007b52 <ld_dword>
 8009370:	4603      	mov	r3, r0
 8009372:	4a1c      	ldr	r2, [pc, #112]	@ (80093e4 <find_volume+0x48c>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d11e      	bne.n	80093b6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937a:	3330      	adds	r3, #48	@ 0x30
 800937c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009380:	4618      	mov	r0, r3
 8009382:	f7fe fbe6 	bl	8007b52 <ld_dword>
 8009386:	4603      	mov	r3, r0
 8009388:	4a17      	ldr	r2, [pc, #92]	@ (80093e8 <find_volume+0x490>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d113      	bne.n	80093b6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800938e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009390:	3330      	adds	r3, #48	@ 0x30
 8009392:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8009396:	4618      	mov	r0, r3
 8009398:	f7fe fbdb 	bl	8007b52 <ld_dword>
 800939c:	4602      	mov	r2, r0
 800939e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80093a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a4:	3330      	adds	r3, #48	@ 0x30
 80093a6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fe fbd1 	bl	8007b52 <ld_dword>
 80093b0:	4602      	mov	r2, r0
 80093b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80093b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80093bc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80093be:	4b0b      	ldr	r3, [pc, #44]	@ (80093ec <find_volume+0x494>)
 80093c0:	881b      	ldrh	r3, [r3, #0]
 80093c2:	3301      	adds	r3, #1
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	4b09      	ldr	r3, [pc, #36]	@ (80093ec <find_volume+0x494>)
 80093c8:	801a      	strh	r2, [r3, #0]
 80093ca:	4b08      	ldr	r3, [pc, #32]	@ (80093ec <find_volume+0x494>)
 80093cc:	881a      	ldrh	r2, [r3, #0]
 80093ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80093d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80093d4:	f7fe fdee 	bl	8007fb4 <clear_lock>
#endif
	return FR_OK;
 80093d8:	2300      	movs	r3, #0
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3758      	adds	r7, #88	@ 0x58
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	41615252 	.word	0x41615252
 80093e8:	61417272 	.word	0x61417272
 80093ec:	200007a4 	.word	0x200007a4

080093f0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80093fa:	2309      	movs	r3, #9
 80093fc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d01c      	beq.n	800943e <validate+0x4e>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d018      	beq.n	800943e <validate+0x4e>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d013      	beq.n	800943e <validate+0x4e>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	889a      	ldrh	r2, [r3, #4]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	88db      	ldrh	r3, [r3, #6]
 8009420:	429a      	cmp	r2, r3
 8009422:	d10c      	bne.n	800943e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	785b      	ldrb	r3, [r3, #1]
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe fada 	bl	80079e4 <disk_status>
 8009430:	4603      	mov	r3, r0
 8009432:	f003 0301 	and.w	r3, r3, #1
 8009436:	2b00      	cmp	r3, #0
 8009438:	d101      	bne.n	800943e <validate+0x4e>
			res = FR_OK;
 800943a:	2300      	movs	r3, #0
 800943c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800943e:	7bfb      	ldrb	r3, [r7, #15]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d102      	bne.n	800944a <validate+0x5a>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	e000      	b.n	800944c <validate+0x5c>
 800944a:	2300      	movs	r3, #0
 800944c:	683a      	ldr	r2, [r7, #0]
 800944e:	6013      	str	r3, [r2, #0]
	return res;
 8009450:	7bfb      	ldrb	r3, [r7, #15]
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
	...

0800945c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b088      	sub	sp, #32
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	4613      	mov	r3, r2
 8009468:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800946e:	f107 0310 	add.w	r3, r7, #16
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff fcd5 	bl	8008e22 <get_ldnumber>
 8009478:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	2b00      	cmp	r3, #0
 800947e:	da01      	bge.n	8009484 <f_mount+0x28>
 8009480:	230b      	movs	r3, #11
 8009482:	e02b      	b.n	80094dc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009484:	4a17      	ldr	r2, [pc, #92]	@ (80094e4 <f_mount+0x88>)
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800948c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d005      	beq.n	80094a0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009494:	69b8      	ldr	r0, [r7, #24]
 8009496:	f7fe fd8d 	bl	8007fb4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	2200      	movs	r2, #0
 800949e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d002      	beq.n	80094ac <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	490d      	ldr	r1, [pc, #52]	@ (80094e4 <f_mount+0x88>)
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d002      	beq.n	80094c2 <f_mount+0x66>
 80094bc:	79fb      	ldrb	r3, [r7, #7]
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d001      	beq.n	80094c6 <f_mount+0x6a>
 80094c2:	2300      	movs	r3, #0
 80094c4:	e00a      	b.n	80094dc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80094c6:	f107 010c 	add.w	r1, r7, #12
 80094ca:	f107 0308 	add.w	r3, r7, #8
 80094ce:	2200      	movs	r2, #0
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7ff fd41 	bl	8008f58 <find_volume>
 80094d6:	4603      	mov	r3, r0
 80094d8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80094da:	7dfb      	ldrb	r3, [r7, #23]
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3720      	adds	r7, #32
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	200007a0 	.word	0x200007a0

080094e8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b098      	sub	sp, #96	@ 0x60
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	60b9      	str	r1, [r7, #8]
 80094f2:	4613      	mov	r3, r2
 80094f4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <f_open+0x18>
 80094fc:	2309      	movs	r3, #9
 80094fe:	e1a9      	b.n	8009854 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009500:	79fb      	ldrb	r3, [r7, #7]
 8009502:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009506:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009508:	79fa      	ldrb	r2, [r7, #7]
 800950a:	f107 0110 	add.w	r1, r7, #16
 800950e:	f107 0308 	add.w	r3, r7, #8
 8009512:	4618      	mov	r0, r3
 8009514:	f7ff fd20 	bl	8008f58 <find_volume>
 8009518:	4603      	mov	r3, r0
 800951a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800951e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009522:	2b00      	cmp	r3, #0
 8009524:	f040 818d 	bne.w	8009842 <f_open+0x35a>
		dj.obj.fs = fs;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	f107 0314 	add.w	r3, r7, #20
 8009532:	4611      	mov	r1, r2
 8009534:	4618      	mov	r0, r3
 8009536:	f7ff fc03 	bl	8008d40 <follow_path>
 800953a:	4603      	mov	r3, r0
 800953c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009540:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009544:	2b00      	cmp	r3, #0
 8009546:	d118      	bne.n	800957a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009548:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800954c:	b25b      	sxtb	r3, r3
 800954e:	2b00      	cmp	r3, #0
 8009550:	da03      	bge.n	800955a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009552:	2306      	movs	r3, #6
 8009554:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009558:	e00f      	b.n	800957a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800955a:	79fb      	ldrb	r3, [r7, #7]
 800955c:	2b01      	cmp	r3, #1
 800955e:	bf8c      	ite	hi
 8009560:	2301      	movhi	r3, #1
 8009562:	2300      	movls	r3, #0
 8009564:	b2db      	uxtb	r3, r3
 8009566:	461a      	mov	r2, r3
 8009568:	f107 0314 	add.w	r3, r7, #20
 800956c:	4611      	mov	r1, r2
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fbd8 	bl	8007d24 <chk_lock>
 8009574:	4603      	mov	r3, r0
 8009576:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800957a:	79fb      	ldrb	r3, [r7, #7]
 800957c:	f003 031c 	and.w	r3, r3, #28
 8009580:	2b00      	cmp	r3, #0
 8009582:	d07f      	beq.n	8009684 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009584:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009588:	2b00      	cmp	r3, #0
 800958a:	d017      	beq.n	80095bc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800958c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009590:	2b04      	cmp	r3, #4
 8009592:	d10e      	bne.n	80095b2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009594:	f7fe fc22 	bl	8007ddc <enq_lock>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d006      	beq.n	80095ac <f_open+0xc4>
 800959e:	f107 0314 	add.w	r3, r7, #20
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7ff fb06 	bl	8008bb4 <dir_register>
 80095a8:	4603      	mov	r3, r0
 80095aa:	e000      	b.n	80095ae <f_open+0xc6>
 80095ac:	2312      	movs	r3, #18
 80095ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80095b2:	79fb      	ldrb	r3, [r7, #7]
 80095b4:	f043 0308 	orr.w	r3, r3, #8
 80095b8:	71fb      	strb	r3, [r7, #7]
 80095ba:	e010      	b.n	80095de <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80095bc:	7ebb      	ldrb	r3, [r7, #26]
 80095be:	f003 0311 	and.w	r3, r3, #17
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d003      	beq.n	80095ce <f_open+0xe6>
					res = FR_DENIED;
 80095c6:	2307      	movs	r3, #7
 80095c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80095cc:	e007      	b.n	80095de <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80095ce:	79fb      	ldrb	r3, [r7, #7]
 80095d0:	f003 0304 	and.w	r3, r3, #4
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <f_open+0xf6>
 80095d8:	2308      	movs	r3, #8
 80095da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80095de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d168      	bne.n	80096b8 <f_open+0x1d0>
 80095e6:	79fb      	ldrb	r3, [r7, #7]
 80095e8:	f003 0308 	and.w	r3, r3, #8
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d063      	beq.n	80096b8 <f_open+0x1d0>
				dw = GET_FATTIME();
 80095f0:	f7fd fcc0 	bl	8006f74 <get_fattime>
 80095f4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80095f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095f8:	330e      	adds	r3, #14
 80095fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7fe fae6 	bl	8007bce <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009604:	3316      	adds	r3, #22
 8009606:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009608:	4618      	mov	r0, r3
 800960a:	f7fe fae0 	bl	8007bce <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800960e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009610:	330b      	adds	r3, #11
 8009612:	2220      	movs	r2, #32
 8009614:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800961a:	4611      	mov	r1, r2
 800961c:	4618      	mov	r0, r3
 800961e:	f7ff fa35 	bl	8008a8c <ld_clust>
 8009622:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009628:	2200      	movs	r2, #0
 800962a:	4618      	mov	r0, r3
 800962c:	f7ff fa4d 	bl	8008aca <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009632:	331c      	adds	r3, #28
 8009634:	2100      	movs	r1, #0
 8009636:	4618      	mov	r0, r3
 8009638:	f7fe fac9 	bl	8007bce <st_dword>
					fs->wflag = 1;
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	2201      	movs	r2, #1
 8009640:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009644:	2b00      	cmp	r3, #0
 8009646:	d037      	beq.n	80096b8 <f_open+0x1d0>
						dw = fs->winsect;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800964c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800964e:	f107 0314 	add.w	r3, r7, #20
 8009652:	2200      	movs	r2, #0
 8009654:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009656:	4618      	mov	r0, r3
 8009658:	f7fe ff60 	bl	800851c <remove_chain>
 800965c:	4603      	mov	r3, r0
 800965e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009662:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009666:	2b00      	cmp	r3, #0
 8009668:	d126      	bne.n	80096b8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800966e:	4618      	mov	r0, r3
 8009670:	f7fe fd08 	bl	8008084 <move_window>
 8009674:	4603      	mov	r3, r0
 8009676:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800967e:	3a01      	subs	r2, #1
 8009680:	60da      	str	r2, [r3, #12]
 8009682:	e019      	b.n	80096b8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009684:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009688:	2b00      	cmp	r3, #0
 800968a:	d115      	bne.n	80096b8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800968c:	7ebb      	ldrb	r3, [r7, #26]
 800968e:	f003 0310 	and.w	r3, r3, #16
 8009692:	2b00      	cmp	r3, #0
 8009694:	d003      	beq.n	800969e <f_open+0x1b6>
					res = FR_NO_FILE;
 8009696:	2304      	movs	r3, #4
 8009698:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800969c:	e00c      	b.n	80096b8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800969e:	79fb      	ldrb	r3, [r7, #7]
 80096a0:	f003 0302 	and.w	r3, r3, #2
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d007      	beq.n	80096b8 <f_open+0x1d0>
 80096a8:	7ebb      	ldrb	r3, [r7, #26]
 80096aa:	f003 0301 	and.w	r3, r3, #1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d002      	beq.n	80096b8 <f_open+0x1d0>
						res = FR_DENIED;
 80096b2:	2307      	movs	r3, #7
 80096b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80096b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d126      	bne.n	800970e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80096c0:	79fb      	ldrb	r3, [r7, #7]
 80096c2:	f003 0308 	and.w	r3, r3, #8
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d003      	beq.n	80096d2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80096ca:	79fb      	ldrb	r3, [r7, #7]
 80096cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096d0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80096da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	bf8c      	ite	hi
 80096e6:	2301      	movhi	r3, #1
 80096e8:	2300      	movls	r3, #0
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	461a      	mov	r2, r3
 80096ee:	f107 0314 	add.w	r3, r7, #20
 80096f2:	4611      	mov	r1, r2
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe fb93 	bl	8007e20 <inc_lock>
 80096fa:	4602      	mov	r2, r0
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	691b      	ldr	r3, [r3, #16]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d102      	bne.n	800970e <f_open+0x226>
 8009708:	2302      	movs	r3, #2
 800970a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800970e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009712:	2b00      	cmp	r3, #0
 8009714:	f040 8095 	bne.w	8009842 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800971c:	4611      	mov	r1, r2
 800971e:	4618      	mov	r0, r3
 8009720:	f7ff f9b4 	bl	8008a8c <ld_clust>
 8009724:	4602      	mov	r2, r0
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800972a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800972c:	331c      	adds	r3, #28
 800972e:	4618      	mov	r0, r3
 8009730:	f7fe fa0f 	bl	8007b52 <ld_dword>
 8009734:	4602      	mov	r2, r0
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	88da      	ldrh	r2, [r3, #6]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	79fa      	ldrb	r2, [r7, #7]
 8009752:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2200      	movs	r2, #0
 8009758:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	3330      	adds	r3, #48	@ 0x30
 800976a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800976e:	2100      	movs	r1, #0
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe fa79 	bl	8007c68 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009776:	79fb      	ldrb	r3, [r7, #7]
 8009778:	f003 0320 	and.w	r3, r3, #32
 800977c:	2b00      	cmp	r3, #0
 800977e:	d060      	beq.n	8009842 <f_open+0x35a>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d05c      	beq.n	8009842 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	68da      	ldr	r2, [r3, #12]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	895b      	ldrh	r3, [r3, #10]
 8009794:	025b      	lsls	r3, r3, #9
 8009796:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	68db      	ldr	r3, [r3, #12]
 80097a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80097a4:	e016      	b.n	80097d4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7fe fd25 	bl	80081fa <get_fat>
 80097b0:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80097b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d802      	bhi.n	80097be <f_open+0x2d6>
 80097b8:	2302      	movs	r3, #2
 80097ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80097be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097c4:	d102      	bne.n	80097cc <f_open+0x2e4>
 80097c6:	2301      	movs	r3, #1
 80097c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80097cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80097d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d103      	bne.n	80097e4 <f_open+0x2fc>
 80097dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d8e0      	bhi.n	80097a6 <f_open+0x2be>
				}
				fp->clust = clst;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097e8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80097ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d127      	bne.n	8009842 <f_open+0x35a>
 80097f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d022      	beq.n	8009842 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009800:	4618      	mov	r0, r3
 8009802:	f7fe fcdb 	bl	80081bc <clust2sect>
 8009806:	6478      	str	r0, [r7, #68]	@ 0x44
 8009808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800980a:	2b00      	cmp	r3, #0
 800980c:	d103      	bne.n	8009816 <f_open+0x32e>
						res = FR_INT_ERR;
 800980e:	2302      	movs	r3, #2
 8009810:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009814:	e015      	b.n	8009842 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009818:	0a5a      	lsrs	r2, r3, #9
 800981a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800981c:	441a      	add	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	7858      	ldrb	r0, [r3, #1]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6a1a      	ldr	r2, [r3, #32]
 8009830:	2301      	movs	r3, #1
 8009832:	f7fe f917 	bl	8007a64 <disk_read>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d002      	beq.n	8009842 <f_open+0x35a>
 800983c:	2301      	movs	r3, #1
 800983e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009842:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009846:	2b00      	cmp	r3, #0
 8009848:	d002      	beq.n	8009850 <f_open+0x368>
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2200      	movs	r2, #0
 800984e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009850:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009854:	4618      	mov	r0, r3
 8009856:	3760      	adds	r7, #96	@ 0x60
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b08c      	sub	sp, #48	@ 0x30
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	61fb      	str	r3, [r7, #28]

	*bw = 0;	/* Clear write byte counter */
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2200      	movs	r2, #0
 8009872:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f107 0210 	add.w	r2, r7, #16
 800987a:	4611      	mov	r1, r2
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff fdb7 	bl	80093f0 <validate>
 8009882:	4603      	mov	r3, r0
 8009884:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009888:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800988c:	2b00      	cmp	r3, #0
 800988e:	d107      	bne.n	80098a0 <f_write+0x44>
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	7d5b      	ldrb	r3, [r3, #21]
 8009894:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009898:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800989c:	2b00      	cmp	r3, #0
 800989e:	d002      	beq.n	80098a6 <f_write+0x4a>
 80098a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80098a4:	e14b      	b.n	8009b3e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	7d1b      	ldrb	r3, [r3, #20]
 80098aa:	f003 0302 	and.w	r3, r3, #2
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <f_write+0x5a>
 80098b2:	2307      	movs	r3, #7
 80098b4:	e143      	b.n	8009b3e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	699a      	ldr	r2, [r3, #24]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	441a      	add	r2, r3
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	699b      	ldr	r3, [r3, #24]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	f080 812d 	bcs.w	8009b22 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	43db      	mvns	r3, r3
 80098ce:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80098d0:	e127      	b.n	8009b22 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	699b      	ldr	r3, [r3, #24]
 80098d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098da:	2b00      	cmp	r3, #0
 80098dc:	f040 80e3 	bne.w	8009aa6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	0a5b      	lsrs	r3, r3, #9
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	8952      	ldrh	r2, [r2, #10]
 80098ea:	3a01      	subs	r2, #1
 80098ec:	4013      	ands	r3, r2
 80098ee:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d143      	bne.n	800997e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	699b      	ldr	r3, [r3, #24]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10c      	bne.n	8009918 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	689b      	ldr	r3, [r3, #8]
 8009902:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009906:	2b00      	cmp	r3, #0
 8009908:	d11a      	bne.n	8009940 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2100      	movs	r1, #0
 800990e:	4618      	mov	r0, r3
 8009910:	f7fe fe69 	bl	80085e6 <create_chain>
 8009914:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009916:	e013      	b.n	8009940 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800991c:	2b00      	cmp	r3, #0
 800991e:	d007      	beq.n	8009930 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	4619      	mov	r1, r3
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f7fe fef5 	bl	8008716 <clmt_clust>
 800992c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800992e:	e007      	b.n	8009940 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	69db      	ldr	r3, [r3, #28]
 8009936:	4619      	mov	r1, r3
 8009938:	4610      	mov	r0, r2
 800993a:	f7fe fe54 	bl	80085e6 <create_chain>
 800993e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009942:	2b00      	cmp	r3, #0
 8009944:	f000 80f2 	beq.w	8009b2c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994a:	2b01      	cmp	r3, #1
 800994c:	d104      	bne.n	8009958 <f_write+0xfc>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2202      	movs	r2, #2
 8009952:	755a      	strb	r2, [r3, #21]
 8009954:	2302      	movs	r3, #2
 8009956:	e0f2      	b.n	8009b3e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800995e:	d104      	bne.n	800996a <f_write+0x10e>
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2201      	movs	r2, #1
 8009964:	755a      	strb	r2, [r3, #21]
 8009966:	2301      	movs	r3, #1
 8009968:	e0e9      	b.n	8009b3e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800996e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d102      	bne.n	800997e <f_write+0x122>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800997c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	7d1b      	ldrb	r3, [r3, #20]
 8009982:	b25b      	sxtb	r3, r3
 8009984:	2b00      	cmp	r3, #0
 8009986:	da18      	bge.n	80099ba <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	7858      	ldrb	r0, [r3, #1]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	6a1a      	ldr	r2, [r3, #32]
 8009996:	2301      	movs	r3, #1
 8009998:	f7fe f884 	bl	8007aa4 <disk_write>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d004      	beq.n	80099ac <f_write+0x150>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2201      	movs	r2, #1
 80099a6:	755a      	strb	r2, [r3, #21]
 80099a8:	2301      	movs	r3, #1
 80099aa:	e0c8      	b.n	8009b3e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	7d1b      	ldrb	r3, [r3, #20]
 80099b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099b4:	b2da      	uxtb	r2, r3
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	69db      	ldr	r3, [r3, #28]
 80099c0:	4619      	mov	r1, r3
 80099c2:	4610      	mov	r0, r2
 80099c4:	f7fe fbfa 	bl	80081bc <clust2sect>
 80099c8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d104      	bne.n	80099da <f_write+0x17e>
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2202      	movs	r2, #2
 80099d4:	755a      	strb	r2, [r3, #21]
 80099d6:	2302      	movs	r3, #2
 80099d8:	e0b1      	b.n	8009b3e <f_write+0x2e2>
			sect += csect;
 80099da:	697a      	ldr	r2, [r7, #20]
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	4413      	add	r3, r2
 80099e0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	0a5b      	lsrs	r3, r3, #9
 80099e6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d03c      	beq.n	8009a68 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80099ee:	69ba      	ldr	r2, [r7, #24]
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	4413      	add	r3, r2
 80099f4:	693a      	ldr	r2, [r7, #16]
 80099f6:	8952      	ldrh	r2, [r2, #10]
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d905      	bls.n	8009a08 <f_write+0x1ac>
					cc = fs->csize - csect;
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	895b      	ldrh	r3, [r3, #10]
 8009a00:	461a      	mov	r2, r3
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	7858      	ldrb	r0, [r3, #1]
 8009a0c:	6a3b      	ldr	r3, [r7, #32]
 8009a0e:	697a      	ldr	r2, [r7, #20]
 8009a10:	69f9      	ldr	r1, [r7, #28]
 8009a12:	f7fe f847 	bl	8007aa4 <disk_write>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d004      	beq.n	8009a26 <f_write+0x1ca>
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	755a      	strb	r2, [r3, #21]
 8009a22:	2301      	movs	r3, #1
 8009a24:	e08b      	b.n	8009b3e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6a1a      	ldr	r2, [r3, #32]
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	6a3a      	ldr	r2, [r7, #32]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d915      	bls.n	8009a60 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	6a1a      	ldr	r2, [r3, #32]
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	025b      	lsls	r3, r3, #9
 8009a44:	69fa      	ldr	r2, [r7, #28]
 8009a46:	4413      	add	r3, r2
 8009a48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	f7fe f8ea 	bl	8007c26 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	7d1b      	ldrb	r3, [r3, #20]
 8009a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a5a:	b2da      	uxtb	r2, r3
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009a60:	6a3b      	ldr	r3, [r7, #32]
 8009a62:	025b      	lsls	r3, r3, #9
 8009a64:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8009a66:	e03f      	b.n	8009ae8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	6a1b      	ldr	r3, [r3, #32]
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d016      	beq.n	8009aa0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	699a      	ldr	r2, [r3, #24]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d210      	bcs.n	8009aa0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	7858      	ldrb	r0, [r3, #1]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009a88:	2301      	movs	r3, #1
 8009a8a:	697a      	ldr	r2, [r7, #20]
 8009a8c:	f7fd ffea 	bl	8007a64 <disk_read>
 8009a90:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d004      	beq.n	8009aa0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	755a      	strb	r2, [r3, #21]
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e04e      	b.n	8009b3e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	697a      	ldr	r2, [r7, #20]
 8009aa4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	699b      	ldr	r3, [r3, #24]
 8009aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aae:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009ab2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d901      	bls.n	8009ac0 <f_write+0x264>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	699b      	ldr	r3, [r3, #24]
 8009aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ace:	4413      	add	r3, r2
 8009ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ad2:	69f9      	ldr	r1, [r7, #28]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe f8a6 	bl	8007c26 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	7d1b      	ldrb	r3, [r3, #20]
 8009ade:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009ae2:	b2da      	uxtb	r2, r3
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009ae8:	69fa      	ldr	r2, [r7, #28]
 8009aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aec:	4413      	add	r3, r2
 8009aee:	61fb      	str	r3, [r7, #28]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	699a      	ldr	r2, [r3, #24]
 8009af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af6:	441a      	add	r2, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	619a      	str	r2, [r3, #24]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	bf38      	it	cc
 8009b08:	461a      	movcc	r2, r3
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	60da      	str	r2, [r3, #12]
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b14:	441a      	add	r2, r3
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	601a      	str	r2, [r3, #0]
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f47f aed4 	bne.w	80098d2 <f_write+0x76>
 8009b2a:	e000      	b.n	8009b2e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009b2c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	7d1b      	ldrb	r3, [r3, #20]
 8009b32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b36:	b2da      	uxtb	r2, r3
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3730      	adds	r7, #48	@ 0x30
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b086      	sub	sp, #24
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f107 0208 	add.w	r2, r7, #8
 8009b54:	4611      	mov	r1, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7ff fc4a 	bl	80093f0 <validate>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009b60:	7dfb      	ldrb	r3, [r7, #23]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d168      	bne.n	8009c38 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	7d1b      	ldrb	r3, [r3, #20]
 8009b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d062      	beq.n	8009c38 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	7d1b      	ldrb	r3, [r3, #20]
 8009b76:	b25b      	sxtb	r3, r3
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	da15      	bge.n	8009ba8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	7858      	ldrb	r0, [r3, #1]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6a1a      	ldr	r2, [r3, #32]
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	f7fd ff8a 	bl	8007aa4 <disk_write>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <f_sync+0x54>
 8009b96:	2301      	movs	r3, #1
 8009b98:	e04f      	b.n	8009c3a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	7d1b      	ldrb	r3, [r3, #20]
 8009b9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ba2:	b2da      	uxtb	r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009ba8:	f7fd f9e4 	bl	8006f74 <get_fattime>
 8009bac:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009bae:	68ba      	ldr	r2, [r7, #8]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	f7fe fa64 	bl	8008084 <move_window>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009bc0:	7dfb      	ldrb	r3, [r7, #23]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d138      	bne.n	8009c38 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bca:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	330b      	adds	r3, #11
 8009bd0:	781a      	ldrb	r2, [r3, #0]
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	330b      	adds	r3, #11
 8009bd6:	f042 0220 	orr.w	r2, r2, #32
 8009bda:	b2d2      	uxtb	r2, r2
 8009bdc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6818      	ldr	r0, [r3, #0]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	689b      	ldr	r3, [r3, #8]
 8009be6:	461a      	mov	r2, r3
 8009be8:	68f9      	ldr	r1, [r7, #12]
 8009bea:	f7fe ff6e 	bl	8008aca <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	f103 021c 	add.w	r2, r3, #28
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	4610      	mov	r0, r2
 8009bfc:	f7fd ffe7 	bl	8007bce <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	3316      	adds	r3, #22
 8009c04:	6939      	ldr	r1, [r7, #16]
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7fd ffe1 	bl	8007bce <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	3312      	adds	r3, #18
 8009c10:	2100      	movs	r1, #0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fd ffc0 	bl	8007b98 <st_word>
					fs->wflag = 1;
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fe fa5d 	bl	80080e0 <sync_fs>
 8009c26:	4603      	mov	r3, r0
 8009c28:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	7d1b      	ldrb	r3, [r3, #20]
 8009c2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c32:	b2da      	uxtb	r2, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009c38:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3718      	adds	r7, #24
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b084      	sub	sp, #16
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f7ff ff7b 	bl	8009b46 <f_sync>
 8009c50:	4603      	mov	r3, r0
 8009c52:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009c54:	7bfb      	ldrb	r3, [r7, #15]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d118      	bne.n	8009c8c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f107 0208 	add.w	r2, r7, #8
 8009c60:	4611      	mov	r1, r2
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7ff fbc4 	bl	80093f0 <validate>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009c6c:	7bfb      	ldrb	r3, [r7, #15]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10c      	bne.n	8009c8c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7fe f960 	bl	8007f3c <dec_lock>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d102      	bne.n	8009c8c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3710      	adds	r7, #16
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b092      	sub	sp, #72	@ 0x48
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	60f8      	str	r0, [r7, #12]
 8009c9e:	60b9      	str	r1, [r7, #8]
 8009ca0:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009ca2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8009ca6:	f107 030c 	add.w	r3, r7, #12
 8009caa:	2200      	movs	r2, #0
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7ff f953 	bl	8008f58 <find_volume>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8009cb8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f040 8099 	bne.w	8009df4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009cc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cce:	695b      	ldr	r3, [r3, #20]
 8009cd0:	3b02      	subs	r3, #2
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d804      	bhi.n	8009ce0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd8:	691a      	ldr	r2, [r3, #16]
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	e089      	b.n	8009df4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d128      	bne.n	8009d3e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009cec:	2302      	movs	r3, #2
 8009cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8009cf4:	f107 0314 	add.w	r3, r7, #20
 8009cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fe fa7d 	bl	80081fa <get_fat>
 8009d00:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8009d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d08:	d103      	bne.n	8009d12 <f_getfree+0x7c>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009d10:	e063      	b.n	8009dda <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8009d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d103      	bne.n	8009d20 <f_getfree+0x8a>
 8009d18:	2302      	movs	r3, #2
 8009d1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009d1e:	e05c      	b.n	8009dda <f_getfree+0x144>
					if (stat == 0) nfree++;
 8009d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d102      	bne.n	8009d2c <f_getfree+0x96>
 8009d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d28:	3301      	adds	r3, #1
 8009d2a:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8009d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d2e:	3301      	adds	r3, #1
 8009d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d34:	695b      	ldr	r3, [r3, #20]
 8009d36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d3db      	bcc.n	8009cf4 <f_getfree+0x5e>
 8009d3c:	e04d      	b.n	8009dda <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d40:	695b      	ldr	r3, [r3, #20]
 8009d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d46:	6a1b      	ldr	r3, [r3, #32]
 8009d48:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d4e:	2300      	movs	r3, #0
 8009d50:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8009d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d113      	bne.n	8009d80 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009d58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5c:	1c5a      	adds	r2, r3, #1
 8009d5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009d60:	4619      	mov	r1, r3
 8009d62:	f7fe f98f 	bl	8008084 <move_window>
 8009d66:	4603      	mov	r3, r0
 8009d68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009d6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d131      	bne.n	8009dd8 <f_getfree+0x142>
							p = fs->win;
 8009d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d76:	3330      	adds	r3, #48	@ 0x30
 8009d78:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8009d7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d7e:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d10f      	bne.n	8009da8 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d8a:	f7fd fec9 	bl	8007b20 <ld_word>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d102      	bne.n	8009d9a <f_getfree+0x104>
 8009d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d96:	3301      	adds	r3, #1
 8009d98:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8009d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d9c:	3302      	adds	r3, #2
 8009d9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da2:	3b02      	subs	r3, #2
 8009da4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009da6:	e010      	b.n	8009dca <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009da8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009daa:	f7fd fed2 	bl	8007b52 <ld_dword>
 8009dae:	4603      	mov	r3, r0
 8009db0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d102      	bne.n	8009dbe <f_getfree+0x128>
 8009db8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dba:	3301      	adds	r3, #1
 8009dbc:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8009dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc6:	3b04      	subs	r3, #4
 8009dc8:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8009dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1bd      	bne.n	8009d52 <f_getfree+0xbc>
 8009dd6:	e000      	b.n	8009dda <f_getfree+0x144>
							if (res != FR_OK) break;
 8009dd8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009dde:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009de4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de8:	791a      	ldrb	r2, [r3, #4]
 8009dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dec:	f042 0201 	orr.w	r2, r2, #1
 8009df0:	b2d2      	uxtb	r2, r2
 8009df2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009df4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3748      	adds	r7, #72	@ 0x48
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b087      	sub	sp, #28
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	60b9      	str	r1, [r7, #8]
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009e12:	2300      	movs	r3, #0
 8009e14:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009e16:	4b1f      	ldr	r3, [pc, #124]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e18:	7a5b      	ldrb	r3, [r3, #9]
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d131      	bne.n	8009e84 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009e20:	4b1c      	ldr	r3, [pc, #112]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e22:	7a5b      	ldrb	r3, [r3, #9]
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	461a      	mov	r2, r3
 8009e28:	4b1a      	ldr	r3, [pc, #104]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009e2e:	4b19      	ldr	r3, [pc, #100]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e30:	7a5b      	ldrb	r3, [r3, #9]
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	4a17      	ldr	r2, [pc, #92]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	4413      	add	r3, r2
 8009e3a:	68fa      	ldr	r2, [r7, #12]
 8009e3c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009e3e:	4b15      	ldr	r3, [pc, #84]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e40:	7a5b      	ldrb	r3, [r3, #9]
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	461a      	mov	r2, r3
 8009e46:	4b13      	ldr	r3, [pc, #76]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e48:	4413      	add	r3, r2
 8009e4a:	79fa      	ldrb	r2, [r7, #7]
 8009e4c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009e4e:	4b11      	ldr	r3, [pc, #68]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e50:	7a5b      	ldrb	r3, [r3, #9]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	1c5a      	adds	r2, r3, #1
 8009e56:	b2d1      	uxtb	r1, r2
 8009e58:	4a0e      	ldr	r2, [pc, #56]	@ (8009e94 <FATFS_LinkDriverEx+0x94>)
 8009e5a:	7251      	strb	r1, [r2, #9]
 8009e5c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009e5e:	7dbb      	ldrb	r3, [r7, #22]
 8009e60:	3330      	adds	r3, #48	@ 0x30
 8009e62:	b2da      	uxtb	r2, r3
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	223a      	movs	r2, #58	@ 0x3a
 8009e6e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	3302      	adds	r3, #2
 8009e74:	222f      	movs	r2, #47	@ 0x2f
 8009e76:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	3303      	adds	r3, #3
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009e80:	2300      	movs	r3, #0
 8009e82:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009e84:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	371c      	adds	r7, #28
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr
 8009e92:	bf00      	nop
 8009e94:	200007c8 	.word	0x200007c8

08009e98 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7ff ffaa 	bl	8009e00 <FATFS_LinkDriverEx>
 8009eac:	4603      	mov	r3, r0
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
	...

08009eb8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009ec4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009ec8:	f002 fdb2 	bl	800ca30 <malloc>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d109      	bne.n	8009eea <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	32b0      	adds	r2, #176	@ 0xb0
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009ee6:	2302      	movs	r3, #2
 8009ee8:	e0d4      	b.n	800a094 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009eea:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009eee:	2100      	movs	r1, #0
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f002 ff8d 	bl	800ce10 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	32b0      	adds	r2, #176	@ 0xb0
 8009f00:	68f9      	ldr	r1, [r7, #12]
 8009f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	32b0      	adds	r2, #176	@ 0xb0
 8009f10:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	7c1b      	ldrb	r3, [r3, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d138      	bne.n	8009f94 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009f22:	4b5e      	ldr	r3, [pc, #376]	@ (800a09c <USBD_CDC_Init+0x1e4>)
 8009f24:	7819      	ldrb	r1, [r3, #0]
 8009f26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f002 fbdc 	bl	800c6ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009f32:	4b5a      	ldr	r3, [pc, #360]	@ (800a09c <USBD_CDC_Init+0x1e4>)
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	f003 020f 	and.w	r2, r3, #15
 8009f3a:	6879      	ldr	r1, [r7, #4]
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	009b      	lsls	r3, r3, #2
 8009f40:	4413      	add	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	440b      	add	r3, r1
 8009f46:	3323      	adds	r3, #35	@ 0x23
 8009f48:	2201      	movs	r2, #1
 8009f4a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009f4c:	4b54      	ldr	r3, [pc, #336]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 8009f4e:	7819      	ldrb	r1, [r3, #0]
 8009f50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f54:	2202      	movs	r2, #2
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f002 fbc7 	bl	800c6ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009f5c:	4b50      	ldr	r3, [pc, #320]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	f003 020f 	and.w	r2, r3, #15
 8009f64:	6879      	ldr	r1, [r7, #4]
 8009f66:	4613      	mov	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4413      	add	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	440b      	add	r3, r1
 8009f70:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009f74:	2201      	movs	r2, #1
 8009f76:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009f78:	4b4a      	ldr	r3, [pc, #296]	@ (800a0a4 <USBD_CDC_Init+0x1ec>)
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	f003 020f 	and.w	r2, r3, #15
 8009f80:	6879      	ldr	r1, [r7, #4]
 8009f82:	4613      	mov	r3, r2
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	4413      	add	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	440b      	add	r3, r1
 8009f8c:	331c      	adds	r3, #28
 8009f8e:	2210      	movs	r2, #16
 8009f90:	601a      	str	r2, [r3, #0]
 8009f92:	e035      	b.n	800a000 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009f94:	4b41      	ldr	r3, [pc, #260]	@ (800a09c <USBD_CDC_Init+0x1e4>)
 8009f96:	7819      	ldrb	r1, [r3, #0]
 8009f98:	2340      	movs	r3, #64	@ 0x40
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f002 fba4 	bl	800c6ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800a09c <USBD_CDC_Init+0x1e4>)
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	f003 020f 	and.w	r2, r3, #15
 8009faa:	6879      	ldr	r1, [r7, #4]
 8009fac:	4613      	mov	r3, r2
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	4413      	add	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	440b      	add	r3, r1
 8009fb6:	3323      	adds	r3, #35	@ 0x23
 8009fb8:	2201      	movs	r2, #1
 8009fba:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009fbc:	4b38      	ldr	r3, [pc, #224]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 8009fbe:	7819      	ldrb	r1, [r3, #0]
 8009fc0:	2340      	movs	r3, #64	@ 0x40
 8009fc2:	2202      	movs	r2, #2
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f002 fb90 	bl	800c6ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009fca:	4b35      	ldr	r3, [pc, #212]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	f003 020f 	and.w	r2, r3, #15
 8009fd2:	6879      	ldr	r1, [r7, #4]
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	4413      	add	r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	440b      	add	r3, r1
 8009fde:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009fe6:	4b2f      	ldr	r3, [pc, #188]	@ (800a0a4 <USBD_CDC_Init+0x1ec>)
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	f003 020f 	and.w	r2, r3, #15
 8009fee:	6879      	ldr	r1, [r7, #4]
 8009ff0:	4613      	mov	r3, r2
 8009ff2:	009b      	lsls	r3, r3, #2
 8009ff4:	4413      	add	r3, r2
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	440b      	add	r3, r1
 8009ffa:	331c      	adds	r3, #28
 8009ffc:	2210      	movs	r2, #16
 8009ffe:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a000:	4b28      	ldr	r3, [pc, #160]	@ (800a0a4 <USBD_CDC_Init+0x1ec>)
 800a002:	7819      	ldrb	r1, [r3, #0]
 800a004:	2308      	movs	r3, #8
 800a006:	2203      	movs	r2, #3
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f002 fb6e 	bl	800c6ea <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a00e:	4b25      	ldr	r3, [pc, #148]	@ (800a0a4 <USBD_CDC_Init+0x1ec>)
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	f003 020f 	and.w	r2, r3, #15
 800a016:	6879      	ldr	r1, [r7, #4]
 800a018:	4613      	mov	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4413      	add	r3, r2
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	440b      	add	r3, r1
 800a022:	3323      	adds	r3, #35	@ 0x23
 800a024:	2201      	movs	r2, #1
 800a026:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	33b0      	adds	r3, #176	@ 0xb0
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	4413      	add	r3, r2
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2200      	movs	r2, #0
 800a050:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d101      	bne.n	800a062 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800a05e:	2302      	movs	r3, #2
 800a060:	e018      	b.n	800a094 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	7c1b      	ldrb	r3, [r3, #16]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10a      	bne.n	800a080 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a06a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 800a06c:	7819      	ldrb	r1, [r3, #0]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a074:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f002 fc25 	bl	800c8c8 <USBD_LL_PrepareReceive>
 800a07e:	e008      	b.n	800a092 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a080:	4b07      	ldr	r3, [pc, #28]	@ (800a0a0 <USBD_CDC_Init+0x1e8>)
 800a082:	7819      	ldrb	r1, [r3, #0]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a08a:	2340      	movs	r3, #64	@ 0x40
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f002 fc1b 	bl	800c8c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a092:	2300      	movs	r3, #0
}
 800a094:	4618      	mov	r0, r3
 800a096:	3710      	adds	r7, #16
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}
 800a09c:	200000b7 	.word	0x200000b7
 800a0a0:	200000b8 	.word	0x200000b8
 800a0a4:	200000b9 	.word	0x200000b9

0800a0a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a0b4:	4b3a      	ldr	r3, [pc, #232]	@ (800a1a0 <USBD_CDC_DeInit+0xf8>)
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f002 fb3b 	bl	800c736 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a0c0:	4b37      	ldr	r3, [pc, #220]	@ (800a1a0 <USBD_CDC_DeInit+0xf8>)
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	f003 020f 	and.w	r2, r3, #15
 800a0c8:	6879      	ldr	r1, [r7, #4]
 800a0ca:	4613      	mov	r3, r2
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	4413      	add	r3, r2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	440b      	add	r3, r1
 800a0d4:	3323      	adds	r3, #35	@ 0x23
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a0da:	4b32      	ldr	r3, [pc, #200]	@ (800a1a4 <USBD_CDC_DeInit+0xfc>)
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	4619      	mov	r1, r3
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f002 fb28 	bl	800c736 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a0e6:	4b2f      	ldr	r3, [pc, #188]	@ (800a1a4 <USBD_CDC_DeInit+0xfc>)
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	f003 020f 	and.w	r2, r3, #15
 800a0ee:	6879      	ldr	r1, [r7, #4]
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	4413      	add	r3, r2
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	440b      	add	r3, r1
 800a0fa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a0fe:	2200      	movs	r2, #0
 800a100:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a102:	4b29      	ldr	r3, [pc, #164]	@ (800a1a8 <USBD_CDC_DeInit+0x100>)
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	4619      	mov	r1, r3
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f002 fb14 	bl	800c736 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a10e:	4b26      	ldr	r3, [pc, #152]	@ (800a1a8 <USBD_CDC_DeInit+0x100>)
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	f003 020f 	and.w	r2, r3, #15
 800a116:	6879      	ldr	r1, [r7, #4]
 800a118:	4613      	mov	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	4413      	add	r3, r2
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	440b      	add	r3, r1
 800a122:	3323      	adds	r3, #35	@ 0x23
 800a124:	2200      	movs	r2, #0
 800a126:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a128:	4b1f      	ldr	r3, [pc, #124]	@ (800a1a8 <USBD_CDC_DeInit+0x100>)
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	f003 020f 	and.w	r2, r3, #15
 800a130:	6879      	ldr	r1, [r7, #4]
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	440b      	add	r3, r1
 800a13c:	331c      	adds	r3, #28
 800a13e:	2200      	movs	r2, #0
 800a140:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	32b0      	adds	r2, #176	@ 0xb0
 800a14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d01f      	beq.n	800a194 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a15a:	687a      	ldr	r2, [r7, #4]
 800a15c:	33b0      	adds	r3, #176	@ 0xb0
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	4413      	add	r3, r2
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	32b0      	adds	r2, #176	@ 0xb0
 800a172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a176:	4618      	mov	r0, r3
 800a178:	f002 fc62 	bl	800ca40 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	32b0      	adds	r2, #176	@ 0xb0
 800a186:	2100      	movs	r1, #0
 800a188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3708      	adds	r7, #8
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	200000b7 	.word	0x200000b7
 800a1a4:	200000b8 	.word	0x200000b8
 800a1a8:	200000b9 	.word	0x200000b9

0800a1ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b086      	sub	sp, #24
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	32b0      	adds	r2, #176	@ 0xb0
 800a1c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d101      	bne.n	800a1dc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	e0bf      	b.n	800a35c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d050      	beq.n	800a28a <USBD_CDC_Setup+0xde>
 800a1e8:	2b20      	cmp	r3, #32
 800a1ea:	f040 80af 	bne.w	800a34c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	88db      	ldrh	r3, [r3, #6]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d03a      	beq.n	800a26c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	b25b      	sxtb	r3, r3
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	da1b      	bge.n	800a238 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	33b0      	adds	r3, #176	@ 0xb0
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	4413      	add	r3, r2
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	683a      	ldr	r2, [r7, #0]
 800a214:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a216:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a218:	683a      	ldr	r2, [r7, #0]
 800a21a:	88d2      	ldrh	r2, [r2, #6]
 800a21c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	88db      	ldrh	r3, [r3, #6]
 800a222:	2b07      	cmp	r3, #7
 800a224:	bf28      	it	cs
 800a226:	2307      	movcs	r3, #7
 800a228:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	89fa      	ldrh	r2, [r7, #14]
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f001 fdd3 	bl	800bddc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a236:	e090      	b.n	800a35a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	785a      	ldrb	r2, [r3, #1]
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	88db      	ldrh	r3, [r3, #6]
 800a246:	2b3f      	cmp	r3, #63	@ 0x3f
 800a248:	d803      	bhi.n	800a252 <USBD_CDC_Setup+0xa6>
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	88db      	ldrh	r3, [r3, #6]
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	e000      	b.n	800a254 <USBD_CDC_Setup+0xa8>
 800a252:	2240      	movs	r2, #64	@ 0x40
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a25a:	6939      	ldr	r1, [r7, #16]
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a262:	461a      	mov	r2, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f001 fde8 	bl	800be3a <USBD_CtlPrepareRx>
      break;
 800a26a:	e076      	b.n	800a35a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	33b0      	adds	r3, #176	@ 0xb0
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	4413      	add	r3, r2
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	683a      	ldr	r2, [r7, #0]
 800a280:	7850      	ldrb	r0, [r2, #1]
 800a282:	2200      	movs	r2, #0
 800a284:	6839      	ldr	r1, [r7, #0]
 800a286:	4798      	blx	r3
      break;
 800a288:	e067      	b.n	800a35a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	785b      	ldrb	r3, [r3, #1]
 800a28e:	2b0b      	cmp	r3, #11
 800a290:	d851      	bhi.n	800a336 <USBD_CDC_Setup+0x18a>
 800a292:	a201      	add	r2, pc, #4	@ (adr r2, 800a298 <USBD_CDC_Setup+0xec>)
 800a294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a298:	0800a2c9 	.word	0x0800a2c9
 800a29c:	0800a345 	.word	0x0800a345
 800a2a0:	0800a337 	.word	0x0800a337
 800a2a4:	0800a337 	.word	0x0800a337
 800a2a8:	0800a337 	.word	0x0800a337
 800a2ac:	0800a337 	.word	0x0800a337
 800a2b0:	0800a337 	.word	0x0800a337
 800a2b4:	0800a337 	.word	0x0800a337
 800a2b8:	0800a337 	.word	0x0800a337
 800a2bc:	0800a337 	.word	0x0800a337
 800a2c0:	0800a2f3 	.word	0x0800a2f3
 800a2c4:	0800a31d 	.word	0x0800a31d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b03      	cmp	r3, #3
 800a2d2:	d107      	bne.n	800a2e4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a2d4:	f107 030a 	add.w	r3, r7, #10
 800a2d8:	2202      	movs	r2, #2
 800a2da:	4619      	mov	r1, r3
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f001 fd7d 	bl	800bddc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a2e2:	e032      	b.n	800a34a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a2e4:	6839      	ldr	r1, [r7, #0]
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f001 fcfb 	bl	800bce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	75fb      	strb	r3, [r7, #23]
          break;
 800a2f0:	e02b      	b.n	800a34a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	2b03      	cmp	r3, #3
 800a2fc:	d107      	bne.n	800a30e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a2fe:	f107 030d 	add.w	r3, r7, #13
 800a302:	2201      	movs	r2, #1
 800a304:	4619      	mov	r1, r3
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f001 fd68 	bl	800bddc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a30c:	e01d      	b.n	800a34a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a30e:	6839      	ldr	r1, [r7, #0]
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f001 fce6 	bl	800bce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a316:	2303      	movs	r3, #3
 800a318:	75fb      	strb	r3, [r7, #23]
          break;
 800a31a:	e016      	b.n	800a34a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a322:	b2db      	uxtb	r3, r3
 800a324:	2b03      	cmp	r3, #3
 800a326:	d00f      	beq.n	800a348 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a328:	6839      	ldr	r1, [r7, #0]
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f001 fcd9 	bl	800bce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a330:	2303      	movs	r3, #3
 800a332:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a334:	e008      	b.n	800a348 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a336:	6839      	ldr	r1, [r7, #0]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f001 fcd2 	bl	800bce2 <USBD_CtlError>
          ret = USBD_FAIL;
 800a33e:	2303      	movs	r3, #3
 800a340:	75fb      	strb	r3, [r7, #23]
          break;
 800a342:	e002      	b.n	800a34a <USBD_CDC_Setup+0x19e>
          break;
 800a344:	bf00      	nop
 800a346:	e008      	b.n	800a35a <USBD_CDC_Setup+0x1ae>
          break;
 800a348:	bf00      	nop
      }
      break;
 800a34a:	e006      	b.n	800a35a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a34c:	6839      	ldr	r1, [r7, #0]
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f001 fcc7 	bl	800bce2 <USBD_CtlError>
      ret = USBD_FAIL;
 800a354:	2303      	movs	r3, #3
 800a356:	75fb      	strb	r3, [r7, #23]
      break;
 800a358:	bf00      	nop
  }

  return (uint8_t)ret;
 800a35a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	460b      	mov	r3, r1
 800a36e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a376:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	32b0      	adds	r2, #176	@ 0xb0
 800a382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d101      	bne.n	800a38e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a38a:	2303      	movs	r3, #3
 800a38c:	e065      	b.n	800a45a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	32b0      	adds	r2, #176	@ 0xb0
 800a398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a39c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a39e:	78fb      	ldrb	r3, [r7, #3]
 800a3a0:	f003 020f 	and.w	r2, r3, #15
 800a3a4:	6879      	ldr	r1, [r7, #4]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	4413      	add	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	440b      	add	r3, r1
 800a3b0:	3314      	adds	r3, #20
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d02f      	beq.n	800a418 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a3b8:	78fb      	ldrb	r3, [r7, #3]
 800a3ba:	f003 020f 	and.w	r2, r3, #15
 800a3be:	6879      	ldr	r1, [r7, #4]
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	4413      	add	r3, r2
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	440b      	add	r3, r1
 800a3ca:	3314      	adds	r3, #20
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	78fb      	ldrb	r3, [r7, #3]
 800a3d0:	f003 010f 	and.w	r1, r3, #15
 800a3d4:	68f8      	ldr	r0, [r7, #12]
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	00db      	lsls	r3, r3, #3
 800a3da:	440b      	add	r3, r1
 800a3dc:	009b      	lsls	r3, r3, #2
 800a3de:	4403      	add	r3, r0
 800a3e0:	331c      	adds	r3, #28
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	fbb2 f1f3 	udiv	r1, r2, r3
 800a3e8:	fb01 f303 	mul.w	r3, r1, r3
 800a3ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d112      	bne.n	800a418 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a3f2:	78fb      	ldrb	r3, [r7, #3]
 800a3f4:	f003 020f 	and.w	r2, r3, #15
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	440b      	add	r3, r1
 800a404:	3314      	adds	r3, #20
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a40a:	78f9      	ldrb	r1, [r7, #3]
 800a40c:	2300      	movs	r3, #0
 800a40e:	2200      	movs	r2, #0
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f002 fa38 	bl	800c886 <USBD_LL_Transmit>
 800a416:	e01f      	b.n	800a458 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	2200      	movs	r2, #0
 800a41c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	33b0      	adds	r3, #176	@ 0xb0
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	4413      	add	r3, r2
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d010      	beq.n	800a458 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a43c:	687a      	ldr	r2, [r7, #4]
 800a43e:	33b0      	adds	r3, #176	@ 0xb0
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4413      	add	r3, r2
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	691b      	ldr	r3, [r3, #16]
 800a448:	68ba      	ldr	r2, [r7, #8]
 800a44a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a454:	78fa      	ldrb	r2, [r7, #3]
 800a456:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a458:	2300      	movs	r3, #0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}

0800a462 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a462:	b580      	push	{r7, lr}
 800a464:	b084      	sub	sp, #16
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
 800a46a:	460b      	mov	r3, r1
 800a46c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	32b0      	adds	r2, #176	@ 0xb0
 800a478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a47c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	32b0      	adds	r2, #176	@ 0xb0
 800a488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d101      	bne.n	800a494 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a490:	2303      	movs	r3, #3
 800a492:	e01a      	b.n	800a4ca <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a494:	78fb      	ldrb	r3, [r7, #3]
 800a496:	4619      	mov	r1, r3
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f002 fa36 	bl	800c90a <USBD_LL_GetRxDataSize>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	33b0      	adds	r3, #176	@ 0xb0
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	68db      	ldr	r3, [r3, #12]
 800a4b8:	68fa      	ldr	r2, [r7, #12]
 800a4ba:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a4c4:	4611      	mov	r1, r2
 800a4c6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a4c8:	2300      	movs	r3, #0
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}

0800a4d2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b084      	sub	sp, #16
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	32b0      	adds	r2, #176	@ 0xb0
 800a4e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d101      	bne.n	800a4f4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a4f0:	2303      	movs	r3, #3
 800a4f2:	e024      	b.n	800a53e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4fa:	687a      	ldr	r2, [r7, #4]
 800a4fc:	33b0      	adds	r3, #176	@ 0xb0
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	4413      	add	r3, r2
 800a502:	685b      	ldr	r3, [r3, #4]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d019      	beq.n	800a53c <USBD_CDC_EP0_RxReady+0x6a>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a50e:	2bff      	cmp	r3, #255	@ 0xff
 800a510:	d014      	beq.n	800a53c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	33b0      	adds	r3, #176	@ 0xb0
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	4413      	add	r3, r2
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a52a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a52c:	68fa      	ldr	r2, [r7, #12]
 800a52e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a532:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	22ff      	movs	r2, #255	@ 0xff
 800a538:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
	...

0800a548 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b086      	sub	sp, #24
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a550:	2182      	movs	r1, #130	@ 0x82
 800a552:	4818      	ldr	r0, [pc, #96]	@ (800a5b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a554:	f000 fd62 	bl	800b01c <USBD_GetEpDesc>
 800a558:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a55a:	2101      	movs	r1, #1
 800a55c:	4815      	ldr	r0, [pc, #84]	@ (800a5b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a55e:	f000 fd5d 	bl	800b01c <USBD_GetEpDesc>
 800a562:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a564:	2181      	movs	r1, #129	@ 0x81
 800a566:	4813      	ldr	r0, [pc, #76]	@ (800a5b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a568:	f000 fd58 	bl	800b01c <USBD_GetEpDesc>
 800a56c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d002      	beq.n	800a57a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	2210      	movs	r2, #16
 800a578:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d006      	beq.n	800a58e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	2200      	movs	r2, #0
 800a584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a588:	711a      	strb	r2, [r3, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d006      	beq.n	800a5a2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2200      	movs	r2, #0
 800a598:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a59c:	711a      	strb	r2, [r3, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2243      	movs	r2, #67	@ 0x43
 800a5a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a5a8:	4b02      	ldr	r3, [pc, #8]	@ (800a5b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3718      	adds	r7, #24
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20000074 	.word	0x20000074

0800a5b8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b086      	sub	sp, #24
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a5c0:	2182      	movs	r1, #130	@ 0x82
 800a5c2:	4818      	ldr	r0, [pc, #96]	@ (800a624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a5c4:	f000 fd2a 	bl	800b01c <USBD_GetEpDesc>
 800a5c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a5ca:	2101      	movs	r1, #1
 800a5cc:	4815      	ldr	r0, [pc, #84]	@ (800a624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a5ce:	f000 fd25 	bl	800b01c <USBD_GetEpDesc>
 800a5d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a5d4:	2181      	movs	r1, #129	@ 0x81
 800a5d6:	4813      	ldr	r0, [pc, #76]	@ (800a624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a5d8:	f000 fd20 	bl	800b01c <USBD_GetEpDesc>
 800a5dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d002      	beq.n	800a5ea <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	2210      	movs	r2, #16
 800a5e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d006      	beq.n	800a5fe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	711a      	strb	r2, [r3, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f042 0202 	orr.w	r2, r2, #2
 800a5fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d006      	beq.n	800a612 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2200      	movs	r2, #0
 800a608:	711a      	strb	r2, [r3, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	f042 0202 	orr.w	r2, r2, #2
 800a610:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2243      	movs	r2, #67	@ 0x43
 800a616:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a618:	4b02      	ldr	r3, [pc, #8]	@ (800a624 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3718      	adds	r7, #24
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	20000074 	.word	0x20000074

0800a628 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b086      	sub	sp, #24
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a630:	2182      	movs	r1, #130	@ 0x82
 800a632:	4818      	ldr	r0, [pc, #96]	@ (800a694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a634:	f000 fcf2 	bl	800b01c <USBD_GetEpDesc>
 800a638:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a63a:	2101      	movs	r1, #1
 800a63c:	4815      	ldr	r0, [pc, #84]	@ (800a694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a63e:	f000 fced 	bl	800b01c <USBD_GetEpDesc>
 800a642:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a644:	2181      	movs	r1, #129	@ 0x81
 800a646:	4813      	ldr	r0, [pc, #76]	@ (800a694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a648:	f000 fce8 	bl	800b01c <USBD_GetEpDesc>
 800a64c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d002      	beq.n	800a65a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	2210      	movs	r2, #16
 800a658:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d006      	beq.n	800a66e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	2200      	movs	r2, #0
 800a664:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a668:	711a      	strb	r2, [r3, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d006      	beq.n	800a682 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2200      	movs	r2, #0
 800a678:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a67c:	711a      	strb	r2, [r3, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2243      	movs	r2, #67	@ 0x43
 800a686:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a688:	4b02      	ldr	r3, [pc, #8]	@ (800a694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3718      	adds	r7, #24
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	20000074 	.word	0x20000074

0800a698 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	220a      	movs	r2, #10
 800a6a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a6a6:	4b03      	ldr	r3, [pc, #12]	@ (800a6b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	20000030 	.word	0x20000030

0800a6b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d101      	bne.n	800a6cc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	e009      	b.n	800a6e0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	33b0      	adds	r3, #176	@ 0xb0
 800a6d6:	009b      	lsls	r3, r3, #2
 800a6d8:	4413      	add	r3, r2
 800a6da:	683a      	ldr	r2, [r7, #0]
 800a6dc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b087      	sub	sp, #28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	32b0      	adds	r2, #176	@ 0xb0
 800a702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a706:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d101      	bne.n	800a712 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a70e:	2303      	movs	r3, #3
 800a710:	e008      	b.n	800a724 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	68ba      	ldr	r2, [r7, #8]
 800a716:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	371c      	adds	r7, #28
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	32b0      	adds	r2, #176	@ 0xb0
 800a744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a748:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d101      	bne.n	800a754 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a750:	2303      	movs	r3, #3
 800a752:	e004      	b.n	800a75e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	683a      	ldr	r2, [r7, #0]
 800a758:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3714      	adds	r7, #20
 800a762:	46bd      	mov	sp, r7
 800a764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a768:	4770      	bx	lr
	...

0800a76c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	32b0      	adds	r2, #176	@ 0xb0
 800a77e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a782:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a784:	2301      	movs	r3, #1
 800a786:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d101      	bne.n	800a792 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a78e:	2303      	movs	r3, #3
 800a790:	e025      	b.n	800a7de <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d11f      	bne.n	800a7dc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a7a4:	4b10      	ldr	r3, [pc, #64]	@ (800a7e8 <USBD_CDC_TransmitPacket+0x7c>)
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	f003 020f 	and.w	r2, r3, #15
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	4413      	add	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4403      	add	r3, r0
 800a7be:	3314      	adds	r3, #20
 800a7c0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a7c2:	4b09      	ldr	r3, [pc, #36]	@ (800a7e8 <USBD_CDC_TransmitPacket+0x7c>)
 800a7c4:	7819      	ldrb	r1, [r3, #0]
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f002 f857 	bl	800c886 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a7dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	200000b7 	.word	0x200000b7

0800a7ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	32b0      	adds	r2, #176	@ 0xb0
 800a7fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a802:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	32b0      	adds	r2, #176	@ 0xb0
 800a80e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d101      	bne.n	800a81a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a816:	2303      	movs	r3, #3
 800a818:	e018      	b.n	800a84c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	7c1b      	ldrb	r3, [r3, #16]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10a      	bne.n	800a838 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a822:	4b0c      	ldr	r3, [pc, #48]	@ (800a854 <USBD_CDC_ReceivePacket+0x68>)
 800a824:	7819      	ldrb	r1, [r3, #0]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a82c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f002 f849 	bl	800c8c8 <USBD_LL_PrepareReceive>
 800a836:	e008      	b.n	800a84a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a838:	4b06      	ldr	r3, [pc, #24]	@ (800a854 <USBD_CDC_ReceivePacket+0x68>)
 800a83a:	7819      	ldrb	r1, [r3, #0]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a842:	2340      	movs	r3, #64	@ 0x40
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f002 f83f 	bl	800c8c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a84a:	2300      	movs	r3, #0
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3710      	adds	r7, #16
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}
 800a854:	200000b8 	.word	0x200000b8

0800a858 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	4613      	mov	r3, r2
 800a864:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d101      	bne.n	800a870 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a86c:	2303      	movs	r3, #3
 800a86e:	e01f      	b.n	800a8b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2200      	movs	r2, #0
 800a874:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	2200      	movs	r2, #0
 800a884:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	68ba      	ldr	r2, [r7, #8]
 800a892:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2201      	movs	r2, #1
 800a89a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	79fa      	ldrb	r2, [r7, #7]
 800a8a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f001 feb5 	bl	800c614 <USBD_LL_Init>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3718      	adds	r7, #24
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d101      	bne.n	800a8d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e025      	b.n	800a91c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	683a      	ldr	r2, [r7, #0]
 800a8d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	32ae      	adds	r2, #174	@ 0xae
 800a8e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00f      	beq.n	800a90c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	32ae      	adds	r2, #174	@ 0xae
 800a8f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fc:	f107 020e 	add.w	r2, r7, #14
 800a900:	4610      	mov	r0, r2
 800a902:	4798      	blx	r3
 800a904:	4602      	mov	r2, r0
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a912:	1c5a      	adds	r2, r3, #1
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3710      	adds	r7, #16
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f001 fec1 	bl	800c6b4 <USBD_LL_Start>
 800a932:	4603      	mov	r3, r0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a944:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a946:	4618      	mov	r0, r3
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	460b      	mov	r3, r1
 800a95c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a95e:	2300      	movs	r3, #0
 800a960:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d009      	beq.n	800a980 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	78fa      	ldrb	r2, [r7, #3]
 800a976:	4611      	mov	r1, r2
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	4798      	blx	r3
 800a97c:	4603      	mov	r3, r0
 800a97e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a980:	7bfb      	ldrb	r3, [r7, #15]
}
 800a982:	4618      	mov	r0, r3
 800a984:	3710      	adds	r7, #16
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b084      	sub	sp, #16
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	460b      	mov	r3, r1
 800a994:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a996:	2300      	movs	r3, #0
 800a998:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	78fa      	ldrb	r2, [r7, #3]
 800a9a4:	4611      	mov	r1, r2
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	4798      	blx	r3
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d001      	beq.n	800a9b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b084      	sub	sp, #16
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9ce:	6839      	ldr	r1, [r7, #0]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f001 f94c 	bl	800bc6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2201      	movs	r2, #1
 800a9da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a9f2:	f003 031f 	and.w	r3, r3, #31
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	d01a      	beq.n	800aa30 <USBD_LL_SetupStage+0x72>
 800a9fa:	2b02      	cmp	r3, #2
 800a9fc:	d822      	bhi.n	800aa44 <USBD_LL_SetupStage+0x86>
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d002      	beq.n	800aa08 <USBD_LL_SetupStage+0x4a>
 800aa02:	2b01      	cmp	r3, #1
 800aa04:	d00a      	beq.n	800aa1c <USBD_LL_SetupStage+0x5e>
 800aa06:	e01d      	b.n	800aa44 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa0e:	4619      	mov	r1, r3
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fb77 	bl	800b104 <USBD_StdDevReq>
 800aa16:	4603      	mov	r3, r0
 800aa18:	73fb      	strb	r3, [r7, #15]
      break;
 800aa1a:	e020      	b.n	800aa5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa22:	4619      	mov	r1, r3
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 fbdf 	bl	800b1e8 <USBD_StdItfReq>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa2e:	e016      	b.n	800aa5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 fc41 	bl	800b2c0 <USBD_StdEPReq>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	73fb      	strb	r3, [r7, #15]
      break;
 800aa42:	e00c      	b.n	800aa5e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	4619      	mov	r1, r3
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f001 fe8e 	bl	800c774 <USBD_LL_StallEP>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa5c:	bf00      	nop
  }

  return ret;
 800aa5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3710      	adds	r7, #16
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b086      	sub	sp, #24
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	460b      	mov	r3, r1
 800aa72:	607a      	str	r2, [r7, #4]
 800aa74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800aa7a:	7afb      	ldrb	r3, [r7, #11]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d177      	bne.n	800ab70 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800aa86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa8e:	2b03      	cmp	r3, #3
 800aa90:	f040 80a1 	bne.w	800abd6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	693a      	ldr	r2, [r7, #16]
 800aa9a:	8992      	ldrh	r2, [r2, #12]
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d91c      	bls.n	800aada <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	8992      	ldrh	r2, [r2, #12]
 800aaa8:	1a9a      	subs	r2, r3, r2
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	693a      	ldr	r2, [r7, #16]
 800aab4:	8992      	ldrh	r2, [r2, #12]
 800aab6:	441a      	add	r2, r3
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	6919      	ldr	r1, [r3, #16]
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	899b      	ldrh	r3, [r3, #12]
 800aac4:	461a      	mov	r2, r3
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	685b      	ldr	r3, [r3, #4]
 800aaca:	4293      	cmp	r3, r2
 800aacc:	bf38      	it	cc
 800aace:	4613      	movcc	r3, r2
 800aad0:	461a      	mov	r2, r3
 800aad2:	68f8      	ldr	r0, [r7, #12]
 800aad4:	f001 f9d2 	bl	800be7c <USBD_CtlContinueRx>
 800aad8:	e07d      	b.n	800abd6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aae0:	f003 031f 	and.w	r3, r3, #31
 800aae4:	2b02      	cmp	r3, #2
 800aae6:	d014      	beq.n	800ab12 <USBD_LL_DataOutStage+0xaa>
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d81d      	bhi.n	800ab28 <USBD_LL_DataOutStage+0xc0>
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d002      	beq.n	800aaf6 <USBD_LL_DataOutStage+0x8e>
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d003      	beq.n	800aafc <USBD_LL_DataOutStage+0x94>
 800aaf4:	e018      	b.n	800ab28 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	75bb      	strb	r3, [r7, #22]
            break;
 800aafa:	e018      	b.n	800ab2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	4619      	mov	r1, r3
 800ab06:	68f8      	ldr	r0, [r7, #12]
 800ab08:	f000 fa6e 	bl	800afe8 <USBD_CoreFindIF>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	75bb      	strb	r3, [r7, #22]
            break;
 800ab10:	e00d      	b.n	800ab2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	68f8      	ldr	r0, [r7, #12]
 800ab1e:	f000 fa70 	bl	800b002 <USBD_CoreFindEP>
 800ab22:	4603      	mov	r3, r0
 800ab24:	75bb      	strb	r3, [r7, #22]
            break;
 800ab26:	e002      	b.n	800ab2e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	75bb      	strb	r3, [r7, #22]
            break;
 800ab2c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ab2e:	7dbb      	ldrb	r3, [r7, #22]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d119      	bne.n	800ab68 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	2b03      	cmp	r3, #3
 800ab3e:	d113      	bne.n	800ab68 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ab40:	7dba      	ldrb	r2, [r7, #22]
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	32ae      	adds	r2, #174	@ 0xae
 800ab46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab4a:	691b      	ldr	r3, [r3, #16]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d00b      	beq.n	800ab68 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800ab50:	7dba      	ldrb	r2, [r7, #22]
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ab58:	7dba      	ldrb	r2, [r7, #22]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	32ae      	adds	r2, #174	@ 0xae
 800ab5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab62:	691b      	ldr	r3, [r3, #16]
 800ab64:	68f8      	ldr	r0, [r7, #12]
 800ab66:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	f001 f998 	bl	800be9e <USBD_CtlSendStatus>
 800ab6e:	e032      	b.n	800abd6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ab70:	7afb      	ldrb	r3, [r7, #11]
 800ab72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	4619      	mov	r1, r3
 800ab7a:	68f8      	ldr	r0, [r7, #12]
 800ab7c:	f000 fa41 	bl	800b002 <USBD_CoreFindEP>
 800ab80:	4603      	mov	r3, r0
 800ab82:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab84:	7dbb      	ldrb	r3, [r7, #22]
 800ab86:	2bff      	cmp	r3, #255	@ 0xff
 800ab88:	d025      	beq.n	800abd6 <USBD_LL_DataOutStage+0x16e>
 800ab8a:	7dbb      	ldrb	r3, [r7, #22]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d122      	bne.n	800abd6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	2b03      	cmp	r3, #3
 800ab9a:	d117      	bne.n	800abcc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ab9c:	7dba      	ldrb	r2, [r7, #22]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	32ae      	adds	r2, #174	@ 0xae
 800aba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aba6:	699b      	ldr	r3, [r3, #24]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00f      	beq.n	800abcc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800abac:	7dba      	ldrb	r2, [r7, #22]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800abb4:	7dba      	ldrb	r2, [r7, #22]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	32ae      	adds	r2, #174	@ 0xae
 800abba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	7afa      	ldrb	r2, [r7, #11]
 800abc2:	4611      	mov	r1, r2
 800abc4:	68f8      	ldr	r0, [r7, #12]
 800abc6:	4798      	blx	r3
 800abc8:	4603      	mov	r3, r0
 800abca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800abcc:	7dfb      	ldrb	r3, [r7, #23]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d001      	beq.n	800abd6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800abd2:	7dfb      	ldrb	r3, [r7, #23]
 800abd4:	e000      	b.n	800abd8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3718      	adds	r7, #24
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b086      	sub	sp, #24
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	460b      	mov	r3, r1
 800abea:	607a      	str	r2, [r7, #4]
 800abec:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800abee:	7afb      	ldrb	r3, [r7, #11]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d178      	bne.n	800ace6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	3314      	adds	r3, #20
 800abf8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ac00:	2b02      	cmp	r3, #2
 800ac02:	d163      	bne.n	800accc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	693a      	ldr	r2, [r7, #16]
 800ac0a:	8992      	ldrh	r2, [r2, #12]
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d91c      	bls.n	800ac4a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	8992      	ldrh	r2, [r2, #12]
 800ac18:	1a9a      	subs	r2, r3, r2
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	691b      	ldr	r3, [r3, #16]
 800ac22:	693a      	ldr	r2, [r7, #16]
 800ac24:	8992      	ldrh	r2, [r2, #12]
 800ac26:	441a      	add	r2, r3
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	6919      	ldr	r1, [r3, #16]
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	461a      	mov	r2, r3
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f001 f8ee 	bl	800be18 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	2200      	movs	r2, #0
 800ac40:	2100      	movs	r1, #0
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f001 fe40 	bl	800c8c8 <USBD_LL_PrepareReceive>
 800ac48:	e040      	b.n	800accc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	899b      	ldrh	r3, [r3, #12]
 800ac4e:	461a      	mov	r2, r3
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d11c      	bne.n	800ac92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	693a      	ldr	r2, [r7, #16]
 800ac5e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac60:	4293      	cmp	r3, r2
 800ac62:	d316      	bcc.n	800ac92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d20f      	bcs.n	800ac92 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac72:	2200      	movs	r2, #0
 800ac74:	2100      	movs	r1, #0
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f001 f8ce 	bl	800be18 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac84:	2300      	movs	r3, #0
 800ac86:	2200      	movs	r2, #0
 800ac88:	2100      	movs	r1, #0
 800ac8a:	68f8      	ldr	r0, [r7, #12]
 800ac8c:	f001 fe1c 	bl	800c8c8 <USBD_LL_PrepareReceive>
 800ac90:	e01c      	b.n	800accc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	2b03      	cmp	r3, #3
 800ac9c:	d10f      	bne.n	800acbe <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d009      	beq.n	800acbe <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	2200      	movs	r2, #0
 800acae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acb8:	68db      	ldr	r3, [r3, #12]
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800acbe:	2180      	movs	r1, #128	@ 0x80
 800acc0:	68f8      	ldr	r0, [r7, #12]
 800acc2:	f001 fd57 	bl	800c774 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800acc6:	68f8      	ldr	r0, [r7, #12]
 800acc8:	f001 f8fc 	bl	800bec4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d03a      	beq.n	800ad4c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800acd6:	68f8      	ldr	r0, [r7, #12]
 800acd8:	f7ff fe30 	bl	800a93c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	2200      	movs	r2, #0
 800ace0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ace4:	e032      	b.n	800ad4c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ace6:	7afb      	ldrb	r3, [r7, #11]
 800ace8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800acec:	b2db      	uxtb	r3, r3
 800acee:	4619      	mov	r1, r3
 800acf0:	68f8      	ldr	r0, [r7, #12]
 800acf2:	f000 f986 	bl	800b002 <USBD_CoreFindEP>
 800acf6:	4603      	mov	r3, r0
 800acf8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acfa:	7dfb      	ldrb	r3, [r7, #23]
 800acfc:	2bff      	cmp	r3, #255	@ 0xff
 800acfe:	d025      	beq.n	800ad4c <USBD_LL_DataInStage+0x16c>
 800ad00:	7dfb      	ldrb	r3, [r7, #23]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d122      	bne.n	800ad4c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	2b03      	cmp	r3, #3
 800ad10:	d11c      	bne.n	800ad4c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ad12:	7dfa      	ldrb	r2, [r7, #23]
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	32ae      	adds	r2, #174	@ 0xae
 800ad18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad1c:	695b      	ldr	r3, [r3, #20]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d014      	beq.n	800ad4c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800ad22:	7dfa      	ldrb	r2, [r7, #23]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ad2a:	7dfa      	ldrb	r2, [r7, #23]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	32ae      	adds	r2, #174	@ 0xae
 800ad30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad34:	695b      	ldr	r3, [r3, #20]
 800ad36:	7afa      	ldrb	r2, [r7, #11]
 800ad38:	4611      	mov	r1, r2
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	4798      	blx	r3
 800ad3e:	4603      	mov	r3, r0
 800ad40:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ad42:	7dbb      	ldrb	r3, [r7, #22]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d001      	beq.n	800ad4c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ad48:	7dbb      	ldrb	r3, [r7, #22]
 800ad4a:	e000      	b.n	800ad4e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3718      	adds	r7, #24
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b084      	sub	sp, #16
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2201      	movs	r2, #1
 800ad66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2200      	movs	r2, #0
 800ad76:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d014      	beq.n	800adbc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00e      	beq.n	800adbc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	6852      	ldr	r2, [r2, #4]
 800adaa:	b2d2      	uxtb	r2, r2
 800adac:	4611      	mov	r1, r2
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	4798      	blx	r3
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d001      	beq.n	800adbc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800adb8:	2303      	movs	r3, #3
 800adba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800adbc:	2340      	movs	r3, #64	@ 0x40
 800adbe:	2200      	movs	r2, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fc91 	bl	800c6ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2240      	movs	r2, #64	@ 0x40
 800add4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800add8:	2340      	movs	r3, #64	@ 0x40
 800adda:	2200      	movs	r2, #0
 800addc:	2180      	movs	r1, #128	@ 0x80
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f001 fc83 	bl	800c6ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2240      	movs	r2, #64	@ 0x40
 800adf0:	841a      	strh	r2, [r3, #32]

  return ret;
 800adf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3710      	adds	r7, #16
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	460b      	mov	r3, r1
 800ae06:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	78fa      	ldrb	r2, [r7, #3]
 800ae0c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ae0e:	2300      	movs	r3, #0
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	2b04      	cmp	r3, #4
 800ae2e:	d006      	beq.n	800ae3e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae36:	b2da      	uxtb	r2, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2204      	movs	r2, #4
 800ae42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	370c      	adds	r7, #12
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr

0800ae54 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	2b04      	cmp	r3, #4
 800ae66:	d106      	bne.n	800ae76 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ae6e:	b2da      	uxtb	r2, r3
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	370c      	adds	r7, #12
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	2b03      	cmp	r3, #3
 800ae96:	d110      	bne.n	800aeba <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d00b      	beq.n	800aeba <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aea8:	69db      	ldr	r3, [r3, #28]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d005      	beq.n	800aeba <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeb4:	69db      	ldr	r3, [r3, #28]
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}

0800aec4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	460b      	mov	r3, r1
 800aece:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	32ae      	adds	r2, #174	@ 0xae
 800aeda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800aee2:	2303      	movs	r3, #3
 800aee4:	e01c      	b.n	800af20 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	2b03      	cmp	r3, #3
 800aef0:	d115      	bne.n	800af1e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	32ae      	adds	r2, #174	@ 0xae
 800aefc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af00:	6a1b      	ldr	r3, [r3, #32]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d00b      	beq.n	800af1e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	32ae      	adds	r2, #174	@ 0xae
 800af10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af14:	6a1b      	ldr	r3, [r3, #32]
 800af16:	78fa      	ldrb	r2, [r7, #3]
 800af18:	4611      	mov	r1, r2
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800af1e:	2300      	movs	r3, #0
}
 800af20:	4618      	mov	r0, r3
 800af22:	3708      	adds	r7, #8
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b082      	sub	sp, #8
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	460b      	mov	r3, r1
 800af32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	32ae      	adds	r2, #174	@ 0xae
 800af3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d101      	bne.n	800af4a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800af46:	2303      	movs	r3, #3
 800af48:	e01c      	b.n	800af84 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af50:	b2db      	uxtb	r3, r3
 800af52:	2b03      	cmp	r3, #3
 800af54:	d115      	bne.n	800af82 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	32ae      	adds	r2, #174	@ 0xae
 800af60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00b      	beq.n	800af82 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	32ae      	adds	r2, #174	@ 0xae
 800af74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af7a:	78fa      	ldrb	r2, [r7, #3]
 800af7c:	4611      	mov	r1, r2
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3708      	adds	r7, #8
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	370c      	adds	r7, #12
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr

0800afa2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b084      	sub	sp, #16
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800afaa:	2300      	movs	r3, #0
 800afac:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2201      	movs	r2, #1
 800afb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00e      	beq.n	800afde <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	6852      	ldr	r2, [r2, #4]
 800afcc:	b2d2      	uxtb	r2, r2
 800afce:	4611      	mov	r1, r2
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	4798      	blx	r3
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800afda:	2303      	movs	r3, #3
 800afdc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800afde:	7bfb      	ldrb	r3, [r7, #15]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	460b      	mov	r3, r1
 800aff2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aff4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	370c      	adds	r7, #12
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr

0800b002 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b002:	b480      	push	{r7}
 800b004:	b083      	sub	sp, #12
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	460b      	mov	r3, r1
 800b00c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b00e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b010:	4618      	mov	r0, r3
 800b012:	370c      	adds	r7, #12
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b086      	sub	sp, #24
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
 800b024:	460b      	mov	r3, r1
 800b026:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b030:	2300      	movs	r3, #0
 800b032:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	885b      	ldrh	r3, [r3, #2]
 800b038:	b29b      	uxth	r3, r3
 800b03a:	68fa      	ldr	r2, [r7, #12]
 800b03c:	7812      	ldrb	r2, [r2, #0]
 800b03e:	4293      	cmp	r3, r2
 800b040:	d91f      	bls.n	800b082 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b048:	e013      	b.n	800b072 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b04a:	f107 030a 	add.w	r3, r7, #10
 800b04e:	4619      	mov	r1, r3
 800b050:	6978      	ldr	r0, [r7, #20]
 800b052:	f000 f81b 	bl	800b08c <USBD_GetNextDesc>
 800b056:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	785b      	ldrb	r3, [r3, #1]
 800b05c:	2b05      	cmp	r3, #5
 800b05e:	d108      	bne.n	800b072 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	789b      	ldrb	r3, [r3, #2]
 800b068:	78fa      	ldrb	r2, [r7, #3]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d008      	beq.n	800b080 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b06e:	2300      	movs	r3, #0
 800b070:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	885b      	ldrh	r3, [r3, #2]
 800b076:	b29a      	uxth	r2, r3
 800b078:	897b      	ldrh	r3, [r7, #10]
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d8e5      	bhi.n	800b04a <USBD_GetEpDesc+0x2e>
 800b07e:	e000      	b.n	800b082 <USBD_GetEpDesc+0x66>
          break;
 800b080:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b082:	693b      	ldr	r3, [r7, #16]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3718      	adds	r7, #24
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	881b      	ldrh	r3, [r3, #0]
 800b09e:	68fa      	ldr	r2, [r7, #12]
 800b0a0:	7812      	ldrb	r2, [r2, #0]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	b29a      	uxth	r2, r3
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4413      	add	r3, r2
 800b0b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b0b6:	68fb      	ldr	r3, [r7, #12]
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3714      	adds	r7, #20
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr

0800b0c4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b087      	sub	sp, #28
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b0e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b0e6:	021b      	lsls	r3, r3, #8
 800b0e8:	b21a      	sxth	r2, r3
 800b0ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	b21b      	sxth	r3, r3
 800b0f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b0f4:	89fb      	ldrh	r3, [r7, #14]
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	371c      	adds	r7, #28
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr
	...

0800b104 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
 800b10c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b10e:	2300      	movs	r3, #0
 800b110:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b11a:	2b40      	cmp	r3, #64	@ 0x40
 800b11c:	d005      	beq.n	800b12a <USBD_StdDevReq+0x26>
 800b11e:	2b40      	cmp	r3, #64	@ 0x40
 800b120:	d857      	bhi.n	800b1d2 <USBD_StdDevReq+0xce>
 800b122:	2b00      	cmp	r3, #0
 800b124:	d00f      	beq.n	800b146 <USBD_StdDevReq+0x42>
 800b126:	2b20      	cmp	r3, #32
 800b128:	d153      	bne.n	800b1d2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	32ae      	adds	r2, #174	@ 0xae
 800b134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	6839      	ldr	r1, [r7, #0]
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	4798      	blx	r3
 800b140:	4603      	mov	r3, r0
 800b142:	73fb      	strb	r3, [r7, #15]
      break;
 800b144:	e04a      	b.n	800b1dc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	785b      	ldrb	r3, [r3, #1]
 800b14a:	2b09      	cmp	r3, #9
 800b14c:	d83b      	bhi.n	800b1c6 <USBD_StdDevReq+0xc2>
 800b14e:	a201      	add	r2, pc, #4	@ (adr r2, 800b154 <USBD_StdDevReq+0x50>)
 800b150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b154:	0800b1a9 	.word	0x0800b1a9
 800b158:	0800b1bd 	.word	0x0800b1bd
 800b15c:	0800b1c7 	.word	0x0800b1c7
 800b160:	0800b1b3 	.word	0x0800b1b3
 800b164:	0800b1c7 	.word	0x0800b1c7
 800b168:	0800b187 	.word	0x0800b187
 800b16c:	0800b17d 	.word	0x0800b17d
 800b170:	0800b1c7 	.word	0x0800b1c7
 800b174:	0800b19f 	.word	0x0800b19f
 800b178:	0800b191 	.word	0x0800b191
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b17c:	6839      	ldr	r1, [r7, #0]
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fa3e 	bl	800b600 <USBD_GetDescriptor>
          break;
 800b184:	e024      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b186:	6839      	ldr	r1, [r7, #0]
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 fbcd 	bl	800b928 <USBD_SetAddress>
          break;
 800b18e:	e01f      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b190:	6839      	ldr	r1, [r7, #0]
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 fc0c 	bl	800b9b0 <USBD_SetConfig>
 800b198:	4603      	mov	r3, r0
 800b19a:	73fb      	strb	r3, [r7, #15]
          break;
 800b19c:	e018      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b19e:	6839      	ldr	r1, [r7, #0]
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 fcaf 	bl	800bb04 <USBD_GetConfig>
          break;
 800b1a6:	e013      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b1a8:	6839      	ldr	r1, [r7, #0]
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 fce0 	bl	800bb70 <USBD_GetStatus>
          break;
 800b1b0:	e00e      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b1b2:	6839      	ldr	r1, [r7, #0]
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f000 fd0f 	bl	800bbd8 <USBD_SetFeature>
          break;
 800b1ba:	e009      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b1bc:	6839      	ldr	r1, [r7, #0]
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fd33 	bl	800bc2a <USBD_ClrFeature>
          break;
 800b1c4:	e004      	b.n	800b1d0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b1c6:	6839      	ldr	r1, [r7, #0]
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f000 fd8a 	bl	800bce2 <USBD_CtlError>
          break;
 800b1ce:	bf00      	nop
      }
      break;
 800b1d0:	e004      	b.n	800b1dc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b1d2:	6839      	ldr	r1, [r7, #0]
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 fd84 	bl	800bce2 <USBD_CtlError>
      break;
 800b1da:	bf00      	nop
  }

  return ret;
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop

0800b1e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b084      	sub	sp, #16
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	781b      	ldrb	r3, [r3, #0]
 800b1fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b1fe:	2b40      	cmp	r3, #64	@ 0x40
 800b200:	d005      	beq.n	800b20e <USBD_StdItfReq+0x26>
 800b202:	2b40      	cmp	r3, #64	@ 0x40
 800b204:	d852      	bhi.n	800b2ac <USBD_StdItfReq+0xc4>
 800b206:	2b00      	cmp	r3, #0
 800b208:	d001      	beq.n	800b20e <USBD_StdItfReq+0x26>
 800b20a:	2b20      	cmp	r3, #32
 800b20c:	d14e      	bne.n	800b2ac <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b214:	b2db      	uxtb	r3, r3
 800b216:	3b01      	subs	r3, #1
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d840      	bhi.n	800b29e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	889b      	ldrh	r3, [r3, #4]
 800b220:	b2db      	uxtb	r3, r3
 800b222:	2b01      	cmp	r3, #1
 800b224:	d836      	bhi.n	800b294 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	889b      	ldrh	r3, [r3, #4]
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	4619      	mov	r1, r3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f7ff feda 	bl	800afe8 <USBD_CoreFindIF>
 800b234:	4603      	mov	r3, r0
 800b236:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b238:	7bbb      	ldrb	r3, [r7, #14]
 800b23a:	2bff      	cmp	r3, #255	@ 0xff
 800b23c:	d01d      	beq.n	800b27a <USBD_StdItfReq+0x92>
 800b23e:	7bbb      	ldrb	r3, [r7, #14]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d11a      	bne.n	800b27a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b244:	7bba      	ldrb	r2, [r7, #14]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	32ae      	adds	r2, #174	@ 0xae
 800b24a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d00f      	beq.n	800b274 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b254:	7bba      	ldrb	r2, [r7, #14]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b25c:	7bba      	ldrb	r2, [r7, #14]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	32ae      	adds	r2, #174	@ 0xae
 800b262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	6839      	ldr	r1, [r7, #0]
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	4798      	blx	r3
 800b26e:	4603      	mov	r3, r0
 800b270:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b272:	e004      	b.n	800b27e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b274:	2303      	movs	r3, #3
 800b276:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b278:	e001      	b.n	800b27e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b27a:	2303      	movs	r3, #3
 800b27c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	88db      	ldrh	r3, [r3, #6]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d110      	bne.n	800b2a8 <USBD_StdItfReq+0xc0>
 800b286:	7bfb      	ldrb	r3, [r7, #15]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d10d      	bne.n	800b2a8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 fe06 	bl	800be9e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b292:	e009      	b.n	800b2a8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b294:	6839      	ldr	r1, [r7, #0]
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 fd23 	bl	800bce2 <USBD_CtlError>
          break;
 800b29c:	e004      	b.n	800b2a8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b29e:	6839      	ldr	r1, [r7, #0]
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 fd1e 	bl	800bce2 <USBD_CtlError>
          break;
 800b2a6:	e000      	b.n	800b2aa <USBD_StdItfReq+0xc2>
          break;
 800b2a8:	bf00      	nop
      }
      break;
 800b2aa:	e004      	b.n	800b2b6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b2ac:	6839      	ldr	r1, [r7, #0]
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f000 fd17 	bl	800bce2 <USBD_CtlError>
      break;
 800b2b4:	bf00      	nop
  }

  return ret;
 800b2b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3710      	adds	r7, #16
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b084      	sub	sp, #16
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	889b      	ldrh	r3, [r3, #4]
 800b2d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b2dc:	2b40      	cmp	r3, #64	@ 0x40
 800b2de:	d007      	beq.n	800b2f0 <USBD_StdEPReq+0x30>
 800b2e0:	2b40      	cmp	r3, #64	@ 0x40
 800b2e2:	f200 8181 	bhi.w	800b5e8 <USBD_StdEPReq+0x328>
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d02a      	beq.n	800b340 <USBD_StdEPReq+0x80>
 800b2ea:	2b20      	cmp	r3, #32
 800b2ec:	f040 817c 	bne.w	800b5e8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2f0:	7bbb      	ldrb	r3, [r7, #14]
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f7ff fe84 	bl	800b002 <USBD_CoreFindEP>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2fe:	7b7b      	ldrb	r3, [r7, #13]
 800b300:	2bff      	cmp	r3, #255	@ 0xff
 800b302:	f000 8176 	beq.w	800b5f2 <USBD_StdEPReq+0x332>
 800b306:	7b7b      	ldrb	r3, [r7, #13]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f040 8172 	bne.w	800b5f2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b30e:	7b7a      	ldrb	r2, [r7, #13]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b316:	7b7a      	ldrb	r2, [r7, #13]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	32ae      	adds	r2, #174	@ 0xae
 800b31c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 8165 	beq.w	800b5f2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b328:	7b7a      	ldrb	r2, [r7, #13]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	32ae      	adds	r2, #174	@ 0xae
 800b32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	6839      	ldr	r1, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	4798      	blx	r3
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b33e:	e158      	b.n	800b5f2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	785b      	ldrb	r3, [r3, #1]
 800b344:	2b03      	cmp	r3, #3
 800b346:	d008      	beq.n	800b35a <USBD_StdEPReq+0x9a>
 800b348:	2b03      	cmp	r3, #3
 800b34a:	f300 8147 	bgt.w	800b5dc <USBD_StdEPReq+0x31c>
 800b34e:	2b00      	cmp	r3, #0
 800b350:	f000 809b 	beq.w	800b48a <USBD_StdEPReq+0x1ca>
 800b354:	2b01      	cmp	r3, #1
 800b356:	d03c      	beq.n	800b3d2 <USBD_StdEPReq+0x112>
 800b358:	e140      	b.n	800b5dc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b360:	b2db      	uxtb	r3, r3
 800b362:	2b02      	cmp	r3, #2
 800b364:	d002      	beq.n	800b36c <USBD_StdEPReq+0xac>
 800b366:	2b03      	cmp	r3, #3
 800b368:	d016      	beq.n	800b398 <USBD_StdEPReq+0xd8>
 800b36a:	e02c      	b.n	800b3c6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b36c:	7bbb      	ldrb	r3, [r7, #14]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00d      	beq.n	800b38e <USBD_StdEPReq+0xce>
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	2b80      	cmp	r3, #128	@ 0x80
 800b376:	d00a      	beq.n	800b38e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b378:	7bbb      	ldrb	r3, [r7, #14]
 800b37a:	4619      	mov	r1, r3
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f001 f9f9 	bl	800c774 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b382:	2180      	movs	r1, #128	@ 0x80
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f001 f9f5 	bl	800c774 <USBD_LL_StallEP>
 800b38a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b38c:	e020      	b.n	800b3d0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b38e:	6839      	ldr	r1, [r7, #0]
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f000 fca6 	bl	800bce2 <USBD_CtlError>
              break;
 800b396:	e01b      	b.n	800b3d0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	885b      	ldrh	r3, [r3, #2]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10e      	bne.n	800b3be <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b3a0:	7bbb      	ldrb	r3, [r7, #14]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d00b      	beq.n	800b3be <USBD_StdEPReq+0xfe>
 800b3a6:	7bbb      	ldrb	r3, [r7, #14]
 800b3a8:	2b80      	cmp	r3, #128	@ 0x80
 800b3aa:	d008      	beq.n	800b3be <USBD_StdEPReq+0xfe>
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	88db      	ldrh	r3, [r3, #6]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d104      	bne.n	800b3be <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b3b4:	7bbb      	ldrb	r3, [r7, #14]
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f001 f9db 	bl	800c774 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 fd6d 	bl	800be9e <USBD_CtlSendStatus>

              break;
 800b3c4:	e004      	b.n	800b3d0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b3c6:	6839      	ldr	r1, [r7, #0]
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 fc8a 	bl	800bce2 <USBD_CtlError>
              break;
 800b3ce:	bf00      	nop
          }
          break;
 800b3d0:	e109      	b.n	800b5e6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	2b02      	cmp	r3, #2
 800b3dc:	d002      	beq.n	800b3e4 <USBD_StdEPReq+0x124>
 800b3de:	2b03      	cmp	r3, #3
 800b3e0:	d016      	beq.n	800b410 <USBD_StdEPReq+0x150>
 800b3e2:	e04b      	b.n	800b47c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b3e4:	7bbb      	ldrb	r3, [r7, #14]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00d      	beq.n	800b406 <USBD_StdEPReq+0x146>
 800b3ea:	7bbb      	ldrb	r3, [r7, #14]
 800b3ec:	2b80      	cmp	r3, #128	@ 0x80
 800b3ee:	d00a      	beq.n	800b406 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b3f0:	7bbb      	ldrb	r3, [r7, #14]
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f001 f9bd 	bl	800c774 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b3fa:	2180      	movs	r1, #128	@ 0x80
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f001 f9b9 	bl	800c774 <USBD_LL_StallEP>
 800b402:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b404:	e040      	b.n	800b488 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b406:	6839      	ldr	r1, [r7, #0]
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 fc6a 	bl	800bce2 <USBD_CtlError>
              break;
 800b40e:	e03b      	b.n	800b488 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	885b      	ldrh	r3, [r3, #2]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d136      	bne.n	800b486 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b418:	7bbb      	ldrb	r3, [r7, #14]
 800b41a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d004      	beq.n	800b42c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b422:	7bbb      	ldrb	r3, [r7, #14]
 800b424:	4619      	mov	r1, r3
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f001 f9c3 	bl	800c7b2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 fd36 	bl	800be9e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b432:	7bbb      	ldrb	r3, [r7, #14]
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff fde3 	bl	800b002 <USBD_CoreFindEP>
 800b43c:	4603      	mov	r3, r0
 800b43e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b440:	7b7b      	ldrb	r3, [r7, #13]
 800b442:	2bff      	cmp	r3, #255	@ 0xff
 800b444:	d01f      	beq.n	800b486 <USBD_StdEPReq+0x1c6>
 800b446:	7b7b      	ldrb	r3, [r7, #13]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d11c      	bne.n	800b486 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b44c:	7b7a      	ldrb	r2, [r7, #13]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b454:	7b7a      	ldrb	r2, [r7, #13]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	32ae      	adds	r2, #174	@ 0xae
 800b45a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b45e:	689b      	ldr	r3, [r3, #8]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d010      	beq.n	800b486 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b464:	7b7a      	ldrb	r2, [r7, #13]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	32ae      	adds	r2, #174	@ 0xae
 800b46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	6839      	ldr	r1, [r7, #0]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	4798      	blx	r3
 800b476:	4603      	mov	r3, r0
 800b478:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b47a:	e004      	b.n	800b486 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b47c:	6839      	ldr	r1, [r7, #0]
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 fc2f 	bl	800bce2 <USBD_CtlError>
              break;
 800b484:	e000      	b.n	800b488 <USBD_StdEPReq+0x1c8>
              break;
 800b486:	bf00      	nop
          }
          break;
 800b488:	e0ad      	b.n	800b5e6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b02      	cmp	r3, #2
 800b494:	d002      	beq.n	800b49c <USBD_StdEPReq+0x1dc>
 800b496:	2b03      	cmp	r3, #3
 800b498:	d033      	beq.n	800b502 <USBD_StdEPReq+0x242>
 800b49a:	e099      	b.n	800b5d0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b49c:	7bbb      	ldrb	r3, [r7, #14]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d007      	beq.n	800b4b2 <USBD_StdEPReq+0x1f2>
 800b4a2:	7bbb      	ldrb	r3, [r7, #14]
 800b4a4:	2b80      	cmp	r3, #128	@ 0x80
 800b4a6:	d004      	beq.n	800b4b2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b4a8:	6839      	ldr	r1, [r7, #0]
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 fc19 	bl	800bce2 <USBD_CtlError>
                break;
 800b4b0:	e093      	b.n	800b5da <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b4b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	da0b      	bge.n	800b4d2 <USBD_StdEPReq+0x212>
 800b4ba:	7bbb      	ldrb	r3, [r7, #14]
 800b4bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4c0:	4613      	mov	r3, r2
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	4413      	add	r3, r2
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	3310      	adds	r3, #16
 800b4ca:	687a      	ldr	r2, [r7, #4]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	e00b      	b.n	800b4ea <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b4d2:	7bbb      	ldrb	r3, [r7, #14]
 800b4d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b4d8:	4613      	mov	r3, r2
 800b4da:	009b      	lsls	r3, r3, #2
 800b4dc:	4413      	add	r3, r2
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	3304      	adds	r3, #4
 800b4ea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	330e      	adds	r3, #14
 800b4f6:	2202      	movs	r2, #2
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f000 fc6e 	bl	800bddc <USBD_CtlSendData>
              break;
 800b500:	e06b      	b.n	800b5da <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b502:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b506:	2b00      	cmp	r3, #0
 800b508:	da11      	bge.n	800b52e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b50a:	7bbb      	ldrb	r3, [r7, #14]
 800b50c:	f003 020f 	and.w	r2, r3, #15
 800b510:	6879      	ldr	r1, [r7, #4]
 800b512:	4613      	mov	r3, r2
 800b514:	009b      	lsls	r3, r3, #2
 800b516:	4413      	add	r3, r2
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	440b      	add	r3, r1
 800b51c:	3323      	adds	r3, #35	@ 0x23
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d117      	bne.n	800b554 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b524:	6839      	ldr	r1, [r7, #0]
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 fbdb 	bl	800bce2 <USBD_CtlError>
                  break;
 800b52c:	e055      	b.n	800b5da <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b52e:	7bbb      	ldrb	r3, [r7, #14]
 800b530:	f003 020f 	and.w	r2, r3, #15
 800b534:	6879      	ldr	r1, [r7, #4]
 800b536:	4613      	mov	r3, r2
 800b538:	009b      	lsls	r3, r3, #2
 800b53a:	4413      	add	r3, r2
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	440b      	add	r3, r1
 800b540:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d104      	bne.n	800b554 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b54a:	6839      	ldr	r1, [r7, #0]
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f000 fbc8 	bl	800bce2 <USBD_CtlError>
                  break;
 800b552:	e042      	b.n	800b5da <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b554:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	da0b      	bge.n	800b574 <USBD_StdEPReq+0x2b4>
 800b55c:	7bbb      	ldrb	r3, [r7, #14]
 800b55e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b562:	4613      	mov	r3, r2
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	4413      	add	r3, r2
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	3310      	adds	r3, #16
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	4413      	add	r3, r2
 800b570:	3304      	adds	r3, #4
 800b572:	e00b      	b.n	800b58c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b574:	7bbb      	ldrb	r3, [r7, #14]
 800b576:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b57a:	4613      	mov	r3, r2
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	4413      	add	r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	4413      	add	r3, r2
 800b58a:	3304      	adds	r3, #4
 800b58c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b58e:	7bbb      	ldrb	r3, [r7, #14]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <USBD_StdEPReq+0x2da>
 800b594:	7bbb      	ldrb	r3, [r7, #14]
 800b596:	2b80      	cmp	r3, #128	@ 0x80
 800b598:	d103      	bne.n	800b5a2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	2200      	movs	r2, #0
 800b59e:	739a      	strb	r2, [r3, #14]
 800b5a0:	e00e      	b.n	800b5c0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b5a2:	7bbb      	ldrb	r3, [r7, #14]
 800b5a4:	4619      	mov	r1, r3
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f001 f922 	bl	800c7f0 <USBD_LL_IsStallEP>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d003      	beq.n	800b5ba <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	739a      	strb	r2, [r3, #14]
 800b5b8:	e002      	b.n	800b5c0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	330e      	adds	r3, #14
 800b5c4:	2202      	movs	r2, #2
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f000 fc07 	bl	800bddc <USBD_CtlSendData>
              break;
 800b5ce:	e004      	b.n	800b5da <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b5d0:	6839      	ldr	r1, [r7, #0]
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 fb85 	bl	800bce2 <USBD_CtlError>
              break;
 800b5d8:	bf00      	nop
          }
          break;
 800b5da:	e004      	b.n	800b5e6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b5dc:	6839      	ldr	r1, [r7, #0]
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 fb7f 	bl	800bce2 <USBD_CtlError>
          break;
 800b5e4:	bf00      	nop
      }
      break;
 800b5e6:	e005      	b.n	800b5f4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b5e8:	6839      	ldr	r1, [r7, #0]
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fb79 	bl	800bce2 <USBD_CtlError>
      break;
 800b5f0:	e000      	b.n	800b5f4 <USBD_StdEPReq+0x334>
      break;
 800b5f2:	bf00      	nop
  }

  return ret;
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}
	...

0800b600 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b60a:	2300      	movs	r3, #0
 800b60c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b60e:	2300      	movs	r3, #0
 800b610:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b612:	2300      	movs	r3, #0
 800b614:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	885b      	ldrh	r3, [r3, #2]
 800b61a:	0a1b      	lsrs	r3, r3, #8
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	3b01      	subs	r3, #1
 800b620:	2b0e      	cmp	r3, #14
 800b622:	f200 8152 	bhi.w	800b8ca <USBD_GetDescriptor+0x2ca>
 800b626:	a201      	add	r2, pc, #4	@ (adr r2, 800b62c <USBD_GetDescriptor+0x2c>)
 800b628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b62c:	0800b69d 	.word	0x0800b69d
 800b630:	0800b6b5 	.word	0x0800b6b5
 800b634:	0800b6f5 	.word	0x0800b6f5
 800b638:	0800b8cb 	.word	0x0800b8cb
 800b63c:	0800b8cb 	.word	0x0800b8cb
 800b640:	0800b86b 	.word	0x0800b86b
 800b644:	0800b897 	.word	0x0800b897
 800b648:	0800b8cb 	.word	0x0800b8cb
 800b64c:	0800b8cb 	.word	0x0800b8cb
 800b650:	0800b8cb 	.word	0x0800b8cb
 800b654:	0800b8cb 	.word	0x0800b8cb
 800b658:	0800b8cb 	.word	0x0800b8cb
 800b65c:	0800b8cb 	.word	0x0800b8cb
 800b660:	0800b8cb 	.word	0x0800b8cb
 800b664:	0800b669 	.word	0x0800b669
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b66e:	69db      	ldr	r3, [r3, #28]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d00b      	beq.n	800b68c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b67a:	69db      	ldr	r3, [r3, #28]
 800b67c:	687a      	ldr	r2, [r7, #4]
 800b67e:	7c12      	ldrb	r2, [r2, #16]
 800b680:	f107 0108 	add.w	r1, r7, #8
 800b684:	4610      	mov	r0, r2
 800b686:	4798      	blx	r3
 800b688:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b68a:	e126      	b.n	800b8da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b68c:	6839      	ldr	r1, [r7, #0]
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 fb27 	bl	800bce2 <USBD_CtlError>
        err++;
 800b694:	7afb      	ldrb	r3, [r7, #11]
 800b696:	3301      	adds	r3, #1
 800b698:	72fb      	strb	r3, [r7, #11]
      break;
 800b69a:	e11e      	b.n	800b8da <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	7c12      	ldrb	r2, [r2, #16]
 800b6a8:	f107 0108 	add.w	r1, r7, #8
 800b6ac:	4610      	mov	r0, r2
 800b6ae:	4798      	blx	r3
 800b6b0:	60f8      	str	r0, [r7, #12]
      break;
 800b6b2:	e112      	b.n	800b8da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	7c1b      	ldrb	r3, [r3, #16]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10d      	bne.n	800b6d8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6c4:	f107 0208 	add.w	r2, r7, #8
 800b6c8:	4610      	mov	r0, r2
 800b6ca:	4798      	blx	r3
 800b6cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	2202      	movs	r2, #2
 800b6d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b6d6:	e100      	b.n	800b8da <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e0:	f107 0208 	add.w	r2, r7, #8
 800b6e4:	4610      	mov	r0, r2
 800b6e6:	4798      	blx	r3
 800b6e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	3301      	adds	r3, #1
 800b6ee:	2202      	movs	r2, #2
 800b6f0:	701a      	strb	r2, [r3, #0]
      break;
 800b6f2:	e0f2      	b.n	800b8da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	885b      	ldrh	r3, [r3, #2]
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	2b05      	cmp	r3, #5
 800b6fc:	f200 80ac 	bhi.w	800b858 <USBD_GetDescriptor+0x258>
 800b700:	a201      	add	r2, pc, #4	@ (adr r2, 800b708 <USBD_GetDescriptor+0x108>)
 800b702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b706:	bf00      	nop
 800b708:	0800b721 	.word	0x0800b721
 800b70c:	0800b755 	.word	0x0800b755
 800b710:	0800b789 	.word	0x0800b789
 800b714:	0800b7bd 	.word	0x0800b7bd
 800b718:	0800b7f1 	.word	0x0800b7f1
 800b71c:	0800b825 	.word	0x0800b825
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00b      	beq.n	800b744 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	7c12      	ldrb	r2, [r2, #16]
 800b738:	f107 0108 	add.w	r1, r7, #8
 800b73c:	4610      	mov	r0, r2
 800b73e:	4798      	blx	r3
 800b740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b742:	e091      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b744:	6839      	ldr	r1, [r7, #0]
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 facb 	bl	800bce2 <USBD_CtlError>
            err++;
 800b74c:	7afb      	ldrb	r3, [r7, #11]
 800b74e:	3301      	adds	r3, #1
 800b750:	72fb      	strb	r3, [r7, #11]
          break;
 800b752:	e089      	b.n	800b868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00b      	beq.n	800b778 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	7c12      	ldrb	r2, [r2, #16]
 800b76c:	f107 0108 	add.w	r1, r7, #8
 800b770:	4610      	mov	r0, r2
 800b772:	4798      	blx	r3
 800b774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b776:	e077      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b778:	6839      	ldr	r1, [r7, #0]
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 fab1 	bl	800bce2 <USBD_CtlError>
            err++;
 800b780:	7afb      	ldrb	r3, [r7, #11]
 800b782:	3301      	adds	r3, #1
 800b784:	72fb      	strb	r3, [r7, #11]
          break;
 800b786:	e06f      	b.n	800b868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d00b      	beq.n	800b7ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	687a      	ldr	r2, [r7, #4]
 800b79e:	7c12      	ldrb	r2, [r2, #16]
 800b7a0:	f107 0108 	add.w	r1, r7, #8
 800b7a4:	4610      	mov	r0, r2
 800b7a6:	4798      	blx	r3
 800b7a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7aa:	e05d      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b7ac:	6839      	ldr	r1, [r7, #0]
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 fa97 	bl	800bce2 <USBD_CtlError>
            err++;
 800b7b4:	7afb      	ldrb	r3, [r7, #11]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	72fb      	strb	r3, [r7, #11]
          break;
 800b7ba:	e055      	b.n	800b868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d00b      	beq.n	800b7e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7ce:	691b      	ldr	r3, [r3, #16]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	7c12      	ldrb	r2, [r2, #16]
 800b7d4:	f107 0108 	add.w	r1, r7, #8
 800b7d8:	4610      	mov	r0, r2
 800b7da:	4798      	blx	r3
 800b7dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7de:	e043      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b7e0:	6839      	ldr	r1, [r7, #0]
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 fa7d 	bl	800bce2 <USBD_CtlError>
            err++;
 800b7e8:	7afb      	ldrb	r3, [r7, #11]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	72fb      	strb	r3, [r7, #11]
          break;
 800b7ee:	e03b      	b.n	800b868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7f6:	695b      	ldr	r3, [r3, #20]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d00b      	beq.n	800b814 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b802:	695b      	ldr	r3, [r3, #20]
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	7c12      	ldrb	r2, [r2, #16]
 800b808:	f107 0108 	add.w	r1, r7, #8
 800b80c:	4610      	mov	r0, r2
 800b80e:	4798      	blx	r3
 800b810:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b812:	e029      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b814:	6839      	ldr	r1, [r7, #0]
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 fa63 	bl	800bce2 <USBD_CtlError>
            err++;
 800b81c:	7afb      	ldrb	r3, [r7, #11]
 800b81e:	3301      	adds	r3, #1
 800b820:	72fb      	strb	r3, [r7, #11]
          break;
 800b822:	e021      	b.n	800b868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b82a:	699b      	ldr	r3, [r3, #24]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00b      	beq.n	800b848 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b836:	699b      	ldr	r3, [r3, #24]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	7c12      	ldrb	r2, [r2, #16]
 800b83c:	f107 0108 	add.w	r1, r7, #8
 800b840:	4610      	mov	r0, r2
 800b842:	4798      	blx	r3
 800b844:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b846:	e00f      	b.n	800b868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b848:	6839      	ldr	r1, [r7, #0]
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 fa49 	bl	800bce2 <USBD_CtlError>
            err++;
 800b850:	7afb      	ldrb	r3, [r7, #11]
 800b852:	3301      	adds	r3, #1
 800b854:	72fb      	strb	r3, [r7, #11]
          break;
 800b856:	e007      	b.n	800b868 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b858:	6839      	ldr	r1, [r7, #0]
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f000 fa41 	bl	800bce2 <USBD_CtlError>
          err++;
 800b860:	7afb      	ldrb	r3, [r7, #11]
 800b862:	3301      	adds	r3, #1
 800b864:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b866:	bf00      	nop
      }
      break;
 800b868:	e037      	b.n	800b8da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	7c1b      	ldrb	r3, [r3, #16]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d109      	bne.n	800b886 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b87a:	f107 0208 	add.w	r2, r7, #8
 800b87e:	4610      	mov	r0, r2
 800b880:	4798      	blx	r3
 800b882:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b884:	e029      	b.n	800b8da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b886:	6839      	ldr	r1, [r7, #0]
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 fa2a 	bl	800bce2 <USBD_CtlError>
        err++;
 800b88e:	7afb      	ldrb	r3, [r7, #11]
 800b890:	3301      	adds	r3, #1
 800b892:	72fb      	strb	r3, [r7, #11]
      break;
 800b894:	e021      	b.n	800b8da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	7c1b      	ldrb	r3, [r3, #16]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d10d      	bne.n	800b8ba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8a6:	f107 0208 	add.w	r2, r7, #8
 800b8aa:	4610      	mov	r0, r2
 800b8ac:	4798      	blx	r3
 800b8ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	2207      	movs	r2, #7
 800b8b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b8b8:	e00f      	b.n	800b8da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b8ba:	6839      	ldr	r1, [r7, #0]
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 fa10 	bl	800bce2 <USBD_CtlError>
        err++;
 800b8c2:	7afb      	ldrb	r3, [r7, #11]
 800b8c4:	3301      	adds	r3, #1
 800b8c6:	72fb      	strb	r3, [r7, #11]
      break;
 800b8c8:	e007      	b.n	800b8da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b8ca:	6839      	ldr	r1, [r7, #0]
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f000 fa08 	bl	800bce2 <USBD_CtlError>
      err++;
 800b8d2:	7afb      	ldrb	r3, [r7, #11]
 800b8d4:	3301      	adds	r3, #1
 800b8d6:	72fb      	strb	r3, [r7, #11]
      break;
 800b8d8:	bf00      	nop
  }

  if (err != 0U)
 800b8da:	7afb      	ldrb	r3, [r7, #11]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d11e      	bne.n	800b91e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	88db      	ldrh	r3, [r3, #6]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d016      	beq.n	800b916 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b8e8:	893b      	ldrh	r3, [r7, #8]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00e      	beq.n	800b90c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	88da      	ldrh	r2, [r3, #6]
 800b8f2:	893b      	ldrh	r3, [r7, #8]
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	bf28      	it	cs
 800b8f8:	4613      	movcs	r3, r2
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b8fe:	893b      	ldrh	r3, [r7, #8]
 800b900:	461a      	mov	r2, r3
 800b902:	68f9      	ldr	r1, [r7, #12]
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 fa69 	bl	800bddc <USBD_CtlSendData>
 800b90a:	e009      	b.n	800b920 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b90c:	6839      	ldr	r1, [r7, #0]
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f000 f9e7 	bl	800bce2 <USBD_CtlError>
 800b914:	e004      	b.n	800b920 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 fac1 	bl	800be9e <USBD_CtlSendStatus>
 800b91c:	e000      	b.n	800b920 <USBD_GetDescriptor+0x320>
    return;
 800b91e:	bf00      	nop
  }
}
 800b920:	3710      	adds	r7, #16
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop

0800b928 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	889b      	ldrh	r3, [r3, #4]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d131      	bne.n	800b99e <USBD_SetAddress+0x76>
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	88db      	ldrh	r3, [r3, #6]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d12d      	bne.n	800b99e <USBD_SetAddress+0x76>
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	885b      	ldrh	r3, [r3, #2]
 800b946:	2b7f      	cmp	r3, #127	@ 0x7f
 800b948:	d829      	bhi.n	800b99e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	885b      	ldrh	r3, [r3, #2]
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b954:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b03      	cmp	r3, #3
 800b960:	d104      	bne.n	800b96c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b962:	6839      	ldr	r1, [r7, #0]
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 f9bc 	bl	800bce2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b96a:	e01d      	b.n	800b9a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	7bfa      	ldrb	r2, [r7, #15]
 800b970:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	4619      	mov	r1, r3
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 ff65 	bl	800c848 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f000 fa8d 	bl	800be9e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b984:	7bfb      	ldrb	r3, [r7, #15]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d004      	beq.n	800b994 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2202      	movs	r2, #2
 800b98e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b992:	e009      	b.n	800b9a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b99c:	e004      	b.n	800b9a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b99e:	6839      	ldr	r1, [r7, #0]
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f99e 	bl	800bce2 <USBD_CtlError>
  }
}
 800b9a6:	bf00      	nop
 800b9a8:	bf00      	nop
 800b9aa:	3710      	adds	r7, #16
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}

0800b9b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	885b      	ldrh	r3, [r3, #2]
 800b9c2:	b2da      	uxtb	r2, r3
 800b9c4:	4b4e      	ldr	r3, [pc, #312]	@ (800bb00 <USBD_SetConfig+0x150>)
 800b9c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b9c8:	4b4d      	ldr	r3, [pc, #308]	@ (800bb00 <USBD_SetConfig+0x150>)
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d905      	bls.n	800b9dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b9d0:	6839      	ldr	r1, [r7, #0]
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f985 	bl	800bce2 <USBD_CtlError>
    return USBD_FAIL;
 800b9d8:	2303      	movs	r3, #3
 800b9da:	e08c      	b.n	800baf6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d002      	beq.n	800b9ee <USBD_SetConfig+0x3e>
 800b9e8:	2b03      	cmp	r3, #3
 800b9ea:	d029      	beq.n	800ba40 <USBD_SetConfig+0x90>
 800b9ec:	e075      	b.n	800bada <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b9ee:	4b44      	ldr	r3, [pc, #272]	@ (800bb00 <USBD_SetConfig+0x150>)
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d020      	beq.n	800ba38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b9f6:	4b42      	ldr	r3, [pc, #264]	@ (800bb00 <USBD_SetConfig+0x150>)
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ba00:	4b3f      	ldr	r3, [pc, #252]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba02:	781b      	ldrb	r3, [r3, #0]
 800ba04:	4619      	mov	r1, r3
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f7fe ffa3 	bl	800a952 <USBD_SetClassConfig>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ba10:	7bfb      	ldrb	r3, [r7, #15]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d008      	beq.n	800ba28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ba16:	6839      	ldr	r1, [r7, #0]
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f000 f962 	bl	800bce2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2202      	movs	r2, #2
 800ba22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ba26:	e065      	b.n	800baf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 fa38 	bl	800be9e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2203      	movs	r2, #3
 800ba32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ba36:	e05d      	b.n	800baf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 fa30 	bl	800be9e <USBD_CtlSendStatus>
      break;
 800ba3e:	e059      	b.n	800baf4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ba40:	4b2f      	ldr	r3, [pc, #188]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d112      	bne.n	800ba6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2202      	movs	r2, #2
 800ba4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ba50:	4b2b      	ldr	r3, [pc, #172]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	461a      	mov	r2, r3
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ba5a:	4b29      	ldr	r3, [pc, #164]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	4619      	mov	r1, r3
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f7fe ff92 	bl	800a98a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f000 fa19 	bl	800be9e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ba6c:	e042      	b.n	800baf4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ba6e:	4b24      	ldr	r3, [pc, #144]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	461a      	mov	r2, r3
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	685b      	ldr	r3, [r3, #4]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d02a      	beq.n	800bad2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	685b      	ldr	r3, [r3, #4]
 800ba80:	b2db      	uxtb	r3, r3
 800ba82:	4619      	mov	r1, r3
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f7fe ff80 	bl	800a98a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ba8a:	4b1d      	ldr	r3, [pc, #116]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	461a      	mov	r2, r3
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ba94:	4b1a      	ldr	r3, [pc, #104]	@ (800bb00 <USBD_SetConfig+0x150>)
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f7fe ff59 	bl	800a952 <USBD_SetClassConfig>
 800baa0:	4603      	mov	r3, r0
 800baa2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800baa4:	7bfb      	ldrb	r3, [r7, #15]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00f      	beq.n	800baca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 f918 	bl	800bce2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	685b      	ldr	r3, [r3, #4]
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	4619      	mov	r1, r3
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f7fe ff65 	bl	800a98a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2202      	movs	r2, #2
 800bac4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bac8:	e014      	b.n	800baf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 f9e7 	bl	800be9e <USBD_CtlSendStatus>
      break;
 800bad0:	e010      	b.n	800baf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f000 f9e3 	bl	800be9e <USBD_CtlSendStatus>
      break;
 800bad8:	e00c      	b.n	800baf4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bada:	6839      	ldr	r1, [r7, #0]
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f000 f900 	bl	800bce2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bae2:	4b07      	ldr	r3, [pc, #28]	@ (800bb00 <USBD_SetConfig+0x150>)
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f7fe ff4e 	bl	800a98a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800baee:	2303      	movs	r3, #3
 800baf0:	73fb      	strb	r3, [r7, #15]
      break;
 800baf2:	bf00      	nop
  }

  return ret;
 800baf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3710      	adds	r7, #16
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	200007d4 	.word	0x200007d4

0800bb04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b082      	sub	sp, #8
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	88db      	ldrh	r3, [r3, #6]
 800bb12:	2b01      	cmp	r3, #1
 800bb14:	d004      	beq.n	800bb20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f000 f8e2 	bl	800bce2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bb1e:	e023      	b.n	800bb68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb26:	b2db      	uxtb	r3, r3
 800bb28:	2b02      	cmp	r3, #2
 800bb2a:	dc02      	bgt.n	800bb32 <USBD_GetConfig+0x2e>
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	dc03      	bgt.n	800bb38 <USBD_GetConfig+0x34>
 800bb30:	e015      	b.n	800bb5e <USBD_GetConfig+0x5a>
 800bb32:	2b03      	cmp	r3, #3
 800bb34:	d00b      	beq.n	800bb4e <USBD_GetConfig+0x4a>
 800bb36:	e012      	b.n	800bb5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	3308      	adds	r3, #8
 800bb42:	2201      	movs	r2, #1
 800bb44:	4619      	mov	r1, r3
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f000 f948 	bl	800bddc <USBD_CtlSendData>
        break;
 800bb4c:	e00c      	b.n	800bb68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	3304      	adds	r3, #4
 800bb52:	2201      	movs	r2, #1
 800bb54:	4619      	mov	r1, r3
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 f940 	bl	800bddc <USBD_CtlSendData>
        break;
 800bb5c:	e004      	b.n	800bb68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bb5e:	6839      	ldr	r1, [r7, #0]
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f000 f8be 	bl	800bce2 <USBD_CtlError>
        break;
 800bb66:	bf00      	nop
}
 800bb68:	bf00      	nop
 800bb6a:	3708      	adds	r7, #8
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b082      	sub	sp, #8
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	3b01      	subs	r3, #1
 800bb84:	2b02      	cmp	r3, #2
 800bb86:	d81e      	bhi.n	800bbc6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	88db      	ldrh	r3, [r3, #6]
 800bb8c:	2b02      	cmp	r3, #2
 800bb8e:	d004      	beq.n	800bb9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bb90:	6839      	ldr	r1, [r7, #0]
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f000 f8a5 	bl	800bce2 <USBD_CtlError>
        break;
 800bb98:	e01a      	b.n	800bbd0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d005      	beq.n	800bbb6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	f043 0202 	orr.w	r2, r3, #2
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	330c      	adds	r3, #12
 800bbba:	2202      	movs	r2, #2
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f000 f90c 	bl	800bddc <USBD_CtlSendData>
      break;
 800bbc4:	e004      	b.n	800bbd0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bbc6:	6839      	ldr	r1, [r7, #0]
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 f88a 	bl	800bce2 <USBD_CtlError>
      break;
 800bbce:	bf00      	nop
  }
}
 800bbd0:	bf00      	nop
 800bbd2:	3708      	adds	r7, #8
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	885b      	ldrh	r3, [r3, #2]
 800bbe6:	2b01      	cmp	r3, #1
 800bbe8:	d107      	bne.n	800bbfa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2201      	movs	r2, #1
 800bbee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f000 f953 	bl	800be9e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bbf8:	e013      	b.n	800bc22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	885b      	ldrh	r3, [r3, #2]
 800bbfe:	2b02      	cmp	r3, #2
 800bc00:	d10b      	bne.n	800bc1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	889b      	ldrh	r3, [r3, #4]
 800bc06:	0a1b      	lsrs	r3, r3, #8
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	b2da      	uxtb	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 f943 	bl	800be9e <USBD_CtlSendStatus>
}
 800bc18:	e003      	b.n	800bc22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bc1a:	6839      	ldr	r1, [r7, #0]
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 f860 	bl	800bce2 <USBD_CtlError>
}
 800bc22:	bf00      	nop
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b082      	sub	sp, #8
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
 800bc32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	2b02      	cmp	r3, #2
 800bc40:	d80b      	bhi.n	800bc5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	885b      	ldrh	r3, [r3, #2]
 800bc46:	2b01      	cmp	r3, #1
 800bc48:	d10c      	bne.n	800bc64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 f923 	bl	800be9e <USBD_CtlSendStatus>
      }
      break;
 800bc58:	e004      	b.n	800bc64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bc5a:	6839      	ldr	r1, [r7, #0]
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 f840 	bl	800bce2 <USBD_CtlError>
      break;
 800bc62:	e000      	b.n	800bc66 <USBD_ClrFeature+0x3c>
      break;
 800bc64:	bf00      	nop
  }
}
 800bc66:	bf00      	nop
 800bc68:	3708      	adds	r7, #8
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}

0800bc6e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bc6e:	b580      	push	{r7, lr}
 800bc70:	b084      	sub	sp, #16
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
 800bc76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	781a      	ldrb	r2, [r3, #0]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	3301      	adds	r3, #1
 800bc88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	781a      	ldrb	r2, [r3, #0]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	3301      	adds	r3, #1
 800bc96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bc98:	68f8      	ldr	r0, [r7, #12]
 800bc9a:	f7ff fa13 	bl	800b0c4 <SWAPBYTE>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	461a      	mov	r2, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	3301      	adds	r3, #1
 800bcaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	3301      	adds	r3, #1
 800bcb0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bcb2:	68f8      	ldr	r0, [r7, #12]
 800bcb4:	f7ff fa06 	bl	800b0c4 <SWAPBYTE>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	461a      	mov	r2, r3
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	3301      	adds	r3, #1
 800bcca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bccc:	68f8      	ldr	r0, [r7, #12]
 800bcce:	f7ff f9f9 	bl	800b0c4 <SWAPBYTE>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	80da      	strh	r2, [r3, #6]
}
 800bcda:	bf00      	nop
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}

0800bce2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bce2:	b580      	push	{r7, lr}
 800bce4:	b082      	sub	sp, #8
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
 800bcea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bcec:	2180      	movs	r1, #128	@ 0x80
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f000 fd40 	bl	800c774 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bcf4:	2100      	movs	r1, #0
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 fd3c 	bl	800c774 <USBD_LL_StallEP>
}
 800bcfc:	bf00      	nop
 800bcfe:	3708      	adds	r7, #8
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b086      	sub	sp, #24
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	60f8      	str	r0, [r7, #12]
 800bd0c:	60b9      	str	r1, [r7, #8]
 800bd0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bd10:	2300      	movs	r3, #0
 800bd12:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d042      	beq.n	800bda0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bd1e:	6938      	ldr	r0, [r7, #16]
 800bd20:	f000 f842 	bl	800bda8 <USBD_GetLen>
 800bd24:	4603      	mov	r3, r0
 800bd26:	3301      	adds	r3, #1
 800bd28:	005b      	lsls	r3, r3, #1
 800bd2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd2e:	d808      	bhi.n	800bd42 <USBD_GetString+0x3e>
 800bd30:	6938      	ldr	r0, [r7, #16]
 800bd32:	f000 f839 	bl	800bda8 <USBD_GetLen>
 800bd36:	4603      	mov	r3, r0
 800bd38:	3301      	adds	r3, #1
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	005b      	lsls	r3, r3, #1
 800bd3e:	b29a      	uxth	r2, r3
 800bd40:	e001      	b.n	800bd46 <USBD_GetString+0x42>
 800bd42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bd4a:	7dfb      	ldrb	r3, [r7, #23]
 800bd4c:	68ba      	ldr	r2, [r7, #8]
 800bd4e:	4413      	add	r3, r2
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	7812      	ldrb	r2, [r2, #0]
 800bd54:	701a      	strb	r2, [r3, #0]
  idx++;
 800bd56:	7dfb      	ldrb	r3, [r7, #23]
 800bd58:	3301      	adds	r3, #1
 800bd5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bd5c:	7dfb      	ldrb	r3, [r7, #23]
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	4413      	add	r3, r2
 800bd62:	2203      	movs	r2, #3
 800bd64:	701a      	strb	r2, [r3, #0]
  idx++;
 800bd66:	7dfb      	ldrb	r3, [r7, #23]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bd6c:	e013      	b.n	800bd96 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bd6e:	7dfb      	ldrb	r3, [r7, #23]
 800bd70:	68ba      	ldr	r2, [r7, #8]
 800bd72:	4413      	add	r3, r2
 800bd74:	693a      	ldr	r2, [r7, #16]
 800bd76:	7812      	ldrb	r2, [r2, #0]
 800bd78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	613b      	str	r3, [r7, #16]
    idx++;
 800bd80:	7dfb      	ldrb	r3, [r7, #23]
 800bd82:	3301      	adds	r3, #1
 800bd84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bd86:	7dfb      	ldrb	r3, [r7, #23]
 800bd88:	68ba      	ldr	r2, [r7, #8]
 800bd8a:	4413      	add	r3, r2
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	701a      	strb	r2, [r3, #0]
    idx++;
 800bd90:	7dfb      	ldrb	r3, [r7, #23]
 800bd92:	3301      	adds	r3, #1
 800bd94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d1e7      	bne.n	800bd6e <USBD_GetString+0x6a>
 800bd9e:	e000      	b.n	800bda2 <USBD_GetString+0x9e>
    return;
 800bda0:	bf00      	nop
  }
}
 800bda2:	3718      	adds	r7, #24
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b085      	sub	sp, #20
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bdb8:	e005      	b.n	800bdc6 <USBD_GetLen+0x1e>
  {
    len++;
 800bdba:	7bfb      	ldrb	r3, [r7, #15]
 800bdbc:	3301      	adds	r3, #1
 800bdbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	781b      	ldrb	r3, [r3, #0]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1f5      	bne.n	800bdba <USBD_GetLen+0x12>
  }

  return len;
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3714      	adds	r7, #20
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdda:	4770      	bx	lr

0800bddc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	60f8      	str	r0, [r7, #12]
 800bde4:	60b9      	str	r1, [r7, #8]
 800bde6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2202      	movs	r2, #2
 800bdec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	68ba      	ldr	r2, [r7, #8]
 800bdfa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	68ba      	ldr	r2, [r7, #8]
 800be06:	2100      	movs	r1, #0
 800be08:	68f8      	ldr	r0, [r7, #12]
 800be0a:	f000 fd3c 	bl	800c886 <USBD_LL_Transmit>

  return USBD_OK;
 800be0e:	2300      	movs	r3, #0
}
 800be10:	4618      	mov	r0, r3
 800be12:	3710      	adds	r7, #16
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}

0800be18 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	60f8      	str	r0, [r7, #12]
 800be20:	60b9      	str	r1, [r7, #8]
 800be22:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	68ba      	ldr	r2, [r7, #8]
 800be28:	2100      	movs	r1, #0
 800be2a:	68f8      	ldr	r0, [r7, #12]
 800be2c:	f000 fd2b 	bl	800c886 <USBD_LL_Transmit>

  return USBD_OK;
 800be30:	2300      	movs	r3, #0
}
 800be32:	4618      	mov	r0, r3
 800be34:	3710      	adds	r7, #16
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}

0800be3a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800be3a:	b580      	push	{r7, lr}
 800be3c:	b084      	sub	sp, #16
 800be3e:	af00      	add	r7, sp, #0
 800be40:	60f8      	str	r0, [r7, #12]
 800be42:	60b9      	str	r1, [r7, #8]
 800be44:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2203      	movs	r2, #3
 800be4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	687a      	ldr	r2, [r7, #4]
 800be52:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	68ba      	ldr	r2, [r7, #8]
 800be5a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	68ba      	ldr	r2, [r7, #8]
 800be6a:	2100      	movs	r1, #0
 800be6c:	68f8      	ldr	r0, [r7, #12]
 800be6e:	f000 fd2b 	bl	800c8c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800be72:	2300      	movs	r3, #0
}
 800be74:	4618      	mov	r0, r3
 800be76:	3710      	adds	r7, #16
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	68ba      	ldr	r2, [r7, #8]
 800be8c:	2100      	movs	r1, #0
 800be8e:	68f8      	ldr	r0, [r7, #12]
 800be90:	f000 fd1a 	bl	800c8c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800be9e:	b580      	push	{r7, lr}
 800bea0:	b082      	sub	sp, #8
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2204      	movs	r2, #4
 800beaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800beae:	2300      	movs	r3, #0
 800beb0:	2200      	movs	r2, #0
 800beb2:	2100      	movs	r1, #0
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f000 fce6 	bl	800c886 <USBD_LL_Transmit>

  return USBD_OK;
 800beba:	2300      	movs	r3, #0
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2205      	movs	r2, #5
 800bed0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bed4:	2300      	movs	r3, #0
 800bed6:	2200      	movs	r2, #0
 800bed8:	2100      	movs	r1, #0
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f000 fcf4 	bl	800c8c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bee0:	2300      	movs	r3, #0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3708      	adds	r7, #8
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bef0:	2200      	movs	r2, #0
 800bef2:	4912      	ldr	r1, [pc, #72]	@ (800bf3c <MX_USB_DEVICE_Init+0x50>)
 800bef4:	4812      	ldr	r0, [pc, #72]	@ (800bf40 <MX_USB_DEVICE_Init+0x54>)
 800bef6:	f7fe fcaf 	bl	800a858 <USBD_Init>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d001      	beq.n	800bf04 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bf00:	f7f4 feb0 	bl	8000c64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bf04:	490f      	ldr	r1, [pc, #60]	@ (800bf44 <MX_USB_DEVICE_Init+0x58>)
 800bf06:	480e      	ldr	r0, [pc, #56]	@ (800bf40 <MX_USB_DEVICE_Init+0x54>)
 800bf08:	f7fe fcd6 	bl	800a8b8 <USBD_RegisterClass>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d001      	beq.n	800bf16 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bf12:	f7f4 fea7 	bl	8000c64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bf16:	490c      	ldr	r1, [pc, #48]	@ (800bf48 <MX_USB_DEVICE_Init+0x5c>)
 800bf18:	4809      	ldr	r0, [pc, #36]	@ (800bf40 <MX_USB_DEVICE_Init+0x54>)
 800bf1a:	f7fe fbcd 	bl	800a6b8 <USBD_CDC_RegisterInterface>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d001      	beq.n	800bf28 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bf24:	f7f4 fe9e 	bl	8000c64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bf28:	4805      	ldr	r0, [pc, #20]	@ (800bf40 <MX_USB_DEVICE_Init+0x54>)
 800bf2a:	f7fe fcfb 	bl	800a924 <USBD_Start>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d001      	beq.n	800bf38 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bf34:	f7f4 fe96 	bl	8000c64 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bf38:	bf00      	nop
 800bf3a:	bd80      	pop	{r7, pc}
 800bf3c:	200000d0 	.word	0x200000d0
 800bf40:	200007d8 	.word	0x200007d8
 800bf44:	2000003c 	.word	0x2000003c
 800bf48:	200000bc 	.word	0x200000bc

0800bf4c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bf50:	2200      	movs	r2, #0
 800bf52:	4905      	ldr	r1, [pc, #20]	@ (800bf68 <CDC_Init_FS+0x1c>)
 800bf54:	4805      	ldr	r0, [pc, #20]	@ (800bf6c <CDC_Init_FS+0x20>)
 800bf56:	f7fe fbc9 	bl	800a6ec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bf5a:	4905      	ldr	r1, [pc, #20]	@ (800bf70 <CDC_Init_FS+0x24>)
 800bf5c:	4803      	ldr	r0, [pc, #12]	@ (800bf6c <CDC_Init_FS+0x20>)
 800bf5e:	f7fe fbe7 	bl	800a730 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bf62:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	bd80      	pop	{r7, pc}
 800bf68:	200012b4 	.word	0x200012b4
 800bf6c:	200007d8 	.word	0x200007d8
 800bf70:	20000ab4 	.word	0x20000ab4

0800bf74 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bf74:	b480      	push	{r7}
 800bf76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bf78:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf82:	4770      	bx	lr

0800bf84 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	6039      	str	r1, [r7, #0]
 800bf8e:	71fb      	strb	r3, [r7, #7]
 800bf90:	4613      	mov	r3, r2
 800bf92:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bf94:	79fb      	ldrb	r3, [r7, #7]
 800bf96:	2b23      	cmp	r3, #35	@ 0x23
 800bf98:	d84a      	bhi.n	800c030 <CDC_Control_FS+0xac>
 800bf9a:	a201      	add	r2, pc, #4	@ (adr r2, 800bfa0 <CDC_Control_FS+0x1c>)
 800bf9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfa0:	0800c031 	.word	0x0800c031
 800bfa4:	0800c031 	.word	0x0800c031
 800bfa8:	0800c031 	.word	0x0800c031
 800bfac:	0800c031 	.word	0x0800c031
 800bfb0:	0800c031 	.word	0x0800c031
 800bfb4:	0800c031 	.word	0x0800c031
 800bfb8:	0800c031 	.word	0x0800c031
 800bfbc:	0800c031 	.word	0x0800c031
 800bfc0:	0800c031 	.word	0x0800c031
 800bfc4:	0800c031 	.word	0x0800c031
 800bfc8:	0800c031 	.word	0x0800c031
 800bfcc:	0800c031 	.word	0x0800c031
 800bfd0:	0800c031 	.word	0x0800c031
 800bfd4:	0800c031 	.word	0x0800c031
 800bfd8:	0800c031 	.word	0x0800c031
 800bfdc:	0800c031 	.word	0x0800c031
 800bfe0:	0800c031 	.word	0x0800c031
 800bfe4:	0800c031 	.word	0x0800c031
 800bfe8:	0800c031 	.word	0x0800c031
 800bfec:	0800c031 	.word	0x0800c031
 800bff0:	0800c031 	.word	0x0800c031
 800bff4:	0800c031 	.word	0x0800c031
 800bff8:	0800c031 	.word	0x0800c031
 800bffc:	0800c031 	.word	0x0800c031
 800c000:	0800c031 	.word	0x0800c031
 800c004:	0800c031 	.word	0x0800c031
 800c008:	0800c031 	.word	0x0800c031
 800c00c:	0800c031 	.word	0x0800c031
 800c010:	0800c031 	.word	0x0800c031
 800c014:	0800c031 	.word	0x0800c031
 800c018:	0800c031 	.word	0x0800c031
 800c01c:	0800c031 	.word	0x0800c031
 800c020:	0800c031 	.word	0x0800c031
 800c024:	0800c031 	.word	0x0800c031
 800c028:	0800c031 	.word	0x0800c031
 800c02c:	0800c031 	.word	0x0800c031
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c030:	bf00      	nop
  }

  return (USBD_OK);
 800c032:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c034:	4618      	mov	r0, r3
 800c036:	370c      	adds	r7, #12
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr

0800c040 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c04a:	6879      	ldr	r1, [r7, #4]
 800c04c:	4805      	ldr	r0, [pc, #20]	@ (800c064 <CDC_Receive_FS+0x24>)
 800c04e:	f7fe fb6f 	bl	800a730 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c052:	4804      	ldr	r0, [pc, #16]	@ (800c064 <CDC_Receive_FS+0x24>)
 800c054:	f7fe fbca 	bl	800a7ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c058:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	3708      	adds	r7, #8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
 800c062:	bf00      	nop
 800c064:	200007d8 	.word	0x200007d8

0800c068 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	460b      	mov	r3, r1
 800c072:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c074:	2300      	movs	r3, #0
 800c076:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c078:	4b0d      	ldr	r3, [pc, #52]	@ (800c0b0 <CDC_Transmit_FS+0x48>)
 800c07a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c07e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c086:	2b00      	cmp	r3, #0
 800c088:	d001      	beq.n	800c08e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e00b      	b.n	800c0a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c08e:	887b      	ldrh	r3, [r7, #2]
 800c090:	461a      	mov	r2, r3
 800c092:	6879      	ldr	r1, [r7, #4]
 800c094:	4806      	ldr	r0, [pc, #24]	@ (800c0b0 <CDC_Transmit_FS+0x48>)
 800c096:	f7fe fb29 	bl	800a6ec <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c09a:	4805      	ldr	r0, [pc, #20]	@ (800c0b0 <CDC_Transmit_FS+0x48>)
 800c09c:	f7fe fb66 	bl	800a76c <USBD_CDC_TransmitPacket>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	200007d8 	.word	0x200007d8

0800c0b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b087      	sub	sp, #28
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	4613      	mov	r3, r2
 800c0c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c0c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	371c      	adds	r7, #28
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr

0800c0d6 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800c0d6:	b580      	push	{r7, lr}
 800c0d8:	b084      	sub	sp, #16
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	b2db      	uxtb	r3, r3
 800c0e2:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800c0e4:	e002      	b.n	800c0ec <__io_putchar+0x16>
        HAL_Delay(1);
 800c0e6:	2001      	movs	r0, #1
 800c0e8:	f7f5 f944 	bl	8001374 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800c0ec:	f107 030f 	add.w	r3, r7, #15
 800c0f0:	2101      	movs	r1, #1
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7ff ffb8 	bl	800c068 <CDC_Transmit_FS>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	2b01      	cmp	r3, #1
 800c0fc:	d0f3      	beq.n	800c0e6 <__io_putchar+0x10>
    }
    return ch;
 800c0fe:	687b      	ldr	r3, [r7, #4]
}
 800c100:	4618      	mov	r0, r3
 800c102:	3710      	adds	r7, #16
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	4603      	mov	r3, r0
 800c110:	6039      	str	r1, [r7, #0]
 800c112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	2212      	movs	r2, #18
 800c118:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c11a:	4b03      	ldr	r3, [pc, #12]	@ (800c128 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	370c      	adds	r7, #12
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr
 800c128:	200000f0 	.word	0x200000f0

0800c12c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
 800c132:	4603      	mov	r3, r0
 800c134:	6039      	str	r1, [r7, #0]
 800c136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	2204      	movs	r2, #4
 800c13c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c13e:	4b03      	ldr	r3, [pc, #12]	@ (800c14c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c140:	4618      	mov	r0, r3
 800c142:	370c      	adds	r7, #12
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	20000110 	.word	0x20000110

0800c150 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	4603      	mov	r3, r0
 800c158:	6039      	str	r1, [r7, #0]
 800c15a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c15c:	79fb      	ldrb	r3, [r7, #7]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d105      	bne.n	800c16e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c162:	683a      	ldr	r2, [r7, #0]
 800c164:	4907      	ldr	r1, [pc, #28]	@ (800c184 <USBD_FS_ProductStrDescriptor+0x34>)
 800c166:	4808      	ldr	r0, [pc, #32]	@ (800c188 <USBD_FS_ProductStrDescriptor+0x38>)
 800c168:	f7ff fdcc 	bl	800bd04 <USBD_GetString>
 800c16c:	e004      	b.n	800c178 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c16e:	683a      	ldr	r2, [r7, #0]
 800c170:	4904      	ldr	r1, [pc, #16]	@ (800c184 <USBD_FS_ProductStrDescriptor+0x34>)
 800c172:	4805      	ldr	r0, [pc, #20]	@ (800c188 <USBD_FS_ProductStrDescriptor+0x38>)
 800c174:	f7ff fdc6 	bl	800bd04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c178:	4b02      	ldr	r3, [pc, #8]	@ (800c184 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3708      	adds	r7, #8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	20001ab4 	.word	0x20001ab4
 800c188:	0800daec 	.word	0x0800daec

0800c18c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
 800c192:	4603      	mov	r3, r0
 800c194:	6039      	str	r1, [r7, #0]
 800c196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c198:	683a      	ldr	r2, [r7, #0]
 800c19a:	4904      	ldr	r1, [pc, #16]	@ (800c1ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c19c:	4804      	ldr	r0, [pc, #16]	@ (800c1b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c19e:	f7ff fdb1 	bl	800bd04 <USBD_GetString>
  return USBD_StrDesc;
 800c1a2:	4b02      	ldr	r3, [pc, #8]	@ (800c1ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3708      	adds	r7, #8
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	20001ab4 	.word	0x20001ab4
 800c1b0:	0800db04 	.word	0x0800db04

0800c1b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	6039      	str	r1, [r7, #0]
 800c1be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	221a      	movs	r2, #26
 800c1c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c1c6:	f000 f855 	bl	800c274 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c1ca:	4b02      	ldr	r3, [pc, #8]	@ (800c1d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3708      	adds	r7, #8
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	20000114 	.word	0x20000114

0800c1d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b082      	sub	sp, #8
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	4603      	mov	r3, r0
 800c1e0:	6039      	str	r1, [r7, #0]
 800c1e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c1e4:	79fb      	ldrb	r3, [r7, #7]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d105      	bne.n	800c1f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c1ea:	683a      	ldr	r2, [r7, #0]
 800c1ec:	4907      	ldr	r1, [pc, #28]	@ (800c20c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c1ee:	4808      	ldr	r0, [pc, #32]	@ (800c210 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c1f0:	f7ff fd88 	bl	800bd04 <USBD_GetString>
 800c1f4:	e004      	b.n	800c200 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	4904      	ldr	r1, [pc, #16]	@ (800c20c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c1fa:	4805      	ldr	r0, [pc, #20]	@ (800c210 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c1fc:	f7ff fd82 	bl	800bd04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c200:	4b02      	ldr	r3, [pc, #8]	@ (800c20c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c202:	4618      	mov	r0, r3
 800c204:	3708      	adds	r7, #8
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
 800c20a:	bf00      	nop
 800c20c:	20001ab4 	.word	0x20001ab4
 800c210:	0800db18 	.word	0x0800db18

0800c214 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b082      	sub	sp, #8
 800c218:	af00      	add	r7, sp, #0
 800c21a:	4603      	mov	r3, r0
 800c21c:	6039      	str	r1, [r7, #0]
 800c21e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c220:	79fb      	ldrb	r3, [r7, #7]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d105      	bne.n	800c232 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c226:	683a      	ldr	r2, [r7, #0]
 800c228:	4907      	ldr	r1, [pc, #28]	@ (800c248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c22a:	4808      	ldr	r0, [pc, #32]	@ (800c24c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c22c:	f7ff fd6a 	bl	800bd04 <USBD_GetString>
 800c230:	e004      	b.n	800c23c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c232:	683a      	ldr	r2, [r7, #0]
 800c234:	4904      	ldr	r1, [pc, #16]	@ (800c248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c236:	4805      	ldr	r0, [pc, #20]	@ (800c24c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c238:	f7ff fd64 	bl	800bd04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c23c:	4b02      	ldr	r3, [pc, #8]	@ (800c248 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3708      	adds	r7, #8
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	20001ab4 	.word	0x20001ab4
 800c24c:	0800db24 	.word	0x0800db24

0800c250 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
 800c256:	4603      	mov	r3, r0
 800c258:	6039      	str	r1, [r7, #0]
 800c25a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	220c      	movs	r2, #12
 800c260:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800c262:	4b03      	ldr	r3, [pc, #12]	@ (800c270 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800c264:	4618      	mov	r0, r3
 800c266:	370c      	adds	r7, #12
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr
 800c270:	20000104 	.word	0x20000104

0800c274 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c27a:	4b0f      	ldr	r3, [pc, #60]	@ (800c2b8 <Get_SerialNum+0x44>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c280:	4b0e      	ldr	r3, [pc, #56]	@ (800c2bc <Get_SerialNum+0x48>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c286:	4b0e      	ldr	r3, [pc, #56]	@ (800c2c0 <Get_SerialNum+0x4c>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	4413      	add	r3, r2
 800c292:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d009      	beq.n	800c2ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c29a:	2208      	movs	r2, #8
 800c29c:	4909      	ldr	r1, [pc, #36]	@ (800c2c4 <Get_SerialNum+0x50>)
 800c29e:	68f8      	ldr	r0, [r7, #12]
 800c2a0:	f000 f814 	bl	800c2cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c2a4:	2204      	movs	r2, #4
 800c2a6:	4908      	ldr	r1, [pc, #32]	@ (800c2c8 <Get_SerialNum+0x54>)
 800c2a8:	68b8      	ldr	r0, [r7, #8]
 800c2aa:	f000 f80f 	bl	800c2cc <IntToUnicode>
  }
}
 800c2ae:	bf00      	nop
 800c2b0:	3710      	adds	r7, #16
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	bf00      	nop
 800c2b8:	1ff07a10 	.word	0x1ff07a10
 800c2bc:	1ff07a14 	.word	0x1ff07a14
 800c2c0:	1ff07a18 	.word	0x1ff07a18
 800c2c4:	20000116 	.word	0x20000116
 800c2c8:	20000126 	.word	0x20000126

0800c2cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b087      	sub	sp, #28
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	60f8      	str	r0, [r7, #12]
 800c2d4:	60b9      	str	r1, [r7, #8]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c2de:	2300      	movs	r3, #0
 800c2e0:	75fb      	strb	r3, [r7, #23]
 800c2e2:	e027      	b.n	800c334 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	0f1b      	lsrs	r3, r3, #28
 800c2e8:	2b09      	cmp	r3, #9
 800c2ea:	d80b      	bhi.n	800c304 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	0f1b      	lsrs	r3, r3, #28
 800c2f0:	b2da      	uxtb	r2, r3
 800c2f2:	7dfb      	ldrb	r3, [r7, #23]
 800c2f4:	005b      	lsls	r3, r3, #1
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	440b      	add	r3, r1
 800c2fc:	3230      	adds	r2, #48	@ 0x30
 800c2fe:	b2d2      	uxtb	r2, r2
 800c300:	701a      	strb	r2, [r3, #0]
 800c302:	e00a      	b.n	800c31a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	0f1b      	lsrs	r3, r3, #28
 800c308:	b2da      	uxtb	r2, r3
 800c30a:	7dfb      	ldrb	r3, [r7, #23]
 800c30c:	005b      	lsls	r3, r3, #1
 800c30e:	4619      	mov	r1, r3
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	440b      	add	r3, r1
 800c314:	3237      	adds	r2, #55	@ 0x37
 800c316:	b2d2      	uxtb	r2, r2
 800c318:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	011b      	lsls	r3, r3, #4
 800c31e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c320:	7dfb      	ldrb	r3, [r7, #23]
 800c322:	005b      	lsls	r3, r3, #1
 800c324:	3301      	adds	r3, #1
 800c326:	68ba      	ldr	r2, [r7, #8]
 800c328:	4413      	add	r3, r2
 800c32a:	2200      	movs	r2, #0
 800c32c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c32e:	7dfb      	ldrb	r3, [r7, #23]
 800c330:	3301      	adds	r3, #1
 800c332:	75fb      	strb	r3, [r7, #23]
 800c334:	7dfa      	ldrb	r2, [r7, #23]
 800c336:	79fb      	ldrb	r3, [r7, #7]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d3d3      	bcc.n	800c2e4 <IntToUnicode+0x18>
  }
}
 800c33c:	bf00      	nop
 800c33e:	bf00      	nop
 800c340:	371c      	adds	r7, #28
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr
	...

0800c34c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b0aa      	sub	sp, #168	@ 0xa8
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c354:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800c358:	2200      	movs	r2, #0
 800c35a:	601a      	str	r2, [r3, #0]
 800c35c:	605a      	str	r2, [r3, #4]
 800c35e:	609a      	str	r2, [r3, #8]
 800c360:	60da      	str	r2, [r3, #12]
 800c362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c364:	f107 0314 	add.w	r3, r7, #20
 800c368:	2280      	movs	r2, #128	@ 0x80
 800c36a:	2100      	movs	r1, #0
 800c36c:	4618      	mov	r0, r3
 800c36e:	f000 fd4f 	bl	800ce10 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c37a:	d151      	bne.n	800c420 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800c37c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c380:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800c382:	2300      	movs	r3, #0
 800c384:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c388:	f107 0314 	add.w	r3, r7, #20
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7f7 fa81 	bl	8003894 <HAL_RCCEx_PeriphCLKConfig>
 800c392:	4603      	mov	r3, r0
 800c394:	2b00      	cmp	r3, #0
 800c396:	d001      	beq.n	800c39c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800c398:	f7f4 fc64 	bl	8000c64 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c39c:	4b22      	ldr	r3, [pc, #136]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c39e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3a0:	4a21      	ldr	r2, [pc, #132]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3a2:	f043 0301 	orr.w	r3, r3, #1
 800c3a6:	6313      	str	r3, [r2, #48]	@ 0x30
 800c3a8:	4b1f      	ldr	r3, [pc, #124]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3ac:	f003 0301 	and.w	r3, r3, #1
 800c3b0:	613b      	str	r3, [r7, #16]
 800c3b2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c3b4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c3b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c3bc:	2302      	movs	r3, #2
 800c3be:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c3c8:	2303      	movs	r3, #3
 800c3ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c3ce:	230a      	movs	r3, #10
 800c3d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c3d4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800c3d8:	4619      	mov	r1, r3
 800c3da:	4814      	ldr	r0, [pc, #80]	@ (800c42c <HAL_PCD_MspInit+0xe0>)
 800c3dc:	f7f5 f900 	bl	80015e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c3e0:	4b11      	ldr	r3, [pc, #68]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3e4:	4a10      	ldr	r2, [pc, #64]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3ea:	6353      	str	r3, [r2, #52]	@ 0x34
 800c3ec:	4b0e      	ldr	r3, [pc, #56]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3f4:	60fb      	str	r3, [r7, #12]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	4b0b      	ldr	r3, [pc, #44]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3fc:	4a0a      	ldr	r2, [pc, #40]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c3fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c402:	6453      	str	r3, [r2, #68]	@ 0x44
 800c404:	4b08      	ldr	r3, [pc, #32]	@ (800c428 <HAL_PCD_MspInit+0xdc>)
 800c406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c40c:	60bb      	str	r3, [r7, #8]
 800c40e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c410:	2200      	movs	r2, #0
 800c412:	2100      	movs	r1, #0
 800c414:	2043      	movs	r0, #67	@ 0x43
 800c416:	f7f5 f8ac 	bl	8001572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c41a:	2043      	movs	r0, #67	@ 0x43
 800c41c:	f7f5 f8c5 	bl	80015aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c420:	bf00      	nop
 800c422:	37a8      	adds	r7, #168	@ 0xa8
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}
 800c428:	40023800 	.word	0x40023800
 800c42c:	40020000 	.word	0x40020000

0800c430 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b082      	sub	sp, #8
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c444:	4619      	mov	r1, r3
 800c446:	4610      	mov	r0, r2
 800c448:	f7fe fab9 	bl	800a9be <USBD_LL_SetupStage>
}
 800c44c:	bf00      	nop
 800c44e:	3708      	adds	r7, #8
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}

0800c454 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b082      	sub	sp, #8
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	460b      	mov	r3, r1
 800c45e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800c466:	78fa      	ldrb	r2, [r7, #3]
 800c468:	6879      	ldr	r1, [r7, #4]
 800c46a:	4613      	mov	r3, r2
 800c46c:	00db      	lsls	r3, r3, #3
 800c46e:	4413      	add	r3, r2
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	440b      	add	r3, r1
 800c474:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	78fb      	ldrb	r3, [r7, #3]
 800c47c:	4619      	mov	r1, r3
 800c47e:	f7fe faf3 	bl	800aa68 <USBD_LL_DataOutStage>
}
 800c482:	bf00      	nop
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}

0800c48a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c48a:	b580      	push	{r7, lr}
 800c48c:	b082      	sub	sp, #8
 800c48e:	af00      	add	r7, sp, #0
 800c490:	6078      	str	r0, [r7, #4]
 800c492:	460b      	mov	r3, r1
 800c494:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800c49c:	78fa      	ldrb	r2, [r7, #3]
 800c49e:	6879      	ldr	r1, [r7, #4]
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	00db      	lsls	r3, r3, #3
 800c4a4:	4413      	add	r3, r2
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	440b      	add	r3, r1
 800c4aa:	3320      	adds	r3, #32
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	78fb      	ldrb	r3, [r7, #3]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	f7fe fb95 	bl	800abe0 <USBD_LL_DataInStage>
}
 800c4b6:	bf00      	nop
 800c4b8:	3708      	adds	r7, #8
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b082      	sub	sp, #8
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7fe fcd9 	bl	800ae84 <USBD_LL_SOF>
}
 800c4d2:	bf00      	nop
 800c4d4:	3708      	adds	r7, #8
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}

0800c4da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4da:	b580      	push	{r7, lr}
 800c4dc:	b084      	sub	sp, #16
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	79db      	ldrb	r3, [r3, #7]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d102      	bne.n	800c4f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	73fb      	strb	r3, [r7, #15]
 800c4f2:	e008      	b.n	800c506 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	79db      	ldrb	r3, [r3, #7]
 800c4f8:	2b02      	cmp	r3, #2
 800c4fa:	d102      	bne.n	800c502 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	73fb      	strb	r3, [r7, #15]
 800c500:	e001      	b.n	800c506 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c502:	f7f4 fbaf 	bl	8000c64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c50c:	7bfa      	ldrb	r2, [r7, #15]
 800c50e:	4611      	mov	r1, r2
 800c510:	4618      	mov	r0, r3
 800c512:	f7fe fc73 	bl	800adfc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c51c:	4618      	mov	r0, r3
 800c51e:	f7fe fc1a 	bl	800ad56 <USBD_LL_Reset>
}
 800c522:	bf00      	nop
 800c524:	3710      	adds	r7, #16
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
	...

0800c52c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b082      	sub	sp, #8
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7fe fc6e 	bl	800ae1c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	6812      	ldr	r2, [r2, #0]
 800c54e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c552:	f043 0301 	orr.w	r3, r3, #1
 800c556:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	7adb      	ldrb	r3, [r3, #11]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d005      	beq.n	800c56c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c560:	4b04      	ldr	r3, [pc, #16]	@ (800c574 <HAL_PCD_SuspendCallback+0x48>)
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	4a03      	ldr	r2, [pc, #12]	@ (800c574 <HAL_PCD_SuspendCallback+0x48>)
 800c566:	f043 0306 	orr.w	r3, r3, #6
 800c56a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c56c:	bf00      	nop
 800c56e:	3708      	adds	r7, #8
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}
 800c574:	e000ed00 	.word	0xe000ed00

0800c578 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c586:	4618      	mov	r0, r3
 800c588:	f7fe fc64 	bl	800ae54 <USBD_LL_Resume>
}
 800c58c:	bf00      	nop
 800c58e:	3708      	adds	r7, #8
 800c590:	46bd      	mov	sp, r7
 800c592:	bd80      	pop	{r7, pc}

0800c594 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b082      	sub	sp, #8
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
 800c59c:	460b      	mov	r3, r1
 800c59e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c5a6:	78fa      	ldrb	r2, [r7, #3]
 800c5a8:	4611      	mov	r1, r2
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f7fe fcbc 	bl	800af28 <USBD_LL_IsoOUTIncomplete>
}
 800c5b0:	bf00      	nop
 800c5b2:	3708      	adds	r7, #8
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}

0800c5b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c5ca:	78fa      	ldrb	r2, [r7, #3]
 800c5cc:	4611      	mov	r1, r2
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7fe fc78 	bl	800aec4 <USBD_LL_IsoINIncomplete>
}
 800c5d4:	bf00      	nop
 800c5d6:	3708      	adds	r7, #8
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b082      	sub	sp, #8
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7fe fcce 	bl	800af8c <USBD_LL_DevConnected>
}
 800c5f0:	bf00      	nop
 800c5f2:	3708      	adds	r7, #8
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	bd80      	pop	{r7, pc}

0800c5f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c606:	4618      	mov	r0, r3
 800c608:	f7fe fccb 	bl	800afa2 <USBD_LL_DevDisconnected>
}
 800c60c:	bf00      	nop
 800c60e:	3708      	adds	r7, #8
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b082      	sub	sp, #8
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d13f      	bne.n	800c6a4 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c624:	4a22      	ldr	r2, [pc, #136]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	4a20      	ldr	r2, [pc, #128]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c630:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c634:	4b1e      	ldr	r3, [pc, #120]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c636:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c63a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800c63c:	4b1c      	ldr	r3, [pc, #112]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c63e:	2206      	movs	r2, #6
 800c640:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c642:	4b1b      	ldr	r3, [pc, #108]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c644:	2202      	movs	r2, #2
 800c646:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c648:	4b19      	ldr	r3, [pc, #100]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c64a:	2200      	movs	r2, #0
 800c64c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c64e:	4b18      	ldr	r3, [pc, #96]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c650:	2202      	movs	r2, #2
 800c652:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c654:	4b16      	ldr	r3, [pc, #88]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c656:	2200      	movs	r2, #0
 800c658:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c65a:	4b15      	ldr	r3, [pc, #84]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c65c:	2200      	movs	r2, #0
 800c65e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c660:	4b13      	ldr	r3, [pc, #76]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c662:	2200      	movs	r2, #0
 800c664:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c666:	4b12      	ldr	r3, [pc, #72]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c668:	2200      	movs	r2, #0
 800c66a:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c66c:	4b10      	ldr	r3, [pc, #64]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c66e:	2200      	movs	r2, #0
 800c670:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c672:	4b0f      	ldr	r3, [pc, #60]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c674:	2200      	movs	r2, #0
 800c676:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c678:	480d      	ldr	r0, [pc, #52]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c67a:	f7f5 f97f 	bl	800197c <HAL_PCD_Init>
 800c67e:	4603      	mov	r3, r0
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c684:	f7f4 faee 	bl	8000c64 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c688:	2180      	movs	r1, #128	@ 0x80
 800c68a:	4809      	ldr	r0, [pc, #36]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c68c:	f7f6 fbcd 	bl	8002e2a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c690:	2240      	movs	r2, #64	@ 0x40
 800c692:	2100      	movs	r1, #0
 800c694:	4806      	ldr	r0, [pc, #24]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c696:	f7f6 fb81 	bl	8002d9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c69a:	2280      	movs	r2, #128	@ 0x80
 800c69c:	2101      	movs	r1, #1
 800c69e:	4804      	ldr	r0, [pc, #16]	@ (800c6b0 <USBD_LL_Init+0x9c>)
 800c6a0:	f7f6 fb7c 	bl	8002d9c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3708      	adds	r7, #8
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
 800c6ae:	bf00      	nop
 800c6b0:	20001cb4 	.word	0x20001cb4

0800c6b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b084      	sub	sp, #16
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7f5 fa6c 	bl	8001ba8 <HAL_PCD_Start>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6d4:	7bfb      	ldrb	r3, [r7, #15]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f000 f97e 	bl	800c9d8 <USBD_Get_USB_Status>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3710      	adds	r7, #16
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}

0800c6ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c6ea:	b580      	push	{r7, lr}
 800c6ec:	b084      	sub	sp, #16
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	6078      	str	r0, [r7, #4]
 800c6f2:	4608      	mov	r0, r1
 800c6f4:	4611      	mov	r1, r2
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	70fb      	strb	r3, [r7, #3]
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	70bb      	strb	r3, [r7, #2]
 800c700:	4613      	mov	r3, r2
 800c702:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c704:	2300      	movs	r3, #0
 800c706:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c708:	2300      	movs	r3, #0
 800c70a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c712:	78bb      	ldrb	r3, [r7, #2]
 800c714:	883a      	ldrh	r2, [r7, #0]
 800c716:	78f9      	ldrb	r1, [r7, #3]
 800c718:	f7f5 ff5a 	bl	80025d0 <HAL_PCD_EP_Open>
 800c71c:	4603      	mov	r3, r0
 800c71e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	4618      	mov	r0, r3
 800c724:	f000 f958 	bl	800c9d8 <USBD_Get_USB_Status>
 800c728:	4603      	mov	r3, r0
 800c72a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c72c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3710      	adds	r7, #16
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}

0800c736 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b084      	sub	sp, #16
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
 800c73e:	460b      	mov	r3, r1
 800c740:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c742:	2300      	movs	r3, #0
 800c744:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c746:	2300      	movs	r3, #0
 800c748:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c750:	78fa      	ldrb	r2, [r7, #3]
 800c752:	4611      	mov	r1, r2
 800c754:	4618      	mov	r0, r3
 800c756:	f7f5 ffa5 	bl	80026a4 <HAL_PCD_EP_Close>
 800c75a:	4603      	mov	r3, r0
 800c75c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c75e:	7bfb      	ldrb	r3, [r7, #15]
 800c760:	4618      	mov	r0, r3
 800c762:	f000 f939 	bl	800c9d8 <USBD_Get_USB_Status>
 800c766:	4603      	mov	r3, r0
 800c768:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c76a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3710      	adds	r7, #16
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	460b      	mov	r3, r1
 800c77e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c780:	2300      	movs	r3, #0
 800c782:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c784:	2300      	movs	r3, #0
 800c786:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c78e:	78fa      	ldrb	r2, [r7, #3]
 800c790:	4611      	mov	r1, r2
 800c792:	4618      	mov	r0, r3
 800c794:	f7f6 f85d 	bl	8002852 <HAL_PCD_EP_SetStall>
 800c798:	4603      	mov	r3, r0
 800c79a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c79c:	7bfb      	ldrb	r3, [r7, #15]
 800c79e:	4618      	mov	r0, r3
 800c7a0:	f000 f91a 	bl	800c9d8 <USBD_Get_USB_Status>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3710      	adds	r7, #16
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b084      	sub	sp, #16
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	6078      	str	r0, [r7, #4]
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7cc:	78fa      	ldrb	r2, [r7, #3]
 800c7ce:	4611      	mov	r1, r2
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7f6 f8a1 	bl	8002918 <HAL_PCD_EP_ClrStall>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7da:	7bfb      	ldrb	r3, [r7, #15]
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f000 f8fb 	bl	800c9d8 <USBD_Get_USB_Status>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3710      	adds	r7, #16
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b085      	sub	sp, #20
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c802:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c804:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	da0b      	bge.n	800c824 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c80c:	78fb      	ldrb	r3, [r7, #3]
 800c80e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c812:	68f9      	ldr	r1, [r7, #12]
 800c814:	4613      	mov	r3, r2
 800c816:	00db      	lsls	r3, r3, #3
 800c818:	4413      	add	r3, r2
 800c81a:	009b      	lsls	r3, r3, #2
 800c81c:	440b      	add	r3, r1
 800c81e:	3316      	adds	r3, #22
 800c820:	781b      	ldrb	r3, [r3, #0]
 800c822:	e00b      	b.n	800c83c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c824:	78fb      	ldrb	r3, [r7, #3]
 800c826:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c82a:	68f9      	ldr	r1, [r7, #12]
 800c82c:	4613      	mov	r3, r2
 800c82e:	00db      	lsls	r3, r3, #3
 800c830:	4413      	add	r3, r2
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	440b      	add	r3, r1
 800c836:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c83a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3714      	adds	r7, #20
 800c840:	46bd      	mov	sp, r7
 800c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c846:	4770      	bx	lr

0800c848 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b084      	sub	sp, #16
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	460b      	mov	r3, r1
 800c852:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c854:	2300      	movs	r3, #0
 800c856:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c858:	2300      	movs	r3, #0
 800c85a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c862:	78fa      	ldrb	r2, [r7, #3]
 800c864:	4611      	mov	r1, r2
 800c866:	4618      	mov	r0, r3
 800c868:	f7f5 fe8e 	bl	8002588 <HAL_PCD_SetAddress>
 800c86c:	4603      	mov	r3, r0
 800c86e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c870:	7bfb      	ldrb	r3, [r7, #15]
 800c872:	4618      	mov	r0, r3
 800c874:	f000 f8b0 	bl	800c9d8 <USBD_Get_USB_Status>
 800c878:	4603      	mov	r3, r0
 800c87a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c87c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3710      	adds	r7, #16
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}

0800c886 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c886:	b580      	push	{r7, lr}
 800c888:	b086      	sub	sp, #24
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	60f8      	str	r0, [r7, #12]
 800c88e:	607a      	str	r2, [r7, #4]
 800c890:	603b      	str	r3, [r7, #0]
 800c892:	460b      	mov	r3, r1
 800c894:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c896:	2300      	movs	r3, #0
 800c898:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c89a:	2300      	movs	r3, #0
 800c89c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c8a4:	7af9      	ldrb	r1, [r7, #11]
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	f7f5 ff98 	bl	80027de <HAL_PCD_EP_Transmit>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8b2:	7dfb      	ldrb	r3, [r7, #23]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f000 f88f 	bl	800c9d8 <USBD_Get_USB_Status>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c8be:	7dbb      	ldrb	r3, [r7, #22]
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3718      	adds	r7, #24
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b086      	sub	sp, #24
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	607a      	str	r2, [r7, #4]
 800c8d2:	603b      	str	r3, [r7, #0]
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c8e6:	7af9      	ldrb	r1, [r7, #11]
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	687a      	ldr	r2, [r7, #4]
 800c8ec:	f7f5 ff24 	bl	8002738 <HAL_PCD_EP_Receive>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8f4:	7dfb      	ldrb	r3, [r7, #23]
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f000 f86e 	bl	800c9d8 <USBD_Get_USB_Status>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c900:	7dbb      	ldrb	r3, [r7, #22]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3718      	adds	r7, #24
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}

0800c90a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c90a:	b580      	push	{r7, lr}
 800c90c:	b082      	sub	sp, #8
 800c90e:	af00      	add	r7, sp, #0
 800c910:	6078      	str	r0, [r7, #4]
 800c912:	460b      	mov	r3, r1
 800c914:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c91c:	78fa      	ldrb	r2, [r7, #3]
 800c91e:	4611      	mov	r1, r2
 800c920:	4618      	mov	r0, r3
 800c922:	f7f5 ff44 	bl	80027ae <HAL_PCD_EP_GetRxCount>
 800c926:	4603      	mov	r3, r0
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3708      	adds	r7, #8
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}

0800c930 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c930:	b580      	push	{r7, lr}
 800c932:	b082      	sub	sp, #8
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
 800c938:	460b      	mov	r3, r1
 800c93a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800c93c:	78fb      	ldrb	r3, [r7, #3]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d002      	beq.n	800c948 <HAL_PCDEx_LPM_Callback+0x18>
 800c942:	2b01      	cmp	r3, #1
 800c944:	d01f      	beq.n	800c986 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800c946:	e03b      	b.n	800c9c0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	7adb      	ldrb	r3, [r3, #11]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d007      	beq.n	800c960 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c950:	f000 f83c 	bl	800c9cc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c954:	4b1c      	ldr	r3, [pc, #112]	@ (800c9c8 <HAL_PCDEx_LPM_Callback+0x98>)
 800c956:	691b      	ldr	r3, [r3, #16]
 800c958:	4a1b      	ldr	r2, [pc, #108]	@ (800c9c8 <HAL_PCDEx_LPM_Callback+0x98>)
 800c95a:	f023 0306 	bic.w	r3, r3, #6
 800c95e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	687a      	ldr	r2, [r7, #4]
 800c96c:	6812      	ldr	r2, [r2, #0]
 800c96e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c972:	f023 0301 	bic.w	r3, r3, #1
 800c976:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fe fa68 	bl	800ae54 <USBD_LL_Resume>
    break;
 800c984:	e01c      	b.n	800c9c0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	6812      	ldr	r2, [r2, #0]
 800c994:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c998:	f043 0301 	orr.w	r3, r3, #1
 800c99c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f7fe fa39 	bl	800ae1c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	7adb      	ldrb	r3, [r3, #11]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d005      	beq.n	800c9be <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c9b2:	4b05      	ldr	r3, [pc, #20]	@ (800c9c8 <HAL_PCDEx_LPM_Callback+0x98>)
 800c9b4:	691b      	ldr	r3, [r3, #16]
 800c9b6:	4a04      	ldr	r2, [pc, #16]	@ (800c9c8 <HAL_PCDEx_LPM_Callback+0x98>)
 800c9b8:	f043 0306 	orr.w	r3, r3, #6
 800c9bc:	6113      	str	r3, [r2, #16]
    break;
 800c9be:	bf00      	nop
}
 800c9c0:	bf00      	nop
 800c9c2:	3708      	adds	r7, #8
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}
 800c9c8:	e000ed00 	.word	0xe000ed00

0800c9cc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c9d0:	f7f3 fec0 	bl	8000754 <SystemClock_Config>
}
 800c9d4:	bf00      	nop
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b085      	sub	sp, #20
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	4603      	mov	r3, r0
 800c9e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c9e6:	79fb      	ldrb	r3, [r7, #7]
 800c9e8:	2b03      	cmp	r3, #3
 800c9ea:	d817      	bhi.n	800ca1c <USBD_Get_USB_Status+0x44>
 800c9ec:	a201      	add	r2, pc, #4	@ (adr r2, 800c9f4 <USBD_Get_USB_Status+0x1c>)
 800c9ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9f2:	bf00      	nop
 800c9f4:	0800ca05 	.word	0x0800ca05
 800c9f8:	0800ca0b 	.word	0x0800ca0b
 800c9fc:	0800ca11 	.word	0x0800ca11
 800ca00:	0800ca17 	.word	0x0800ca17
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	73fb      	strb	r3, [r7, #15]
    break;
 800ca08:	e00b      	b.n	800ca22 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca0a:	2303      	movs	r3, #3
 800ca0c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca0e:	e008      	b.n	800ca22 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ca10:	2301      	movs	r3, #1
 800ca12:	73fb      	strb	r3, [r7, #15]
    break;
 800ca14:	e005      	b.n	800ca22 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ca16:	2303      	movs	r3, #3
 800ca18:	73fb      	strb	r3, [r7, #15]
    break;
 800ca1a:	e002      	b.n	800ca22 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ca1c:	2303      	movs	r3, #3
 800ca1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ca20:	bf00      	nop
  }
  return usb_status;
 800ca22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3714      	adds	r7, #20
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr

0800ca30 <malloc>:
 800ca30:	4b02      	ldr	r3, [pc, #8]	@ (800ca3c <malloc+0xc>)
 800ca32:	4601      	mov	r1, r0
 800ca34:	6818      	ldr	r0, [r3, #0]
 800ca36:	f000 b82d 	b.w	800ca94 <_malloc_r>
 800ca3a:	bf00      	nop
 800ca3c:	2000013c 	.word	0x2000013c

0800ca40 <free>:
 800ca40:	4b02      	ldr	r3, [pc, #8]	@ (800ca4c <free+0xc>)
 800ca42:	4601      	mov	r1, r0
 800ca44:	6818      	ldr	r0, [r3, #0]
 800ca46:	f000 ba29 	b.w	800ce9c <_free_r>
 800ca4a:	bf00      	nop
 800ca4c:	2000013c 	.word	0x2000013c

0800ca50 <sbrk_aligned>:
 800ca50:	b570      	push	{r4, r5, r6, lr}
 800ca52:	4e0f      	ldr	r6, [pc, #60]	@ (800ca90 <sbrk_aligned+0x40>)
 800ca54:	460c      	mov	r4, r1
 800ca56:	6831      	ldr	r1, [r6, #0]
 800ca58:	4605      	mov	r5, r0
 800ca5a:	b911      	cbnz	r1, 800ca62 <sbrk_aligned+0x12>
 800ca5c:	f000 f9e0 	bl	800ce20 <_sbrk_r>
 800ca60:	6030      	str	r0, [r6, #0]
 800ca62:	4621      	mov	r1, r4
 800ca64:	4628      	mov	r0, r5
 800ca66:	f000 f9db 	bl	800ce20 <_sbrk_r>
 800ca6a:	1c43      	adds	r3, r0, #1
 800ca6c:	d103      	bne.n	800ca76 <sbrk_aligned+0x26>
 800ca6e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ca72:	4620      	mov	r0, r4
 800ca74:	bd70      	pop	{r4, r5, r6, pc}
 800ca76:	1cc4      	adds	r4, r0, #3
 800ca78:	f024 0403 	bic.w	r4, r4, #3
 800ca7c:	42a0      	cmp	r0, r4
 800ca7e:	d0f8      	beq.n	800ca72 <sbrk_aligned+0x22>
 800ca80:	1a21      	subs	r1, r4, r0
 800ca82:	4628      	mov	r0, r5
 800ca84:	f000 f9cc 	bl	800ce20 <_sbrk_r>
 800ca88:	3001      	adds	r0, #1
 800ca8a:	d1f2      	bne.n	800ca72 <sbrk_aligned+0x22>
 800ca8c:	e7ef      	b.n	800ca6e <sbrk_aligned+0x1e>
 800ca8e:	bf00      	nop
 800ca90:	20002194 	.word	0x20002194

0800ca94 <_malloc_r>:
 800ca94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca98:	1ccd      	adds	r5, r1, #3
 800ca9a:	f025 0503 	bic.w	r5, r5, #3
 800ca9e:	3508      	adds	r5, #8
 800caa0:	2d0c      	cmp	r5, #12
 800caa2:	bf38      	it	cc
 800caa4:	250c      	movcc	r5, #12
 800caa6:	2d00      	cmp	r5, #0
 800caa8:	4606      	mov	r6, r0
 800caaa:	db01      	blt.n	800cab0 <_malloc_r+0x1c>
 800caac:	42a9      	cmp	r1, r5
 800caae:	d904      	bls.n	800caba <_malloc_r+0x26>
 800cab0:	230c      	movs	r3, #12
 800cab2:	6033      	str	r3, [r6, #0]
 800cab4:	2000      	movs	r0, #0
 800cab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb90 <_malloc_r+0xfc>
 800cabe:	f000 f869 	bl	800cb94 <__malloc_lock>
 800cac2:	f8d8 3000 	ldr.w	r3, [r8]
 800cac6:	461c      	mov	r4, r3
 800cac8:	bb44      	cbnz	r4, 800cb1c <_malloc_r+0x88>
 800caca:	4629      	mov	r1, r5
 800cacc:	4630      	mov	r0, r6
 800cace:	f7ff ffbf 	bl	800ca50 <sbrk_aligned>
 800cad2:	1c43      	adds	r3, r0, #1
 800cad4:	4604      	mov	r4, r0
 800cad6:	d158      	bne.n	800cb8a <_malloc_r+0xf6>
 800cad8:	f8d8 4000 	ldr.w	r4, [r8]
 800cadc:	4627      	mov	r7, r4
 800cade:	2f00      	cmp	r7, #0
 800cae0:	d143      	bne.n	800cb6a <_malloc_r+0xd6>
 800cae2:	2c00      	cmp	r4, #0
 800cae4:	d04b      	beq.n	800cb7e <_malloc_r+0xea>
 800cae6:	6823      	ldr	r3, [r4, #0]
 800cae8:	4639      	mov	r1, r7
 800caea:	4630      	mov	r0, r6
 800caec:	eb04 0903 	add.w	r9, r4, r3
 800caf0:	f000 f996 	bl	800ce20 <_sbrk_r>
 800caf4:	4581      	cmp	r9, r0
 800caf6:	d142      	bne.n	800cb7e <_malloc_r+0xea>
 800caf8:	6821      	ldr	r1, [r4, #0]
 800cafa:	1a6d      	subs	r5, r5, r1
 800cafc:	4629      	mov	r1, r5
 800cafe:	4630      	mov	r0, r6
 800cb00:	f7ff ffa6 	bl	800ca50 <sbrk_aligned>
 800cb04:	3001      	adds	r0, #1
 800cb06:	d03a      	beq.n	800cb7e <_malloc_r+0xea>
 800cb08:	6823      	ldr	r3, [r4, #0]
 800cb0a:	442b      	add	r3, r5
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb12:	685a      	ldr	r2, [r3, #4]
 800cb14:	bb62      	cbnz	r2, 800cb70 <_malloc_r+0xdc>
 800cb16:	f8c8 7000 	str.w	r7, [r8]
 800cb1a:	e00f      	b.n	800cb3c <_malloc_r+0xa8>
 800cb1c:	6822      	ldr	r2, [r4, #0]
 800cb1e:	1b52      	subs	r2, r2, r5
 800cb20:	d420      	bmi.n	800cb64 <_malloc_r+0xd0>
 800cb22:	2a0b      	cmp	r2, #11
 800cb24:	d917      	bls.n	800cb56 <_malloc_r+0xc2>
 800cb26:	1961      	adds	r1, r4, r5
 800cb28:	42a3      	cmp	r3, r4
 800cb2a:	6025      	str	r5, [r4, #0]
 800cb2c:	bf18      	it	ne
 800cb2e:	6059      	strne	r1, [r3, #4]
 800cb30:	6863      	ldr	r3, [r4, #4]
 800cb32:	bf08      	it	eq
 800cb34:	f8c8 1000 	streq.w	r1, [r8]
 800cb38:	5162      	str	r2, [r4, r5]
 800cb3a:	604b      	str	r3, [r1, #4]
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	f000 f82f 	bl	800cba0 <__malloc_unlock>
 800cb42:	f104 000b 	add.w	r0, r4, #11
 800cb46:	1d23      	adds	r3, r4, #4
 800cb48:	f020 0007 	bic.w	r0, r0, #7
 800cb4c:	1ac2      	subs	r2, r0, r3
 800cb4e:	bf1c      	itt	ne
 800cb50:	1a1b      	subne	r3, r3, r0
 800cb52:	50a3      	strne	r3, [r4, r2]
 800cb54:	e7af      	b.n	800cab6 <_malloc_r+0x22>
 800cb56:	6862      	ldr	r2, [r4, #4]
 800cb58:	42a3      	cmp	r3, r4
 800cb5a:	bf0c      	ite	eq
 800cb5c:	f8c8 2000 	streq.w	r2, [r8]
 800cb60:	605a      	strne	r2, [r3, #4]
 800cb62:	e7eb      	b.n	800cb3c <_malloc_r+0xa8>
 800cb64:	4623      	mov	r3, r4
 800cb66:	6864      	ldr	r4, [r4, #4]
 800cb68:	e7ae      	b.n	800cac8 <_malloc_r+0x34>
 800cb6a:	463c      	mov	r4, r7
 800cb6c:	687f      	ldr	r7, [r7, #4]
 800cb6e:	e7b6      	b.n	800cade <_malloc_r+0x4a>
 800cb70:	461a      	mov	r2, r3
 800cb72:	685b      	ldr	r3, [r3, #4]
 800cb74:	42a3      	cmp	r3, r4
 800cb76:	d1fb      	bne.n	800cb70 <_malloc_r+0xdc>
 800cb78:	2300      	movs	r3, #0
 800cb7a:	6053      	str	r3, [r2, #4]
 800cb7c:	e7de      	b.n	800cb3c <_malloc_r+0xa8>
 800cb7e:	230c      	movs	r3, #12
 800cb80:	6033      	str	r3, [r6, #0]
 800cb82:	4630      	mov	r0, r6
 800cb84:	f000 f80c 	bl	800cba0 <__malloc_unlock>
 800cb88:	e794      	b.n	800cab4 <_malloc_r+0x20>
 800cb8a:	6005      	str	r5, [r0, #0]
 800cb8c:	e7d6      	b.n	800cb3c <_malloc_r+0xa8>
 800cb8e:	bf00      	nop
 800cb90:	20002198 	.word	0x20002198

0800cb94 <__malloc_lock>:
 800cb94:	4801      	ldr	r0, [pc, #4]	@ (800cb9c <__malloc_lock+0x8>)
 800cb96:	f000 b97e 	b.w	800ce96 <__retarget_lock_acquire_recursive>
 800cb9a:	bf00      	nop
 800cb9c:	200022d8 	.word	0x200022d8

0800cba0 <__malloc_unlock>:
 800cba0:	4801      	ldr	r0, [pc, #4]	@ (800cba8 <__malloc_unlock+0x8>)
 800cba2:	f000 b979 	b.w	800ce98 <__retarget_lock_release_recursive>
 800cba6:	bf00      	nop
 800cba8:	200022d8 	.word	0x200022d8

0800cbac <std>:
 800cbac:	2300      	movs	r3, #0
 800cbae:	b510      	push	{r4, lr}
 800cbb0:	4604      	mov	r4, r0
 800cbb2:	e9c0 3300 	strd	r3, r3, [r0]
 800cbb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cbba:	6083      	str	r3, [r0, #8]
 800cbbc:	8181      	strh	r1, [r0, #12]
 800cbbe:	6643      	str	r3, [r0, #100]	@ 0x64
 800cbc0:	81c2      	strh	r2, [r0, #14]
 800cbc2:	6183      	str	r3, [r0, #24]
 800cbc4:	4619      	mov	r1, r3
 800cbc6:	2208      	movs	r2, #8
 800cbc8:	305c      	adds	r0, #92	@ 0x5c
 800cbca:	f000 f921 	bl	800ce10 <memset>
 800cbce:	4b0d      	ldr	r3, [pc, #52]	@ (800cc04 <std+0x58>)
 800cbd0:	6263      	str	r3, [r4, #36]	@ 0x24
 800cbd2:	4b0d      	ldr	r3, [pc, #52]	@ (800cc08 <std+0x5c>)
 800cbd4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cbd6:	4b0d      	ldr	r3, [pc, #52]	@ (800cc0c <std+0x60>)
 800cbd8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cbda:	4b0d      	ldr	r3, [pc, #52]	@ (800cc10 <std+0x64>)
 800cbdc:	6323      	str	r3, [r4, #48]	@ 0x30
 800cbde:	4b0d      	ldr	r3, [pc, #52]	@ (800cc14 <std+0x68>)
 800cbe0:	6224      	str	r4, [r4, #32]
 800cbe2:	429c      	cmp	r4, r3
 800cbe4:	d006      	beq.n	800cbf4 <std+0x48>
 800cbe6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cbea:	4294      	cmp	r4, r2
 800cbec:	d002      	beq.n	800cbf4 <std+0x48>
 800cbee:	33d0      	adds	r3, #208	@ 0xd0
 800cbf0:	429c      	cmp	r4, r3
 800cbf2:	d105      	bne.n	800cc00 <std+0x54>
 800cbf4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cbf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbfc:	f000 b94a 	b.w	800ce94 <__retarget_lock_init_recursive>
 800cc00:	bd10      	pop	{r4, pc}
 800cc02:	bf00      	nop
 800cc04:	0800d625 	.word	0x0800d625
 800cc08:	0800d647 	.word	0x0800d647
 800cc0c:	0800d67f 	.word	0x0800d67f
 800cc10:	0800d6a3 	.word	0x0800d6a3
 800cc14:	2000219c 	.word	0x2000219c

0800cc18 <stdio_exit_handler>:
 800cc18:	4a02      	ldr	r2, [pc, #8]	@ (800cc24 <stdio_exit_handler+0xc>)
 800cc1a:	4903      	ldr	r1, [pc, #12]	@ (800cc28 <stdio_exit_handler+0x10>)
 800cc1c:	4803      	ldr	r0, [pc, #12]	@ (800cc2c <stdio_exit_handler+0x14>)
 800cc1e:	f000 b869 	b.w	800ccf4 <_fwalk_sglue>
 800cc22:	bf00      	nop
 800cc24:	20000130 	.word	0x20000130
 800cc28:	0800d5d5 	.word	0x0800d5d5
 800cc2c:	20000140 	.word	0x20000140

0800cc30 <cleanup_stdio>:
 800cc30:	6841      	ldr	r1, [r0, #4]
 800cc32:	4b0c      	ldr	r3, [pc, #48]	@ (800cc64 <cleanup_stdio+0x34>)
 800cc34:	4299      	cmp	r1, r3
 800cc36:	b510      	push	{r4, lr}
 800cc38:	4604      	mov	r4, r0
 800cc3a:	d001      	beq.n	800cc40 <cleanup_stdio+0x10>
 800cc3c:	f000 fcca 	bl	800d5d4 <_fflush_r>
 800cc40:	68a1      	ldr	r1, [r4, #8]
 800cc42:	4b09      	ldr	r3, [pc, #36]	@ (800cc68 <cleanup_stdio+0x38>)
 800cc44:	4299      	cmp	r1, r3
 800cc46:	d002      	beq.n	800cc4e <cleanup_stdio+0x1e>
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 fcc3 	bl	800d5d4 <_fflush_r>
 800cc4e:	68e1      	ldr	r1, [r4, #12]
 800cc50:	4b06      	ldr	r3, [pc, #24]	@ (800cc6c <cleanup_stdio+0x3c>)
 800cc52:	4299      	cmp	r1, r3
 800cc54:	d004      	beq.n	800cc60 <cleanup_stdio+0x30>
 800cc56:	4620      	mov	r0, r4
 800cc58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc5c:	f000 bcba 	b.w	800d5d4 <_fflush_r>
 800cc60:	bd10      	pop	{r4, pc}
 800cc62:	bf00      	nop
 800cc64:	2000219c 	.word	0x2000219c
 800cc68:	20002204 	.word	0x20002204
 800cc6c:	2000226c 	.word	0x2000226c

0800cc70 <global_stdio_init.part.0>:
 800cc70:	b510      	push	{r4, lr}
 800cc72:	4b0b      	ldr	r3, [pc, #44]	@ (800cca0 <global_stdio_init.part.0+0x30>)
 800cc74:	4c0b      	ldr	r4, [pc, #44]	@ (800cca4 <global_stdio_init.part.0+0x34>)
 800cc76:	4a0c      	ldr	r2, [pc, #48]	@ (800cca8 <global_stdio_init.part.0+0x38>)
 800cc78:	601a      	str	r2, [r3, #0]
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	2104      	movs	r1, #4
 800cc80:	f7ff ff94 	bl	800cbac <std>
 800cc84:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cc88:	2201      	movs	r2, #1
 800cc8a:	2109      	movs	r1, #9
 800cc8c:	f7ff ff8e 	bl	800cbac <std>
 800cc90:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cc94:	2202      	movs	r2, #2
 800cc96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc9a:	2112      	movs	r1, #18
 800cc9c:	f7ff bf86 	b.w	800cbac <std>
 800cca0:	200022d4 	.word	0x200022d4
 800cca4:	2000219c 	.word	0x2000219c
 800cca8:	0800cc19 	.word	0x0800cc19

0800ccac <__sfp_lock_acquire>:
 800ccac:	4801      	ldr	r0, [pc, #4]	@ (800ccb4 <__sfp_lock_acquire+0x8>)
 800ccae:	f000 b8f2 	b.w	800ce96 <__retarget_lock_acquire_recursive>
 800ccb2:	bf00      	nop
 800ccb4:	200022d9 	.word	0x200022d9

0800ccb8 <__sfp_lock_release>:
 800ccb8:	4801      	ldr	r0, [pc, #4]	@ (800ccc0 <__sfp_lock_release+0x8>)
 800ccba:	f000 b8ed 	b.w	800ce98 <__retarget_lock_release_recursive>
 800ccbe:	bf00      	nop
 800ccc0:	200022d9 	.word	0x200022d9

0800ccc4 <__sinit>:
 800ccc4:	b510      	push	{r4, lr}
 800ccc6:	4604      	mov	r4, r0
 800ccc8:	f7ff fff0 	bl	800ccac <__sfp_lock_acquire>
 800cccc:	6a23      	ldr	r3, [r4, #32]
 800ccce:	b11b      	cbz	r3, 800ccd8 <__sinit+0x14>
 800ccd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccd4:	f7ff bff0 	b.w	800ccb8 <__sfp_lock_release>
 800ccd8:	4b04      	ldr	r3, [pc, #16]	@ (800ccec <__sinit+0x28>)
 800ccda:	6223      	str	r3, [r4, #32]
 800ccdc:	4b04      	ldr	r3, [pc, #16]	@ (800ccf0 <__sinit+0x2c>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d1f5      	bne.n	800ccd0 <__sinit+0xc>
 800cce4:	f7ff ffc4 	bl	800cc70 <global_stdio_init.part.0>
 800cce8:	e7f2      	b.n	800ccd0 <__sinit+0xc>
 800ccea:	bf00      	nop
 800ccec:	0800cc31 	.word	0x0800cc31
 800ccf0:	200022d4 	.word	0x200022d4

0800ccf4 <_fwalk_sglue>:
 800ccf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccf8:	4607      	mov	r7, r0
 800ccfa:	4688      	mov	r8, r1
 800ccfc:	4614      	mov	r4, r2
 800ccfe:	2600      	movs	r6, #0
 800cd00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cd04:	f1b9 0901 	subs.w	r9, r9, #1
 800cd08:	d505      	bpl.n	800cd16 <_fwalk_sglue+0x22>
 800cd0a:	6824      	ldr	r4, [r4, #0]
 800cd0c:	2c00      	cmp	r4, #0
 800cd0e:	d1f7      	bne.n	800cd00 <_fwalk_sglue+0xc>
 800cd10:	4630      	mov	r0, r6
 800cd12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd16:	89ab      	ldrh	r3, [r5, #12]
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	d907      	bls.n	800cd2c <_fwalk_sglue+0x38>
 800cd1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cd20:	3301      	adds	r3, #1
 800cd22:	d003      	beq.n	800cd2c <_fwalk_sglue+0x38>
 800cd24:	4629      	mov	r1, r5
 800cd26:	4638      	mov	r0, r7
 800cd28:	47c0      	blx	r8
 800cd2a:	4306      	orrs	r6, r0
 800cd2c:	3568      	adds	r5, #104	@ 0x68
 800cd2e:	e7e9      	b.n	800cd04 <_fwalk_sglue+0x10>

0800cd30 <iprintf>:
 800cd30:	b40f      	push	{r0, r1, r2, r3}
 800cd32:	b507      	push	{r0, r1, r2, lr}
 800cd34:	4906      	ldr	r1, [pc, #24]	@ (800cd50 <iprintf+0x20>)
 800cd36:	ab04      	add	r3, sp, #16
 800cd38:	6808      	ldr	r0, [r1, #0]
 800cd3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd3e:	6881      	ldr	r1, [r0, #8]
 800cd40:	9301      	str	r3, [sp, #4]
 800cd42:	f000 f91f 	bl	800cf84 <_vfiprintf_r>
 800cd46:	b003      	add	sp, #12
 800cd48:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd4c:	b004      	add	sp, #16
 800cd4e:	4770      	bx	lr
 800cd50:	2000013c 	.word	0x2000013c

0800cd54 <_puts_r>:
 800cd54:	6a03      	ldr	r3, [r0, #32]
 800cd56:	b570      	push	{r4, r5, r6, lr}
 800cd58:	6884      	ldr	r4, [r0, #8]
 800cd5a:	4605      	mov	r5, r0
 800cd5c:	460e      	mov	r6, r1
 800cd5e:	b90b      	cbnz	r3, 800cd64 <_puts_r+0x10>
 800cd60:	f7ff ffb0 	bl	800ccc4 <__sinit>
 800cd64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd66:	07db      	lsls	r3, r3, #31
 800cd68:	d405      	bmi.n	800cd76 <_puts_r+0x22>
 800cd6a:	89a3      	ldrh	r3, [r4, #12]
 800cd6c:	0598      	lsls	r0, r3, #22
 800cd6e:	d402      	bmi.n	800cd76 <_puts_r+0x22>
 800cd70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd72:	f000 f890 	bl	800ce96 <__retarget_lock_acquire_recursive>
 800cd76:	89a3      	ldrh	r3, [r4, #12]
 800cd78:	0719      	lsls	r1, r3, #28
 800cd7a:	d502      	bpl.n	800cd82 <_puts_r+0x2e>
 800cd7c:	6923      	ldr	r3, [r4, #16]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d135      	bne.n	800cdee <_puts_r+0x9a>
 800cd82:	4621      	mov	r1, r4
 800cd84:	4628      	mov	r0, r5
 800cd86:	f000 fccf 	bl	800d728 <__swsetup_r>
 800cd8a:	b380      	cbz	r0, 800cdee <_puts_r+0x9a>
 800cd8c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800cd90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd92:	07da      	lsls	r2, r3, #31
 800cd94:	d405      	bmi.n	800cda2 <_puts_r+0x4e>
 800cd96:	89a3      	ldrh	r3, [r4, #12]
 800cd98:	059b      	lsls	r3, r3, #22
 800cd9a:	d402      	bmi.n	800cda2 <_puts_r+0x4e>
 800cd9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd9e:	f000 f87b 	bl	800ce98 <__retarget_lock_release_recursive>
 800cda2:	4628      	mov	r0, r5
 800cda4:	bd70      	pop	{r4, r5, r6, pc}
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	da04      	bge.n	800cdb4 <_puts_r+0x60>
 800cdaa:	69a2      	ldr	r2, [r4, #24]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	dc17      	bgt.n	800cde0 <_puts_r+0x8c>
 800cdb0:	290a      	cmp	r1, #10
 800cdb2:	d015      	beq.n	800cde0 <_puts_r+0x8c>
 800cdb4:	6823      	ldr	r3, [r4, #0]
 800cdb6:	1c5a      	adds	r2, r3, #1
 800cdb8:	6022      	str	r2, [r4, #0]
 800cdba:	7019      	strb	r1, [r3, #0]
 800cdbc:	68a3      	ldr	r3, [r4, #8]
 800cdbe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cdc2:	3b01      	subs	r3, #1
 800cdc4:	60a3      	str	r3, [r4, #8]
 800cdc6:	2900      	cmp	r1, #0
 800cdc8:	d1ed      	bne.n	800cda6 <_puts_r+0x52>
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	da11      	bge.n	800cdf2 <_puts_r+0x9e>
 800cdce:	4622      	mov	r2, r4
 800cdd0:	210a      	movs	r1, #10
 800cdd2:	4628      	mov	r0, r5
 800cdd4:	f000 fc69 	bl	800d6aa <__swbuf_r>
 800cdd8:	3001      	adds	r0, #1
 800cdda:	d0d7      	beq.n	800cd8c <_puts_r+0x38>
 800cddc:	250a      	movs	r5, #10
 800cdde:	e7d7      	b.n	800cd90 <_puts_r+0x3c>
 800cde0:	4622      	mov	r2, r4
 800cde2:	4628      	mov	r0, r5
 800cde4:	f000 fc61 	bl	800d6aa <__swbuf_r>
 800cde8:	3001      	adds	r0, #1
 800cdea:	d1e7      	bne.n	800cdbc <_puts_r+0x68>
 800cdec:	e7ce      	b.n	800cd8c <_puts_r+0x38>
 800cdee:	3e01      	subs	r6, #1
 800cdf0:	e7e4      	b.n	800cdbc <_puts_r+0x68>
 800cdf2:	6823      	ldr	r3, [r4, #0]
 800cdf4:	1c5a      	adds	r2, r3, #1
 800cdf6:	6022      	str	r2, [r4, #0]
 800cdf8:	220a      	movs	r2, #10
 800cdfa:	701a      	strb	r2, [r3, #0]
 800cdfc:	e7ee      	b.n	800cddc <_puts_r+0x88>
	...

0800ce00 <puts>:
 800ce00:	4b02      	ldr	r3, [pc, #8]	@ (800ce0c <puts+0xc>)
 800ce02:	4601      	mov	r1, r0
 800ce04:	6818      	ldr	r0, [r3, #0]
 800ce06:	f7ff bfa5 	b.w	800cd54 <_puts_r>
 800ce0a:	bf00      	nop
 800ce0c:	2000013c 	.word	0x2000013c

0800ce10 <memset>:
 800ce10:	4402      	add	r2, r0
 800ce12:	4603      	mov	r3, r0
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d100      	bne.n	800ce1a <memset+0xa>
 800ce18:	4770      	bx	lr
 800ce1a:	f803 1b01 	strb.w	r1, [r3], #1
 800ce1e:	e7f9      	b.n	800ce14 <memset+0x4>

0800ce20 <_sbrk_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	4d06      	ldr	r5, [pc, #24]	@ (800ce3c <_sbrk_r+0x1c>)
 800ce24:	2300      	movs	r3, #0
 800ce26:	4604      	mov	r4, r0
 800ce28:	4608      	mov	r0, r1
 800ce2a:	602b      	str	r3, [r5, #0]
 800ce2c:	f7f4 f9d4 	bl	80011d8 <_sbrk>
 800ce30:	1c43      	adds	r3, r0, #1
 800ce32:	d102      	bne.n	800ce3a <_sbrk_r+0x1a>
 800ce34:	682b      	ldr	r3, [r5, #0]
 800ce36:	b103      	cbz	r3, 800ce3a <_sbrk_r+0x1a>
 800ce38:	6023      	str	r3, [r4, #0]
 800ce3a:	bd38      	pop	{r3, r4, r5, pc}
 800ce3c:	200022dc 	.word	0x200022dc

0800ce40 <__errno>:
 800ce40:	4b01      	ldr	r3, [pc, #4]	@ (800ce48 <__errno+0x8>)
 800ce42:	6818      	ldr	r0, [r3, #0]
 800ce44:	4770      	bx	lr
 800ce46:	bf00      	nop
 800ce48:	2000013c 	.word	0x2000013c

0800ce4c <__libc_init_array>:
 800ce4c:	b570      	push	{r4, r5, r6, lr}
 800ce4e:	4d0d      	ldr	r5, [pc, #52]	@ (800ce84 <__libc_init_array+0x38>)
 800ce50:	4c0d      	ldr	r4, [pc, #52]	@ (800ce88 <__libc_init_array+0x3c>)
 800ce52:	1b64      	subs	r4, r4, r5
 800ce54:	10a4      	asrs	r4, r4, #2
 800ce56:	2600      	movs	r6, #0
 800ce58:	42a6      	cmp	r6, r4
 800ce5a:	d109      	bne.n	800ce70 <__libc_init_array+0x24>
 800ce5c:	4d0b      	ldr	r5, [pc, #44]	@ (800ce8c <__libc_init_array+0x40>)
 800ce5e:	4c0c      	ldr	r4, [pc, #48]	@ (800ce90 <__libc_init_array+0x44>)
 800ce60:	f000 fd82 	bl	800d968 <_init>
 800ce64:	1b64      	subs	r4, r4, r5
 800ce66:	10a4      	asrs	r4, r4, #2
 800ce68:	2600      	movs	r6, #0
 800ce6a:	42a6      	cmp	r6, r4
 800ce6c:	d105      	bne.n	800ce7a <__libc_init_array+0x2e>
 800ce6e:	bd70      	pop	{r4, r5, r6, pc}
 800ce70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce74:	4798      	blx	r3
 800ce76:	3601      	adds	r6, #1
 800ce78:	e7ee      	b.n	800ce58 <__libc_init_array+0xc>
 800ce7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce7e:	4798      	blx	r3
 800ce80:	3601      	adds	r6, #1
 800ce82:	e7f2      	b.n	800ce6a <__libc_init_array+0x1e>
 800ce84:	0800dc00 	.word	0x0800dc00
 800ce88:	0800dc00 	.word	0x0800dc00
 800ce8c:	0800dc00 	.word	0x0800dc00
 800ce90:	0800dc04 	.word	0x0800dc04

0800ce94 <__retarget_lock_init_recursive>:
 800ce94:	4770      	bx	lr

0800ce96 <__retarget_lock_acquire_recursive>:
 800ce96:	4770      	bx	lr

0800ce98 <__retarget_lock_release_recursive>:
 800ce98:	4770      	bx	lr
	...

0800ce9c <_free_r>:
 800ce9c:	b538      	push	{r3, r4, r5, lr}
 800ce9e:	4605      	mov	r5, r0
 800cea0:	2900      	cmp	r1, #0
 800cea2:	d041      	beq.n	800cf28 <_free_r+0x8c>
 800cea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea8:	1f0c      	subs	r4, r1, #4
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	bfb8      	it	lt
 800ceae:	18e4      	addlt	r4, r4, r3
 800ceb0:	f7ff fe70 	bl	800cb94 <__malloc_lock>
 800ceb4:	4a1d      	ldr	r2, [pc, #116]	@ (800cf2c <_free_r+0x90>)
 800ceb6:	6813      	ldr	r3, [r2, #0]
 800ceb8:	b933      	cbnz	r3, 800cec8 <_free_r+0x2c>
 800ceba:	6063      	str	r3, [r4, #4]
 800cebc:	6014      	str	r4, [r2, #0]
 800cebe:	4628      	mov	r0, r5
 800cec0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cec4:	f7ff be6c 	b.w	800cba0 <__malloc_unlock>
 800cec8:	42a3      	cmp	r3, r4
 800ceca:	d908      	bls.n	800cede <_free_r+0x42>
 800cecc:	6820      	ldr	r0, [r4, #0]
 800cece:	1821      	adds	r1, r4, r0
 800ced0:	428b      	cmp	r3, r1
 800ced2:	bf01      	itttt	eq
 800ced4:	6819      	ldreq	r1, [r3, #0]
 800ced6:	685b      	ldreq	r3, [r3, #4]
 800ced8:	1809      	addeq	r1, r1, r0
 800ceda:	6021      	streq	r1, [r4, #0]
 800cedc:	e7ed      	b.n	800ceba <_free_r+0x1e>
 800cede:	461a      	mov	r2, r3
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	b10b      	cbz	r3, 800cee8 <_free_r+0x4c>
 800cee4:	42a3      	cmp	r3, r4
 800cee6:	d9fa      	bls.n	800cede <_free_r+0x42>
 800cee8:	6811      	ldr	r1, [r2, #0]
 800ceea:	1850      	adds	r0, r2, r1
 800ceec:	42a0      	cmp	r0, r4
 800ceee:	d10b      	bne.n	800cf08 <_free_r+0x6c>
 800cef0:	6820      	ldr	r0, [r4, #0]
 800cef2:	4401      	add	r1, r0
 800cef4:	1850      	adds	r0, r2, r1
 800cef6:	4283      	cmp	r3, r0
 800cef8:	6011      	str	r1, [r2, #0]
 800cefa:	d1e0      	bne.n	800cebe <_free_r+0x22>
 800cefc:	6818      	ldr	r0, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	6053      	str	r3, [r2, #4]
 800cf02:	4408      	add	r0, r1
 800cf04:	6010      	str	r0, [r2, #0]
 800cf06:	e7da      	b.n	800cebe <_free_r+0x22>
 800cf08:	d902      	bls.n	800cf10 <_free_r+0x74>
 800cf0a:	230c      	movs	r3, #12
 800cf0c:	602b      	str	r3, [r5, #0]
 800cf0e:	e7d6      	b.n	800cebe <_free_r+0x22>
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	1821      	adds	r1, r4, r0
 800cf14:	428b      	cmp	r3, r1
 800cf16:	bf04      	itt	eq
 800cf18:	6819      	ldreq	r1, [r3, #0]
 800cf1a:	685b      	ldreq	r3, [r3, #4]
 800cf1c:	6063      	str	r3, [r4, #4]
 800cf1e:	bf04      	itt	eq
 800cf20:	1809      	addeq	r1, r1, r0
 800cf22:	6021      	streq	r1, [r4, #0]
 800cf24:	6054      	str	r4, [r2, #4]
 800cf26:	e7ca      	b.n	800cebe <_free_r+0x22>
 800cf28:	bd38      	pop	{r3, r4, r5, pc}
 800cf2a:	bf00      	nop
 800cf2c:	20002198 	.word	0x20002198

0800cf30 <__sfputc_r>:
 800cf30:	6893      	ldr	r3, [r2, #8]
 800cf32:	3b01      	subs	r3, #1
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	b410      	push	{r4}
 800cf38:	6093      	str	r3, [r2, #8]
 800cf3a:	da08      	bge.n	800cf4e <__sfputc_r+0x1e>
 800cf3c:	6994      	ldr	r4, [r2, #24]
 800cf3e:	42a3      	cmp	r3, r4
 800cf40:	db01      	blt.n	800cf46 <__sfputc_r+0x16>
 800cf42:	290a      	cmp	r1, #10
 800cf44:	d103      	bne.n	800cf4e <__sfputc_r+0x1e>
 800cf46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf4a:	f000 bbae 	b.w	800d6aa <__swbuf_r>
 800cf4e:	6813      	ldr	r3, [r2, #0]
 800cf50:	1c58      	adds	r0, r3, #1
 800cf52:	6010      	str	r0, [r2, #0]
 800cf54:	7019      	strb	r1, [r3, #0]
 800cf56:	4608      	mov	r0, r1
 800cf58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf5c:	4770      	bx	lr

0800cf5e <__sfputs_r>:
 800cf5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf60:	4606      	mov	r6, r0
 800cf62:	460f      	mov	r7, r1
 800cf64:	4614      	mov	r4, r2
 800cf66:	18d5      	adds	r5, r2, r3
 800cf68:	42ac      	cmp	r4, r5
 800cf6a:	d101      	bne.n	800cf70 <__sfputs_r+0x12>
 800cf6c:	2000      	movs	r0, #0
 800cf6e:	e007      	b.n	800cf80 <__sfputs_r+0x22>
 800cf70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf74:	463a      	mov	r2, r7
 800cf76:	4630      	mov	r0, r6
 800cf78:	f7ff ffda 	bl	800cf30 <__sfputc_r>
 800cf7c:	1c43      	adds	r3, r0, #1
 800cf7e:	d1f3      	bne.n	800cf68 <__sfputs_r+0xa>
 800cf80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf84 <_vfiprintf_r>:
 800cf84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf88:	460d      	mov	r5, r1
 800cf8a:	b09d      	sub	sp, #116	@ 0x74
 800cf8c:	4614      	mov	r4, r2
 800cf8e:	4698      	mov	r8, r3
 800cf90:	4606      	mov	r6, r0
 800cf92:	b118      	cbz	r0, 800cf9c <_vfiprintf_r+0x18>
 800cf94:	6a03      	ldr	r3, [r0, #32]
 800cf96:	b90b      	cbnz	r3, 800cf9c <_vfiprintf_r+0x18>
 800cf98:	f7ff fe94 	bl	800ccc4 <__sinit>
 800cf9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf9e:	07d9      	lsls	r1, r3, #31
 800cfa0:	d405      	bmi.n	800cfae <_vfiprintf_r+0x2a>
 800cfa2:	89ab      	ldrh	r3, [r5, #12]
 800cfa4:	059a      	lsls	r2, r3, #22
 800cfa6:	d402      	bmi.n	800cfae <_vfiprintf_r+0x2a>
 800cfa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cfaa:	f7ff ff74 	bl	800ce96 <__retarget_lock_acquire_recursive>
 800cfae:	89ab      	ldrh	r3, [r5, #12]
 800cfb0:	071b      	lsls	r3, r3, #28
 800cfb2:	d501      	bpl.n	800cfb8 <_vfiprintf_r+0x34>
 800cfb4:	692b      	ldr	r3, [r5, #16]
 800cfb6:	b99b      	cbnz	r3, 800cfe0 <_vfiprintf_r+0x5c>
 800cfb8:	4629      	mov	r1, r5
 800cfba:	4630      	mov	r0, r6
 800cfbc:	f000 fbb4 	bl	800d728 <__swsetup_r>
 800cfc0:	b170      	cbz	r0, 800cfe0 <_vfiprintf_r+0x5c>
 800cfc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cfc4:	07dc      	lsls	r4, r3, #31
 800cfc6:	d504      	bpl.n	800cfd2 <_vfiprintf_r+0x4e>
 800cfc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cfcc:	b01d      	add	sp, #116	@ 0x74
 800cfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd2:	89ab      	ldrh	r3, [r5, #12]
 800cfd4:	0598      	lsls	r0, r3, #22
 800cfd6:	d4f7      	bmi.n	800cfc8 <_vfiprintf_r+0x44>
 800cfd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cfda:	f7ff ff5d 	bl	800ce98 <__retarget_lock_release_recursive>
 800cfde:	e7f3      	b.n	800cfc8 <_vfiprintf_r+0x44>
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfe4:	2320      	movs	r3, #32
 800cfe6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cfea:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfee:	2330      	movs	r3, #48	@ 0x30
 800cff0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d1a0 <_vfiprintf_r+0x21c>
 800cff4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cff8:	f04f 0901 	mov.w	r9, #1
 800cffc:	4623      	mov	r3, r4
 800cffe:	469a      	mov	sl, r3
 800d000:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d004:	b10a      	cbz	r2, 800d00a <_vfiprintf_r+0x86>
 800d006:	2a25      	cmp	r2, #37	@ 0x25
 800d008:	d1f9      	bne.n	800cffe <_vfiprintf_r+0x7a>
 800d00a:	ebba 0b04 	subs.w	fp, sl, r4
 800d00e:	d00b      	beq.n	800d028 <_vfiprintf_r+0xa4>
 800d010:	465b      	mov	r3, fp
 800d012:	4622      	mov	r2, r4
 800d014:	4629      	mov	r1, r5
 800d016:	4630      	mov	r0, r6
 800d018:	f7ff ffa1 	bl	800cf5e <__sfputs_r>
 800d01c:	3001      	adds	r0, #1
 800d01e:	f000 80a7 	beq.w	800d170 <_vfiprintf_r+0x1ec>
 800d022:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d024:	445a      	add	r2, fp
 800d026:	9209      	str	r2, [sp, #36]	@ 0x24
 800d028:	f89a 3000 	ldrb.w	r3, [sl]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f000 809f 	beq.w	800d170 <_vfiprintf_r+0x1ec>
 800d032:	2300      	movs	r3, #0
 800d034:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d038:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d03c:	f10a 0a01 	add.w	sl, sl, #1
 800d040:	9304      	str	r3, [sp, #16]
 800d042:	9307      	str	r3, [sp, #28]
 800d044:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d048:	931a      	str	r3, [sp, #104]	@ 0x68
 800d04a:	4654      	mov	r4, sl
 800d04c:	2205      	movs	r2, #5
 800d04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d052:	4853      	ldr	r0, [pc, #332]	@ (800d1a0 <_vfiprintf_r+0x21c>)
 800d054:	f7f3 f8e4 	bl	8000220 <memchr>
 800d058:	9a04      	ldr	r2, [sp, #16]
 800d05a:	b9d8      	cbnz	r0, 800d094 <_vfiprintf_r+0x110>
 800d05c:	06d1      	lsls	r1, r2, #27
 800d05e:	bf44      	itt	mi
 800d060:	2320      	movmi	r3, #32
 800d062:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d066:	0713      	lsls	r3, r2, #28
 800d068:	bf44      	itt	mi
 800d06a:	232b      	movmi	r3, #43	@ 0x2b
 800d06c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d070:	f89a 3000 	ldrb.w	r3, [sl]
 800d074:	2b2a      	cmp	r3, #42	@ 0x2a
 800d076:	d015      	beq.n	800d0a4 <_vfiprintf_r+0x120>
 800d078:	9a07      	ldr	r2, [sp, #28]
 800d07a:	4654      	mov	r4, sl
 800d07c:	2000      	movs	r0, #0
 800d07e:	f04f 0c0a 	mov.w	ip, #10
 800d082:	4621      	mov	r1, r4
 800d084:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d088:	3b30      	subs	r3, #48	@ 0x30
 800d08a:	2b09      	cmp	r3, #9
 800d08c:	d94b      	bls.n	800d126 <_vfiprintf_r+0x1a2>
 800d08e:	b1b0      	cbz	r0, 800d0be <_vfiprintf_r+0x13a>
 800d090:	9207      	str	r2, [sp, #28]
 800d092:	e014      	b.n	800d0be <_vfiprintf_r+0x13a>
 800d094:	eba0 0308 	sub.w	r3, r0, r8
 800d098:	fa09 f303 	lsl.w	r3, r9, r3
 800d09c:	4313      	orrs	r3, r2
 800d09e:	9304      	str	r3, [sp, #16]
 800d0a0:	46a2      	mov	sl, r4
 800d0a2:	e7d2      	b.n	800d04a <_vfiprintf_r+0xc6>
 800d0a4:	9b03      	ldr	r3, [sp, #12]
 800d0a6:	1d19      	adds	r1, r3, #4
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	9103      	str	r1, [sp, #12]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	bfbb      	ittet	lt
 800d0b0:	425b      	neglt	r3, r3
 800d0b2:	f042 0202 	orrlt.w	r2, r2, #2
 800d0b6:	9307      	strge	r3, [sp, #28]
 800d0b8:	9307      	strlt	r3, [sp, #28]
 800d0ba:	bfb8      	it	lt
 800d0bc:	9204      	strlt	r2, [sp, #16]
 800d0be:	7823      	ldrb	r3, [r4, #0]
 800d0c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0c2:	d10a      	bne.n	800d0da <_vfiprintf_r+0x156>
 800d0c4:	7863      	ldrb	r3, [r4, #1]
 800d0c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0c8:	d132      	bne.n	800d130 <_vfiprintf_r+0x1ac>
 800d0ca:	9b03      	ldr	r3, [sp, #12]
 800d0cc:	1d1a      	adds	r2, r3, #4
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	9203      	str	r2, [sp, #12]
 800d0d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d0d6:	3402      	adds	r4, #2
 800d0d8:	9305      	str	r3, [sp, #20]
 800d0da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d1b0 <_vfiprintf_r+0x22c>
 800d0de:	7821      	ldrb	r1, [r4, #0]
 800d0e0:	2203      	movs	r2, #3
 800d0e2:	4650      	mov	r0, sl
 800d0e4:	f7f3 f89c 	bl	8000220 <memchr>
 800d0e8:	b138      	cbz	r0, 800d0fa <_vfiprintf_r+0x176>
 800d0ea:	9b04      	ldr	r3, [sp, #16]
 800d0ec:	eba0 000a 	sub.w	r0, r0, sl
 800d0f0:	2240      	movs	r2, #64	@ 0x40
 800d0f2:	4082      	lsls	r2, r0
 800d0f4:	4313      	orrs	r3, r2
 800d0f6:	3401      	adds	r4, #1
 800d0f8:	9304      	str	r3, [sp, #16]
 800d0fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0fe:	4829      	ldr	r0, [pc, #164]	@ (800d1a4 <_vfiprintf_r+0x220>)
 800d100:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d104:	2206      	movs	r2, #6
 800d106:	f7f3 f88b 	bl	8000220 <memchr>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d03f      	beq.n	800d18e <_vfiprintf_r+0x20a>
 800d10e:	4b26      	ldr	r3, [pc, #152]	@ (800d1a8 <_vfiprintf_r+0x224>)
 800d110:	bb1b      	cbnz	r3, 800d15a <_vfiprintf_r+0x1d6>
 800d112:	9b03      	ldr	r3, [sp, #12]
 800d114:	3307      	adds	r3, #7
 800d116:	f023 0307 	bic.w	r3, r3, #7
 800d11a:	3308      	adds	r3, #8
 800d11c:	9303      	str	r3, [sp, #12]
 800d11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d120:	443b      	add	r3, r7
 800d122:	9309      	str	r3, [sp, #36]	@ 0x24
 800d124:	e76a      	b.n	800cffc <_vfiprintf_r+0x78>
 800d126:	fb0c 3202 	mla	r2, ip, r2, r3
 800d12a:	460c      	mov	r4, r1
 800d12c:	2001      	movs	r0, #1
 800d12e:	e7a8      	b.n	800d082 <_vfiprintf_r+0xfe>
 800d130:	2300      	movs	r3, #0
 800d132:	3401      	adds	r4, #1
 800d134:	9305      	str	r3, [sp, #20]
 800d136:	4619      	mov	r1, r3
 800d138:	f04f 0c0a 	mov.w	ip, #10
 800d13c:	4620      	mov	r0, r4
 800d13e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d142:	3a30      	subs	r2, #48	@ 0x30
 800d144:	2a09      	cmp	r2, #9
 800d146:	d903      	bls.n	800d150 <_vfiprintf_r+0x1cc>
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d0c6      	beq.n	800d0da <_vfiprintf_r+0x156>
 800d14c:	9105      	str	r1, [sp, #20]
 800d14e:	e7c4      	b.n	800d0da <_vfiprintf_r+0x156>
 800d150:	fb0c 2101 	mla	r1, ip, r1, r2
 800d154:	4604      	mov	r4, r0
 800d156:	2301      	movs	r3, #1
 800d158:	e7f0      	b.n	800d13c <_vfiprintf_r+0x1b8>
 800d15a:	ab03      	add	r3, sp, #12
 800d15c:	9300      	str	r3, [sp, #0]
 800d15e:	462a      	mov	r2, r5
 800d160:	4b12      	ldr	r3, [pc, #72]	@ (800d1ac <_vfiprintf_r+0x228>)
 800d162:	a904      	add	r1, sp, #16
 800d164:	4630      	mov	r0, r6
 800d166:	f3af 8000 	nop.w
 800d16a:	4607      	mov	r7, r0
 800d16c:	1c78      	adds	r0, r7, #1
 800d16e:	d1d6      	bne.n	800d11e <_vfiprintf_r+0x19a>
 800d170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d172:	07d9      	lsls	r1, r3, #31
 800d174:	d405      	bmi.n	800d182 <_vfiprintf_r+0x1fe>
 800d176:	89ab      	ldrh	r3, [r5, #12]
 800d178:	059a      	lsls	r2, r3, #22
 800d17a:	d402      	bmi.n	800d182 <_vfiprintf_r+0x1fe>
 800d17c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d17e:	f7ff fe8b 	bl	800ce98 <__retarget_lock_release_recursive>
 800d182:	89ab      	ldrh	r3, [r5, #12]
 800d184:	065b      	lsls	r3, r3, #25
 800d186:	f53f af1f 	bmi.w	800cfc8 <_vfiprintf_r+0x44>
 800d18a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d18c:	e71e      	b.n	800cfcc <_vfiprintf_r+0x48>
 800d18e:	ab03      	add	r3, sp, #12
 800d190:	9300      	str	r3, [sp, #0]
 800d192:	462a      	mov	r2, r5
 800d194:	4b05      	ldr	r3, [pc, #20]	@ (800d1ac <_vfiprintf_r+0x228>)
 800d196:	a904      	add	r1, sp, #16
 800d198:	4630      	mov	r0, r6
 800d19a:	f000 f879 	bl	800d290 <_printf_i>
 800d19e:	e7e4      	b.n	800d16a <_vfiprintf_r+0x1e6>
 800d1a0:	0800dbc4 	.word	0x0800dbc4
 800d1a4:	0800dbce 	.word	0x0800dbce
 800d1a8:	00000000 	.word	0x00000000
 800d1ac:	0800cf5f 	.word	0x0800cf5f
 800d1b0:	0800dbca 	.word	0x0800dbca

0800d1b4 <_printf_common>:
 800d1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1b8:	4616      	mov	r6, r2
 800d1ba:	4698      	mov	r8, r3
 800d1bc:	688a      	ldr	r2, [r1, #8]
 800d1be:	690b      	ldr	r3, [r1, #16]
 800d1c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d1c4:	4293      	cmp	r3, r2
 800d1c6:	bfb8      	it	lt
 800d1c8:	4613      	movlt	r3, r2
 800d1ca:	6033      	str	r3, [r6, #0]
 800d1cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d1d0:	4607      	mov	r7, r0
 800d1d2:	460c      	mov	r4, r1
 800d1d4:	b10a      	cbz	r2, 800d1da <_printf_common+0x26>
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	6033      	str	r3, [r6, #0]
 800d1da:	6823      	ldr	r3, [r4, #0]
 800d1dc:	0699      	lsls	r1, r3, #26
 800d1de:	bf42      	ittt	mi
 800d1e0:	6833      	ldrmi	r3, [r6, #0]
 800d1e2:	3302      	addmi	r3, #2
 800d1e4:	6033      	strmi	r3, [r6, #0]
 800d1e6:	6825      	ldr	r5, [r4, #0]
 800d1e8:	f015 0506 	ands.w	r5, r5, #6
 800d1ec:	d106      	bne.n	800d1fc <_printf_common+0x48>
 800d1ee:	f104 0a19 	add.w	sl, r4, #25
 800d1f2:	68e3      	ldr	r3, [r4, #12]
 800d1f4:	6832      	ldr	r2, [r6, #0]
 800d1f6:	1a9b      	subs	r3, r3, r2
 800d1f8:	42ab      	cmp	r3, r5
 800d1fa:	dc26      	bgt.n	800d24a <_printf_common+0x96>
 800d1fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d200:	6822      	ldr	r2, [r4, #0]
 800d202:	3b00      	subs	r3, #0
 800d204:	bf18      	it	ne
 800d206:	2301      	movne	r3, #1
 800d208:	0692      	lsls	r2, r2, #26
 800d20a:	d42b      	bmi.n	800d264 <_printf_common+0xb0>
 800d20c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d210:	4641      	mov	r1, r8
 800d212:	4638      	mov	r0, r7
 800d214:	47c8      	blx	r9
 800d216:	3001      	adds	r0, #1
 800d218:	d01e      	beq.n	800d258 <_printf_common+0xa4>
 800d21a:	6823      	ldr	r3, [r4, #0]
 800d21c:	6922      	ldr	r2, [r4, #16]
 800d21e:	f003 0306 	and.w	r3, r3, #6
 800d222:	2b04      	cmp	r3, #4
 800d224:	bf02      	ittt	eq
 800d226:	68e5      	ldreq	r5, [r4, #12]
 800d228:	6833      	ldreq	r3, [r6, #0]
 800d22a:	1aed      	subeq	r5, r5, r3
 800d22c:	68a3      	ldr	r3, [r4, #8]
 800d22e:	bf0c      	ite	eq
 800d230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d234:	2500      	movne	r5, #0
 800d236:	4293      	cmp	r3, r2
 800d238:	bfc4      	itt	gt
 800d23a:	1a9b      	subgt	r3, r3, r2
 800d23c:	18ed      	addgt	r5, r5, r3
 800d23e:	2600      	movs	r6, #0
 800d240:	341a      	adds	r4, #26
 800d242:	42b5      	cmp	r5, r6
 800d244:	d11a      	bne.n	800d27c <_printf_common+0xc8>
 800d246:	2000      	movs	r0, #0
 800d248:	e008      	b.n	800d25c <_printf_common+0xa8>
 800d24a:	2301      	movs	r3, #1
 800d24c:	4652      	mov	r2, sl
 800d24e:	4641      	mov	r1, r8
 800d250:	4638      	mov	r0, r7
 800d252:	47c8      	blx	r9
 800d254:	3001      	adds	r0, #1
 800d256:	d103      	bne.n	800d260 <_printf_common+0xac>
 800d258:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d260:	3501      	adds	r5, #1
 800d262:	e7c6      	b.n	800d1f2 <_printf_common+0x3e>
 800d264:	18e1      	adds	r1, r4, r3
 800d266:	1c5a      	adds	r2, r3, #1
 800d268:	2030      	movs	r0, #48	@ 0x30
 800d26a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d26e:	4422      	add	r2, r4
 800d270:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d274:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d278:	3302      	adds	r3, #2
 800d27a:	e7c7      	b.n	800d20c <_printf_common+0x58>
 800d27c:	2301      	movs	r3, #1
 800d27e:	4622      	mov	r2, r4
 800d280:	4641      	mov	r1, r8
 800d282:	4638      	mov	r0, r7
 800d284:	47c8      	blx	r9
 800d286:	3001      	adds	r0, #1
 800d288:	d0e6      	beq.n	800d258 <_printf_common+0xa4>
 800d28a:	3601      	adds	r6, #1
 800d28c:	e7d9      	b.n	800d242 <_printf_common+0x8e>
	...

0800d290 <_printf_i>:
 800d290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d294:	7e0f      	ldrb	r7, [r1, #24]
 800d296:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d298:	2f78      	cmp	r7, #120	@ 0x78
 800d29a:	4691      	mov	r9, r2
 800d29c:	4680      	mov	r8, r0
 800d29e:	460c      	mov	r4, r1
 800d2a0:	469a      	mov	sl, r3
 800d2a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d2a6:	d807      	bhi.n	800d2b8 <_printf_i+0x28>
 800d2a8:	2f62      	cmp	r7, #98	@ 0x62
 800d2aa:	d80a      	bhi.n	800d2c2 <_printf_i+0x32>
 800d2ac:	2f00      	cmp	r7, #0
 800d2ae:	f000 80d1 	beq.w	800d454 <_printf_i+0x1c4>
 800d2b2:	2f58      	cmp	r7, #88	@ 0x58
 800d2b4:	f000 80b8 	beq.w	800d428 <_printf_i+0x198>
 800d2b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d2bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d2c0:	e03a      	b.n	800d338 <_printf_i+0xa8>
 800d2c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d2c6:	2b15      	cmp	r3, #21
 800d2c8:	d8f6      	bhi.n	800d2b8 <_printf_i+0x28>
 800d2ca:	a101      	add	r1, pc, #4	@ (adr r1, 800d2d0 <_printf_i+0x40>)
 800d2cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d2d0:	0800d329 	.word	0x0800d329
 800d2d4:	0800d33d 	.word	0x0800d33d
 800d2d8:	0800d2b9 	.word	0x0800d2b9
 800d2dc:	0800d2b9 	.word	0x0800d2b9
 800d2e0:	0800d2b9 	.word	0x0800d2b9
 800d2e4:	0800d2b9 	.word	0x0800d2b9
 800d2e8:	0800d33d 	.word	0x0800d33d
 800d2ec:	0800d2b9 	.word	0x0800d2b9
 800d2f0:	0800d2b9 	.word	0x0800d2b9
 800d2f4:	0800d2b9 	.word	0x0800d2b9
 800d2f8:	0800d2b9 	.word	0x0800d2b9
 800d2fc:	0800d43b 	.word	0x0800d43b
 800d300:	0800d367 	.word	0x0800d367
 800d304:	0800d3f5 	.word	0x0800d3f5
 800d308:	0800d2b9 	.word	0x0800d2b9
 800d30c:	0800d2b9 	.word	0x0800d2b9
 800d310:	0800d45d 	.word	0x0800d45d
 800d314:	0800d2b9 	.word	0x0800d2b9
 800d318:	0800d367 	.word	0x0800d367
 800d31c:	0800d2b9 	.word	0x0800d2b9
 800d320:	0800d2b9 	.word	0x0800d2b9
 800d324:	0800d3fd 	.word	0x0800d3fd
 800d328:	6833      	ldr	r3, [r6, #0]
 800d32a:	1d1a      	adds	r2, r3, #4
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	6032      	str	r2, [r6, #0]
 800d330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d334:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d338:	2301      	movs	r3, #1
 800d33a:	e09c      	b.n	800d476 <_printf_i+0x1e6>
 800d33c:	6833      	ldr	r3, [r6, #0]
 800d33e:	6820      	ldr	r0, [r4, #0]
 800d340:	1d19      	adds	r1, r3, #4
 800d342:	6031      	str	r1, [r6, #0]
 800d344:	0606      	lsls	r6, r0, #24
 800d346:	d501      	bpl.n	800d34c <_printf_i+0xbc>
 800d348:	681d      	ldr	r5, [r3, #0]
 800d34a:	e003      	b.n	800d354 <_printf_i+0xc4>
 800d34c:	0645      	lsls	r5, r0, #25
 800d34e:	d5fb      	bpl.n	800d348 <_printf_i+0xb8>
 800d350:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d354:	2d00      	cmp	r5, #0
 800d356:	da03      	bge.n	800d360 <_printf_i+0xd0>
 800d358:	232d      	movs	r3, #45	@ 0x2d
 800d35a:	426d      	negs	r5, r5
 800d35c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d360:	4858      	ldr	r0, [pc, #352]	@ (800d4c4 <_printf_i+0x234>)
 800d362:	230a      	movs	r3, #10
 800d364:	e011      	b.n	800d38a <_printf_i+0xfa>
 800d366:	6821      	ldr	r1, [r4, #0]
 800d368:	6833      	ldr	r3, [r6, #0]
 800d36a:	0608      	lsls	r0, r1, #24
 800d36c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d370:	d402      	bmi.n	800d378 <_printf_i+0xe8>
 800d372:	0649      	lsls	r1, r1, #25
 800d374:	bf48      	it	mi
 800d376:	b2ad      	uxthmi	r5, r5
 800d378:	2f6f      	cmp	r7, #111	@ 0x6f
 800d37a:	4852      	ldr	r0, [pc, #328]	@ (800d4c4 <_printf_i+0x234>)
 800d37c:	6033      	str	r3, [r6, #0]
 800d37e:	bf14      	ite	ne
 800d380:	230a      	movne	r3, #10
 800d382:	2308      	moveq	r3, #8
 800d384:	2100      	movs	r1, #0
 800d386:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d38a:	6866      	ldr	r6, [r4, #4]
 800d38c:	60a6      	str	r6, [r4, #8]
 800d38e:	2e00      	cmp	r6, #0
 800d390:	db05      	blt.n	800d39e <_printf_i+0x10e>
 800d392:	6821      	ldr	r1, [r4, #0]
 800d394:	432e      	orrs	r6, r5
 800d396:	f021 0104 	bic.w	r1, r1, #4
 800d39a:	6021      	str	r1, [r4, #0]
 800d39c:	d04b      	beq.n	800d436 <_printf_i+0x1a6>
 800d39e:	4616      	mov	r6, r2
 800d3a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800d3a4:	fb03 5711 	mls	r7, r3, r1, r5
 800d3a8:	5dc7      	ldrb	r7, [r0, r7]
 800d3aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d3ae:	462f      	mov	r7, r5
 800d3b0:	42bb      	cmp	r3, r7
 800d3b2:	460d      	mov	r5, r1
 800d3b4:	d9f4      	bls.n	800d3a0 <_printf_i+0x110>
 800d3b6:	2b08      	cmp	r3, #8
 800d3b8:	d10b      	bne.n	800d3d2 <_printf_i+0x142>
 800d3ba:	6823      	ldr	r3, [r4, #0]
 800d3bc:	07df      	lsls	r7, r3, #31
 800d3be:	d508      	bpl.n	800d3d2 <_printf_i+0x142>
 800d3c0:	6923      	ldr	r3, [r4, #16]
 800d3c2:	6861      	ldr	r1, [r4, #4]
 800d3c4:	4299      	cmp	r1, r3
 800d3c6:	bfde      	ittt	le
 800d3c8:	2330      	movle	r3, #48	@ 0x30
 800d3ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d3ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d3d2:	1b92      	subs	r2, r2, r6
 800d3d4:	6122      	str	r2, [r4, #16]
 800d3d6:	f8cd a000 	str.w	sl, [sp]
 800d3da:	464b      	mov	r3, r9
 800d3dc:	aa03      	add	r2, sp, #12
 800d3de:	4621      	mov	r1, r4
 800d3e0:	4640      	mov	r0, r8
 800d3e2:	f7ff fee7 	bl	800d1b4 <_printf_common>
 800d3e6:	3001      	adds	r0, #1
 800d3e8:	d14a      	bne.n	800d480 <_printf_i+0x1f0>
 800d3ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d3ee:	b004      	add	sp, #16
 800d3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3f4:	6823      	ldr	r3, [r4, #0]
 800d3f6:	f043 0320 	orr.w	r3, r3, #32
 800d3fa:	6023      	str	r3, [r4, #0]
 800d3fc:	4832      	ldr	r0, [pc, #200]	@ (800d4c8 <_printf_i+0x238>)
 800d3fe:	2778      	movs	r7, #120	@ 0x78
 800d400:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d404:	6823      	ldr	r3, [r4, #0]
 800d406:	6831      	ldr	r1, [r6, #0]
 800d408:	061f      	lsls	r7, r3, #24
 800d40a:	f851 5b04 	ldr.w	r5, [r1], #4
 800d40e:	d402      	bmi.n	800d416 <_printf_i+0x186>
 800d410:	065f      	lsls	r7, r3, #25
 800d412:	bf48      	it	mi
 800d414:	b2ad      	uxthmi	r5, r5
 800d416:	6031      	str	r1, [r6, #0]
 800d418:	07d9      	lsls	r1, r3, #31
 800d41a:	bf44      	itt	mi
 800d41c:	f043 0320 	orrmi.w	r3, r3, #32
 800d420:	6023      	strmi	r3, [r4, #0]
 800d422:	b11d      	cbz	r5, 800d42c <_printf_i+0x19c>
 800d424:	2310      	movs	r3, #16
 800d426:	e7ad      	b.n	800d384 <_printf_i+0xf4>
 800d428:	4826      	ldr	r0, [pc, #152]	@ (800d4c4 <_printf_i+0x234>)
 800d42a:	e7e9      	b.n	800d400 <_printf_i+0x170>
 800d42c:	6823      	ldr	r3, [r4, #0]
 800d42e:	f023 0320 	bic.w	r3, r3, #32
 800d432:	6023      	str	r3, [r4, #0]
 800d434:	e7f6      	b.n	800d424 <_printf_i+0x194>
 800d436:	4616      	mov	r6, r2
 800d438:	e7bd      	b.n	800d3b6 <_printf_i+0x126>
 800d43a:	6833      	ldr	r3, [r6, #0]
 800d43c:	6825      	ldr	r5, [r4, #0]
 800d43e:	6961      	ldr	r1, [r4, #20]
 800d440:	1d18      	adds	r0, r3, #4
 800d442:	6030      	str	r0, [r6, #0]
 800d444:	062e      	lsls	r6, r5, #24
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	d501      	bpl.n	800d44e <_printf_i+0x1be>
 800d44a:	6019      	str	r1, [r3, #0]
 800d44c:	e002      	b.n	800d454 <_printf_i+0x1c4>
 800d44e:	0668      	lsls	r0, r5, #25
 800d450:	d5fb      	bpl.n	800d44a <_printf_i+0x1ba>
 800d452:	8019      	strh	r1, [r3, #0]
 800d454:	2300      	movs	r3, #0
 800d456:	6123      	str	r3, [r4, #16]
 800d458:	4616      	mov	r6, r2
 800d45a:	e7bc      	b.n	800d3d6 <_printf_i+0x146>
 800d45c:	6833      	ldr	r3, [r6, #0]
 800d45e:	1d1a      	adds	r2, r3, #4
 800d460:	6032      	str	r2, [r6, #0]
 800d462:	681e      	ldr	r6, [r3, #0]
 800d464:	6862      	ldr	r2, [r4, #4]
 800d466:	2100      	movs	r1, #0
 800d468:	4630      	mov	r0, r6
 800d46a:	f7f2 fed9 	bl	8000220 <memchr>
 800d46e:	b108      	cbz	r0, 800d474 <_printf_i+0x1e4>
 800d470:	1b80      	subs	r0, r0, r6
 800d472:	6060      	str	r0, [r4, #4]
 800d474:	6863      	ldr	r3, [r4, #4]
 800d476:	6123      	str	r3, [r4, #16]
 800d478:	2300      	movs	r3, #0
 800d47a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d47e:	e7aa      	b.n	800d3d6 <_printf_i+0x146>
 800d480:	6923      	ldr	r3, [r4, #16]
 800d482:	4632      	mov	r2, r6
 800d484:	4649      	mov	r1, r9
 800d486:	4640      	mov	r0, r8
 800d488:	47d0      	blx	sl
 800d48a:	3001      	adds	r0, #1
 800d48c:	d0ad      	beq.n	800d3ea <_printf_i+0x15a>
 800d48e:	6823      	ldr	r3, [r4, #0]
 800d490:	079b      	lsls	r3, r3, #30
 800d492:	d413      	bmi.n	800d4bc <_printf_i+0x22c>
 800d494:	68e0      	ldr	r0, [r4, #12]
 800d496:	9b03      	ldr	r3, [sp, #12]
 800d498:	4298      	cmp	r0, r3
 800d49a:	bfb8      	it	lt
 800d49c:	4618      	movlt	r0, r3
 800d49e:	e7a6      	b.n	800d3ee <_printf_i+0x15e>
 800d4a0:	2301      	movs	r3, #1
 800d4a2:	4632      	mov	r2, r6
 800d4a4:	4649      	mov	r1, r9
 800d4a6:	4640      	mov	r0, r8
 800d4a8:	47d0      	blx	sl
 800d4aa:	3001      	adds	r0, #1
 800d4ac:	d09d      	beq.n	800d3ea <_printf_i+0x15a>
 800d4ae:	3501      	adds	r5, #1
 800d4b0:	68e3      	ldr	r3, [r4, #12]
 800d4b2:	9903      	ldr	r1, [sp, #12]
 800d4b4:	1a5b      	subs	r3, r3, r1
 800d4b6:	42ab      	cmp	r3, r5
 800d4b8:	dcf2      	bgt.n	800d4a0 <_printf_i+0x210>
 800d4ba:	e7eb      	b.n	800d494 <_printf_i+0x204>
 800d4bc:	2500      	movs	r5, #0
 800d4be:	f104 0619 	add.w	r6, r4, #25
 800d4c2:	e7f5      	b.n	800d4b0 <_printf_i+0x220>
 800d4c4:	0800dbd5 	.word	0x0800dbd5
 800d4c8:	0800dbe6 	.word	0x0800dbe6

0800d4cc <__sflush_r>:
 800d4cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d4:	0716      	lsls	r6, r2, #28
 800d4d6:	4605      	mov	r5, r0
 800d4d8:	460c      	mov	r4, r1
 800d4da:	d454      	bmi.n	800d586 <__sflush_r+0xba>
 800d4dc:	684b      	ldr	r3, [r1, #4]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	dc02      	bgt.n	800d4e8 <__sflush_r+0x1c>
 800d4e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	dd48      	ble.n	800d57a <__sflush_r+0xae>
 800d4e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4ea:	2e00      	cmp	r6, #0
 800d4ec:	d045      	beq.n	800d57a <__sflush_r+0xae>
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d4f4:	682f      	ldr	r7, [r5, #0]
 800d4f6:	6a21      	ldr	r1, [r4, #32]
 800d4f8:	602b      	str	r3, [r5, #0]
 800d4fa:	d030      	beq.n	800d55e <__sflush_r+0x92>
 800d4fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d4fe:	89a3      	ldrh	r3, [r4, #12]
 800d500:	0759      	lsls	r1, r3, #29
 800d502:	d505      	bpl.n	800d510 <__sflush_r+0x44>
 800d504:	6863      	ldr	r3, [r4, #4]
 800d506:	1ad2      	subs	r2, r2, r3
 800d508:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d50a:	b10b      	cbz	r3, 800d510 <__sflush_r+0x44>
 800d50c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d50e:	1ad2      	subs	r2, r2, r3
 800d510:	2300      	movs	r3, #0
 800d512:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d514:	6a21      	ldr	r1, [r4, #32]
 800d516:	4628      	mov	r0, r5
 800d518:	47b0      	blx	r6
 800d51a:	1c43      	adds	r3, r0, #1
 800d51c:	89a3      	ldrh	r3, [r4, #12]
 800d51e:	d106      	bne.n	800d52e <__sflush_r+0x62>
 800d520:	6829      	ldr	r1, [r5, #0]
 800d522:	291d      	cmp	r1, #29
 800d524:	d82b      	bhi.n	800d57e <__sflush_r+0xb2>
 800d526:	4a2a      	ldr	r2, [pc, #168]	@ (800d5d0 <__sflush_r+0x104>)
 800d528:	40ca      	lsrs	r2, r1
 800d52a:	07d6      	lsls	r6, r2, #31
 800d52c:	d527      	bpl.n	800d57e <__sflush_r+0xb2>
 800d52e:	2200      	movs	r2, #0
 800d530:	6062      	str	r2, [r4, #4]
 800d532:	04d9      	lsls	r1, r3, #19
 800d534:	6922      	ldr	r2, [r4, #16]
 800d536:	6022      	str	r2, [r4, #0]
 800d538:	d504      	bpl.n	800d544 <__sflush_r+0x78>
 800d53a:	1c42      	adds	r2, r0, #1
 800d53c:	d101      	bne.n	800d542 <__sflush_r+0x76>
 800d53e:	682b      	ldr	r3, [r5, #0]
 800d540:	b903      	cbnz	r3, 800d544 <__sflush_r+0x78>
 800d542:	6560      	str	r0, [r4, #84]	@ 0x54
 800d544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d546:	602f      	str	r7, [r5, #0]
 800d548:	b1b9      	cbz	r1, 800d57a <__sflush_r+0xae>
 800d54a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d54e:	4299      	cmp	r1, r3
 800d550:	d002      	beq.n	800d558 <__sflush_r+0x8c>
 800d552:	4628      	mov	r0, r5
 800d554:	f7ff fca2 	bl	800ce9c <_free_r>
 800d558:	2300      	movs	r3, #0
 800d55a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d55c:	e00d      	b.n	800d57a <__sflush_r+0xae>
 800d55e:	2301      	movs	r3, #1
 800d560:	4628      	mov	r0, r5
 800d562:	47b0      	blx	r6
 800d564:	4602      	mov	r2, r0
 800d566:	1c50      	adds	r0, r2, #1
 800d568:	d1c9      	bne.n	800d4fe <__sflush_r+0x32>
 800d56a:	682b      	ldr	r3, [r5, #0]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d0c6      	beq.n	800d4fe <__sflush_r+0x32>
 800d570:	2b1d      	cmp	r3, #29
 800d572:	d001      	beq.n	800d578 <__sflush_r+0xac>
 800d574:	2b16      	cmp	r3, #22
 800d576:	d11e      	bne.n	800d5b6 <__sflush_r+0xea>
 800d578:	602f      	str	r7, [r5, #0]
 800d57a:	2000      	movs	r0, #0
 800d57c:	e022      	b.n	800d5c4 <__sflush_r+0xf8>
 800d57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d582:	b21b      	sxth	r3, r3
 800d584:	e01b      	b.n	800d5be <__sflush_r+0xf2>
 800d586:	690f      	ldr	r7, [r1, #16]
 800d588:	2f00      	cmp	r7, #0
 800d58a:	d0f6      	beq.n	800d57a <__sflush_r+0xae>
 800d58c:	0793      	lsls	r3, r2, #30
 800d58e:	680e      	ldr	r6, [r1, #0]
 800d590:	bf08      	it	eq
 800d592:	694b      	ldreq	r3, [r1, #20]
 800d594:	600f      	str	r7, [r1, #0]
 800d596:	bf18      	it	ne
 800d598:	2300      	movne	r3, #0
 800d59a:	eba6 0807 	sub.w	r8, r6, r7
 800d59e:	608b      	str	r3, [r1, #8]
 800d5a0:	f1b8 0f00 	cmp.w	r8, #0
 800d5a4:	dde9      	ble.n	800d57a <__sflush_r+0xae>
 800d5a6:	6a21      	ldr	r1, [r4, #32]
 800d5a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d5aa:	4643      	mov	r3, r8
 800d5ac:	463a      	mov	r2, r7
 800d5ae:	4628      	mov	r0, r5
 800d5b0:	47b0      	blx	r6
 800d5b2:	2800      	cmp	r0, #0
 800d5b4:	dc08      	bgt.n	800d5c8 <__sflush_r+0xfc>
 800d5b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5be:	81a3      	strh	r3, [r4, #12]
 800d5c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5c8:	4407      	add	r7, r0
 800d5ca:	eba8 0800 	sub.w	r8, r8, r0
 800d5ce:	e7e7      	b.n	800d5a0 <__sflush_r+0xd4>
 800d5d0:	20400001 	.word	0x20400001

0800d5d4 <_fflush_r>:
 800d5d4:	b538      	push	{r3, r4, r5, lr}
 800d5d6:	690b      	ldr	r3, [r1, #16]
 800d5d8:	4605      	mov	r5, r0
 800d5da:	460c      	mov	r4, r1
 800d5dc:	b913      	cbnz	r3, 800d5e4 <_fflush_r+0x10>
 800d5de:	2500      	movs	r5, #0
 800d5e0:	4628      	mov	r0, r5
 800d5e2:	bd38      	pop	{r3, r4, r5, pc}
 800d5e4:	b118      	cbz	r0, 800d5ee <_fflush_r+0x1a>
 800d5e6:	6a03      	ldr	r3, [r0, #32]
 800d5e8:	b90b      	cbnz	r3, 800d5ee <_fflush_r+0x1a>
 800d5ea:	f7ff fb6b 	bl	800ccc4 <__sinit>
 800d5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d0f3      	beq.n	800d5de <_fflush_r+0xa>
 800d5f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d5f8:	07d0      	lsls	r0, r2, #31
 800d5fa:	d404      	bmi.n	800d606 <_fflush_r+0x32>
 800d5fc:	0599      	lsls	r1, r3, #22
 800d5fe:	d402      	bmi.n	800d606 <_fflush_r+0x32>
 800d600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d602:	f7ff fc48 	bl	800ce96 <__retarget_lock_acquire_recursive>
 800d606:	4628      	mov	r0, r5
 800d608:	4621      	mov	r1, r4
 800d60a:	f7ff ff5f 	bl	800d4cc <__sflush_r>
 800d60e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d610:	07da      	lsls	r2, r3, #31
 800d612:	4605      	mov	r5, r0
 800d614:	d4e4      	bmi.n	800d5e0 <_fflush_r+0xc>
 800d616:	89a3      	ldrh	r3, [r4, #12]
 800d618:	059b      	lsls	r3, r3, #22
 800d61a:	d4e1      	bmi.n	800d5e0 <_fflush_r+0xc>
 800d61c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d61e:	f7ff fc3b 	bl	800ce98 <__retarget_lock_release_recursive>
 800d622:	e7dd      	b.n	800d5e0 <_fflush_r+0xc>

0800d624 <__sread>:
 800d624:	b510      	push	{r4, lr}
 800d626:	460c      	mov	r4, r1
 800d628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d62c:	f000 f956 	bl	800d8dc <_read_r>
 800d630:	2800      	cmp	r0, #0
 800d632:	bfab      	itete	ge
 800d634:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d636:	89a3      	ldrhlt	r3, [r4, #12]
 800d638:	181b      	addge	r3, r3, r0
 800d63a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d63e:	bfac      	ite	ge
 800d640:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d642:	81a3      	strhlt	r3, [r4, #12]
 800d644:	bd10      	pop	{r4, pc}

0800d646 <__swrite>:
 800d646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d64a:	461f      	mov	r7, r3
 800d64c:	898b      	ldrh	r3, [r1, #12]
 800d64e:	05db      	lsls	r3, r3, #23
 800d650:	4605      	mov	r5, r0
 800d652:	460c      	mov	r4, r1
 800d654:	4616      	mov	r6, r2
 800d656:	d505      	bpl.n	800d664 <__swrite+0x1e>
 800d658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d65c:	2302      	movs	r3, #2
 800d65e:	2200      	movs	r2, #0
 800d660:	f000 f92a 	bl	800d8b8 <_lseek_r>
 800d664:	89a3      	ldrh	r3, [r4, #12]
 800d666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d66a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d66e:	81a3      	strh	r3, [r4, #12]
 800d670:	4632      	mov	r2, r6
 800d672:	463b      	mov	r3, r7
 800d674:	4628      	mov	r0, r5
 800d676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d67a:	f000 b941 	b.w	800d900 <_write_r>

0800d67e <__sseek>:
 800d67e:	b510      	push	{r4, lr}
 800d680:	460c      	mov	r4, r1
 800d682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d686:	f000 f917 	bl	800d8b8 <_lseek_r>
 800d68a:	1c43      	adds	r3, r0, #1
 800d68c:	89a3      	ldrh	r3, [r4, #12]
 800d68e:	bf15      	itete	ne
 800d690:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d692:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d696:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d69a:	81a3      	strheq	r3, [r4, #12]
 800d69c:	bf18      	it	ne
 800d69e:	81a3      	strhne	r3, [r4, #12]
 800d6a0:	bd10      	pop	{r4, pc}

0800d6a2 <__sclose>:
 800d6a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6a6:	f000 b93d 	b.w	800d924 <_close_r>

0800d6aa <__swbuf_r>:
 800d6aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ac:	460e      	mov	r6, r1
 800d6ae:	4614      	mov	r4, r2
 800d6b0:	4605      	mov	r5, r0
 800d6b2:	b118      	cbz	r0, 800d6bc <__swbuf_r+0x12>
 800d6b4:	6a03      	ldr	r3, [r0, #32]
 800d6b6:	b90b      	cbnz	r3, 800d6bc <__swbuf_r+0x12>
 800d6b8:	f7ff fb04 	bl	800ccc4 <__sinit>
 800d6bc:	69a3      	ldr	r3, [r4, #24]
 800d6be:	60a3      	str	r3, [r4, #8]
 800d6c0:	89a3      	ldrh	r3, [r4, #12]
 800d6c2:	071a      	lsls	r2, r3, #28
 800d6c4:	d501      	bpl.n	800d6ca <__swbuf_r+0x20>
 800d6c6:	6923      	ldr	r3, [r4, #16]
 800d6c8:	b943      	cbnz	r3, 800d6dc <__swbuf_r+0x32>
 800d6ca:	4621      	mov	r1, r4
 800d6cc:	4628      	mov	r0, r5
 800d6ce:	f000 f82b 	bl	800d728 <__swsetup_r>
 800d6d2:	b118      	cbz	r0, 800d6dc <__swbuf_r+0x32>
 800d6d4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d6d8:	4638      	mov	r0, r7
 800d6da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6dc:	6823      	ldr	r3, [r4, #0]
 800d6de:	6922      	ldr	r2, [r4, #16]
 800d6e0:	1a98      	subs	r0, r3, r2
 800d6e2:	6963      	ldr	r3, [r4, #20]
 800d6e4:	b2f6      	uxtb	r6, r6
 800d6e6:	4283      	cmp	r3, r0
 800d6e8:	4637      	mov	r7, r6
 800d6ea:	dc05      	bgt.n	800d6f8 <__swbuf_r+0x4e>
 800d6ec:	4621      	mov	r1, r4
 800d6ee:	4628      	mov	r0, r5
 800d6f0:	f7ff ff70 	bl	800d5d4 <_fflush_r>
 800d6f4:	2800      	cmp	r0, #0
 800d6f6:	d1ed      	bne.n	800d6d4 <__swbuf_r+0x2a>
 800d6f8:	68a3      	ldr	r3, [r4, #8]
 800d6fa:	3b01      	subs	r3, #1
 800d6fc:	60a3      	str	r3, [r4, #8]
 800d6fe:	6823      	ldr	r3, [r4, #0]
 800d700:	1c5a      	adds	r2, r3, #1
 800d702:	6022      	str	r2, [r4, #0]
 800d704:	701e      	strb	r6, [r3, #0]
 800d706:	6962      	ldr	r2, [r4, #20]
 800d708:	1c43      	adds	r3, r0, #1
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d004      	beq.n	800d718 <__swbuf_r+0x6e>
 800d70e:	89a3      	ldrh	r3, [r4, #12]
 800d710:	07db      	lsls	r3, r3, #31
 800d712:	d5e1      	bpl.n	800d6d8 <__swbuf_r+0x2e>
 800d714:	2e0a      	cmp	r6, #10
 800d716:	d1df      	bne.n	800d6d8 <__swbuf_r+0x2e>
 800d718:	4621      	mov	r1, r4
 800d71a:	4628      	mov	r0, r5
 800d71c:	f7ff ff5a 	bl	800d5d4 <_fflush_r>
 800d720:	2800      	cmp	r0, #0
 800d722:	d0d9      	beq.n	800d6d8 <__swbuf_r+0x2e>
 800d724:	e7d6      	b.n	800d6d4 <__swbuf_r+0x2a>
	...

0800d728 <__swsetup_r>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	4b29      	ldr	r3, [pc, #164]	@ (800d7d0 <__swsetup_r+0xa8>)
 800d72c:	4605      	mov	r5, r0
 800d72e:	6818      	ldr	r0, [r3, #0]
 800d730:	460c      	mov	r4, r1
 800d732:	b118      	cbz	r0, 800d73c <__swsetup_r+0x14>
 800d734:	6a03      	ldr	r3, [r0, #32]
 800d736:	b90b      	cbnz	r3, 800d73c <__swsetup_r+0x14>
 800d738:	f7ff fac4 	bl	800ccc4 <__sinit>
 800d73c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d740:	0719      	lsls	r1, r3, #28
 800d742:	d422      	bmi.n	800d78a <__swsetup_r+0x62>
 800d744:	06da      	lsls	r2, r3, #27
 800d746:	d407      	bmi.n	800d758 <__swsetup_r+0x30>
 800d748:	2209      	movs	r2, #9
 800d74a:	602a      	str	r2, [r5, #0]
 800d74c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d750:	81a3      	strh	r3, [r4, #12]
 800d752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d756:	e033      	b.n	800d7c0 <__swsetup_r+0x98>
 800d758:	0758      	lsls	r0, r3, #29
 800d75a:	d512      	bpl.n	800d782 <__swsetup_r+0x5a>
 800d75c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d75e:	b141      	cbz	r1, 800d772 <__swsetup_r+0x4a>
 800d760:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d764:	4299      	cmp	r1, r3
 800d766:	d002      	beq.n	800d76e <__swsetup_r+0x46>
 800d768:	4628      	mov	r0, r5
 800d76a:	f7ff fb97 	bl	800ce9c <_free_r>
 800d76e:	2300      	movs	r3, #0
 800d770:	6363      	str	r3, [r4, #52]	@ 0x34
 800d772:	89a3      	ldrh	r3, [r4, #12]
 800d774:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d778:	81a3      	strh	r3, [r4, #12]
 800d77a:	2300      	movs	r3, #0
 800d77c:	6063      	str	r3, [r4, #4]
 800d77e:	6923      	ldr	r3, [r4, #16]
 800d780:	6023      	str	r3, [r4, #0]
 800d782:	89a3      	ldrh	r3, [r4, #12]
 800d784:	f043 0308 	orr.w	r3, r3, #8
 800d788:	81a3      	strh	r3, [r4, #12]
 800d78a:	6923      	ldr	r3, [r4, #16]
 800d78c:	b94b      	cbnz	r3, 800d7a2 <__swsetup_r+0x7a>
 800d78e:	89a3      	ldrh	r3, [r4, #12]
 800d790:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d798:	d003      	beq.n	800d7a2 <__swsetup_r+0x7a>
 800d79a:	4621      	mov	r1, r4
 800d79c:	4628      	mov	r0, r5
 800d79e:	f000 f83f 	bl	800d820 <__smakebuf_r>
 800d7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7a6:	f013 0201 	ands.w	r2, r3, #1
 800d7aa:	d00a      	beq.n	800d7c2 <__swsetup_r+0x9a>
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	60a2      	str	r2, [r4, #8]
 800d7b0:	6962      	ldr	r2, [r4, #20]
 800d7b2:	4252      	negs	r2, r2
 800d7b4:	61a2      	str	r2, [r4, #24]
 800d7b6:	6922      	ldr	r2, [r4, #16]
 800d7b8:	b942      	cbnz	r2, 800d7cc <__swsetup_r+0xa4>
 800d7ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d7be:	d1c5      	bne.n	800d74c <__swsetup_r+0x24>
 800d7c0:	bd38      	pop	{r3, r4, r5, pc}
 800d7c2:	0799      	lsls	r1, r3, #30
 800d7c4:	bf58      	it	pl
 800d7c6:	6962      	ldrpl	r2, [r4, #20]
 800d7c8:	60a2      	str	r2, [r4, #8]
 800d7ca:	e7f4      	b.n	800d7b6 <__swsetup_r+0x8e>
 800d7cc:	2000      	movs	r0, #0
 800d7ce:	e7f7      	b.n	800d7c0 <__swsetup_r+0x98>
 800d7d0:	2000013c 	.word	0x2000013c

0800d7d4 <__swhatbuf_r>:
 800d7d4:	b570      	push	{r4, r5, r6, lr}
 800d7d6:	460c      	mov	r4, r1
 800d7d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7dc:	2900      	cmp	r1, #0
 800d7de:	b096      	sub	sp, #88	@ 0x58
 800d7e0:	4615      	mov	r5, r2
 800d7e2:	461e      	mov	r6, r3
 800d7e4:	da0d      	bge.n	800d802 <__swhatbuf_r+0x2e>
 800d7e6:	89a3      	ldrh	r3, [r4, #12]
 800d7e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d7ec:	f04f 0100 	mov.w	r1, #0
 800d7f0:	bf14      	ite	ne
 800d7f2:	2340      	movne	r3, #64	@ 0x40
 800d7f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d7f8:	2000      	movs	r0, #0
 800d7fa:	6031      	str	r1, [r6, #0]
 800d7fc:	602b      	str	r3, [r5, #0]
 800d7fe:	b016      	add	sp, #88	@ 0x58
 800d800:	bd70      	pop	{r4, r5, r6, pc}
 800d802:	466a      	mov	r2, sp
 800d804:	f000 f89e 	bl	800d944 <_fstat_r>
 800d808:	2800      	cmp	r0, #0
 800d80a:	dbec      	blt.n	800d7e6 <__swhatbuf_r+0x12>
 800d80c:	9901      	ldr	r1, [sp, #4]
 800d80e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d812:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d816:	4259      	negs	r1, r3
 800d818:	4159      	adcs	r1, r3
 800d81a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d81e:	e7eb      	b.n	800d7f8 <__swhatbuf_r+0x24>

0800d820 <__smakebuf_r>:
 800d820:	898b      	ldrh	r3, [r1, #12]
 800d822:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d824:	079d      	lsls	r5, r3, #30
 800d826:	4606      	mov	r6, r0
 800d828:	460c      	mov	r4, r1
 800d82a:	d507      	bpl.n	800d83c <__smakebuf_r+0x1c>
 800d82c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d830:	6023      	str	r3, [r4, #0]
 800d832:	6123      	str	r3, [r4, #16]
 800d834:	2301      	movs	r3, #1
 800d836:	6163      	str	r3, [r4, #20]
 800d838:	b003      	add	sp, #12
 800d83a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d83c:	ab01      	add	r3, sp, #4
 800d83e:	466a      	mov	r2, sp
 800d840:	f7ff ffc8 	bl	800d7d4 <__swhatbuf_r>
 800d844:	9f00      	ldr	r7, [sp, #0]
 800d846:	4605      	mov	r5, r0
 800d848:	4639      	mov	r1, r7
 800d84a:	4630      	mov	r0, r6
 800d84c:	f7ff f922 	bl	800ca94 <_malloc_r>
 800d850:	b948      	cbnz	r0, 800d866 <__smakebuf_r+0x46>
 800d852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d856:	059a      	lsls	r2, r3, #22
 800d858:	d4ee      	bmi.n	800d838 <__smakebuf_r+0x18>
 800d85a:	f023 0303 	bic.w	r3, r3, #3
 800d85e:	f043 0302 	orr.w	r3, r3, #2
 800d862:	81a3      	strh	r3, [r4, #12]
 800d864:	e7e2      	b.n	800d82c <__smakebuf_r+0xc>
 800d866:	89a3      	ldrh	r3, [r4, #12]
 800d868:	6020      	str	r0, [r4, #0]
 800d86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d86e:	81a3      	strh	r3, [r4, #12]
 800d870:	9b01      	ldr	r3, [sp, #4]
 800d872:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d876:	b15b      	cbz	r3, 800d890 <__smakebuf_r+0x70>
 800d878:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d87c:	4630      	mov	r0, r6
 800d87e:	f000 f80b 	bl	800d898 <_isatty_r>
 800d882:	b128      	cbz	r0, 800d890 <__smakebuf_r+0x70>
 800d884:	89a3      	ldrh	r3, [r4, #12]
 800d886:	f023 0303 	bic.w	r3, r3, #3
 800d88a:	f043 0301 	orr.w	r3, r3, #1
 800d88e:	81a3      	strh	r3, [r4, #12]
 800d890:	89a3      	ldrh	r3, [r4, #12]
 800d892:	431d      	orrs	r5, r3
 800d894:	81a5      	strh	r5, [r4, #12]
 800d896:	e7cf      	b.n	800d838 <__smakebuf_r+0x18>

0800d898 <_isatty_r>:
 800d898:	b538      	push	{r3, r4, r5, lr}
 800d89a:	4d06      	ldr	r5, [pc, #24]	@ (800d8b4 <_isatty_r+0x1c>)
 800d89c:	2300      	movs	r3, #0
 800d89e:	4604      	mov	r4, r0
 800d8a0:	4608      	mov	r0, r1
 800d8a2:	602b      	str	r3, [r5, #0]
 800d8a4:	f7f3 fc7f 	bl	80011a6 <_isatty>
 800d8a8:	1c43      	adds	r3, r0, #1
 800d8aa:	d102      	bne.n	800d8b2 <_isatty_r+0x1a>
 800d8ac:	682b      	ldr	r3, [r5, #0]
 800d8ae:	b103      	cbz	r3, 800d8b2 <_isatty_r+0x1a>
 800d8b0:	6023      	str	r3, [r4, #0]
 800d8b2:	bd38      	pop	{r3, r4, r5, pc}
 800d8b4:	200022dc 	.word	0x200022dc

0800d8b8 <_lseek_r>:
 800d8b8:	b538      	push	{r3, r4, r5, lr}
 800d8ba:	4d07      	ldr	r5, [pc, #28]	@ (800d8d8 <_lseek_r+0x20>)
 800d8bc:	4604      	mov	r4, r0
 800d8be:	4608      	mov	r0, r1
 800d8c0:	4611      	mov	r1, r2
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	602a      	str	r2, [r5, #0]
 800d8c6:	461a      	mov	r2, r3
 800d8c8:	f7f3 fc78 	bl	80011bc <_lseek>
 800d8cc:	1c43      	adds	r3, r0, #1
 800d8ce:	d102      	bne.n	800d8d6 <_lseek_r+0x1e>
 800d8d0:	682b      	ldr	r3, [r5, #0]
 800d8d2:	b103      	cbz	r3, 800d8d6 <_lseek_r+0x1e>
 800d8d4:	6023      	str	r3, [r4, #0]
 800d8d6:	bd38      	pop	{r3, r4, r5, pc}
 800d8d8:	200022dc 	.word	0x200022dc

0800d8dc <_read_r>:
 800d8dc:	b538      	push	{r3, r4, r5, lr}
 800d8de:	4d07      	ldr	r5, [pc, #28]	@ (800d8fc <_read_r+0x20>)
 800d8e0:	4604      	mov	r4, r0
 800d8e2:	4608      	mov	r0, r1
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	602a      	str	r2, [r5, #0]
 800d8ea:	461a      	mov	r2, r3
 800d8ec:	f7f3 fc06 	bl	80010fc <_read>
 800d8f0:	1c43      	adds	r3, r0, #1
 800d8f2:	d102      	bne.n	800d8fa <_read_r+0x1e>
 800d8f4:	682b      	ldr	r3, [r5, #0]
 800d8f6:	b103      	cbz	r3, 800d8fa <_read_r+0x1e>
 800d8f8:	6023      	str	r3, [r4, #0]
 800d8fa:	bd38      	pop	{r3, r4, r5, pc}
 800d8fc:	200022dc 	.word	0x200022dc

0800d900 <_write_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	4d07      	ldr	r5, [pc, #28]	@ (800d920 <_write_r+0x20>)
 800d904:	4604      	mov	r4, r0
 800d906:	4608      	mov	r0, r1
 800d908:	4611      	mov	r1, r2
 800d90a:	2200      	movs	r2, #0
 800d90c:	602a      	str	r2, [r5, #0]
 800d90e:	461a      	mov	r2, r3
 800d910:	f7f3 fc11 	bl	8001136 <_write>
 800d914:	1c43      	adds	r3, r0, #1
 800d916:	d102      	bne.n	800d91e <_write_r+0x1e>
 800d918:	682b      	ldr	r3, [r5, #0]
 800d91a:	b103      	cbz	r3, 800d91e <_write_r+0x1e>
 800d91c:	6023      	str	r3, [r4, #0]
 800d91e:	bd38      	pop	{r3, r4, r5, pc}
 800d920:	200022dc 	.word	0x200022dc

0800d924 <_close_r>:
 800d924:	b538      	push	{r3, r4, r5, lr}
 800d926:	4d06      	ldr	r5, [pc, #24]	@ (800d940 <_close_r+0x1c>)
 800d928:	2300      	movs	r3, #0
 800d92a:	4604      	mov	r4, r0
 800d92c:	4608      	mov	r0, r1
 800d92e:	602b      	str	r3, [r5, #0]
 800d930:	f7f3 fc1d 	bl	800116e <_close>
 800d934:	1c43      	adds	r3, r0, #1
 800d936:	d102      	bne.n	800d93e <_close_r+0x1a>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	b103      	cbz	r3, 800d93e <_close_r+0x1a>
 800d93c:	6023      	str	r3, [r4, #0]
 800d93e:	bd38      	pop	{r3, r4, r5, pc}
 800d940:	200022dc 	.word	0x200022dc

0800d944 <_fstat_r>:
 800d944:	b538      	push	{r3, r4, r5, lr}
 800d946:	4d07      	ldr	r5, [pc, #28]	@ (800d964 <_fstat_r+0x20>)
 800d948:	2300      	movs	r3, #0
 800d94a:	4604      	mov	r4, r0
 800d94c:	4608      	mov	r0, r1
 800d94e:	4611      	mov	r1, r2
 800d950:	602b      	str	r3, [r5, #0]
 800d952:	f7f3 fc18 	bl	8001186 <_fstat>
 800d956:	1c43      	adds	r3, r0, #1
 800d958:	d102      	bne.n	800d960 <_fstat_r+0x1c>
 800d95a:	682b      	ldr	r3, [r5, #0]
 800d95c:	b103      	cbz	r3, 800d960 <_fstat_r+0x1c>
 800d95e:	6023      	str	r3, [r4, #0]
 800d960:	bd38      	pop	{r3, r4, r5, pc}
 800d962:	bf00      	nop
 800d964:	200022dc 	.word	0x200022dc

0800d968 <_init>:
 800d968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96a:	bf00      	nop
 800d96c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d96e:	bc08      	pop	{r3}
 800d970:	469e      	mov	lr, r3
 800d972:	4770      	bx	lr

0800d974 <_fini>:
 800d974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d976:	bf00      	nop
 800d978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d97a:	bc08      	pop	{r3}
 800d97c:	469e      	mov	lr, r3
 800d97e:	4770      	bx	lr
