
*** Running vivado
    with args -log xfft_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xfft_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 299.531 ; gain = 90.020
INFO: [Synth 8-638] synthesizing module 'xfft_0' [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'xfft_0' (52#1) [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:82]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 498.492 ; gain = 288.980
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 498.492 ; gain = 288.980
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 706.230 ; gain = 4.055
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 706.230 ; gain = 496.719
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 507.277
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 507.277

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     8|
|2     |DSP48E1_1 |     4|
|3     |LUT1      |    25|
|4     |LUT2      |   386|
|5     |LUT3      |   629|
|6     |LUT4      |   147|
|7     |LUT5      |    34|
|8     |LUT6      |   261|
|9     |MUXCY     |   596|
|10    |RAM64X1S  |    16|
|11    |RAMB18    |     1|
|12    |RAMB18E1  |     1|
|13    |RAMB18SDP |     3|
|14    |SRL16E    |   606|
|15    |SRLC32E   |    82|
|16    |XORCY     |   562|
|17    |FD        |     5|
|18    |FDE       |   136|
|19    |FDR       |    28|
|20    |FDRE      |  2385|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 507.277
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 716.789 ; gain = 498.035
