/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6989-clk.h>
#include <dt-bindings/clock/mmdvfs-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/pinctrl/mt6989-pinfunc.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/power/mt6989-power.h>
#include <dt-bindings/gce/mt6989-gce.h>
#include <dt-bindings/mml/mml-mt6989.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/power/mtk-charger.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6989-larb-port.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>

/ {
	model = "MT6989";
	compatible = "mediatek,MT6989";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
			i2c0 = &i2c0;
			i2c1 = &i2c1;
			i2c2 = &i2c2;
			i2c3 = &i2c3;
			i2c4 = &i2c4;
			i2c5 = &i2c5;
			i2c6 = &i2c6;
			i2c7 = &i2c7;
			i2c8 = &i2c8;
			i2c9 = &i2c9;
			i2c10 = &i2c10;
			i2c11 = &i2c11;
			i2c12 = &i2c12;
			i2c13 = &i2c13;
			scp-i2c1 = &scp_i2c1;
			mml-wrot0 = &mml_wrot0;
			mml-wrot2 = &mml_wrot2;
			inlinerotate0 = &inlinerot0;
			inlinerotate1 = &inlinerot1;
			dli-async12 = &ovl_dli_async0;
			dli-async15 = &ovl1_dli_async0;
			dlo-async8 = &ovl_dlo_async0;
			dlo-async15 = &ovl1_dlo_async0;
			mmlsys-cfg = &mmlsys_config;
			mml-mutex = &mml_mutex0;
			y2r4 = &ovl_y2r0;
			y2r6 = &ovl1_y2r0;
			y2r0 = &disp_y2r0;
			r2y0 = &disp1_r2y0;
			ovl3 = &disp_ovl0_2l;
			ovl4 = &disp_ovl1_2l;
			ovl5 = &disp_ovl2_2l;
			ovl6 = &disp1_ovl0_2l;
			ovl11 = &disp1_ovl1_2l;
			ovl12 = &disp1_ovl2_2l;
//			ovl-mdp-rsz0 = &ovl_mdp_rsz0;
//			ovl-mdp-rsz1 = &ovl1_mdp_rsz0;
			wdma0 = &disp_wdma0;
			wdma1 = &disp_wdma1;
//			wdma2 = &disp_wdma2;
//			wdma3 = &disp_wdma3;
//			wdma10 = &ovl_wdma0;
//			wdma11 = &ovl_wdma1;
			wdma12 = &ovl1_wdma0;
//			wdma13 = &ovl1_wdma1;
//			wdma14 = &ovl0_ufbc_wdma0;
//			wdma15 = &ovl1_ufbc_wdma0;
			tdshp0 = &disp_tdshp0;
			tdshp1 = &disp_tdshp1;
			color0 = &disp_color0;
			color1 = &disp_color1;
			ccorr0 = &disp_ccorr0;
			ccorr1 = &disp_ccorr1;
			ccorr2 = &disp_ccorr2;
			ccorr3 = &disp_ccorr3;
			c3d0 = &disp_c3d0;
			c3d1 = &disp_c3d1;
			aal0 = &disp_aal0;
			aal1 = &disp_aal1;
			maal0 = &disp_mdp_aal0;
			maal1 = &disp_mdp_aal1;
			gamma0 = &disp_gamma0;
			gamma1 = &disp_gamma1;
			dither0 = &disp_dither0;
			dither1 = &disp_dither1;
			dither2 = &disp_dither2;
			chist0 = &disp_chist0;
			chist1 = &disp_chist1;
			mdp-rdma0 = &disp_mdp_rdma0;
			rsz0 = &disp_rsz0;
			rsz1 = &disp_rsz1;
			rsz4 = &ovl0_rsz0;
			rsz5 = &ovl1_rsz0;
			postmask0 = &disp_postmask0;
			postmask1 = &disp_postmask1;
			spr0 = &disp_spr0;
			postalign0 = &disp_postalign0;
			dsc0 = &disp_dsc_wrap0;
			dsc1 = &disp_dsc_wrap1;
			dsc2 = &disp_dsc_wrap2;
//			vdcm0 = &disp1_vdcm0;
//			merge0 = &disp_merge0;
			oddmr0 = &disp_oddmr0;
			dsi0 = &dsi0;
			dsi1 = &dsi1;
			dsi2 = &dsi2;
//			intf0 = &disp1_dp_intf0;
			mutex0 = &disp1_mutex0;
			mtksmmu0 = &mm_smmu;
			mtksmmu1 = &gpu_smmu;
			mtksmmu2 = &apu_smmu;
			mtksmmu3 = &soc_smmu;
	};

	aov: aov {
		compatible = "mediatek,aov";
		status = "okay";
		op-mode = <1>;
		aie = <&aie>;
	};

	cache-parity {
		compatible = "mediatek,mt6985-cache-parity";
		ecc-irq-support = <1>;
		arm-dsu-ecc-hwirq = <48>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 0 Fault IRQ */
			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 1 Fault IRQ */
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 2 Fault IRQ */
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 3 Fault IRQ */
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 4 Fault IRQ */
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 5 Fault IRQ */
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 6 Fault IRQ */
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 7 Fault IRQ */
			     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH 0>; /* DSU Fault IRQ */
	};

	clkbuf_ctrl: clkbuf-ctrl {
		pmic-supply = <&mt6685_clkbuf>;

		compatible = "mediatek,mt6989-clkbuf";
		pmic = <&mt6685_clkbuf>;
		srclken-rc = <&srclken_rc>;
		pmif = <&spmi 0 2>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    nosoftlockup kasan.page_alloc.sample=1 \
			    transparent_hugepage=never \
			    cgroup.memory=nosocket,nokmem \
			    disable_dma32=on \
			    8250.nr_uarts=4 \
			    androidboot.hardware=mt6989 \
			    vmalloc=400M swiotlb=noforce \
			    firmware_class.path=/vendor/firmware";
			    mkp_panic="on";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <766>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <766>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <766>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <766>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			reg = <0x0400>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <958>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			reg = <0x0500>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <958>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <958>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			reg = <0x0700>;
			performance-domains = <&performance 2>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				doe_dvfs_cl0: doe {
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				doe_dvfs_cl1: doe {
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu7>;
				};
				doe_dvfs_cl2: doe {
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <97>;
				exit-latency-us = <252>;
				min-residency-us = <6710>;
			};
			cpuoff_m: cpuoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <53>;
				exit-latency-us = <143>;
				min-residency-us = <2120>;
			};
			cpuoff_b: cpuoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <40>;
				exit-latency-us = <107>;
				min-residency-us = <2580>;
			};
			clusteroff_l: clusteroff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <109>;
				exit-latency-us = <325>;
				min-residency-us = <6710>;
			};
			clusteroff_m: clusteroff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <59>;
				exit-latency-us = <188>;
				min-residency-us = <2120>;
			};
			clusteroff_b: clusteroff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <43>;
				exit-latency-us = <138>;
				min-residency-us = <2580>;
			};
			mcusysoff_l: mcusysoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1357>;
				exit-latency-us = <835>;
				min-residency-us = <6710>;
			};
			mcusysoff_m: mcusysoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1202>;
				exit-latency-us = <679>;
				min-residency-us = <2120>;
			};
			mcusysoff_b: mcusysoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1143>;
				exit-latency-us = <611>;
				min-residency-us = <2580>;
			};
			system_vcore: system-vcore {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020100ff>;
				local-timer-stop;
				entry-latency-us = <940>;
				exit-latency-us = <3500>;
				min-residency-us = <35200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020180ff>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	clk_ao: clk-ao {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	disable_unused: disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};


	hw-semaphore {
		compatible = "mediatek,hw-semaphore";
		base = <0x1c001000		/* spm */
			0x1ec24000>;		/* vcp */
		/* <type offset bit> */
		master = <0 0x69c 5>,
			<1 0x18 1>,
			<1 0x18 3>,
			<0 0x6a8 5>,		/* for ut */
			<1 0x18 0>;		/* for ut */
		mm-power-id = <MT6989_POWER_DOMAIN_MM_INFRA 0>,
				<MT6989_POWER_DOMAIN_CAM_VCORE 1>,
				<MT6989_POWER_DOMAIN_CAM_MAIN 1>,
				<MT6989_POWER_DOMAIN_CAM_MRAW 1>,
				<MT6989_POWER_DOMAIN_CAM_SUBB 1>,
				<MT6989_POWER_DOMAIN_CAM_SUBC 1>,
				<MT6989_POWER_DOMAIN_CAM_SUBA 1>,
				<MT6989_POWER_DOMAIN_CAM_CCU 1>,
				<MT6989_POWER_DOMAIN_DIS1_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_OVL1_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_DIS0_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_MML0_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_MML1_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_OVL0_SHUTDOWN 1>,
				<MT6989_POWER_DOMAIN_VDE_VCORE1 1>,
				<MT6989_POWER_DOMAIN_VDE1 1>,
				<MT6989_POWER_DOMAIN_VDE_VCORE0 1>,
				<MT6989_POWER_DOMAIN_VDE0 1>,
				<MT6989_POWER_DOMAIN_VEN0 1>,
				<MT6989_POWER_DOMAIN_VEN1 1>,
				<MT6989_POWER_DOMAIN_VEN2 1>,
				<MT6989_POWER_DOMAIN_ISP_VCORE 1>,
				<MT6989_POWER_DOMAIN_ISP_MAIN 1>,
				<MT6989_POWER_DOMAIN_ISP_TRAW 1>,
				<MT6989_POWER_DOMAIN_ISP_DIP1 1>;
	};

	clkchk {
		compatible = "mediatek,mt6989-clkchk";
		interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 947 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
	};

	pdchk {
		compatible = "mediatek,mt6989-pdchk";
		interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 947 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
	};

	clocks {
		clk_null: clk-null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <520000000>;
		};
		clk104m: clk104m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <104000000>;
		};
	};

	hwv: syscon@10320000 {
		compatible = "mediatek,mt6989-hwv", "syscon";
		reg = <0 0x10320000 0 0x2000>;
	};

	mm_hwv: syscon@1ec3a000 {
		compatible = "mediatek,mt6989-mm_hwv", "syscon";
		reg = <0 0x1ec3a000 0 0x2000>;
	};

	mminfra_hwv: syscon@1c000000 {
		compatible = "mediatek,mt6989-mminfra_hwv", "syscon";
		reg = <0 0x1c000000 0 0x1000>;
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <&soc_dbg_error_flag>;
	};

	cpuhvfs: cpuhvfs@c0de750 {
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x0c0de750 0 0xc00>,
			<0 0x0c0dd350 0 0x1400>,
			<0 0x0c0d3800 0 0x3b0>,
			<0 0x0c0df290 0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range = <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>, <220>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x40c>, <0x80c>, <0xc0c>, <0x00c>;
		clk-div = <0x10c>, <0x118>, <0x124>, <0x100>;

		/* regulator */
		proc1-supply = <&mt6316_8_vbuck3>; //L
		proc2-supply = <&mt6316_6_vbuck1>; //M
		proc3-supply = <&mt6373_vbuck9>; //B
		proc4-supply = <&mt6373_vbuck9>; //DSU

		/* csram sysram base */
		csram-sys-base = <&csram_sys>;

		/* wl support */
		// wl-support = <1>;

		/* leakage info */
		// nvmem-cells = <&lkginfo>;
		// nvmem-cell-names = "lkginfo";
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6989-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6989-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000c000 {
		compatible = "mediatek,mt6989-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	bcrm_infra1_bus: syscon@1002a000 {
		compatible = "mediatek,mt6989-bcrm_infra1_bus", "syscon";
		reg = <0 0x1002a000 0 0x1000>;
	};

	ifr_bus: syscon@1002c000 {
		compatible = "mediatek,mt6989-ifr_bus", "syscon";
		reg = <0 0x1002c000 0 0x1000>;
	};

	nemicfg_ao_mem_prot_reg_bus_clk: syscon@10270000 {
		compatible = "mediatek,mt6989-nemicfg_ao_mem_prot_reg_bus", "syscon";
		reg = <0 0x10270000 0 0x1000>;
	};

	semicfg_ao_mem_prot_reg_bus_clk: syscon@1030e000 {
		compatible = "mediatek,mt6989-semicfg_ao_mem_prot_reg_bus", "syscon";
		reg = <0 0x1030e000 0 0x1000>;
	};

	bcrm_ssr_bus: syscon@1070e000 {
		compatible = "mediatek,mt6989-bcrm_ssr_bus", "syscon";
		reg = <0 0x1070e000 0 0x1000>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6989-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6989-audiosys", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_c_clk: syscon@11284000 {
		compatible = "mediatek,mt6989-imp_iic_wrap_c", "syscon";
		reg = <0 0x11284000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@112b8000 {
		compatible = "mediatek,mt6989-ufscfg_ao", "syscon", "simple-mfd";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs mphy reset */
				/* 8: mphy */
				0x48  8 0x4c  8 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	ufscfg_pdn_clk: syscon@112bb000 {
		compatible = "mediatek,mt6989-ufscfg_pdn", "syscon", "simple-mfd";
		reg = <0 0x112bb000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgpdn_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs ufschi/crypto/unipro reset */
				/* 0: unipro */
				0x48  0 0x4c  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: ufs-crypto */
				0x48  1 0x4c  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 2: ufshci */
				0x48  2 0x4c  2 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	pextpcfg_ao_clk: syscon@112e0000 {
		compatible = "mediatek,mt6989-pextpcfg_ao", "syscon";
		reg = <0 0x112e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_s_clk: syscon@11d04000 {
		compatible = "mediatek,mt6989-imp_iic_wrap_s", "syscon";
		reg = <0 0x11d04000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_es_clk: syscon@11d24000 {
		compatible = "mediatek,mt6989-imp_iic_wrap_es", "syscon";
		reg = <0 0x11d24000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11f02000 {
		compatible = "mediatek,mt6989-imp_iic_wrap_n", "syscon";
		reg = <0 0x11f02000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfgpll_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6989-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x0400>;
		#clock-cells = <1>;
	};

	mfgpll_sc0_pll_ctrl_clk: syscon@13fa0400 {
		compatible = "mediatek,mt6989-mfgpll_sc0_pll_ctrl", "syscon";
		reg = <0 0x13fa0400 0 0x0400>;
		#clock-cells = <1>;
	};

	mfgpll_sc1_pll_ctrl_clk: syscon@13fa0800 {
		compatible = "mediatek,mt6989-mfgpll_sc1_pll_ctrl", "syscon";
		reg = <0 0x13fa0800 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6989-mmsys0", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	dispsys1_config_clk: syscon@14200000 {
		compatible = "mediatek,mt6989-mmsys1", "syscon";
		reg = <0 0x14200000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	ovlsys_config_clk: syscon@14400000 {
		compatible = "mediatek,mt6989-ovlsys_config", "syscon";
		reg = <0 0x14400000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	ovlsys1_config_clk: syscon@14600000 {
		compatible = "mediatek,mt6989-ovlsys1_config", "syscon";
		reg = <0 0x14600000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediatek,mt6989-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediatek,mt6989-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@15130000 {
		compatible = "mediatek,mt6989-dip_nr1_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@15170000 {
		compatible = "mediatek,mt6989-dip_nr2_dip1", "syscon";
		reg = <0 0x15170000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediatek,mt6989-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediatek,mt6989-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@15620000 {
		compatible = "mediatek,mt6989-wpe3_dip1", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@15710000 {
		compatible = "mediatek,mt6989-traw_dip1", "syscon";
		reg = <0 0x15710000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	traw_cap_dip1_clk: syscon@15740000 {
		compatible = "mediatek,mt6989-traw_cap_dip1", "syscon";
		reg = <0 0x15740000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	img_vcore_d1a_clk: syscon@15780000 {
		compatible = "mediatek,mt6989-img_vcore_d1a", "syscon";
		reg = <0 0x15780000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@1600f000 {
		compatible = "mediatek,mt6989-vdecsys_soc", "syscon";
		reg = <0 0x1600f000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6989-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6989-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@17800000 {
		compatible = "mediatek,mt6989-vencsys_c1", "syscon";
		reg = <0 0x17800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	venc_gcon_core2_clk: syscon@17c00000 {
		compatible = "mediatek,mt6989-vencsys_c2", "syscon";
		reg = <0 0x17c00000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@1c001000 {
		compatible = "mediatek,mt6989-scpsys-hwv", "syscon";
		reg = <0 0x1c001000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks =
			/* ADSP_AO */
			<&topckgen_clk CLK_TOP_ADSP_SEL>,
			/* ADSP_AO */
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			/* CAM_MAIN */
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			/* CCU */
			<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			/* DISP/OVL */
			<&topckgen_clk CLK_TOP_DISP_SEL>,
			/* MDP */
			<&topckgen_clk CLK_TOP_MDP_SEL>,
			/* MM_INFRA */
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			/* ISP_MAIN */
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			/* VDE */
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			/* VEN */
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			/* SSRSYS */
			<&topckgen_clk CLK_TOP_SSR_DMA_SEL>,
			/* CAMSYS */
			/* cam_main*/
			<&camsys_main_clk CLK_CAM_MAIN_LARB13>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB14>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB27>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB29>,
			/* MM_INFRA */
			<&mminfra_config_clk CLK_MMINFRA_SMI>,
			/* DISP0 */
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>,
			/* DISP1 */
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
			/* MDP0 */
			<&mdpsys_config_clk CLK_MDP_SMI0>,
			/* MDP1 */
			<&mdpsys1_config_clk CLK_MDP1_SMI0_PDCK>,
			/*suba*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_PDCK>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_PDCK>,
			/*subb*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_PDCK>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_PDCK>,
			/*subc*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_PDCK>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_PDCK>,
			/*mraw*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			/* CCU */
			<&ccu_main_clk CLK_CCU_LARB30_CON>;
		clock-names = "adsp", "aud_bus", "cam",
			"dpe", "ccusys", "ccu_ahb", "disp",
			"mdp", "mm_infra", "img1", "ipe",
			"vde", "ven","ssr_dma",
			"cam-0", "cam-1", "cam-2", "cam-3",
			"mm_infra_lp-0", "disp-0", "disp1-0",
			"ovl-0", "ovl1-0", "mdp-0", "mdp1-0",
			"cam_suba-0", "cam_suba-1", "cam_suba-2",
			"cam_subb-0", "cam_subb-1", "cam_subb-2",
			"cam_subc-0", "cam_subc-1", "cam_subc-2",
			"cam_mraw-0", "cam_mraw-1", "cam_mraw-2",
			"cam_mraw-3", "ccu-0";
		ifr-bus = <&ifr_bus>;
		nemicfg-ao-mem-prot-reg-bus = <&nemicfg_ao_mem_prot_reg_bus_clk>;
		semicfg-ao-mem-prot-reg-bus = <&semicfg_ao_mem_prot_reg_bus_clk>;
		vlpcfg = <&vlpcfg_bus>;
		hfrp-2-bus = <&hfrp_2_bus>;
		hfrp-1-bus = <&hfrp_1_bus>;
		hw-voter-regmap = <&hwv>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		mminfra-hwv-regmap = <&mminfra_hwv>;
	};

	vlpcfg_bus: syscon@1c00c000 {
		compatible = "mediatek,mt6989-vlpcfg_bus", "syscon";
		reg = <0 0x1c00c000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1c013000 {
		compatible = "mediatek,mt6989-vlp_cksys", "syscon";
		reg = <0 0x1c013000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	scp_clk: syscon@1cb21000 {
		compatible = "mediatek,mt6989-scp", "syscon";
		reg = <0 0x1cb21000 0 0x1000>;
		#clock-cells = <1>;
	};

	scp_iic_clk: syscon@1cbb8000 {
		compatible = "mediatek,mt6989-scp_iic", "syscon";
		reg = <0 0x1cbb8000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	scp_fast_iic_clk: syscon@1cbe1000 {
		compatible = "mediatek,mt6989-scp_fast_iic", "syscon";
		reg = <0 0x1cbe1000 0 0x1000>;
		#clock-cells = <1>;
	};

	hfrp_2_bus: syscon@1ec24000 {
		compatible = "mediatek,mt6989-hfrp_2_bus", "syscon";
		reg = <0 0x1ec24000 0 0x1000>;
	};

	hfrp_1_bus: syscon@1eca5000 {
		compatible = "mediatek,mt6989-hfrp_1_bus", "syscon";
		reg = <0 0x1eca5000 0 0x1000>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6989-camsys_main", "syscon";
		mm-hw-ccf-regmap = <&mm_hwv>;
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsa_clk: syscon@1a04e000 {
		compatible = "mediatek,mt6989-camsys_rmsa", "syscon";
		reg = <0 0x1a04e000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6989-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6989-camsys_yuva", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsb_clk: syscon@1a08e000 {
		compatible = "mediatek,mt6989-camsys_rmsb", "syscon";
		reg = <0 0x1a08e000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a08f000 {
		compatible = "mediatek,mt6989-camsys_rawb", "syscon";
		reg = <0 0x1a08f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a0af000 {
		compatible = "mediatek,mt6989-camsys_yuvb", "syscon";
		reg = <0 0x1a0af000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsc_clk: syscon@1a0ce000 {
		compatible = "mediatek,mt6989-camsys_rmsc", "syscon";
		reg = <0 0x1a0ce000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@1a0cf000 {
		compatible = "mediatek,mt6989-camsys_rawc", "syscon";
		reg = <0 0x1a0cf000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@1a0ef000 {
		compatible = "mediatek,mt6989-camsys_yuvc", "syscon";
		reg = <0 0x1a0ef000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a170000 {
		compatible = "mediatek,mt6989-camsys_mraw", "syscon";
		reg = <0 0x1a170000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	camsys_ipe_clk: syscon@1a1d0000 {
		compatible = "mediatek,mt6989-camsys_ipe", "syscon";
		reg = <0 0x1a1d0000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b200000 {
		compatible = "mediatek,mt6989-ccu", "syscon";
		reg = <0 0x1b200000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	cam_vcore_clk: syscon@1b204000 {
		compatible = "mediatek,mt6989-cam_vcore", "syscon";
		reg = <0 0x1b204000 0 0x1000>;
		#clock-cells = <1>;
	};

	vmmspm: vmmspm {
		compatible = "mediatek,vmm_spm_mt6989";
		reg =
			<0 0x1c001000 0 0x1000>;
			//<0 0x1ec00000 0 0x40000>;
		reg-names =
			"SPM_BASE";
			//"HFRP_BASE";
	};

	camsys_vcore_power: camsys-vcore-power {
		compatible = "mediatek,vmm_notifier";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_VCORE>;
		pd-id = <2>;
	};

	imgsys_vcore_power: imgsys-vcore-power {
		compatible = "mediatek,vmm_notifier";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_VCORE>;
		pd-id = <3>;
	};

	disp-vcore-vdisp-ctrl@0 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DISP_VCORE>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <0>;
	};

	disp1-vdisp-ctrl@1 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <1>;
	};

	disp0-vdisp-ctrl@2 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS0_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <2>;
	};

	ovl1-vdisp-ctrl@3 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <3>;
	};

	ovl0-vdisp-ctrl@4 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <4>;
	};

	mml1-vdisp-ctrl@5 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MML1_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <5>;
	};

	mml0-vdisp-ctrl@6 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MML0_SHUTDOWN>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <6>;
	};
/*
	dptx-vdisp-ctrl@7 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DP_TX>;
		reg = <0 0x1c000000 0 0x1000>;
		reg-names = "VLP_BASE";
		disp-pd-id = <7>;
	};
*/
	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediatek,mt6989-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	mminfra_ao_config_clk: syscon@1e8ff000 {
		compatible = "mediatek,mt6989-mminfra_ao_config", "syscon";
		reg = <0 0x1e8ff000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6989-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediatek,mt6989-mdpsys1", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	flashlight_core: flashlight-core {
		compatible = "mediatek,flashlight_core";
		low-battery-level = <2>;
		battery-percent-level = <1>;
		battery-oc-level = <2>;
	};

	mtk_composite_v4l2_1: mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_composite_v4l2_2: mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	ccipll_pll_ctrl_clk: syscon@c030000 {
		compatible = "mediatek,mt6989-ccipll_pll_ctrl", "syscon";
		reg = <0 0xc030000 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_ll_pll_ctrl_clk: syscon@c030400 {
		compatible = "mediatek,mt6989-armpll_ll_pll_ctrl", "syscon";
		reg = <0 0xc030400 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_bl_pll_ctrl_clk: syscon@c030800 {
		compatible = "mediatek,mt6989-armpll_bl_pll_ctrl", "syscon";
		reg = <0 0xc030800 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_b_pll_ctrl_clk: syscon@c030c00 {
		compatible = "mediatek,mt6989-armpll_b_pll_ctrl", "syscon";
		reg = <0 0xc030c00 0 0x1000>;
		#clock-cells = <1>;
	};

	qos:qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		reg = <0 0x0011bb00 0 0x100>,
			<0 0x0011b9c0 0 0x140>,
			<0 0x0011b920 0 0xa0>;
		reg-names = "sram", "share_sram", "share_sram_ext";
		mediatek,enable = <1>;
	};

	cm_mgr: cm-mgr@c100000 {
		compatible = "mediatek,mt6989-cm_mgr";
		reg = <0 0xc100000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCU_1 &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>,
				<&dvfsrc_freq_opp7>,
				<&dvfsrc_freq_opp8>,
				<&dvfsrc_freq_opp9>,
				<&dvfsrc_freq_opp10>;
		cm-mgr-enable = <1>;
		cm-mgr-arch = "v1p";

		cm-mgr-num-array = <7>;
		cm-mgr,cp-down  = <100 100 100 100 100 100 100>;
		cm-mgr,cp-up = <100 100 100 100 100 100 100>;
		cm-mgr,dt-down = <0 0 0 0 0 0 0>;
		cm-mgr,dt-up = <0 0 0 0 0 0 0>;
		cm-mgr,vp-down = <100 100 100 100 100 100 100>;
		cm-mgr,vp-up = <100 100 100 100 100 100 100>;

		use-cpu-to-dram-map = "enable";
		use-cpu-to-dram-map-new = "enable";
		cm-mgr-cpu-opp-to-dram = <3 3 10 10 10 10 10 10
					10 10 10 10 10 10 10 10
					10 10 10 10 10 10 10 10
					10 10 10 10 10 10 10 10>;

		cm-perf-mode-enable = <1>;
		cm-perf-mode-ceiling-opp = <0>;
		cm-perf-mode-thd = <5>;
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <&dvfsrc_freq_opp1>;
		cpu-limit = <2>;
		gcc-enable = <1>;
		fbt-cpu-mask = <255 128 15 127 240 112>;
		sbe-resceue-enable = <1>;
	};

	ptppll_pll_ctrl_clk: syscon@c034000 {
		compatible = "mediatek,mt6989-ptppll_pll_ctrl", "syscon";
		reg = <0 0xc034000 0 0x1000>;
		#clock-cells = <1>;
	};

	efuse: efuse@11f10000 {
		compatible = "mediatek,devinfo";
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};
		u2_phy_data: u2-phy-data@1cc {
			reg = <0x1cc 0x4>;
		};
		cpu_version: cpu-data@234 {
			reg = <0x234 0x4>;
		};
		lkginfo: lkg@218 {
			reg = <0x218 0x18>;
		};

		csi_efuse0: csi-data0@1d4 {
			reg = <0x1d4 0x4>;
		};
		csi_efuse1: csi-data1@1d8 {
			reg = <0x1d8 0x4>;
		};
		csi_efuse2: csi-data2@1dc {
			reg = <0x1dc 0x4>;
		};
		csi_efuse3: csi-data3@140 {
			reg = <0x140 0x4>;
		};
		csi_efuse4: csi-data4@144 {
			reg = <0x144 0x4>;
		};
		csi_efuse5: csi-data5@148 {
			reg = <0x148 0x4>;
		};

		lvts_e_data1: data1@2d4 {
			reg = <0x2d4 0x28>;
		};

		lvts_e_data2: data2@364 {
			reg = <0x364 0x4>;
		};

		lvts_e_data3: data3@2fc {
			reg = <0x2fc 0x14>;
		};

		lvts_e_data4: data4@350 {
			reg = <0x350 0x14>;
		};

		lvts_e_data5: data4@43c {
			reg = <0x43c 0x2c>;
		};
	};

	mcupm: mcupm@c070000 {
		compatible = "mediatek,mcupm";
		mbox-extend = <16>;
		reg = <0 0x0c070000 0 0x50000>,
			  <0 0x0c0df600 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7",
				  "mbox8",
				  "mbox9",
				  "mbox10",
				  "mbox11",
				  "mbox12",
				  "mbox13",
				  "mbox14",
				  "mbox15";
	};


	gic: interrupt-controller@c400000 {
		/*TODO: please check interrupt controller again*/
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c400000 0 0x40000>, /* distributor */
		      <0 0x0c440000 0 0x200000>; /* redistributor */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu4 &cpu5 &cpu6>;
			};
			ppi_cluster2: interrupt-partition-2 {
				affinity = <&cpu7>;
			};
		};
	};

	logstore: logstore {
		enabled = <1>;
		pmic-register = <0xa0d>;
	};

	bus-parity@c000900 {
		compatible = "mediatek,bus-parity";
		reg = <0 0x0c000900 0 0x20>,   /* MST_EMI0_CH0 */
			  <0 0x0c000920 0 0x20>,   /* MST_EMI0_CH1 */
			  <0 0x0c000940 0 0x20>,   /* MST_EMI1_CH0 */
			  <0 0x0c000960 0 0x20>,   /* MST_EMI1_CH1 */
			  <0 0x0c000980 0 0x20>,   /* MST_INFRA */
			  <0 0x0c0009a0 0 0x30>,   /* SLV_L3GIC */
			  <0 0x10270600 0 0x20>,   /* MCU2EMI_M0 */
			  <0 0x10270620 0 0x20>,   /* MCU2EMI_M1 */
			  <0 0x1030e600 0 0x20>,   /* MCU2SUBEMI_M0 */
			  <0 0x1030e620 0 0x20>,   /* MCU2SUBEMI_M1 */
			  <0 0x100017a8 0 0x14>,   /* MCU2IFR_REG */
			  <0 0x100017bc 0 0x8>,    /* INF_L3C2MCU */
			  <0 0x0c0009dc 0 0x4>;    /* BUS_PARITY_FAIL */

		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH 0>,	/* MCU */
				 <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;	/* Infra */
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";

		mcu-names = "MST_EMI0_CH0", "MST_EMI0_CH1", "MST_EMI1_CH0", "MST_EMI1_CH1",
				"MST_INFRA", "SLV_L3GIC";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1",
				  "MCU2IFR", "INF_L3C2MCU";
		/* 0:master, 1:slave, 2:emi */
		mcu-types = <0 0 0 0 0 1>;
		infra-types = <2 2 2 2 1 0>;

		/* offset of MST_XXX_LOG_RD0/SLV_XXX_LOG_WD0 for mcu bpm */
		mcu-rd0wd0-offset = <0x0c 0x0c 0x0c 0x0c 0x0c 0x24>;

		/* shift of parity fail bit in BUS_PARITY_FAIL for mcu bpm */
		mcu-fail-bit-shift = <0 1 2 3 4 5>;
		mcu-data-len = <4 4 4 4 4 2>;
	};

        timer: timer {
                compatible = "arm,armv8-timer";
                interrupt-parent = <&gic>;
                interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
                                <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
                                <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
                                <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
                clock-frequency = <13000000>;
        };

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_SSR>;
	};

	security_ao: security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1040d000 0 0x1000>;
	};

	masp: masp@1040e000 {
		compatible = "mediatek,masp";
		reg = <0 0x1040e000 0 0x1000>;
		interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>;
		/* GIC_IRQ ID(sej_axgpt_irq) - 32 = 442 - 32 = 410 */
	};

	pmu_x4: pmu-x4 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster2>;
	};
	pmu_hunter_elp: pmu-hunter-elp {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};
	pmu_hunter: pmu-hunter {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};
	dsu_pmu_0: dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	/* Trustonic Mobicore SW IRQ number 171 = 32 + 139 */
	mobicore: mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <GIC_SPI 139 IRQ_TYPE_EDGE_RISING 0>;
	};

	/* Microtrust SW IRQ number 141(173 - 32) ~ 142(174 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 141 IRQ_TYPE_EDGE_RISING 0>;
	};

	spmi: spmi@1cc04000 {
		compatible = "mediatek,mt6989-spmi";
		reg = <0 0x1cc04000 0 0x0008ff>,
		      <0 0x1cc01000 0 0x000100>,
		      <0 0x1c014000 0 0x0008ff>,
		      <0 0x1cc01800 0 0x000100>;
		reg-names = "pmif", "spmimst","pmif-p","spmimst-p";
		interrupts-extended = <&pio 267 IRQ_TYPE_LEVEL_HIGH>,
				<&pio 268 IRQ_TYPE_LEVEL_HIGH>,
				<&gic GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 543 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 936 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 935 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "rcs_irq","rcs_irq_p","pmif_irq","spmi_nack_irq","pmif_p_irq","spmi_p_nack_irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		irq-event-en = <0xc0000000 0x0 0x0 0x1f800000 0x0>;
		spmi-dev-mask = <0x85e0>;
		#address-cells = <2>;
		#size-cells = <0>;
	};

	spmi_pmif_mpu: spmi-pmif-mpu@1cc04900 {
		compatible = "mediatek,mt6989-spmi-pmif-mpu";
		reg = <0 0x1cc04900 0 0x000500>,
			  <0 0x1c014900 0 0x000500>;
		reg-names = "pmif_mpu", "pmif_p_mpu";
		mediatek,pmic-all-rgn-en = <0x00000001>;
		mediatek,pmic-all-rgn-en-2 = <0x0>;
		mediatek,pmic-all-rgn-en-p = <0x00060149>;
		mediatek,pmic-all-rgn-en-p-2 = <0x0>;
		mediatek,kernel-enable-time = <0x3c>;
		disable = <0>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi-qos = <1>;
				scmi-dispplatdbg = <2>;
				scmi-met = <3>;
				scmi-apmcupm = <4>;
				scmi-mminfra = <5>;
				scmi-gpupm = <6>;
				scmi-plt = <7>;
				scmi-smi = <8>;
				scmi-cm = <9>;
				scmi-slbc = <10>;
				scmi-ssc = <11>;
				scmi-ise = <12>;
			};
		};
	};

	cpuqos_v3: cpuqos-v3@c0dc350 {
		compatible = "mediatek,cpuqos-v3";
		reg = <0 0x0c0dc350 0 0x400>;
		enable = <1>;
		ram-base = <2>;
	};

	sspm: sspm@1c300000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x40000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm-res-ram-start = <0x0>;
		sspm-res-ram-size = <0x110000>; /* 1M + 64K */
		sspm-share-region-base = <0x38000>; /* 224K */
		sspm-share-region-size = <0x8000>; /* 32K */
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys-mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
		/* for secure mode */
		secure-sspm-mbox-clr = <1>;
	};

	i2c0: i2c@11f00000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11f00000 0 0x1000>,
			<0 0x11300200 0 0x80>;
		interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C0>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <223>;
		sda-gpio-id = <224>;
	};

	i2c1: i2c@11d00000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d00000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C1>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <100>;
		sda-gpio-id = <101>;
	};

	i2c2: i2c@11d20000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d20000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_I2C2>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <128>;
		sda-gpio-id = <129>;
	};

	i2c3: i2c@11d01000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d01000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C3>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <78>;
		sda-gpio-id = <79>;
	};

	i2c4: i2c@11d21000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d21000 0 0x1000>,
			<0 0x11300480 0 0x100>;
		interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_I2C4>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <130>;
		sda-gpio-id = <131>;
	};

	i2c5: i2c@11d02000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d02000 0 0x1000>,
			<0 0x11300580 0 0x80>;
		interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C5>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <98>;
		sda-gpio-id = <99>;
	};

	i2c6: i2c@11f01000 {
		compatible = "mediatek,mt6989-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11f01000 0 0x1000>,
			<0 0x11300600 0 0x80>;
		interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C6>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <225>;
		sda-gpio-id = <226>;
	};

	i2c7: i2c@11d22000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d22000 0 0x1000>,
			<0 0x11300680 0 0x100>;
		interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_I2C7>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		ch-offset-i2c = <0x100>;
		ch-offset-scp = <0x200>;
		scl-gpio-id = <120>;
		sda-gpio-id = <121>;
	};

	i2c8: i2c@11d23000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d23000 0 0x1000>,
			<0 0x11300780 0 0x100>;
		interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_I2C8>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <122>;
		sda-gpio-id = <123>;
	};

	i2c9: i2c@11d03000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11d03000 0 0x1000>,
			<0 0x11300880 0 0x100>;
		interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C9>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <102>;
		sda-gpio-id = <103>;
	};

	i2c10: i2c@11280000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300980 0 0x80>;
		interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C10>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <227>;
		sda-gpio-id = <228>;
	};

	i2c11: i2c@11281000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11281000 0 0x1000>,
			<0 0x11300a00 0 0x80>;
		interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C11>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <62>;
		sda-gpio-id = <63>;
	};

	i2c12: i2c@11282000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11282000 0 0x1000>,
			<0 0x11300a80 0 0x100>;
		interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C12>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <64>;
		sda-gpio-id = <65>;
	};

	i2c13: i2c@11283000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x11283000 0 0x1000>,
			<0 0x11300b80 0 0x100>;
		interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C13>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		scl-gpio-id = <104>;
		sda-gpio-id = <105>;
	};

	scp_i2c1: i2c@1cbb1000 {
		compatible = "mediatek,mt6989-i2c";
		reg = <0 0x1cbb1000 0 0x1000>,
			<0 0x1cb53180 0 0x100>;
		interrupts = <GIC_SPI 801 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&scp_iic_clk CLK_SCP_IIC_I2C1>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
		clock-names = "main", "dma";
		clock-div = <1>;
		clk-src-in-hz = <130000000>;
		ch-offset-i2c = <0x200>;
		ch-offset-dma = <0x80>;
		scl-gpio-id = <176>;
		sda-gpio-id = <177>;
		scp-wake-en = <1>;
		vlpcfg-base = <0x1c00c000>;
		scp-power-stat = <0x1cb21124 0xf0000>;
		vlp-scp-sleep = <0x92c 0x1 0x2>;
		vlp-scp-sleep-stat = <0x930 0x1>;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <1>;
		//en-wd0-port0;
	};

	pd_adapter: pd-adapter {
		compatible = "mediatek,pd_adapter";
		nr-port = <1>;
		force-cv;
		adapter-name = "pd_adapter";
	};

	nfc:nfc {
	};

	mtk_ctd: mtk-ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <1>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <MTK_CTD_BY_SUBPMIC>;
		bc12-psy-port0 = <&mt6375_chg>;
	};

	subpmic_pmu_eint: subpmic-pmu-eint {

	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	reserved_memory: reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		mkp_mem: mkp-kernel-code-protection-memory {
			compatible = "mkp-kernel-protection";
			size = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x10000>;
		};

		dpmaif_resv_cache_mem: ccci-dpmaif-cache-memory {
			compatible = "mediatek,dpmaif-resv-cache-mem";
			size = <0 0x00210000>; /* 2162688 Bytes for 2rxq */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		dpmaif_resv_nocache_mem: ccci-dpmaif-nocache-memory {
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			size = <0 0x0050000>; /* 327680 Bytes */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma-memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x2000000>;
		prot-region-based-size = <0 0x2000000>;
		sapu-data-shm-size = <0 0x0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ffa: memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
	};

	page_based_v2: page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
	};

	mtee_svp: mtee-svp {
		compatible = "medaitek,svp";
	};

	drm_wv: drm-wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};

	aod_scp: aod-scp {
		compatible = "mediatek,aod_scp";
		dsi0 = <&dsi0 0x1000>;
		dsc0 = <&disp_dsc_wrap0 0x1000>;
		mipitx0 = <&mipi_tx_config0 0x1000>;
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	gpufreq_wrapper: gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <1>;
		gpueb-support = <1>;
		gpufreq-bringup = <0>;
	};

	connscp: connscp {
		compatible = "mediatek,mt6989-conn_scp";
		scp-shm-size = <0x96000>;

		/* offset from connsys pa */
		scp-remap-offset = <0x445000>; /* oft from consys pa */
		scp-remap-size = <0x520000>;
		scp-remap-addr = <0>;

		batching-buf-size = <0x4b000>; /* no-need */
		report-buf-offset = <0x445000>; /* oft from consys pa */
		report-buf-addr = <0>; /* */
		report-buf-size = <0x4b000>;

		ipi-mbox-size = <64>;

		emi-alignment = <0x100000>; /* defined in consys */
		emi-min-addr = <0x40000000>; /* defined in consys */
		emi-max-addr = <0xa0000000>; /* defined in consys */
	};

	connv3: connv3 {
		compatible = "mediatek,mt6989-connv3";
		/* BT, WIFI, GPS, FM */
		radio-support = "wifi", "bt", "md";
		/* radio-off-mode: 0 means turn off pmic when all radio off */
		radio-off-mode = <0>;
		pinctrl-names = "connsys-pin-pmic-en-default",
				"connsys-pin-pmic-en-set",
				"connsys-pin-pmic-en-clr",
				"connsys-pin-pmic-faultb-default",
				"connsys-pin-pmic-faultb-enable",
				"connsys-combo-gpio-init",
				"connsys-combo-gpio-pre-on",
				"connsys-combo-gpio-on",
				"connsys-pin-pmic-vsel-low",
				"connsys-pin-pmic-vsel-high";
		pinctrl-0 = <&connsys_pin_pmic_en_default>;
		pinctrl-1 = <&connsys_pin_pmic_en_set>;
		pinctrl-2 = <&connsys_pin_pmic_en_clr>;
		pinctrl-3 = <&connsys_pin_pmic_faultb_default>;
		pinctrl-4 = <&connsys_pin_pmic_faultb_enable>;
		pinctrl-5 = <&connsys_combo_gpio_init>;
		pinctrl-6 = <&connsys_combo_gpio_pre_on>;
		pinctrl-7 = <&connsys_combo_gpio_on>;
		pinctrl-8 = <&connsys_pin_pmic_vsel_low>;
		pinctrl-9 = <&connsys_pin_pmic_vsel_high>;

		interrupt-parent = <&pio>;
		interrupts = <158 IRQ_TYPE_EDGE_FALLING>;
	};

	bt: bt {
		compatible = "mediatek,bt";
		sleep-en = <1>;
		hub-en = <1>;
		baudrate = <12000000>;
		flavor-bin = "dx3";
		bk-rs-en = <1>;
		uart-irq-en = <1>;
		interrupts = <GIC_SPI 946 IRQ_TYPE_LEVEL_HIGH 0>;
		pinctrl-names = "bt_combo_gpio_init",
				"bt_combo_gpio_pre_on",
				"bt_combo_uart_tx_aux",
				"bt_combo_uart_rx_aux",
				"bt_rst_on",
				"bt_rst_off",
				"bt-find-my-phone-high",
				"bt-find-my-phone-low";
		pinctrl-0 = <&bt_combo_gpio_init>;
		pinctrl-1 = <&bt_combo_gpio_pre_on>;
		pinctrl-2 = <&bt_combo_uart_tx_aux>;
		pinctrl-3 = <&bt_combo_uart_rx_aux>;
		pinctrl-4 = <&bt_rst_on>;
		pinctrl-5 = <&bt_rst_off>;
		pinctrl-6 = <&bt_find_my_phone_high>;
		pinctrl-7 = <&bt_find_my_phone_low>;
	};

	connfem: connfem {
		compatible = "mediatek,mt6989-connfem";
	};

	ise_lpm: ise-lpm {
		compatible = "mediatek,ise-lpm";
	};

	ise_trusty: ise-trusty {
		#size-cells = <0x02>;
		#address-cells = <0x02>;
		ranges;
		compatible = "android,ise-trusty-smc-v1";

		ise-log {
			compatible = "android,ise-trusty-log-v1";
		};

		ise-virtio@10001000 {
			compatible = "android,ise-trusty-virtio-v1";
			reg = <0 0x10001000 0 0x1000>;
			interrupts = <GIC_SPI 938 IRQ_TYPE_LEVEL_HIGH 0>;
		};
	};

	disp_ssc0_smi_2x1_sub_comm: disp-ssc0-smi-2x1-sub-comm@1e804000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e804000 0 0x1000>;
		mediatek,common-id = <3>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	disp_ssc1_smi_2x1_sub_comm: disp-ssc1-smi-2x1-sub-comm@1e805000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e805000 0 0x1000>;
		mediatek,common-id = <4>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	mdp_ssc4_smi_2x1_sub_comm: mdp-ssc4-smi-2x1-sub-comm@1e80c000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80c000 0 0x1000>;
		mediatek,common-id = <5>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	mdp_ssc5_smi_2x1_sub_comm: mdp-ssc5-smi-2x1-sub-comm@1e80d000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80d000 0 0x1000>;
		mediatek,common-id = <6>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	mmsram_smi_2x1_sub_comm3: mmsram-smi-2x1-sub-comm3@1e807000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e807000 0 0x1000>;
		mediatek,common-id = <7>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	mmsram_smi_2x1_sub_comm4: mmsram-smi-2x1-sub-comm4@1e808000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e808000 0 0x1000>;
		mediatek,common-id = <8>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	smi_disp_common: smi-disp-comm@1e801000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e801000 0 0x1000>;
		mediatek,smi-supply = <&disp_ssc0_smi_2x1_sub_comm 0 &disp_ssc1_smi_2x1_sub_comm 0>;
		mediatek,common-id = <0>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	smi_mdp_common: smi-mdp-comm@1e809000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e809000 0 0x1000>;
		mediatek,smi-supply = <&mdp_ssc4_smi_2x1_sub_comm 0 &mdp_ssc5_smi_2x1_sub_comm 0>;
		mediatek,common-id = <1>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	smi_sysram_common: smi-sysram-comm@1e806000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e806000 0 0x1000>;
		mediatek,smi-supply = <&mmsram_smi_2x1_sub_comm3 0 &mmsram_smi_2x1_sub_comm4 0>;
		mediatek,common-id = <2>;
		smi-common;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
	};

	smi_disp_dram_sub_comm0: smi-disp-dram-sub-comm0@14210000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14210000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <9>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_dram_sub_comm1: smi-disp-dram-sub-comm1@14211000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14211000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <10>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_dram_sub_comm2: smi-mdp-dram-sub-comm2@14212000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14212000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <11>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_dram_sub_comm3: smi-mdp-dram-sub-comm3@14213000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14213000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <12>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_sram_disp_sub_comm0: smi-sram-disp-sub-comm0@14214000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14214000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <13>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_sram_disp_sub_comm1: smi-sram-disp-sub-comm1@14215000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14215000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <14>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb0: smi-larb0@1440c000 {
		compatible = "mediatek,smi_larb0",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440c000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
				<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb1: smi-larb1@1440d000 {
		compatible = "mediatek,smi_larb1",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <1>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
				<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb20: smi-larb20@14410000 {
		compatible = "mediatek,smi_larb20",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14410000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <20>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
				<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb21: smi-larb21@14411000 {
		compatible = "mediatek,smi_larb21",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14411000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <21>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
				<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb32: smi-larb32@14020000 {
		compatible = "mediatek,smi_larb32",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14020000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <32>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS0_SHUTDOWN>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>,
				<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb33: smi-larb33@1420f000 {
		compatible = "mediatek,smi_larb33",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1420f000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <33>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb34: smi-larb34@1460c000 {
		compatible = "mediatek,smi_larb34",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1460c000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <34>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
				<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb35: smi-larb35@1460d000 {
		compatible = "mediatek,smi_larb35",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1460d000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <35>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
				<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb36: smi-larb36@14610000 {
		compatible = "mediatek,smi_larb36",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14610000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <36>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
				<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb37: smi-larb37@14611000 {
		compatible = "mediatek,smi_larb37",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14611000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <37>;
		init-power-on;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
				<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <&smi_larb2>;
	};

	smi_larb2: smi-larb2@1f002000 {
		compatible = "mediatek,smi_larb2",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f002000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <2>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MML0_SHUTDOWN>;
		clocks = <&mdpsys_config_clk CLK_MDP_SMI0>,
				<&mdpsys_config_clk CLK_MDP_SMI0>;
		clock-names = "apb", "smi";
	};

	smi_larb3: smi-larb3@1f802000 {
		compatible = "mediatek,smi_larb3",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f802000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <3>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MML1_SHUTDOWN>;
		clocks = <&mdpsys1_config_clk CLK_MDP1_SMI0>,
				<&mdpsys1_config_clk CLK_MDP1_SMI0>;
		clock-names = "apb", "smi";
	};

	smi_larb4: smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1602e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,larb-id = <4>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VDE1>;
		skip-busy-check;
	};

	smi_larb5: smi-larb5@1600d000 {
		compatible = "mediatek,smi_larb5",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1600d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <5>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VDE0>;
		skip-busy-check;
	};

	smi_disp_venc_sub_comm0: smi-disp-venc-sub-comm0@17070000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x17070000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <15>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN0>;
		skip-busy-check;
	};

	smi_mdp_venc_sub_comm1: smi-mdp-venc-sub-comm1@17870000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x17870000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0 &smi_disp_venc_sub_comm0 0>;
		mediatek,common-id = <16>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN1>;
		skip-busy-check;
	};

	smi_sram_venc_sub_comm: smi-sram-venc-sub-comm@17880000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x17880000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 0 &smi_disp_venc_sub_comm0 0>;
		mediatek,common-id = <17>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN1>;
		skip-busy-check;
	};

	smi_mdp_venc_sub_comm2: smi-mdp-venc-sub-comm2@17c70000 {
		compatible = "mediatek,mt6989-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x17c70000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0 &smi_disp_venc_sub_comm0 0>;
		mediatek,common-id = <18>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN2>;
		skip-busy-check;
	};

	smi_larb7: smi-larb7@17010000 {
		compatible = "mediatek,smi_larb7",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_venc_sub_comm0 0>;
		mediatek,larb-id = <7>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN0>;
		skip-busy-check;
		skip-restore;
	};

	smi_larb8: smi-larb8@17810000 {
		compatible = "mediatek,smi_larb8",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17810000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0 &smi_sram_venc_sub_comm 0>;
		mediatek,larb-id = <8>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN1>;
		skip-busy-check;
		skip-restore;
	};

	smi_larb24: smi-larb24@17c10000 {
		compatible = "mediatek,smi_larb24",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17c10000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm2 0 &smi_sram_venc_sub_comm 0>;
		mediatek,larb-id = <24>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN2>;
		skip-busy-check;
		skip-restore;
	};

	smi_larb41: smi-larb41@17090000 {
		compatible = "mediatek,smi_larb41",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17090000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_venc_sub_comm0 0>;
		mediatek,larb-id = <41>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN0>;
		skip-busy-check;
		skip-restore;
	};

	smi_larb42: smi-larb42@17890000 {
		compatible = "mediatek,smi_larb42",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17890000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0>;
		mediatek,larb-id = <42>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN1>;
		skip-busy-check;
		skip-restore;
	};

	smi_larb47: smi-larb47@17c90000 {
		compatible = "mediatek,smi_larb47",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17c90000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm2 0>;
		mediatek,larb-id = <47>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN2>;
		skip-busy-check;
		skip-restore;
	};

	smi_img_vcore_sub_comm0: smi-img-vcore-sub-comm0@15781000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15781000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <19>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_DIP0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img_vcore_sub_comm1: smi-img-vcore-sub-comm1@15782000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15782000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <20>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_DIP0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img_sub_comm0: smi-img-sub-comm0@15002000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15002000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <21>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm1: smi-img-sub-comm1@15003000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15003000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <23>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm2: smi-img-sub-comm2@15008000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15008000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 0>;
		mediatek,common-id = <25>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm3: smi-img-sub-comm3@15009000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15009000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <22>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk  CLK_IMG_SUB_COMMON3>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm4: smi-img-sub-comm4@1500a000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1500a000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <24>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4>;
		clock-names = "apb", "smi";
	};

	smi_larb9: smi-larb9@15001000 {
		compatible = "mediatek,smi_larb9",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15001000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <9>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_LARB9>;
		clock-names = "apb";
	};

	smi_larb10: smi-larb10@15120000 {
		compatible = "mediatek,smi_larb10",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15120000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <10>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_larb11: smi-larb11@15230000 {
		compatible = "mediatek,smi_larb11",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15230000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <11>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb22: smi-larb22@15530000 {
		compatible = "mediatek,smi_larb22",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15530000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <22>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb23: smi-larb23@15630000 {
		compatible = "mediatek,smi_larb23",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15630000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <23>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks =  <&imgsys_main_clk CLK_IMG_WPE2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb12: smi-larb12@15340000 {
		compatible = "mediatek,smi_larb12",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15340000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm2 0 &smi_img_sub_comm3 0>;
		mediatek,larb-id = <12>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_LARB12>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
	};

	smi_larb15: smi-larb15@15140000 {
		compatible = "mediatek,smi_larb15",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15140000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <15>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
	};

	smi_larb18: smi-larb18@15006000 {
		compatible = "mediatek,smi_larb18",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15006000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0 &smi_img_sub_comm2 0>;
		mediatek,larb-id = <18>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_ADL_LARB>;
		clock-names = "apb";
	};

	smi_larb28: smi-larb28@15720000 {
		compatible = "mediatek,smi_larb28",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15720000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <28>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_TRAW>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb38: smi-larb38@15190000 {
		compatible = "mediatek,smi_larb38",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15190000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0>;
		mediatek,larb-id = <38>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb39: smi-larb39@15180000 {
		compatible = "mediatek,smi_larb39",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15180000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <39>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
	};

	smi_larb40: smi-larb40@15730000 {
		compatible = "mediatek,smi_larb40",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15730000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0>;
		mediatek,larb-id = <40>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_TRAW>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB40>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_cam_sub_comm0: smi-cam-sub-comm0@1a005000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a005000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <26>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>;
		clock-names = "apb";
	};

	smi_cam_sub_comm2: smi-cam-sub-comm2@1a006000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a006000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <27>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>;
		clock-names = "apb";
	};

	smi_cam_vcore_sub_comm: smi-cam-vcore-sub-comm@1b203000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b203000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <28>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_VCORE>;
		clocks = <&cam_vcore_clk CLK_CAM_V_MM0_SUBCOMM>;
		clock-names = "apb";
	};

	smi_ccu_sub_comm0: smi-ccu-sub-comm0@1b202000 {
		compatible = "mediatek,mt6989-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b202000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <29>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU2MM0_GALS_CON>;
		clock-names = "apb";
	};

	smi_larb13: smi-larb13@1a001000 {
		compatible = "mediatek,smi_larb13",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <13>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB13>;
		clock-names = "apb";
	};

	smi_larb14: smi-larb14@1a002000 {
		compatible = "mediatek,smi_larb14",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_vcore_sub_comm 0>;
		mediatek,larb-id = <14>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB14>;
		clock-names = "apb";
	};

	smi_larb16: smi-larb16@1a026000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a026000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <16>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb43: smi-larb43@1a028000 {
		compatible = "mediatek,smi_larb43",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a028000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <43>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb44: smi-larb44@1a02a000 {
		compatible = "mediatek,smi_larb44",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02a000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <44>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC>,
				<&camsys_rawc_clk CLK_CAM_RC_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb17: smi-larb17@1a027000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a027000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <17>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_yuva_clk CLK_CAM_YA_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb45: smi-larb45@1a029000 {
		compatible = "mediatek,smi_larb45",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a029000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <45>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb46: smi-larb46@1a02b000 {
		compatible = "mediatek,smi_larb46",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02b000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <46>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb19: smi-larb19@1a02e000 {
		compatible = "mediatek,smi_larb19",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02e000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <19>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
				<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>;
		clock-names = "apb", "smi";
	};

	smi_larb25: smi-larb25@1a02c000 {
		compatible = "mediatek,smi_larb25",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02c000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <25>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb26: smi-larb26@1a02d000 {
		compatible = "mediatek,smi_larb26",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02d000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <26>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb27: smi-larb27@1a003000 {
		compatible = "mediatek,smi_larb27",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a003000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <27>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB27>;
		clock-names = "apb";
	};

	smi_larb29: smi-larb29@1a004000 {
		compatible = "mediatek,smi_larb29",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a004000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <29>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>;
		clock-names = "apb";
	};

	smi_larb30: smi-larb30@1b201000 {
		compatible = "mediatek,smi_larb30",
			"mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b201000 0 0x1000>;
		mediatek,smi-supply = <&smi_ccu_sub_comm0 0>;
		mediatek,larb-id = <30>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU_LARB30_CON>;
		clock-names = "apb";
	};

	mm_m0_rsi_regs: smi-mm-m0-rsi-regs@1e802000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e802000 0 0x1000>;
		mediatek,rsi-id = <0>;
		mediatek,dump-with-comm = <0>;
	};

	mm_m1_rsi_regs: smi-mm-m1-rsi-regs@1e803000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e803000 0 0x1000>;
		mediatek,rsi-id = <1>;
		mediatek,dump-with-comm = <0>;
	};

	mdp_m0_rsi_regs: smi-mdp-m0-rsi-regs@1e80a000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e80a000 0 0x1000>;
		mediatek,rsi-id = <2>;
		mediatek,dump-with-comm = <1>;
	};

	mdp_m1_rsi_regs: smi-mdp-m1-rsi-regs@1e80b000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e80b000 0 0x1000>;
		mediatek,rsi-id = <3>;
		mediatek,dump-with-comm = <1>;
	};

	smi_pd_img_vcore: smi-pd-img-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x10 0x20 0x20>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_VCORE>;
		suspend-check;
	};

	smi_pd_img_main: smi-pd-img-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x10 0x20 0x20>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
		suspend-check;
	};

	smi_pd_img_traw: smi-pd-img-traw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_img_sub_comm0 &smi_img_sub_comm3>;
		mediatek,suspend-check-port = <0x2 0x4>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_TRAW>;
		suspend-check;
	};

	smi_pd_img_dip: smi-pd-img-dip {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_img_sub_comm0 &smi_img_sub_comm3
					&smi_img_sub_comm1 &smi_img_sub_comm4>;
		mediatek,suspend-check-port = <0x5 0x1 0x3 0x3>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_DIP1>;
		suspend-check;
	};

	smi_pd_cam_vcore: smi-pd-cam-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x20 0xc0 0x4>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_VCORE>;
		suspend-check;
	};

	smi_pd_cam_main: smi-pd-cam-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common &smi_cam_vcore_sub_comm>;
		mediatek,suspend-check-port = <0x20 0x40 0x4 0x2>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		suspend-check;
	};

	smi_pd_cam_suba: smi-pd-cam-suba {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x1 0x4>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
		suspend-check;
	};

	smi_pd_cam_subb: smi-pd-cam-subb {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x4 0x2>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
		suspend-check;
	};

	smi_pd_cam_subc: smi-pd-cam-subc {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x2 0x8>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
		suspend-check;
	};

	smi_pd_cam_mraw: smi-pd-cam-mraw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x18 0x10>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
		suspend-check;
	};

	smi_pd_cam_ccu: smi-pd-cam-ccu {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_vcore_sub_comm>;
		mediatek,suspend-check-port = <0x1>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_CCU>;
		suspend-check;
	};

	smi_dbg: smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <&smi_larb0 &smi_larb1 &smi_larb20 &smi_larb21 &smi_larb32
					&smi_larb33 &smi_larb2 &smi_larb3 &smi_larb4 &smi_larb5
					&smi_larb7 &smi_larb8 &smi_larb9 &smi_larb10 &smi_larb11
					&smi_larb22 &smi_larb23 &smi_larb24 &smi_larb12 &smi_larb15
					&smi_larb18 &smi_larb28 &smi_larb38 &smi_larb13 &smi_larb14
					&smi_larb16 &smi_larb36 &smi_larb39 &smi_larb37 &smi_larb17
					&smi_larb34 &smi_larb35 &smi_larb19 &smi_larb40 &smi_larb25
					&smi_larb26 &smi_larb27 &smi_larb29 &smi_larb30 &smi_larb41
					&smi_larb42 &smi_larb43 &smi_larb44 &smi_larb45 &smi_larb46
					&smi_larb47>;
		mediatek-common-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm
					&mdp_ssc4_smi_2x1_sub_comm &mdp_ssc5_smi_2x1_sub_comm
					&mmsram_smi_2x1_sub_comm3 &mmsram_smi_2x1_sub_comm4
					&smi_disp_common &smi_mdp_common &smi_sysram_common
					&smi_disp_dram_sub_comm0 &smi_disp_dram_sub_comm1
					&smi_mdp_dram_sub_comm2 &smi_mdp_dram_sub_comm3
					&smi_sram_disp_sub_comm0 &smi_sram_disp_sub_comm1
					&smi_disp_venc_sub_comm0 &smi_mdp_venc_sub_comm1
					&smi_sram_venc_sub_comm &smi_mdp_venc_sub_comm2
					&smi_img_vcore_sub_comm0 &smi_img_vcore_sub_comm1
					&smi_img_sub_comm0 &smi_img_sub_comm3 &smi_img_sub_comm1
					&smi_img_sub_comm4 &smi_img_sub_comm2 &smi_cam_sub_comm0
					&smi_cam_sub_comm2 &smi_cam_vcore_sub_comm
					&smi_ccu_sub_comm0>;
		hwccf-support;
	};

	mminfra_debug: mminfra-debug@1e827000 {
		compatible = "mediatek,mminfra-debug";
		reg = <0 0x1e827000 0 0x90>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		interrupts = <GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH 0>;
		mminfra-bkrs = <0>;
		mminfra-gals-sel = <5 14 15 16 17 18 19>;
		bkrs-reg = <0x1e800250>;
		vlp-base = <0x1c000000>;
		spm-base = <0x1c001000>;
		mm-voter-base = <0x1ec45130>;
		mm-mtcmos-base = <0x1c001ea8>;
		mm-mtcmos-mask = <0xc0000000>;
		mminfra-ao-base;
		init-clk-on;
		clocks = <&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_D>,
				<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_26M>;
		clock-names = "clk0", "clk1", "clk2", "clk3";
		mediatek,vcp-supply = <&vcp>;
		vcp-gipc;
		no-sleep-pd-cb;
		skip-apsrc;
	};

	mmqos-wrapper {
			compatible = "mediatek,mt6989-mmqos-wrapper";
	};
	mmqos: interconnect {
		compatible = "mediatek,mt6989-mmqos";
		#mtk-interconnect-cells = <1>;
		mediatek,larbs-supply = <&smi_larb0 &smi_larb1 &smi_larb2
					&smi_larb3 &smi_larb4 &smi_larb5
					&smi_larb7 &smi_larb8 &smi_larb9
					&smi_larb10 &smi_larb11 &smi_larb12
					&smi_larb13 &smi_larb14 &smi_larb15
					&smi_larb16 &smi_larb17 &smi_larb18
					&smi_larb19 &smi_larb20 &smi_larb21
					&smi_larb22 &smi_larb23 &smi_larb24
					&smi_larb25 &smi_larb26 &smi_larb27
					&smi_larb28 &smi_larb29 &smi_larb30
					&smi_larb32 &smi_larb33 &smi_larb34
					&smi_larb35 &smi_larb36 &smi_larb37
					&smi_larb38 &smi_larb39 &smi_larb40
					&smi_larb41 &smi_larb42 &smi_larb43
					&smi_larb44 &smi_larb45 &smi_larb46
					&smi_larb47>;
		mediatek,commons-supply = <&smi_disp_common>, <&smi_mdp_common>;
		mmqos-state = <0x1fd>;
		mmqos-log-level = <0>;
		clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>;
		clock-names = "mm", "mdp";
		interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
				<&dvfsrc MT6873_MASTER_HRT_MMSYS
				&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
		vmmrc-base = <0x1ec00000>;
		vmmrc-mask = <0x2e814>;
		vmmrc-mask-bit = <8>;
		vmmrc-on-table = <0x2e788>;
		vmmrc-off-table = <0x2e7a8>;
		mminfra-base = <0x1e800000>;
	};

	mtk_apu_mem_code: mtk-apu-mem-code {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_code";
		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xb>;
	};

	mtk_apu_mem_data: mtk-apu-mem-data {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_data";
		status = "okay";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		mtk,iommu-group = <&apu_iommu_group_1>;
		iommus = <&apu_smmu 0xa>;
	};

	apusys-apummu {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,rv-apummu-mt6989";
		// dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xd>;
	};

	mvpu {
		compatible = "mediatek, mt6989-mvpu";
		core-num = <2>;
		version = <0x0>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xf>;
	};

	mdla: mdla {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, mdla-rv";
		core-num = <4>;
		version = <0x69890501>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xe>;
	};

	apusys-aov {
		compatible = "mediatek,apusys_aov-v2";
		smmu-device = <&apusys_aov_smmu_device>;
		ctrl-size = <0x200000>;
	};

	apusys_aov_smmu_device: apusys-aov-smmu-device {
		compatible = "mediatek,apusys-aov-smmu-device";
		#address-cells = <1>;
		#size-cells = <1>;
		mtk,iommu-dma-range = <0xb000000 0x1000000>;
		iommus = <&apu_smmu 0x11>;
	};

	secure_apu_smmu_device: secure-apu-smmu-device {
		compatible = "mediatek,secure-apu-smmu-device";
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0x10>;
	};

	camera-camsys-ccu {
		compatible = "mediatek,camera-camsys-ccu";
		mediatek,ccu-rproc = <&ccu_rproc>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		ccu_rproc: ccu_rproc@1b080000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc";
			reg = <0 0x1b080000 0 0x9000>;
			interrupts = <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_CCU_AO>;
			mediatek,larbs = <&smi_larb30>;
			clocks = <&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
					<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
					<&topckgen_clk CLK_TOP_CCUTM_SEL>,
					<&ccu_main_clk CLK_CCU2MM0_GALS_CON>,
					<&ccu_main_clk CLK_CCU_LARB30_CON>,
					<&ccu_main_clk CLK_CCU_AHB_CON>,
					<&ccu_main_clk CLK_CCUSYS_CCU0_CON>,
					<&ccu_main_clk CLK_CCUSYS_CCU1_CON>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM>,
					<&cam_vcore_clk CLK_CAM_V_MM0_SUBCOMM>;
			clock-names = "TOP_CAM",
					"TOP_CCU_AHB",
					"VLP_CCUSYS",
					"VLP_CCUTM",
					"CCU2MM0_GALS",
					"CCU_LARB",
					"CCU_AHB",
					"CCUSYS_CCU0",
					"CCUSYS_CCU1",
					"CAM_CG",
					"CAM_VCORE_CG";
			mediatek,ccu_rproc1 = <&ccu_rproc1>;
			mediatek,cammainpwr = <&ccucammain>;
			mtk,smmu-shared = <&mm_smmu_ccu_normal>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P1_CCUO_0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P0_CCUI_0)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			secured = "yes";
			ccu_version = <73>;
			ccu_sramSize = <0x00010000>;
			ccu_sramOffset = <0x00040000>;
			ccu_dramSize = <0x00200000>;
			ccu_dramAddr = <0x80000000>;
			ccu_emiRegion = <20>;
			ccu-sramcon-offset = <0x00000f10>;
			ccu-cores = <2>;
		};

		ccucammain: ccucammain {
			compatible = "mediatek,ccucammain";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
		};

		ccu_rproc1: ccu_rproc1@0x1b180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc1";
			reg = <0 0x1b180000 0 0x9000>;
			mtk,smmu-shared = <&mm_smmu_ccu_protected>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P3_CCUO_1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P2_CCUI_1)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			ccu-cores = <2>;
		};

		lkg: lkg@c0de750 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x0c0de750 0 0xc00>;
		};

		performance: performance-controller@c0dd350 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0c0dd360 0 0x120>,
					<0 0x0c0dd480 0 0x120>,
					<0 0x0c0dd5a0 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		eas_info: eas-info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0c0dd350>;
			/* L, M, B, CCI */
			// offs-thermal-limit = <0x1208 0x120c 0x1210 0x1214>;
			// offs-cap = <0xfa0>;
			share-buck = <2>;
			/* EAS_5_5 : 550, EAS_5_5_1 : 551, EAS_6_1 : 600*/
			version = <600>;
		};

		perf_tracker_info: perf-tracker-info {
			compatible = "mediatek,perf-tracker-info";
			/* C, E, U F, U V */
			cdfv-tcm-base = <0x0c0dd350>;
			cdfv-tcm-base-len = <0x1400>;
			u-tcm-base = <0x0c0dc350>;
			u-tcm-base-len = <0xa4>;
			pmu-tcm-base = <0x0c0dbf50>;
			pmu-tcm-base-len = <0x64>;
			u-affo = <0x94>;
			u-bmonio = <0x30>;
			u-uffo = <0x484>;
			u-ucfo = <0x480>;
			cpu-l3dc-offset = <0x0>;
			cpu-inst-spec-offset = <0x20>;
			cpu-idx-cycles-offset = <0x40>;
			perf-tracker-status-offset = <0x12e0>;
			u-volt-3-cluster = <0x514>;
		};

		mbraink_pmu_info: mbraink-pmu-info {
			compatible = "mediatek,mbraink-pmu-info";
			cdfv-tcm-base = <0x0c0dd350>;  /* 0x0c080000 + 0x0005d350 */
			cdfv-tcm-base-len = <0x1400>;
			u-tcm-base = <0x0c0dc350>;
			u-tcm-base-len = <0xa4>;
			pmu-tcm-base = <0x0c0dbf50>;   /* 0x0c080000 + 0x0c0dbf50 */
			pmu-tcm-base-len = <0x64>;
			cpu-inst-spec-offset = <0x20>;
		};

		flt: flt@c0d4270 {
			compatible = "mediatek,flt";
			reg = <0 0xc0d4270 0 0x91c>;
			mode = <2>;
		};

		cpu_mcucfg: mcusys-ao-cfg@c530000 {
			reg = <0 0x0c000000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys-pll1u-top@1000c000 {
			reg = <0 0x0c030000 0 0x1000>; /* 4KB */
		};

		csram_sys: csram-sysram@11bc00 {
			reg = <0 0x0011bc00 0 0x1400>; /* 5KB */
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		lvts: lvts@10315000 {
			compatible = "mediatek,mt6989-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x10315000 0 0x1000>,
				  <0 0x10316000 0 0x1000>,
				  <0 0x19004000 0 0x1000>,
				  <0 0x13ff0000 0 0x1000>;
			interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH 0>;

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2 &lvts_e_data3
					&lvts_e_data4 &lvts_e_data5>;
			nvmem-cell-names = "e_data1","e_data2","e_data3","e_data4","e_data5";
		};

		vtskin: vtskin {
			compatible = "mediatek,mt6989-virtual-tskin";
			#thermal-sensor-cells = <1>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6989-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				<0 0x11b30000 0 0x1000>,
				<0 0x11c30000 0 0x1000>,
				<0 0x11d40000 0 0x1000>,
				<0 0x11d50000 0 0x1000>,
				<0 0x11d60000 0 0x1000>,
				<0 0x11d70000 0 0x1000>,
				<0 0x11d80000 0 0x1000>,
				<0 0x11d90000 0 0x1000>,
				<0 0x11f20000 0 0x1000>,
				<0 0x11f50000 0 0x1000>,
				<0 0x11f60000 0 0x1000>,
				<0 0x11f70000 0 0x1000>,
				<0 0x11f90000 0 0x1000>;
			reg-names = "gpio",
				"iocfg_tr",
				"iocfg_rm",
				"iocfg_lb",
				"iocfg_bm1",
				"iocfg_bm2",
				"iocfg_bm3",
				"iocfg_br",
				"iocfg_bm4",
				"iocfg_tl",
				"iocfg_tm1",
				"iocfg_tm2",
				"iocfg_tm3",
				"iocfg_tm4";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 251>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		dcm: dcm@c000010 {
			compatible = "mediatek,mt6989-dcm";
			reg = <0 0xc000010 0 0x1f0210>,
				<0 0x10022000 0 0x40>,
				<0 0x11035000 0 0x30>,
				<0 0x1c017000 0 0xb0>;
			reg-names = "mcusys_par_wrap",
				"infra_ao_bcrm",
				"peri_ao_bcrm",
				"vlp_ao_bcrm";
		};

		dfd_mcu: dfd-mcu {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw-version = <35>;
			sw-version = <1>;
			dfd-timeout = <0x2710>;
			buf-addr-align = <0x1000000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x280000>;
			nr-max-core = <8>;
			nr-big-core = <4>;
			nr-rs-entry-little = <16>;
			nr-rs-entry-big = <32>;
			nr-header-row = <4>;
			chip-id-offset = <0x38>;
			check-pattern-offset = <0x20>;
			dfd-disable-efuse = <25 12>;
			/* dfd-disable-efuse = <(-1) (-1)>; */
			dfd_cache: dfd-cache {
				enabled = <1>;
				/* dfd-timeout = <0x1d4c0>; */ /* 60 sec for full cache dump */
				dfd-timeout = <0xc000>; /* 24.6 sec */
				/* buf-length = <0x2000000>; */ /* for full cache dump */
				buf-length = <0x280000>;
				/* tap-en = <0x8ffffff>; */ /* for full cache dump */
				tap-en = <0x8000000>;
			};
		};

		eint: apirq@11de0000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11de0000 0 0x1000>,
				<0 0x11fe0000 0 0x1000>,
				<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-s", "eint-n", "eint-c";
			interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <3>;
			mediatek,total-pin-number = <269>;
			mediatek,pins = <0 1 28 0>,<1 1 29 0>,<2 1 30 0>,<3 1 31 0>,
					<4 1 0 1>,<5 1 1 1>,<6 1 2 1>,<7 1 3 1>,
					<8 1 4 1>,<9 1 5 1>,<10 1 6 1>,<11 1 7 1>,
					<12 1 32 0>,<13 1 33 0>,<14 0 8 0>,<15 0 9 0>,
					<16 0 10 0>,<17 0 11 0>,<18 0 12 0>,<19 0 0 1>,
					<20 0 1 1>,<21 0 13 0>,<22 0 14 0>,<23 0 15 0>,
					<24 0 16 0>,<27 0 17 0>,<28 0 18 0>,<38 0 19 0>,
					<39 0 20 0>,<40 0 21 0>,<41 0 22 0>,<42 0 23 0>,
					<43 0 24 0>,<44 0 25 0>,<45 0 26 0>,<46 0 27 0>,
					<47 0 28 0>,<48 0 29 0>,<49 0 30 0>,<50 0 31 0>,
					<53 0 32 0>,<54 0 33 0>,<55 0 34 0>,<56 0 35 0>,
					<57 0 36 0>,<58 0 37 0>,<59 0 38 0>,<60 0 39 0>,
					<61 0 40 0>,<66 0 41 0>,<67 0 42 0>,<68 0 43 0>,
					<69 0 44 0>,<70 0 2 1>,<71 0 3 1>,<72 0 45 0>,
					<73 0 46 0>,<74 0 47 0>,<75 0 48 0>,<76 0 49 0>,
					<77 0 50 0>,<80 0 51 0>,<81 0 52 0>,<82 0 53 0>,
					<83 0 54 0>,<84 0 55 0>,<85 0 56 0>,<86 0 57 0>,
					<87 0 58 0>,<88 0 59 0>,<89 0 60 0>,<90 0 61 0>,
					<91 0 62 0>,<92 0 63 0>,<93 0 64 0>,<94 0 65 0>,
					<95 0 66 0>,<96 0 4 1>,<97 0 5 1>,<106 0 67 0>,
					<107 0 68 0>,<108 0 69 0>,<109 0 6 1>,<110 0 70 0>,
					<111 0 71 0>,<112 0 72 0>,<113 0 7 1>,<114 0 73 0>,
					<115 0 74 0>,<116 0 75 0>,<117 0 76 0>,<118 0 77 0>,
					<119 0 78 0>,<124 0 79 0>,<125 0 80 0>,<126 0 81 0>,
					<127 0 82 0>,<150 1 34 0>,<151 1 35 0>,<152 1 36 0>,
					<153 1 37 0>,<154 1 38 0>,<155 1 39 0>,<156 1 40 0>,
					<157 1 8 1>,<158 1 9 1>,<166 1 41 0>,<174 1 42 0>,
					<175 1 43 0>,<183 1 44 0>,<184 1 45 0>,<185 1 46 0>,
					<186 1 47 0>,<187 1 10 1>,<188 1 11 1>,<189 1 12 1>,
					<190 1 13 1>,<191 1 48 0>,<192 1 49 0>,<193 1 50 0>,
					<194 1 51 0>,<195 1 14 1>,<196 1 15 1>,<197 1 52 0>,
					<198 1 53 0>,<199 1 54 0>,<200 1 55 0>,<201 1 56 0>,
					<202 1 57 0>,<203 1 58 0>,<204 1 59 0>,<205 1 60 0>,
					<206 1 61 0>,<207 1 16 1>,<208 1 17 1>,<209 1 18 1>,
					<210 1 19 1>,<211 1 20 1>,<212 1 62 0>,<213 1 63 0>,
					<214 1 64 0>,<215 1 65 0>,<216 1 66 0>,<217 1 21 1>,
					<218 1 22 1>,<219 1 23 1>,<220 1 24 1>,<221 1 25 1>,
					<222 1 67 0>,<223 1 26 1>,<224 1 27 1>,<227 1 68 0>,
					<228 1 69 0>,<229 1 70 0>,<230 1 71 0>,<231 1 72 0>,
					<232 1 73 0>,<233 1 74 0>,<234 1 75 0>,<235 1 76 0>,
					<236 1 77 0>,<237 1 78 0>,<238 1 79 0>,<245 1 80 0>,
					<246 1 81 0>,<247 1 82 0>,<248 1 83 0>,<249 1 84 0>,
					<250 1 85 0>,<251 2 0 0>,<252 2 1 0>,<253 2 2 0>,
					<254 2 3 0>,<255 2 4 0>,<256 2 5 0>,<257 2 6 0>,
					<258 2 7 0>,<259 2 8 0>,<260 2 9 0>,<261 2 10 0>,
					<262 2 11 0>,<263 2 12 0>,<264 2 13 0>,<265 2 14 0>,
					<266 2 15 0>,<267 2 16 0>,<268 2 17 0>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl: fhctl@1000ce00 {

			gpueb-supply = <&gpueb>;
			mcupm-supply = <&mcupm>;
			compatible = "mediatek,mt6989-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
				<0 0x1000c000 0 0xe00>, //APMIX base

				<0 0x13fa0100 0 0x030>, //GPU0 EN
				<0 0x13fa0000 0 0x100>, //GPU APMIX
				<0 0x13fa0500 0 0x030>,
				<0 0x13fa0400 0 0x100>,
				<0 0x13fa0900 0 0x030>,
				<0 0x13fa0800 0 0x100>,

				<0 0x0c030100 0 0x030>,//mcupm EN
				<0 0x0c030000 0 0x100>,//mcupm APMIX
				<0 0x0c030500 0 0x030>,
				<0 0x0c030400 0 0x100>,
				<0 0x0c030900 0 0x030>,
				<0 0x0c030800 0 0x100>,
				<0 0x0c030d00 0 0x030>,
				<0 0x0c030c00 0 0x100>,
				<0 0x0c034100 0 0x030>,
				<0 0x0c034000 0 0x100>;

			map0 {
				domain = "top0";
				method = "fhctl-ap";
				mainpll2 {
					fh-id = <0>;
					perms = <0x1e>;
				};
				mmpll2 {
					fh-id = <1>;
					perms = <0x1e>;
				};
				mmpll {
					fh-id = <6>;
					perms = <0x1e>;
				};
				mainpll {
					fh-id = <7>;
					perms = <0x1e>;
				};
				msdcpll {
					fh-id = <8>;
					perms = <0x1e>;
				};
				adsppll {
					fh-id = <9>;
					perms = <0x1e>;
				};
				tvdpll {
					fh-id = <11>;
				};
			};

			map2 {
				domain = "gpu0";
				method = "fhctl-gpueb";
				mfg-ao-mfgpll {
					fh-id = <0>;
				};
			};

			map3 {
				domain = "gpu1";
				method = "fhctl-gpueb";
				mfgsc0-ao-mfgpll-sc0 {
					fh-id = <0>;
				};
			};

			map4 {
				domain = "gpu2";
				method = "fhctl-gpueb";
				mfgsc1-ao-mfgpll-sc1 {
					fh-id = <0>;
				};
			};

			map5 {
				domain = "mcu0";
				method = "fhctl-mcupm";
				buspll {
					fh-id = <0>;
				};
			};
			map6 {
				domain = "mcu1";
				method = "fhctl-mcupm";
				cpu0pll {
					fh-id = <0>;
				};
			};
			map7 {
				domain = "mcu2";
				method = "fhctl-mcupm";
				cpu1pll {
					fh-id = <0>;
				};
			};
			map8 {
				domain = "mcu3";
				method = "fhctl-mcupm";
				cpu2pll {
					fh-id = <0>;
				};
			};
			map9 {
				domain = "mcu4";
				method = "fhctl-mcupm";
				ptppll {
					fh-id = <0>;
				};
			};
		};

		fdvfs: fdvfs@c068200 {
			compatible = "mediatek,fdvfs";
			reg = <0 0x0c068200 0 0x20>,
				<0 0x0c068220 0 0x4>,
				<0 0x0c0de474 0 0x4>;
		};

		pmsr-apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0 0x1000f000 0 0x800>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		topckgen-ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		lastbus: lastbus@10023000 {
			compatible = "mediatek,lastbus";
			reg = <0 0x10023000 0 0x1000>;
			enabled = <1>;
			sw-version = <1>;
			timeout-ms = <200>;
			timeout-type = <0>;
			timeout-warning = <0>;
			monitors {
				monitor1 {
					monitor-name = "debug_ctrl_ao_INFRA_AO";
					base = <0x10023000>;
					num-ports = <42>;
					bus-status-offset = <0x10>;
					bus-status-num = <4>;
					bus-freq-mhz = <78>;
				};
				monitor2 {
					monitor-name = "debug_ctrl_ao_INFRA_AO1";
					base = <0x1002b000>;
					num-ports = <64>;
					idle-masks = <0x4 0x800>,
						<0x18 0x80000>,
						<0x20 0x80000>;
					bus-status-offset = <0x24>;
					bus-status-num = <9>;
					bus-freq-mhz = <78>;
				};
				monitor3 {
					monitor-name = "debug_ctrl_ao_NEMI_AO";
					base = <0x10042000>;
					num-ports = <28>;
					bus-status-offset = <0x14>;
					bus-status-num = <5>;
					bus-freq-mhz = <840>;
				};
				monitor4 {
						monitor-name = "debug_ctrl_ao_SEMI_AO";
					base = <0x10028000>;
					num-ports = <28>;
					bus-status-offset = <0x14>;
					bus-status-num = <5>;
					bus-freq-mhz = <840>;
				};
				monitor5 {
					monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
					base = <0x11037000>;
					num-ports = <26>;
					bus-status-offset = <0x10>;
					bus-status-num = <3>;
					bus-freq-mhz = <78>;
				};
				monitor6 {
					monitor-name = "debug_ctrl_ao_VLP_AO";
					base = <0x1c01d000>;
					num-ports = <12>;
					bus-status-offset = <0xc>;
					bus-status-num = <3>;
					bus-freq-mhz = <156>;
				};
				monitor7 {
					monitor-name = "debug_ctrl_ao_MM_AO";
					base = <0x1e825000>;
					num-ports = <29>;
					bus-status-offset = <0x10>;
					bus-status-num = <3>;
					bus-freq-mhz = <688>;
					isr-dump = <0>;
				};
				monitor8 {
					monitor-name = "debug_ctrl_ao_MMUP_AO";
					base = <0x1ec51000>;
					num-ports = <18>;
					bus-freq-mhz = <728>;
					isr-dump = <0>;
				};
			};
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
		};

		dfd_soc: dfd-soc {
			compatible = "mediatek,dfd_soc";
			enabled = <1>;
			dfd-timeout = <0x1000>;
			dfd-timeout-debug = <0x1000>;
			buf-length = <0x200000>;
			buf-length-debug = <0x1c00000>;
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
		};

		bcrm-infra-ao1-apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0 0x1002a000 0 0x1000>;
		};

		debug-ctrl-infra-ao1-apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0 0x1002b000 0 0x1000>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 959 IRQ_TYPE_NONE 0>;
		};

		nth-emi-mbist-pdn-apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0 0x10205000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6989-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* adsp pd */
				<0 0x1e826000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x13fa2000 0 0x1000>, /* gpu pd */
				<0 0x13fa4000 0 0x1000>, /* gpu1 pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1103c000 0 0x1000>, /* peri ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1eca0000 0 0x1000>, /* mmup ao */
				<0 0x13fa1000 0 0x1000>, /* gpu ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 128 IRQ_TYPE_EDGE_RISING 0>, /* peri irq */
				<GIC_SPI 906 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		ise_mbox: ise-mbox@10711000 {
			compatible = "mediatek,ise-mbox";
			reg = <0 0x10711000 0 0x1000>;
		};

		tracker: tracker@10208000 {
			compatible = "mediatek,tracker";
			reg = <0 0x10208000 0 0x1000>;
			timer-sep = <0>;
			subsys {
				tracker1 {
					sys-name = "AP";
					sys-base = <0x10208000>;
					entry-num = <64>;
					interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "ap_tracker_irq";
				};
				tracker2 {
					sys-name = "INFRA";
					sys-base = <0x10314000>;
					entry-num = <32>;
					interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "infra_tracker_irq";
				};
				tracker3 {
					sys-name = "VLP";
					sys-base = <0x1cc09000>;
					entry-num = <4>;
					interrupts = <GIC_SPI 928 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "vlp_tracker_irq";
				};
			};
		};

		soc_dbg_error_flag: soc-dbg-error-flag@d01a000 {
			compatible = "mediatek, soc-dbg-error-flag";
			reg = <0 0x0d01a000 0 0x1000>;
			interrupts = <GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "dbg-error-flag";
			/* error flag mask description */
			infra-lastbus-timeout-mask = <0x1>;
			peri-lastbus-timeout-mask = <0x2>;
			dram-md32-wdt-event-ch-a-mask = <0x4>;
			dram-md32-wdt-event-ch-b-mask = <0x8>;
			dram-md32-wdt-event-ch-c-mask = <0x10>;
			dram-md32-wdt-event-ch-d-mask = <0x20>;
			infra-smmu-irq-mask = <0x40>;
			infra-smmu-ns-irq-mask = <0x80>;
			ap-tracker-timeout-mask = <0x100>;
			infra-tracker-timeout-mask = <0x200>;
			vlp-tracker-timeout-mask = <0x400>;
			mcu-to-soc-dfd-event-mask = <0x800>;
			apu-smmu-irq-mask = <0x1000>;
			mfg-to-soc-dfd-event-mask = <0x2000>;
			mminfra-smmu-irq-mask = <0x4000>;
			mfg-to-emi-slv-parity-mask = <0x8000>;
			mcu2sub-emi-m1-parity-mask = <0x10000>;
			mcu2sub-emi-m0-parity-mask = <0x20000>;
			mcu2emi-m1-parity-mask = <0x40000>;
			mcu2emi-m0-parity-mask = <0x80000>;
			mcu2infra-reg-parity-mask = <0x100000>;
			infra-l3-cache2mcu-parity-mask = <0x200000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-sub-cen-mask = <0x800000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
		};

		dsi_te:dsi-te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		dsi1_te: dsi1-te {
			compatible = "mediatek, dsi1_te-eint";
			status = "disabled";
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc-sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md-md1-ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cq-dma@10212000 {
			compatible = "mediatek,cq_dma";
			reg = <0 0x10212000 0 0x1000>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_NONE 0>;
		};

		md2md-md2-ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub-infra-bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen";
			reg = <0 0x10219000 0 0x1000>,
				<0 0x1021d000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>,
				<0 0x10255000 0 0x1000>,
				<0 0x10265000 0 0x1000>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>,
				  <0 0x10225000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear-md = <0x1fc 0x80000000 1>;
			smc-clear = <1>;
		};
		nsmpu: nsmpu@10351000 {
			compatible = "mediatek,smpu";
			name = "nsmpu";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH 0>;
			sr-cnt = <63>;
			aid-cnt = <256>;
			aid-num-per-set = <32>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
		};
		ssmpu: ssmpu@10355000{
			compatible = "mediatek,smpu";
			name = "ssmpu";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
		};
		nkp: nkp@10351000 {
			compatible = "mediatek,smpu";
			name = "nkp";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};
		skp: skp@10355000 {
			compatible = "mediatek,smpu";
			name = "skp";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026c000 0 0x1000>,   /* FAKE_ENG_0 */
					<0 0x10310000 0 0x1000>, /* FAKE_ENG_1 */
					<0 0x1026d000 0 0x1000>, /* FAKE_ENG_2 */
					<0 0x10311000 0 0x1000>; /* FAKE_ENG_3 */
			mediatek,emi-reg = <&emicen>;
			pre-setting {
				setting1 {
					reg-name = "SLEEP_PROT_EN_8";
					addr = <0x1002c100>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting2 {
					reg-name = "SLEEP_PROT_EN_9";
					addr = <0x1002c120>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting3 {
					reg-name = "N_DCM_FR";
					addr = <0x10270300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
				setting4 {
					reg-name = "S_DCM_FR";
					addr = <0x1030e300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
			};
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl-intf = <1>;
		};

		infra-device-mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infra-device-mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra-device-mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra-device-mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		m4u@10221000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10221000 0 0x1000>;
		};

		m4u@10222000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10222000 0 0x1000>;
		};

		m4u@10223000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10223000 0 0x1000>;
		};

		mtk_leds: mtk-leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <2047>;
				min-brightness = <4>;
				max-hw-brightness = <2047>;
			};
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10220000 0 0x4000>;
		};

		apdma: dma-controller@11300c80 {
				compatible = "mediatek,mt6985-uart-dma";
				reg =   <0 0x11300c80 0 0x80>,
					<0 0x11300d00 0 0x80>,
					<0 0x11300d80 0 0x80>,
					<0 0x11300e00 0 0x80>,
					<0 0x11300e80 0 0x80>,
					<0 0x11300f00 0 0x80>,
					<0 0x11300f80 0 0x80>,
					<0 0x11301000 0 0x80>;
				interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&pericfg_ao_clk CLK_PERAOP_DMA_B>;
				clock-names = "apdma";
				dma-requests = <8>;
				support-hub = <0xc0>;  /*bit 0~7 to ch 0~7*/
				#dma-cells = <1>;
				wakeup-irq-support = <1>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
			uart-line = <0>;
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
			uart-line = <1>;
		};

		uart2: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART2>;
			clock-names = "baud", "bus";
			dmas = <&apdma 4 &apdma 5>;
			dma-names = "tx", "rx";
			uart-line = <2>;
		};

		uart3: serial@11004000 {
			compatible = "mediatek,mt6985-uart";
			reg = <0 0x11004000 0 0x1000>;
			interrupts = <GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 946 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk104m>, <&pericfg_ao_clk CLK_PERAOP_UART3>;
			clock-names = "baud", "bus";
			dmas = <&apdma 6 &apdma 7>;
			dma-names = "tx", "rx";
			peri-clock-con = <0x11036020 0xf 0x8>;  /*UART ClOCK SEL*/
			peri-wakeup = <0x11036050 0x2 0x2 0x1>;   /*reg* mask* val* toggal*/
			peri-wakeup-sta = <0x11036054>;
			peri-reset = <0x11036000>;
			peri-reset-set = <0x11036004 0x40000 0x40000>;	/*reg* mask* val*/
			peri-reset-clr = <0x11036008 0x40000 0x40000>;	/*reg* mask* val*/
			uart-line = <3>;
			hub-baud = <12000000>;
			wakeup-irq-support = <1>;
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI0_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI0_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI1_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI1_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <1>;
			mediatek,tickdly = <3>, <3>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI2_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI2_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI3_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI3_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi4: spi4@11014000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI4_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI4_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI5_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI5_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <1>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI6_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI6_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI7_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI7_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		goodix_fp: fingerprint {
			compatible = "mediatek,goodix-fp";
		};

		m4u@10224000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10224000 0 0x1000>;
		};

		infra-device-mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6989-dramc",
					 "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
				<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
				<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
				<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
				<0 0x10236000 0 0x2000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x2000>, /* DDRPHY NAO CHB */
				<0 0x10256000 0 0x2000>, /* DDRPHY NAO CHC */
				<0 0x10266000 0 0x2000>, /* DDRPHY NAO CHD */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4-version = <0>;
			mr4-rg = <0x0090 0x0000ffff 0>;
			fmeter-version = <3>;
			use-real-freq = <1>;
			crystal-freq = <26>;
			pll-id = <0x0e98 0x02000000 25>;
			shu-lv = <0x0e98 0x0000c000 14>;
			shu-of = <0x700>;
			sdmpcw = <0x0908 0x0007fff8 3>,
				 <0x0928 0x0007fff8 3>;
			posdiv = <0x090c 0x00003800 11>,
				 <0x092c 0x00003800 11>;
			fbksel = <0x0910 0x00000040 6>,
				 <0x0910 0x00000040 6>;
			dqsopen = <0x0d94 0x04000000 26>,
				 <0x0d94 0x04000000 26>;
			async-ca = <0x0d08 0x00000001 0>,
				 <0x0d08 0x00000001 0>;
			dq-ser-mode = <0x0dc4 0x00000018 3>,
				 <0x0dc4 0x00000018 3>;
		};

		dramc-ch0-top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc-ch0-top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0 0x10238000 0 0x2000>;
			interrupts = <GIC_SPI 365 IRQ_TYPE_NONE 0>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0 0x10248000 0 0x2000>;
			interrupts = <GIC_SPI 366 IRQ_TYPE_NONE 0>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		ipi-apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0 0x1024e000 0 0x2000>;
		};

		dramc-ch2-top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc-ch2-top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc-ch2-top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc-ch2-top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc-ch2-top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc-ch2-top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			reg = <0 0x10258000 0 0x2000>;
			interrupts = <GIC_SPI 367 IRQ_TYPE_NONE 0>;
		};

		dramc-ch2-top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc-ch3-top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc-ch3-top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc-ch3-top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc-ch3-top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc-ch3-top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc-ch3-top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			reg = <0 0x10268000 0 0x2000>;
			interrupts = <GIC_SPI 368 IRQ_TYPE_NONE 0>;
		};

		dramc-ch3-top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		ssc-sub-infra-apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0 0x10309000 0 0x1000>;
		};

		ssc-sub-infra-apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0 0x1030a000 0 0x1000>;
		};

		ssc-sub-infra-apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0 0x1030b000 0 0x1000>;
		};

		ssc-infra-apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0 0x1030c000 0 0x1000>;
		};

		sys-cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys-cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		ptp-therm-ctrl-apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0 0x10315000 0 0x1000>;
		};

		ptp-therm-ctrl2-apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0 0x10316000 0 0x1000>;
		};

		hwccf-apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0 0x10320000 0 0x2000>;
		};

		rsi-slb0-apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0 0x10324000 0 0x1000>;
		};

		rsi-slb1-apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0 0x10325000 0 0x1000>;
		};

		emi-m4-m-apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0 0x10328000 0 0x1000>;
		};

		emi-m6-m-apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0 0x10329000 0 0x1000>;
		};

		emi-m7-m-apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0 0x1032a000 0 0x1000>;
		};

		infra-bus-hre-apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0 0x1032c000 0 0x1000>;
		};

		nemi-rsi-apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0 0x10340000 0 0x1000>;
		};

		semi-rsi-apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0 0x10341000 0 0x1000>;
		};

		emislb: emislb@10342000 {
			compatible = "mediatek,common-emislb";
			reg = <0 0x10342000 0 0x1000>,
				  <0 0x10343000 0 0x1000>;
			interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24 0xd60 0xd64 0xd68 0xd6c>;
			clear = <0x540 0x1 1>,
				<0x540 0x0 1>;
			mpu-base-clear = <1>;
		};

		slc-parity@10342000 {
			compatible = "mediatek,common-slc-parity";
			reg = <0 0x10342000 0 0x1000>,
				<0 0x10343000 0 0x1000>;
			interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xd80 0xc04 0xd70>;
			port-num = <10>;
			cs-num = <2>;
			chn-num = <2>;
			clear = <0x014>;
		};

		nemi-hre-emi-apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0 0x10344000 0 0x1000>;
		};

		semi-hre-emi-apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0 0x10345000 0 0x1000>;
		};

		nemi-hre-emi-mpu-apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0 0x10346000 0 0x1000>;
		};

		semi-hre-emi-mpu-apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0 0x10347000 0 0x1000>;
		};

		nemi-hre-emi-slb-apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0 0x10348000 0 0x1000>;
		};

		semi-hre-emi-slb-apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0 0x10349000 0 0x1000>;
		};

		nemi-hre-smpu-apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0 0x1034a000 0 0x1000>;
		};

		semi-hre-smpu-apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0 0x1034b000 0 0x1000>;
		};

		nemi-smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0 0x10350000 0 0x1000>;
		};

		nemi-smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0 0x10351000 0 0x1000>;
		};

		nemi-smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0 0x10352000 0 0x1000>;
		};

		semi-smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0 0x10354000 0 0x1000>;
		};

		semi-smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0 0x10355000 0 0x1000>;
		};

		semi-smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0 0x10356000 0 0x1000>;
		};

		pwrmcu-partition-1@10400000 {
			compatible = "mediatek,pwrmcu_partition_1";
			reg = <0 0x10400000 0 0x1000>;
		};

		pwrmcu-partition-2@10401000 {
			compatible = "mediatek,pwrmcu_partition_2";
			reg = <0 0x10401000 0 0x1000>;
		};

		pwrmcu-partition-3@10402000 {
			compatible = "mediatek,pwrmcu_partition_3";
			reg = <0 0x10402000 0 0x1000>;
		};

		pwrmcu-partition-4@10403000 {
			compatible = "mediatek,pwrmcu_partition_4";
			reg = <0 0x10403000 0 0x1000>;
		};

		pwrmcu-partition-5@10404000 {
			compatible = "mediatek,pwrmcu_partition_5";
			reg = <0 0x10404000 0 0x1000>;
		};

		pwrmcu-partition-6@10405000 {
			compatible = "mediatek,pwrmcu_partition_6";
			reg = <0 0x10405000 0 0x1000>;
		};

		pwrmcu-partition-7@10406000 {
			compatible = "mediatek,pwrmcu_partition_7";
			reg = <0 0x10406000 0 0x1000>;
		};

		pwrmcu-partition-8@10480000 {
			compatible = "mediatek,pwrmcu_partition_8";
			reg = <0 0x10480000 0 0x10000>;
		};

		pwrmcu-partition-9@10490000 {
			compatible = "mediatek,pwrmcu_partition_9";
			reg = <0 0x10490000 0 0x10000>;
		};

		pwrmcu-partition-10@104a0000 {
			compatible = "mediatek,pwrmcu_partition_10";
			reg = <0 0x104a0000 0 0x20000>;
		};

		pwrmcu-partition-11@104c0000 {
			compatible = "mediatek,pwrmcu_partition_11";
			reg = <0 0x104c0000 0 0x40000>;
		};

		soc_smmu: iommu@10500000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-soc-smmu";
			reg = <0 0x10500000 0 0x200000>;
			interrupts = <GIC_SPI 950 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			mediatek,axslc;

			iommu-groups {
				soc_iommu_group_0: soc-iommu-group-common {
					label = "soc_common";
					#address-cells = <2>;
					#size-cells = <2>;
					mtk,iommu-dma-range = <0x0 0x0 0x4 0x0>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		soc_smmu_tbu_0_pmu: smmu-pmu@10542000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x10542000 0 0x1000>,
			      <0 0x10552000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tbu_1_pmu: smmu-pmu@10562000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x10562000 0 0x1000>,
			      <0 0x10572000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tbu_2_pmu: smmu-pmu@10582000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x10582000 0 0x1000>,
			      <0 0x10592000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tcu_pmu: smmu-pmu@10502000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x10502000 0 0x1000>,
			      <0 0x10522000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		apu_smmu: iommu@19c00000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-apu-smmu";
			reg = <0 0x19c00000 0 0x200000>;
			interrupts = <GIC_SPI 722 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			tcu-prefetch = <2>;
			mediatek,axslc;

			iommu-groups {
				apu_iommu_group_0: apu-iommu-group-code {
					label = "apu_code";
					mtk,iommu-dma-range = <0x0 0x40000000 0x0 0xc0000000>;
					mtk,smmu-mode = "dma";
				};
				apu_iommu_group_1: apu-iommu-group-data {
					label = "apu_data";
					mtk,iommu-dma-range = <0x1 0x0 0x3 0x0>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		apu_smmu_tbu_0_pmu: smmu-pmu@19c42000 {
				compatible = "arm,smmu-v3-pmcg";
				reg = <0 0x19c42000 0 0x1000>,
				      <0 0x19c52000 0 0x1000>;
				mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_1_pmu: smmu-pmu@19c62000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x19c62000 0 0x1000>,
			      <0 0x19c72000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_2_pmu: smmu-pmu@19c82000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x19c82000 0 0x1000>,
			      <0 0x19c92000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_3_pmu: smmu-pmu@19ca2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x19ca2000 0 0x1000>,
			      <0 0x19cb2000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tcu_pmu: smmu-pmu@19c02000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x19c02000 0 0x1000>,
			      <0 0x19c22000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		mm_smmu: iommu@1ee00000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-mm-smmu";
			reg = <0 0x1ee00000 0 0x200000>;
			interrupts = <GIC_SPI 536 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			tcu-prefetch = <2>;
			mediatek,axslc;

			/* global mpam: partid, pmg */
			mtk,gmpam-cfg = <1 0>;
			/* ste mpam: sid, partid, pmg */
			mtk,mpam-cfg = <30 1 0>,
				       <34 1 0>,
				       <35 1 0>,
				       <40 1 0>,
				       <44 1 0>;

			iommu-groups {
				mm_iommu_group_0: mm-iommu-group-common {
					label = "mm_common";
					#address-cells = <2>;
					#size-cells = <2>;
					mtk,iommu-dma-range = <
						0x0 0x0 0x0 0xfe000000
						0x0 0xfffff000 0x3 0x00001000>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		mm_smmu_tbu_0_pmu: smmu-pmu@1ee42000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x1ee42000 0 0x1000>,
			      <0 0x1ee52000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_1_pmu: smmu-pmu@1ee62000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x1ee62000 0 0x1000>,
			      <0 0x1ee72000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_2_pmu: smmu-pmu@1ee82000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x1ee82000 0 0x1000>,
			      <0 0x1ee92000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_3_pmu: smmu-pmu@1eea2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x1eea2000 0 0x1000>,
			      <0 0x1eeb2000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tcu_pmu: smmu-pmu@1ee02000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x1ee02000 0 0x1000>,
			      <0 0x1ee22000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		gpu_smmu: iommu@13a00000 {
			#iommu-cells = <1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-gpu-smmu";
			reg = <0 0x13a00000 0 0x200000>;
			interrupts = <GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "combined";
			dma-coherent;
		};

		gpu_smmu_tbu_0_pmu: smmu-pmu@13a42000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x13a42000 0 0x1000>,
			      <0 0x13a52000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_1_pmu: smmu-pmu@13a62000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x13a62000 0 0x1000>,
			      <0 0x13a72000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_2_pmu: smmu-pmu@13a82000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x13a82000 0 0x1000>,
			      <0 0x13a92000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_3_pmu: smmu-pmu@13aa2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x13aa2000 0 0x1000>,
			      <0 0x13ab2000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tcu_pmu: smmu-pmu@13a02000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x13a02000 0 0x1000>,
			      <0 0x13a22000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc-md32-s2-apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc-md32-s2-apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc-md32-s3-apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc-md32-s3-apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
			interrupts = <GIC_SPI 363 IRQ_TYPE_NONE 0>;
		};

		bus-tracer@d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0 0x0d040000 0 0x1000>, /* dem base */
				<0 0x0d01a000 0 0x1000>, /* dbgao base */
				<0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
				<0 0x0d044000 0 0x1000>, /* bus tracer etf base */
				<0 0x0d040800 0 0x100>, /* infra bus tracer base */
				<0 0x0d040900 0 0x100>; /* ap bus tracer base */

			/*
			 * index 0 for infra bus tracer
			 * index 1 for ap bus tracer
			 * enabled_tracer disabled by default
			 */
			mediatek,num-tracer = <2>;
			mediatek,enabled-tracer = <1 0>;
			mediatek,at-id = <0x10 0x30>;

			/* filters: disabled by default */
			/*
			 * mediatek,watchpoint-filter = <0x0 0x10010000 0xfffff000>;
			 * mediatek,bypass-filter = <0x14000000 0xffff0000>;
			 * mediatek,id-filter = <0x10 0x40>;
			 * mediatek,rw-filter = <0x0 0x1>;
			 */
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		gpu_protected_memory_allocator: protected-memory-allocator@13c4f000 {
			compatible = "arm,protected-memory-allocator";
			reg = <0 0x13c4f000 0 0x1000>;
			reg-names = "gpueb_base";
			gpr-offset = <0xd1c>;
			gpr-id = <6>;
			gmpu-table-size = <0x0>;
			protected-reserve-size = <0x200000>;
			gpu-iommu {
				compatible = "mediatek,gpu-iommu";
				iommus = <&gpu_smmu 0x01>; /* SID=1 */
				mtk,smmu-dma-mode = "disable";
			};
			gpu-iommu-protected {
				compatible = "mediatek,gpu-iommu";
				iommus = <&gpu_smmu 0x02>; /* SID=2 */
				mtk,smmu-dma-mode = "disable";
			};
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x480000>;
			physical-memory-group-manager = <&mgm>;
			interrupts =
				<GIC_SPI 667 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 666 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 665 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 668 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 669 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"JOB",
				"MMU",
				"GPU",
				"EVENT",
				"PWR";
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
			gpu-frame-base-optimize = <1>;
			l2-hash-values = <0xb 0xe 0x0>;
			sleep-mode-enable = <1>;
			firmware-idle-hysteresis-time-us = <0>;
			default-glb-pwroff-timeout-us = <80>;
			autosuspend-delay-ms = <25>;
			adaptive-power-policy = <1>;
			system-coherency = <0>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1612000000>;
				opp-microvolt = <1000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <1586000000>;
				opp-microvolt = <990000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <1560000000>;
				opp-microvolt = <975000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <1534000000>;
				opp-microvolt = <965000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <1508000000>;
				opp-microvolt = <950000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <1482000000>;
				opp-microvolt = <940000>;
			};
			opp06 {
				opp-hz = /bits/ 64 <1456000000>;
				opp-microvolt = <925000>;
			};
			opp07 {
				opp-hz = /bits/ 64 <1430000000>;
				opp-microvolt = <915000>;
			};
			opp08 {
				opp-hz = /bits/ 64 <1404000000>;
				opp-microvolt = <900000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <1378000000>;
				opp-microvolt = <890000>;
			};
			opp10 {
				opp-hz = /bits/ 64 <1352000000>;
				opp-microvolt = <875000>;
			};
			opp11 {
				opp-hz = /bits/ 64 <1326000000>;
				opp-microvolt = <865000>;
			};
			opp12 {
				opp-hz = /bits/ 64 <1300000000>;
				opp-microvolt = <850000>;
			};
			opp13 {
				opp-hz = /bits/ 64 <1274000000>;
				opp-microvolt = <845000>;
			};
			opp14 {
				opp-hz = /bits/ 64 <1248000000>;
				opp-microvolt = <835000>;
			};
			opp15 {
				opp-hz = /bits/ 64 <1222000000>;
				opp-microvolt = <825000>;
			};
			opp16 {
				opp-hz = /bits/ 64 <1196000000>;
				opp-microvolt = <820000>;
			};
			opp17 {
				opp-hz = /bits/ 64 <1170000000>;
				opp-microvolt = <810000>;
			};
			opp18 {
				opp-hz = /bits/ 64 <1144000000>;
				opp-microvolt = <800000>;
			};
			opp19 {
				opp-hz = /bits/ 64 <1118000000>;
				opp-microvolt = <795000>;
			};
			opp20 {
				opp-hz = /bits/ 64 <1092000000>;
				opp-microvolt = <785000>;
			};
			opp21 {
				opp-hz = /bits/ 64 <1066000000>;
				opp-microvolt = <775000>;
			};
			opp22 {
				opp-hz = /bits/ 64 <1040000000>;
				opp-microvolt = <770000>;
			};
			opp23 {
				opp-hz = /bits/ 64 <1014000000>;
				opp-microvolt = <760000>;
			};
			opp24 {
				opp-hz = /bits/ 64 <988000000>;
				opp-microvolt = <750000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <962000000>;
				opp-microvolt = <745000>;
			};
			opp26 {
				opp-hz = /bits/ 64 <936000000>;
				opp-microvolt = <735000>;
			};
			opp27 {
				opp-hz = /bits/ 64 <910000000>;
				opp-microvolt = <725000>;
			};
			opp28 {
				opp-hz = /bits/ 64 <884000000>;
				opp-microvolt = <720000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <858000000>;
				opp-microvolt = <710000>;
			};
			opp30 {
				opp-hz = /bits/ 64 <832000000>;
				opp-microvolt = <700000>;
			};
			opp31 {
				opp-hz = /bits/ 64 <806000000>;
				opp-microvolt = <695000>;
			};
			opp32 {
				opp-hz = /bits/ 64 <780000000>;
				opp-microvolt = <685000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <754000000>;
				opp-microvolt = <675000>;
			};
			opp34 {
				opp-hz = /bits/ 64 <728000000>;
				opp-microvolt = <670000>;
			};
			opp35 {
				opp-hz = /bits/ 64 <702000000>;
				opp-microvolt = <660000>;
			};
			opp36 {
				opp-hz = /bits/ 64 <676000000>;
				opp-microvolt = <650000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <650000000>;
				opp-microvolt = <645000>;
			};
			opp38 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <635000>;
			};
			opp39 {
				opp-hz = /bits/ 64 <598000000>;
				opp-microvolt = <625000>;
			};
			opp40 {
				opp-hz = /bits/ 64 <572000000>;
				opp-microvolt = <615000>;
			};
			opp41 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <605000>;
			};
			opp42 {
				opp-hz = /bits/ 64 <520000000>;
				opp-microvolt = <595000>;
			};
			opp43 {
				opp-hz = /bits/ 64 <494000000>;
				opp-microvolt = <585000>;
			};
			opp44 {
				opp-hz = /bits/ 64 <468000000>;
				opp-microvolt = <575000>;
			};
			opp45 {
				opp-hz = /bits/ 64 <442000000>;
				opp-microvolt = <570000>;
			};
			opp46 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <560000>;
			};
			opp47 {
				opp-hz = /bits/ 64 <390000000>;
				opp-microvolt = <550000>;
			};
			opp48 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <540000>;
			};
			opp49 {
				opp-hz = /bits/ 64 <338000000>;
				opp-microvolt = <530000>;
			};
			opp50 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <520000>;
			};
			opp51 {
				opp-hz = /bits/ 64 <286000000>;
				opp-microvolt = <510000>;
			};
			opp52 {
				opp-hz = /bits/ 64 <260000000>;
				opp-microvolt = <500000>;
			};
			opp53 {
				opp-hz = /bits/ 64 <260000000>;
				opp-microvolt = <500000>;
			};
			opp54 {
				opp-hz = /bits/ 64 <260000000>;
				opp-microvolt = <500000>;
			};
		};

		gpu_qos: gpu-qos@117800 {
			compatible = "mediatek,gpu_qos";
			qos-sysram-support = <1>;
			reg = <0 0x117800 0 0x20>;
			qos-mode = <0>;
			qos-value = <0>;
		};

		gpu_slc: gpu-slc@117820 {
			compatible = "mediatek,gpu_slc";
			slc-sysram-support = <1>;
			reg = <0 0x117820 0 0x20>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			gpueb-logger-support = <0>;
			mbox-count = <1>;
			mbox-size = <160>; /* 160 slot * 4 = 640 byte */
			slot-size = <4>;   /* 1 slot = 4 bytes */
			ts-mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send-table =
				<0 0 4>,
				<1 0 6>,
				<2 0 3>,
				<3 0 6>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 4>,
				<10 0 3>;
			send-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			/* id, mbox, recv_size, recv_opt, cb_ctx_opt */
			recv-table =
				<0 0 4 0 0>,
				<1 0 6 1 1>,
				<2 0 1 0 1>,
				<3 0 1 0 1>,
				<4 0 1 1 1>,
				<5 0 4 1 1>,
				<6 0 1 1 1>,
				<7 0 6 1 1>,
				<8 0 4 0 1>,
				<9 0 1 1 1>,
				<10 0 3 1 1>;
			recv-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			reg = <0 0x13c00000 0 0x50000>,
				<0 0x13c4fd1c 0 0x64>,
				<0 0x13c60000 0 0x2000>,
				<0 0x13c4fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"gpueb_gpr_base",
						"gpueb_reg_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 669 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb-mem-table =
				<0 0x4000>,   /* 16KB */
				<1 0x180000>; /* 1.5MB */

			gpueb-mem-name-table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */

			gpueb-diagnosis-mode = <0>;
		};

		gpu_dvfs_async: gpu-async-ratio {
			compatible = "mediatek,gpu_async_ratio";
			async-ratio-support = <1>;
			async-virtual-table-support = <0>;
			async-oppnum-eachmask = <2>;
			async-ratio = <170>;
			async-oppnum-low = <2>;
			async-ratio-low = <130 100>;
		};

		gpu_dcs: gpu-dcs {
			compatible = "mediatek,gpu_dcs";
			dcs-policy-support = <1>;
			virtual-opp-support = <0x820>;
		};

		gpu-fdvfs@117800 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0 0x117800 0 0x400>;
			fdvfs-policy-support = <0>;
			gpu-freq-notify-support = <1>;
		};

		gpu_dvfs_mips: gpu-reduce-mips {
			compatible = "mediatek,gpu_reduce_mips";
			reduce-mips-support = <0>;
		};

		gpufreq: gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,   /* MFG_TOP_CONFIG */
				<0 0x13e90000 0 0x1000>,   /* MFG_CG_CONFIG */
				<0 0x13fa0000 0 0x400>,    /* MFG_PLL */
				<0 0x13fa0400 0 0x400>,    /* MFG_PLL_SC0 */
				<0 0x13fa0800 0 0x400>,    /* MFG_PLL_SC1 */
				<0 0x13f90000 0 0x10000>,  /* MFG_RPC */
				<0 0x13fc0000 0 0x1000>,   /* MFG_AXUSER */
				<0 0x13fb1000 0 0x1000>,   /* MFG_BRCAST */
				<0 0x13fa1000 0 0x1000>,   /* MFG_VGPU_DEVAPC_AO */
				<0 0x13fa2000 0 0x1000>,   /* MFG_VGPU_DEVAPC */
				<0 0x13a00000 0 0x200000>, /* MFG_SMMU */
				<0 0x13f50000 0 0x1000>,   /* MFG_HBVC */
				<0 0x13fb0000 0 0x1000>,   /* BRISKET_TOP */
				<0 0x13e1c000 0 0x1000>,   /* BRISKET_ST0 */
				<0 0x13e2c000 0 0x1000>,   /* BRISKET_ST1 */
				<0 0x13e4c000 0 0x1000>,   /* BRISKET_ST3 */
				<0 0x13e5c000 0 0x1000>,   /* BRISKET_ST4 */
				<0 0x13e6c000 0 0x1000>,   /* BRISKET_ST5 */
				<0 0x13e6c000 0 0x1000>,   /* BRISKET_ST6 */
				<0 0x1c001000 0 0x1000>,   /* SLEEP */
				<0 0x10000000 0 0x1000>,   /* TOPCKGEN */
				<0 0x1002c000 0 0x1000>,   /* IFRBUS_AO */
				<0 0x10219000 0 0x1000>,   /* EMI */
				<0 0x1021d000 0 0x1000>,   /* SUB_EMI */
				<0 0x1021c000 0 0x1000>,   /* NTH_EMICFG */
				<0 0x1021e000 0 0x1000>,   /* STH_EMICFG */
				<0 0x10270000 0 0x1000>,   /* NTH_EMICFG_AO_MEM */
				<0 0x1030e000 0 0x1000>,   /* STH_EMICFG_AO_MEM */
				<0 0x10023000 0 0x1000>,   /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,   /* INFRA_AO1_DEBUG_CTRL */
				<0 0x10042000 0 0x1000>,   /* NTH_EMI_AO_DEBUG_CTRL */
				<0 0x10028000 0 0x1000>,   /* STH_EMI_AO_DEBUG_CTRL */
				<0 0x11f10000 0 0x1000>,   /* EFUSE */
				<0 0x13fbc000 0 0x1000>,   /* MFG_SECURE */
				<0 0x1000d000 0 0x1000>,   /* DRM_DEBUG */
				<0 0x1025e000 0 0x1000>,   /* NEMI_MI32_MI33_SMI */
				<0 0x10309000 0 0x1000>,   /* SEMI_MI32_MI33_SMI */
				<0 0x13c00000 0 0x50000>,  /* GPUEB_SRAM */
				<0 0x13c60000 0 0x2000>,   /* GPUEB_CFGREG */
				<0 0x0c0df7e0 0 0x100>,    /* MCDI_MBOX */
				<0 0x0c000000 0 0x1000>,   /* MCUSYS_PAR_WRAP */
				<0 0x00118800 0 0x2000>;   /* SYSRAM_MFG_HISTORY */
			reg-names =
				"mfg_top_config",
				"mfg_cg_config",
				"mfg_pll",
				"mfg_pll_sc0",
				"mfg_pll_sc1",
				"mfg_rpc",
				"mfg_axuser",
				"mfg_brcast",
				"mfg_vgpu_devapc_ao",
				"mfg_vgpu_devapc",
				"mfg_smmu",
				"mfg_hbvc",
				"brisket_top",
				"brisket_st0",
				"brisket_st1",
				"brisket_st3",
				"brisket_st4",
				"brisket_st5",
				"brisket_st6",
				"sleep",
				"topckgen",
				"ifrbus_ao",
				"emi",
				"sub_emi",
				"nth_emicfg",
				"sth_emicfg",
				"nth_emicfg_ao_mem",
				"sth_emicfg_ao_mem",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"nth_emi_ao_debug_ctrl",
				"sth_emi_ao_debug_ctrl",
				"efuse",
				"mfg_secure",
				"drm_debug",
				"nemi_mi32_mi33_smi",
				"semi_mi32_mi33_smi",
				"gpueb_sram",
				"gpueb_cfgreg",
				"mcdi_mbox",
				"mcusys_par_wrap",
				"sysram_mfg_history";
			vgpu-supply = <&mt6373_vbuck3>;
			vstack-supply = <&mt6316_7_vbuck1>;
			vsram-supply = <&mt6373_vbuck4>;
			vsram-plus-supply = <&mt6316_15_vbuck3>;
			gpufreq-wrapper-supply = <&gpufreq_wrapper>;
		};

		opp_table_mminfra: opp-table-mminfra {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <130000000>;
				opp-microvolt = <000000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <575000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <728000000>;
				opp-microvolt = <825000>;
			};
		};

		opp_table_venc: opp-table-venc {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <250000000>;
				opp-microvolt = <000000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <250000001>;
				opp-microvolt = <575000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <688000000>;
				opp-microvolt = <825000>;
			};
		};

		opp_table_vdec: opp-table-vdec {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <000000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <218000001>;
				opp-microvolt = <575000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <600000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <700000>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <950000000>;
				opp-microvolt = <900000>;
			};
		};

		opp_table_cam: opp-table-cam {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <173000000>;
				opp-microvolt = <000000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <575000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <600000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <564000000>;
				opp-microvolt = <650000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <688000000>;
				opp-microvolt = <700000>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <688000001>;
				opp-microvolt = <900000>;
			};
		};

		opp_table_img: opp-table-img {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <173000000>;
				opp-microvolt = <000000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <575000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <600000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <550000000>;
				opp-microvolt = <650000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <660000000>;
				opp-microvolt = <700000>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <660000001>;
				opp-microvolt = <900000>;
			};
		};

		opp_table_disp: opp-table-disp {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <700000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <728000000>;
				opp-microvolt = <750000>;
			};
		};

		opp_table_vote: opp-table-vote {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <1>;
				opp-microvolt = <1>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <2>;
				opp-microvolt = <2>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <3>;
				opp-microvolt = <3>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <4>;
				opp-microvolt = <4>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <5>;
				opp-microvolt = <5>;
			};
			opp-5 {
				opp-hz = /bits/ 64 <6>;
				opp-microvolt = <6>;
			};
		};

		mmdvfs_mux: mmdvfs-mux {
			compatible = "mediatek,mtk-mmdvfs-mux";
			clocks = <&topckgen_clk CLK_TOP_DISP_SEL>, <&topckgen_clk CLK_TOP_MDP_SEL>,
			<&topckgen_clk CLK_TOP_DISP_SEL>, <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>, <&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>, <&topckgen_clk CLK_TOP_CAM_SEL>;
			clock-names = "mux-dis", "mux-mdp", "mux-mml", "mux-smi", "mux-ven",
					"mux-vde", "mux-img", "mux-cam";
			mediatek,mmdvfs-opp-table =
				<&opp_table_disp>, <&opp_table_disp>, <&opp_table_disp>,
				<&opp_table_mminfra>, <&opp_table_venc>, <&opp_table_vdec>,
				<&opp_table_img>, <&opp_table_cam>;
			mediatek,mmdvfs-vcp-mux-id = <7>, <8>, <8>, <0>, <1>, <6>, <3>, <2>;
			#clock-cells = <1>;
			mediatek,mmdvfs-user-target =
				<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>,
				<MMDVFS_MUX_SMI>,
				<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>,
				<MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
				<MMDVFS_MUX_SMI>, <MMDVFS_MUX_CAM>, <MMDVFS_MUX_DIS>,
				<MMDVFS_MUX_VDE>,
				<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>, <MMDVFS_MUX_SMI>,
				<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
				<MMDVFS_MUX_SMI>;
			mediatek,mmdvfs-user-names = "user-disp", "user-mdp", "user-mml",
				"user-smi", "user-jpegdec", "user-jpegenc", "user-venc",
				"user-vfmt", "user-img", "user-cam",
				"user-vcore", "user-vmm", "user-vdisp", "user-vdec",
				"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
				"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam", "user-img-smi";
			mediatek,free-run;
			mediatek,dpsw-thres = <1>;
			mediatek,vdec-larb = <&smi_larb5>;
		};

		mmdvfs-user {
			compatible = "mediatek,mtk-mmdvfs-user";
			clocks = <&mmdvfs_mux MMDVFS_USER_VCORE>, <&mmdvfs_mux MMDVFS_USER_VMM>,
				 <&mmdvfs_mux MMDVFS_USER_VDISP>, <&mmdvfs_mux MMDVFS_USER_VDEC>,
				 <&mmdvfs_mux DUMMY_USER_DIS>, <&mmdvfs_mux DUMMY_USER_MDP>,
				 <&mmdvfs_mux DUMMY_USER_MML>, <&mmdvfs_mux DUMMY_USER_SMI>,
				 <&mmdvfs_mux DUMMY_USER_VEN>, <&mmdvfs_mux DUMMY_USER_VDE>,
				 <&mmdvfs_mux DUMMY_USER_IMG>, <&mmdvfs_mux DUMMY_USER_CAM>;
			clock-names = "user-vcore", "user-vmm", "user-vdisp", "user-vdec",
				"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
				"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam";
		};

		mmdvfs_debug: mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			debug-version = <2>; /* OR operation of (1 << MMDVFS_DBG_VERx) */
			fmeter-id =	/bits/ 8 <15 16 17 19 20 23 26 27 28>;
			fmeter-type =	/bits/ 8 < 5  5  5  5  5  5  5  5  5>;
			clk-base = <0x10000000>;
			clk-offsets = <0x840>, <0x850>, <0x860>, <0x870>;
		};

		mmdebug-vcp {
			compatible = "mediatek,mmdebug-vcp";
		};

		mmdvfs-v3-start {
			compatible = "mediatek,mmdvfs-v3-start";
		};

		ktf-mmdvfs-test {
			compatible = "mediatek,ktf-mmdvfs-test";
			clocks = <&mmdvfs_mux DUMMY_USER_CAM>;
			clock-names = "clk_name";
		};

		dispsys_config: dispsys-config@14000000 {
			compatible = "mediatek,mt6989-disp";
			mediatek,mml = <&mmlsys_config>;
			//interrupts = <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>;
			dispsys-num = <2>;
			ovlsys-num = <2>;
			reg = <0 0x14000000 0 0x1000>,
				  <0 0x14200000 0 0x1000>,
				  <0 0x14400000 0 0x1000>,
				  <0 0x14600000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
	//		mediatek,larb = <&smi_larb0>;
	//		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
	//				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
			#clock-cells = <1>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
			pd-others = <&disp1_mutex0>, <&disp_ovl0_2l>, <&disp1_ovl0_2l>, <&disp_dpc>;
			pd-names = "side_dispsys", "ovlsys", "side_ovlsys", "mminfra_in_dpc";
			clocks = <&dispsys_config_clk CLK_MM_CONFIG>,
				 <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC0>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC1>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC2>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC3>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC4>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC5>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC6>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC7>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC0>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC1>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC2>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC3>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC4>,
				 <&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG>,
				 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4>,
				 <&dispsys1_config_clk CLK_MM1_F26M>,
				 <&ovlsys_config_clk CLK_OVLSYS_CONFIG>,
				 <&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC1>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC2>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC3>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC4>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC5>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC6>,
				 <&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC1>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC2>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC0>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC1>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC2>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC3>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC4>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC5>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC6>,
				 <&mmdvfs_mux MMDVFS_USER_DISP>;
			clock-num = <48>;
			condition-num = <2>;
			operating-points-v2 = <&opp_table_disp>;
			vdisp-dvfs-opp = /bits/ 8 <3>;
			interconnects = <&mmqos SLAVE_LARB(51) &mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(52) &mmqos SLAVE_COMMON(1)>,
					<&mmqos SLAVE_LARB(53) &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "disp_hrt_qos",
					"disp_hrt_by_larb",
					"disp_dp_hrt_by_larb";
			pre-define-bw = <0xffffffff>, <4200>, <0>, <2700>;
			crtc-ovl-usage = <7>, <8>, <0x10>, <0x20>;

			default-emi-eff = <8500>;
			emi-eff-lp5-table =
				<2964 3648 5110 5795 6388 7066 7215 7849
				7774 8264 7937 8330 7920 8344 7811 8257>;

			/* define threads, see mt6873-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 24 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
				<&gce 22 0 CMDQ_THR_PRIO_1>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_CFG3",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_TRIG_LOOP3",
				"CLIENT_EVENT_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_PQ0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6989-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6989-gce.h */
			gce-event-names =
				"disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_token_stream_dirty1",
				"disp_token_stream_dirty3",
				"disp_wait_dsi0_te",
				"disp_wait_dsi1_te",
				"disp_token_stream_eof0",
				"disp_token_stream_eof1",
				"disp_token_stream_eof3",
				"disp_dsi0_eof",
				"disp_dsi1_eof",
				"disp_token_esd_eof0",
				"disp_token_esd_eof1",
				"disp_token_esd_eof3",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_stream_block1",
				"disp_token_stream_block3",
				"disp_token_cabc_eof0",
				"disp_token_cabc_eof1",
				"disp_token_cabc_eof3",
				"disp_wdma0_eof2",
				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
				"disp_ovlsys_wdma2_eof2",
				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2",
				"disp_token_disp_te0",
				"disp_token_disp_prefetch_te0",
				"disp_gpio_te0",
				"disp_gpio_te1",
				"disp_dsi0_targetline0",
				"disp_ovlsys_wdma0_eof0",
				"disp_token_disp_v_idle_power_on0",
				"disp_token_disp_check_trigger_merge0",
				"dpc_disp1_prete",
				"disp_mdp_rdma0_eof3",
				"disp_y2r_eof3";

			gce-events =
				<&gce CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI1_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_3>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_WDMA2_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_SOF>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_OVL1_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_TE_0>,
				<&gce CMDQ_SYNC_TOKEN_PREFETCH_TE_0>,
				<&gce CMDQ_EVENT_DSI0_TE_I_DSI0_TE_I>,
				<&gce CMDQ_EVENT_DSI1_TE_I_DSI1_TE_I>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_TARGET_LINE_ENG_EVENT>,
				<&gce CMDQ_EVENT_OVL0_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_VIDLE_POWER_ON>,
				<&gce CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE>,
				<&gce CMDQ_EVENT_DPC_DT6_DONE>,
				<&gce CMDQ_EVENT_DISP0EVENT0_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP0EVENT1_DISP_Y2R0_FRAME_DONE>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_IDLEMGR_ASYNC",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_ODDMR_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_MML_SUPPORT_CMD_MODE",
				"MTK_DRM_OPT_MML_PQ",
				"MTK_DRM_OPT_MML_IR",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH",
				"MTK_DRM_OPT_RES_SWITCH_ON_AP",
				"MTK_DRM_OPT_PREFETCH_TE",
				"MTK_DRM_OPT_VIDLE_APSRC_OFF",
				"MTK_DRM_OPT_VIDLE_DSI_PLL_OFF",
				"MTK_DRM_OPT_CHECK_TRIGGER_MERGE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_OVL_BW_MONITOR",
				"MTK_DRM_OPT_GPU_CACHE",
				"MTK_DRM_OPT_SPHRT",
				"MTK_DRM_OPT_SDPA_OVL_SWITCH",
				"MTK_DRM_OPT_HRT_BY_LARB",
				"MTK_DRM_OPT_TILE_OVERHEAD",
				"MTK_DRM_OPT_VIDLE_TOP_EN",
				"MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN",
				"MTK_DRM_OPT_VIDLE_DVFS_DT_EN",
				"MTK_DRM_OPT_VIDLE_QOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_GCE_TS_EN",
				"MTK_DRM_OPT_DPC_PRE_TE_EN",
				"MTK_DRM_OPT_PARTIAL_UPDATE",
				"MTK_DRM_OPT_SLC_ALL_CACHE",
				"MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_ASYNC*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<1>, /*MTK_DRM_OPT_MSYNC2_0*/
				<1>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<1>, /*MTK_DRM_OPT_MML_SUPPORT_CMD_MODE*/
				<1>, /*MTK_DRM_OPT_MML_PQ*/
				<1>, /*MTK_DRM_OPT_MML_IR*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH_ON_AP*/
				<0>, /*MTK_DRM_OPT_PREFETCH_TE*/
				<0>, /*MTK_DRM_OPT_VIDLE_APSRC_OFF*/
				<0>, /*MTK_DRM_OPT_VIDLE_DSI_PLL_OFF*/
				<0>, /*MTK_DRM_OPT_CHECK_TRIGGER_MERGE*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<1>, /*MTK_DRM_OPT_OVL_BW_MONITOR*/
				<0>, /*MTK_DRM_OPT_GPU_CACHE*/
				<1>, /*MTK_DRM_OPT_SPHRT*/
				<0>, /*MTK_DRM_OPT_SDPA_OVL_SWITCH*/
				<1>, /*MTK_DRM_OPT_HRT_BY_LARB*/
				<0>, /*MTK_DRM_OPT_TILE_OVERHEAD*/
				<1>, /*MTK_DRM_OPT_VIDLE_TOP_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN*/
				<1>, /*MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_DVFS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_QOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_GCE_TS_EN*/
				<0>, /*MTK_DRM_OPT_DPC_PRE_TE_EN*/
				<1>, /*MTK_DRM_OPT_PARTIAL_UPDATE*/
				<1>, /*MTK_DRM_OPT_SLC_ALL_CACHE*/
				<0>; /*MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE*/
		};

		disp-sec {
			compatible = "mediatek,disp-sec-aidctl";
		};

		disp-mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 436 IRQ_TYPE_NONE 0>;
		};

		disp_aal0: disp-aal0@14002000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6989-disp-aal";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
			aal-dre3 = <&disp_mdp_aal0>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
		};

		disp_aal1: disp-aal1@14003000 {
			compatible = "mediatek,disp_aal1",
						"mediatek,mt6989-disp-aal";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL1>;
			aal-dre3 = <&disp_mdp_aal1>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
		};

		disp_c3d0: disp-c3d0@14004000 {
			compatible = "mediatek,disp_c3d0",
						"mediatek,mt6989-disp-c3d";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D0>;
		};

		disp_c3d1: disp-c3d1@14005000 {
			compatible = "mediatek,disp_c3d1",
						"mediatek,mt6989-disp-c3d";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D1>;
		};

		disp_ccorr0: disp-ccorr0@14006000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6989-disp-ccorr";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
		};

		disp_ccorr1: disp-ccorr1@14007000 {
			compatible = "mediatek,disp_ccorr1",
						"mediatek,mt6989-disp-ccorr";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR1>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
		};

		disp_ccorr2: disp-ccorr2@14008000 {
			compatible = "mediatek,disp_ccorr2",
						"mediatek,mt6989-disp-ccorr";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR2>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
		};

		disp_ccorr3: disp-ccorr3@14009000 {
			compatible = "mediatek,disp_ccorr3",
						"mediatek,mt6989-disp-ccorr";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR3>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
		};

		disp_chist0: disp-chist0@1400a000 {
			compatible = "mediatek,disp_chist0",
						"mediatek,mt6989-disp-chist";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CHIST0>;
		};

		disp_chist1: disp-chist1@1400b000 {
			compatible = "mediatek,disp_chist1",
						"mediatek,mt6989-disp-chist";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CHIST1>;
		};

		disp_color0: disp-color0@1400c000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6989-disp-color";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		disp_color1: disp-color1@1400d000 {
			compatible = "mediatek,disp_color1",
						"mediatek,mt6989-disp-color";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR1>;
		};

		disp_dither0: disp-dither0@1400e000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6989-disp-dither";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither1: disp-dither1@1400f000 {
			compatible = "mediatek,disp_dither1",
						"mediatek,mt6989-disp-dither";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER1>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither2: disp-dither2@14010000 {
			compatible = "mediatek,disp_dither2",
						"mediatek,mt6989-disp-dither";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER2>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_gamma0: disp-gamma0@14011000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6989-disp-gamma";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_gamma1: disp-gamma1@14012000 {
			compatible = "mediatek,disp_gamma1",
						"mediatek,mt6989-disp-gamma";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA1>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_mdp_aal0: disp-mdp-aal0@14013000 {
			compatible = "mediatek,disp_mdp_aal0",
						"mediatek,mt6989-dmdp-aal";
			reg = <0 0x14013000 0 0x1000>;
			interrupts = <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_MDP_AAL0>;
			clock-names = "DRE3_AAL0";
		};

		disp_mdp_aal1: disp-mdp-aal1@1401f000 {
			compatible = "mediatek,disp_mdp_aal1",
						"mediatek,mt6989-dmdp-aal";
			reg = <0 0x1401f000 0 0x1000>;
			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_MDP_AAL1>;
			clock-names = "DRE3_AAL1";
		};

		disp_tdshp0: disp-tdshp0@1401c000 {
			compatible = "mediatek,disp_tdshp0",
						"mediatek,mt6989-disp-tdshp";
			reg = <0 0x1401c000 0 0x1000>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp_tdshp1: disp-tdshp1@1401d000 {
			compatible = "mediatek,disp_tdshp1",
						"mediatek,mt6989-disp-tdshp";
			reg = <0 0x1401d000 0 0x1000>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP1>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp_mdp_rdma0: disp-mdp-rdma0@14014000 {
			compatible = "mediatek,disp_mdp_rdma0",
						"mediatek,mt6989-disp-mdp-rdma";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_MDP_RDMA0>;
			mediatek,larb = <&smi_larb32 SMMU_L32_P4_DISP_MDP_RDMA0>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P4_DISP_MDP_RDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_MDP_RDMA0_hrt_qos";
		};

		disp_oddmr0: disp-oddmr0@14015000 {
			compatible = "mediatek,disp_oddmr0",
				"mediatek,mt6989-disp-oddmr";
			reg = <0 0x14015000 0 0x2000>;
			interrupts = <GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_ODDMR0>;
			mediatek,larb-oddmr-dmrr = <0>;
			mediatek,larb-oddmr-odr = <1>;
			mediatek,larb-oddmr-odw = <2>;
			mediatek,larb = <&smi_larb32 SMMU_L32_P5_DISP_ODDMR0_DMRR>,
					<&smi_larb32 SMMU_L32_P6_DISP_ODDMR0_ODR>,
					<&smi_larb32 SMMU_L32_P7_DISP_ODDMR0_ODW>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P6_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P7_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P6_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L32_P7_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_ODDMR0_DMRR",
						"DDP_COMPONENT_ODDMR0_ODR",
						"DDP_COMPONENT_ODDMR0_ODW",
						"DDP_COMPONENT_ODDMR0_DMRR_HRT",
						"DDP_COMPONENT_ODDMR0_ODR_HRT",
						"DDP_COMPONENT_ODDMR0_ODW_HRT";
		};

		disp_wdma0: disp-wdma0@1401e000 {
			compatible = "mediatek,disp_wdma0",
					"mediatek,mt6989-disp-wdma";
			reg = <0 0x1401e000 0 0x1000>;
			interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA1>;
			fifo-size-1plane = <2176>;
			fifo-size-2plane = <1446>;
			fifo-size-uv-2plane = <723>;
			fifo-size-3plane = <1443>;
			fifo-size-uv-3plane = <360>;
			mediatek,larb = <&smi_larb32>;
			mediatek,smi-id = <32>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		dispsys1-config@1401f000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0 0x1401f000 0 0x1000>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_NONE 0>;
		};

		disp1-mutex0@14020000 {
			compatible = "mediatek,disp1_mutex0";
			reg = <0 0x14020000 0 0x1000>;
			interrupts = <GIC_SPI 487 IRQ_TYPE_NONE 0>;
		};

		disp-dram-sub-comm0@14021000 {
			compatible = "mediatek,disp_dram_sub_comm0";
			reg = <0 0x14021000 0 0x1000>;
		};

		disp-mmsram-sub-comm0@14022000 {
			compatible = "mediatek,disp_mmsram_sub_comm0";
			reg = <0 0x14022000 0 0x1000>;
		};

		disp_y2r0: disp-y2r0@14023000 {
			compatible = "mediatek,disp_y2r0",
					"mediatek,mt6989-disp-y2r";
			reg = <0 0x14023000 0 0x1000>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_Y2R0>;
		};

		disp1_r2y0: disp1-r2y0@14216000 {
			compatible = "mediatek,disp1_r2y0",
					"mediatek,mt6989-disp1-r2y";
			reg = <0 0x14216000 0 0x1000>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_R2Y0>;
		};

		i2c@14025000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14025000 0 0x1000>;
		};

		reserved@14026000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14026000 0 0x1da000>;
		};

		dispsys1-config@14200000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0 0x14200000 0 0x1000>;
		};

		disp1_mutex0: disp1-mutex0@14201000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6989-disp-mutex";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS0_SHUTDOWN>;
			mediatek,mml = <&mmlsys_config>;
			dispsys-num = <2>;
			ovlsys-num = <2>;
			reg = <0 0x14001000 0 0x1000>,
				  <0 0x14201000 0 0x1000>,
				  <0 0x14401000 0 0x1000>,
				  <0 0x14601000 0 0x1000>;
			interrupts = <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
				 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
				 <&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
				 <&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>;
		};

		disp1-mdp-rdma0@14202000 {
			compatible = "mediatek,disp1_mdp_rdma0";
			reg = <0 0x14202000 0 0x1000>;
			interrupts = <GIC_SPI 489 IRQ_TYPE_NONE 0>;
		};

		disp1-splitter0@14203000 {
			compatible = "mediatek,disp1_splitter0";
			reg = <0 0x14203000 0 0x1000>;
			interrupts = <GIC_SPI 490 IRQ_TYPE_NONE 0>;
		};

		disp1-splitter1@14204000 {
			compatible = "mediatek,disp1_splitter1";
			reg = <0 0x14204000 0 0x1000>;
			interrupts = <GIC_SPI 491 IRQ_TYPE_NONE 0>;
		};

		disp1_vdcm0: disp1-vdcm0@14205000 {
			compatible = "mediatek,disp1_vdcm0";
				//"mediatek,mt6989-disp-vdcm";
			reg = <0 0x14205000 0 0x1000>;
			interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_spr0: disp-spr@1401b000 {
			compatible = "mediatek,disp_spr0",
				"mediatek,mt6989-disp-spr";
			reg = <0 0x1401b000 0 0x1000>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_SPR0>;
		};

		disp_postalign0: disp-postalign0@14024000 {
			compatible = "mediatek,disp_postalign0",
						"mediatek,mt6989-disp-postalign";
			reg = <0 0x14024000 0 0x1000>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTALIGN0>;
		};

		disp_dsc_wrap0: disp1-dsc-wrap0@14206000 {
			compatible = "mediatek,disp1_dsc_wrap0",
				"mediatek,mt6989-disp-dsc";
			reg = <0 0x14206000 0 0x1000>;
			interrupts = <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0>;
		};

		disp_dsc_wrap1: disp1-dsc-wrap1@14207000 {
			compatible = "mediatek,disp1_dsc_wrap1",
				"mediatek,mt6989-disp-dsc";
			reg = <0 0x14207000 0 0x1000>;
			interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1>;
		};

		disp_dsc_wrap2: disp1-dsc-wrap2@14208000 {
			compatible = "mediatek,disp1_dsc_wrap2",
				"mediatek,mt6989-disp-dsc";
			reg = <0 0x14208000 0 0x1000>;
			interrupts = <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2>;
		};

		disp1_dp_intf0: disp1-dp-intf0@14209000 {
			compatible = "mediatek,disp1_dp_intf0",
						"mediatek,mt6989-dp-intf";
			reg = <0 0x14209000 0 0x1000>;
			interrupts = <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0>,
				<&dispsys1_config_clk CLK_MM1_MOD4>,
				<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
				<&topckgen_clk CLK_TOP_DP_SEL>,
				<&topckgen_clk CLK_TOP_TVDPLL_D4>,
				<&topckgen_clk CLK_TOP_TVDPLL_D8>,
				<&topckgen_clk CLK_TOP_TVDPLL_D16>,
				<&topckgen_clk CLK_TOP_TVDPLL>;
			clock-names = "hf_fmm_ck",
					"hf_fdp_ck",
					"MUX_VCORE_DP",
					"MUX_DP",
					"TVDPLL_D4",
					"TVDPLL_D8",
					"TVDPLL_D16",
					"DPI_CK";
			phys = <&dp_tx>;
			phy-names = "dp_tx";
		};

		dp_tx: dp-tx@11e60000 {
			compatible = "mediatek,mt6989-dp_tx",
					"mediatek,dp_tx";
			reg = <0 0x11e60000 0 0x5000>;
			mediatek,vs-voter = <&pmic 0x149a 0x20 1>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_DP_TX>;
			interrupts = <GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH 0>;
			#phy-cells = <0>;
			dptx,phy-params = <0x221c1814 0x24241e18 0x0000302a
					0x0e080400 0x000c0600 0x00000006>;
		};

		dsi0: dsi0@1420a000 {
			compatible = "mediatek,disp1_dsi0",
					"mediatek,mt6989-dsi";
			reg = <0 0x1420a000 0 0x1000>;
			interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSI0>,
					<&dispsys1_config_clk CLK_MM1_MOD1>,
					<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		dsi1: dsi1@1420b000 {
			status = "disabled";
			compatible = "mediatek,disp1_dsi1",
					"mediatek,mt6989-dsi";
			reg = <0 0x1420b000 0 0x1000>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSI1>,
					<&dispsys1_config_clk CLK_MM1_MOD2>,
					<&mipi_tx_config1>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config1>;
			phy-names = "dphy";
		};

		dsi2: dsi2@1420c000 {
			status = "disabled";
			compatible = "mediatek,disp1_dsi2",
					"mediatek,mt6989-dsi";
			reg = <0 0x1420c000 0 0x1000>;
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSI2>,
					<&dispsys1_config_clk CLK_MM1_MOD3>,
					<&mipi_tx_config1>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config1>;
			phy-names = "dphy";
		};

		disp_merge0: disp1-merge0@1420d000 {
			compatible = "mediatek,disp1_merge0";
				//"mediatek,mt6989-disp-merge";
			reg = <0 0x1420d000 0 0x1000>;
			interrupts = <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_wdma1: disp1-wdma0@1420e000 {
			compatible = "mediatek,disp_wdma1",
					"mediatek,mt6989-disp-wdma";
			reg = <0 0x1420e000 0 0x1000>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA0>;
			fifo-size-1plane = <1208>;
			fifo-size-2plane = <800>;
			fifo-size-uv-2plane = <400>;
			fifo-size-3plane = <797>;
			fifo-size-uv-3plane = <198>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		disp1-smi-larb0@1420f000 {
			compatible = "mediatek,disp1_smi_larb0";
			reg = <0 0x1420f000 0 0x1000>;
			interrupts = <GIC_SPI 509 IRQ_TYPE_NONE 0>;
		};

		disp1-dram-sub-comm0@14210000 {
			compatible = "mediatek,disp1_dram_sub_comm0";
			reg = <0 0x14210000 0 0x1000>;
		};

		disp1-dram-sub-comm1@14211000 {
			compatible = "mediatek,disp1_dram_sub_comm1";
			reg = <0 0x14211000 0 0x1000>;
		};

		disp1-dram-sub-comm2@14212000 {
			compatible = "mediatek,disp1_dram_sub_comm2";
			reg = <0 0x14212000 0 0x1000>;
		};

		disp1-dram-sub-comm3@14213000 {
			compatible = "mediatek,disp1_dram_sub_comm3";
			reg = <0 0x14213000 0 0x1000>;
		};

		disp1-mmsram-sub-comm0@14214000 {
			compatible = "mediatek,disp1_mmsram_sub_comm0";
			reg = <0 0x14214000 0 0x1000>;
		};

		disp1-mmsram-sub-comm1@14215000 {
			compatible = "mediatek,disp1_mmsram_sub_comm1";
			reg = <0 0x14215000 0 0x1000>;
		};

		disp_wdma2: disp1-disp-wdma1@14217000 {
			compatible = "mediatek,disp1_disp_wdma1";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x14217000 0 0x1000>;
			interrupts = <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA1>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <140>;
			fifo-size-uv-2plane = <70>;
			fifo-size-3plane = <137>;
			fifo-size-uv-3plane = <33>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		disp_wdma3: disp1-disp-wdma2@14218000 {
			compatible = "mediatek,disp1_disp_wdma2";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x14218000 0 0x1000>;
			interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA2>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		disp1-disp-gdma0@14219000 {
			compatible = "mediatek,disp1_disp_gdma0";
			reg = <0 0x14219000 0 0x1000>;
		};

		i2c@1421a000 {
			compatible = "mediatek,i2c";
			reg = <0 0x1421a000 0 0x1000>;
		};

		reserved@1421b000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421b000 0 0x1000>;
		};

		reserved@1421c000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421c000 0 0x1000>;
		};

		reserved@1421d000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421d000 0 0x1000>;
		};

		reserved@1421e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421e000 0 0x1000>;
		};

		reserved@1421f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421f000 0 0x1000>;
		};

		reserved@14220000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14220000 0 0x1000>;
		};

		reserved@14221000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14221000 0 0x1000>;
		};

		reserved@14222000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14222000 0 0x1000>;
		};

		reserved@14223000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14223000 0 0x1000>;
		};

		reserved@14224000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14224000 0 0x1000>;
		};

		reserved@14225000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14225000 0 0x1000>;
		};

		disp_dpc: disp-dpc@14226000 {
			compatible = "mediatek,mt6989-disp-dpc";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			reg =
				<0 0x14226000 0 0x1000>,
				<0 0x1c000000 0 0x1000>,
				<0 0x1c001000 0 0x1000>,
				<0 0x1ec45130 0 0x4>,             /* hwvote */
				<0 0x1ec352b8 0 0x4>,             /* hfrp */
				<0 0x1c00f000 0 0x4>,             /* dvfsrc_apb */
				<0 0x1c00f2a0 0 0x4>;             /* dvfsrc_apb */
			reg-names =
				"DPC_BASE",
				"VLP_BASE",
				"SPM_BASE",
				"hw_vote_status",
				"vdisp_dvsrc_debug_sta_7",
				"dvfsrc_en",
				"dvfsrc_debug_sta_1";
			interrupts =
				<GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH 0>, /* DPC_DISP_IRQ_BIT */
				<GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH 0>; /* DPC_MML_IRQ_BIT */
			mboxes = <&gce 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			event-ovl0-off = /bits/ 16 <CMDQ_EVENT_DPC_OVL0_MTCMOS_OFF>;
			event-ovl0-on = /bits/ 16 <CMDQ_EVENT_DPC_OVL0_MTCMOS_ON>;
			event-disp1-off = /bits/ 16 <CMDQ_EVENT_DPC_DISP1_MTCMOS_OFF>;
			event-disp1-on = /bits/ 16 <CMDQ_EVENT_DPC_DISP1_MTCMOS_ON>;
		};

		reserved@14227000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14227000 0 0x1d9000>;
		};

		ovlsys-config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14400000 0 0x1000>;
		};

		disp-mutex0@14401000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14401000 0 0x1000>;
		};

		disp_ovl0_2l: disp-ovl0-2l@14402000 {
			compatible = "mediatek,disp_ovl0_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14402000 0 0x1000>;
			interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL0_2L>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
			//mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			iommus = <&mm_smmu 35>;
			mtk,iommu-group = <&mm_iommu_group_0>;
			mtk,smmu-dma-mode = "bypass";
			mediatek,larb = <&smi_larb0 SMMU_L0_P1_OVL_RDMA0_0>,
					<&smi_larb1 SMMU_L1_P0_OVL_RDMA0_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L0_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L1_P0_OVL_RDMA0_1)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L0_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L0_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L1_P0_OVL_RDMA0_1)
					 &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
					     "DDP_COMPONENT_OVL0_2L_qos_other",
					     "DDP_COMPONENT_OVL0_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL0_2L_hrt_qos",
					     "DDP_COMPONENT_OVL0_2L_hrt_qos_other";
		};

		disp_ovl1_2l: disp-ovl1-2l@14403000 {
			compatible = "mediatek,disp_ovl1_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14403000 0 0x1000>;
			interrupts = <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL1_2L>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larb = <&smi_larb20 SMMU_L20_P1_OVL_RDMA1_0>,
					<&smi_larb21 SMMU_L21_P0_OVL_RDMA1_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L20_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L21_P0_OVL_RDMA1_1)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L20_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L20_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L21_P0_OVL_RDMA1_1)
					 &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
					     "DDP_COMPONENT_OVL1_2L_qos_other",
					     "DDP_COMPONENT_OVL1_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL1_2L_hrt_qos",
					     "DDP_COMPONENT_OVL1_2L_hrt_qos_other";
		};

		disp_ovl2_2l: disp-ovl2-2l@14404000 {
			compatible = "mediatek,disp_ovl2_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14404000 0 0x1000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL2_2L>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larb = <&smi_larb0 SMMU_L0_P3_OVL_RDMA2_0>,
					<&smi_larb1 SMMU_L1_P1_OVL_RDMA2_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L0_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L1_P1_OVL_RDMA2_1)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L0_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L0_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L1_P1_OVL_RDMA2_1)
					 &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos",
					     "DDP_COMPONENT_OVL2_2L_qos_other",
					     "DDP_COMPONENT_OVL2_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL2_2L_hrt_qos",
					     "DDP_COMPONENT_OVL2_2L_hrt_qos_other";
		};

		disp-ovl3-2l@14405000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0 0x14405000 0 0x1000>;
			interrupts = <GIC_SPI 472 IRQ_TYPE_NONE 0>;
		};

		ovl0_rsz0: ovl-rsz0@14406000 {
			compatible = "mediatek,ovl0_rsz0",
				"mediatek,mt6989-disp-rsz";
			reg = <0 0x14406000 0 0x1000>;
			interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_RSZ1>;
		};

		ovl_mdp_rsz0: disp-mdp-rsz0@14407000 {
			compatible = "mediatek,disp_mdp_rsz0";
				//"mediatek,mt6989-disp-mdp-rsz";
			reg = <0 0x14407000 0 0x1000>;
			interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		ovl_wdma0: disp-wdma0@14408000 {
			compatible = "mediatek,disp_wdma0";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x14408000 0 0x1000>;
			interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_WDMA0>;
			fifo-size-1plane = <961>;
			fifo-size-2plane = <636>;
			fifo-size-uv-2plane = <318>;
			fifo-size-3plane = <633>;
			fifo-size-uv-3plane = <157>;
			mediatek,larb = <&smi_larb21>;
			mediatek,smi-id = <21>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		ovl0_ufbc_wdma0: disp-ufbc-wdma0@14409000 {
			status = "disabled";
			compatible = "mediatek,disp_ufbc_wdma0";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x14409000 0 0x1000>;
			interrupts = <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_UFBC_WDMA0>;
		};

		ovl_wdma1: disp-wdma2@1440a000 {
			compatible = "mediatek,disp_wdma2";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x1440a000 0 0x1000>;
			interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_WDMA2>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		disp_rsz0: disp-rsz0@14019000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6989-disp-rsz";
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		disp_rsz1: disp-rsz1@1401a000 {
			compatible = "mediatek,disp_rsz1",
					"mediatek,mt6989-disp-rsz";
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ1>;
		};

		disp_postmask0: disp-postmask0@14017000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6989-disp-postmask";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
			mediatek,larb = <&smi_larb32>;
			//mediatek,smi-id = <32>;
			//iommus = <&disp_iommu M4U_PORT_L32_DISP_POSTMASK0>;
		};

		disp_postmask1: disp-postmask1@14018000 {
			compatible = "mediatek,disp_postmask1",
						"mediatek,mt6989-disp-postmask";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK1>;
			mediatek,larb = <&smi_larb32>;
			//mediatek,smi-id = <33>;
			//iommus = <&disp_iommu M4U_PORT_L33_DISP_POSTMASK0>;
		};

		inlinerot0: inlinerot@1440b000 {
			compatible = "mediatek,inlinerot",
				"mediatek,mt6989-disp-inlinerotate";
			clocks = <&ovlsys_config_clk CLK_OVL_INLINEROT0>;
			reg = <0 0x1440b000 0 0x1000>;
		};

		inlinerot1: inlinerot@1460b000 {
			compatible = "mediatek,inlinerot",
				"mediatek,mt6989-disp-inlinerotate";
			clocks =  <&ovlsys1_config_clk CLK_OVL1_INLINEROT0>;
			reg = <0 0x1460b000 0 0x1000>;
		};

		ovl_dli_async0: ovl-dli-async0@14400000 {
			compatible = "mediatek,ovl_dli_async0",
				"mediatek,mt6989-disp-dli-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>;
		};

		ovl1_dli_async0: ovl1-dli-async0@14600000 {
			compatible = "mediatek,ovl1_dli_async0",
				"mediatek,mt6989-disp-dli-async";
			reg = <0 0x14600000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>;
		};

		ovl_dlo_async0: ovl-dlo-async0@14400000 {
			compatible = "mediatek,ovl_dlo_async0",
				"mediatek,mt6989-disp-dlo-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0>;
		};

		ovl1_dlo_async0: ovl1-dlo-async0@14600000 {
			compatible = "mediatek,ovl1_dlo_async0",
				"mediatek,mt6989-disp-dlo-async";
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC0>;
			reg = <0 0x14600000 0 0x1000>;
		};

		ovl-smi-larb0@1440c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1440c000 0 0x1000>;
			interrupts = <GIC_SPI 483 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb1@1440d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1440d000 0 0x1000>;
			interrupts = <GIC_SPI 484 IRQ_TYPE_NONE 0>;
		};

		ovl-mmsram-sub-comm0@1440e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1440e000 0 0x1000>;
		};

		disp-ovl4-2l@1440f000 {
			compatible = "mediatek,disp_ovl4_2l";
			reg = <0 0x1440f000 0 0x1000>;
			interrupts = <GIC_SPI 478 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb20@14410000 {
			compatible = "mediatek,ovl_smi_larb20";
			reg = <0 0x14410000 0 0x1000>;
			interrupts = <GIC_SPI 485 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb21@14411000 {
			compatible = "mediatek,ovl_smi_larb21";
			reg = <0 0x14411000 0 0x1000>;
			interrupts = <GIC_SPI 486 IRQ_TYPE_NONE 0>;
		};

		ovl_y2r0: ovl-disp-y2r0@14412000 {
			compatible = "mediatek,ovl_y2r0",
			     "mediatek,mt6989-disp-y2r";
			reg = <0 0x14412000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_Y2R0>;
		};

		reserved@14414000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14414000 0 0x1ec000>;
		};

		ovlsys-config@14600000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14600000 0 0x1000>;
		};

		disp-mutex0@14601000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14601000 0 0x1000>;
		};

		disp1_ovl0_2l: disp1-ovl0-2l@14602000 {
			compatible = "mediatek,disp1_ovl0_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14602000 0 0x1000>;
			interrupts = <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_OVL0_2L>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larb = <&smi_larb34 SMMU_L34_P1_OVL_RDMA0_0>,
					<&smi_larb35 SMMU_L35_P0_OVL_RDMA0_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L34_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L35_P0_OVL_RDMA0_1)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L34_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L34_P1_OVL_RDMA0_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L35_P0_OVL_RDMA0_1)
					 &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos",
					     "DDP_COMPONENT_OVL3_2L_qos_other",
					     "DDP_COMPONENT_OVL3_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL3_2L_hrt_qos",
					     "DDP_COMPONENT_OVL3_2L_hrt_qos_other";
		};

		disp1_ovl1_2l: disp1-ovl1-2l@14603000 {
			compatible = "mediatek,disp1_ovl1_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14603000 0 0x1000>;
			interrupts = <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_OVL1_2L>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larb = <&smi_larb36 SMMU_L36_P1_OVL_RDMA1_0>,
					<&smi_larb37 SMMU_L37_P0_OVL_RDMA1_1>;
			interconnects =	<&mmqos MASTER_LARB_PORT(SMMU_L36_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L37_P0_OVL_RDMA1_1)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L36_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L36_P1_OVL_RDMA1_0)
					 &mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L37_P0_OVL_RDMA1_1)
					 &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL4_2L_qos",
					     "DDP_COMPONENT_OVL4_2L_qos_other",
					     "DDP_COMPONENT_OVL4_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL4_2L_hrt_qos",
					     "DDP_COMPONENT_OVL4_2L_hrt_qos_other";
		};

		disp1_ovl2_2l: disp1-ovl2-2l@14604000 {
			compatible = "mediatek,disp1_ovl2_2l",
				"mediatek,mt6989-disp-ovl";
			reg = <0 0x14604000 0 0x1000>;
			interrupts = <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_OVL2_2L>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larb = <&smi_larb34 SMMU_L34_P3_OVL_RDMA2_0>,
					<&smi_larb35 SMMU_L35_P1_OVL_RDMA2_1>;
			interconnects =	<&mmqos MASTER_LARB_PORT(SMMU_L34_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L35_P1_OVL_RDMA2_1)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L34_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L34_P3_OVL_RDMA2_0)
					 &mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L35_P1_OVL_RDMA2_1)
					 &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL5_2L_qos",
					     "DDP_COMPONENT_OVL5_2L_qos_other",
					     "DDP_COMPONENT_OVL5_2L_fbdc_qos",
					     "DDP_COMPONENT_OVL5_2L_hrt_qos",
					     "DDP_COMPONENT_OVL5_2L_hrt_qos_other";
		};

		disp-ovl3-2l@14605000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0 0x14605000 0 0x1000>;
		};

		ovl1_rsz0: ovl1-rsz1@14606000 {
			compatible = "mediatek,ovl1_rsz0",
				"mediatek,mt6989-disp-rsz";
			reg = <0 0x14606000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_RSZ1>;
		};

		ovl1_mdp_rsz0: disp-mdp-rsz1@14607000 {
			compatible = "mediatek,disp_mdp_rsz1";
				//"mediatek,mt6989-disp-mdp-rsz";
			reg = <0 0x14607000 0 0x1000>;
		};

		ovl1_wdma0: disp-wdma0@14608000 {
			compatible = "mediatek,disp_wdma0",
					"mediatek,mt6989-disp-wdma";
			reg = <0 0x14608000 0 0x1000>;
			interrupts = <GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_WDMA0>;
			fifo-size-1plane = <961>;
			fifo-size-2plane = <636>;
			fifo-size-uv-2plane = <318>;
			fifo-size-3plane = <633>;
			fifo-size-uv-3plane = <157>;
			mediatek,larb = <&smi_larb37>;
			mediatek,smi-id = <37>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		ovl1_ufbc_wdma0: disp-ufbc-wdma0@14609000 {
			status = "disabled";
			compatible = "mediatek,disp_ufbc_wdma0";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x14609000 0 0x1000>;
			interrupts = <GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_UFBC_WDMA0>;
		};

		ovl1_wdma1: disp-wdma2@1460a000 {
			compatible = "mediatek,disp_wdma2";
					//"mediatek,mt6989-disp-wdma";
			reg = <0 0x1460a000 0 0x1000>;
			interrupts = <GIC_SPI 525 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_WDMA2>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb35>;
			mediatek,smi-id = <35>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		mipi_tx_config0: mipi-tx-config0@11e90000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6989-mipi-tx";
			reg = <0 0x11e90000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
			dispsys-sel-offset = <0x170 0x174>;
		};

		mipi_tx_config1: mipi-tx-config1@11ea0000 {
			status = "disabled";
			compatible = "mediatek,mipi_tx_config1",
						"mediatek,mt6989-mipi-tx";
			reg = <0 0x11ea0000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx1_pll";
			dispsys-sel-offset = <0x178 0x17c>;
		};

		hcp: hcp@15001000 {
			compatible = "mediatek,hcp7sp";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15001000 0 0x4000>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		imgsys_cmdq: imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-7sp";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15002000 0 0x4000>;
		};

		imgsys_fw: imgsys-fw@15000000 {
			compatible = "mediatek,imgsys-isp7sp-mt6989";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
					<0 0x15700000 0 0x10000>,	/* 1 IMGSYS_TRAW */
					<0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
					<0 0x15100000 0 0x10000>,	/* 3 IMGSYS_DIP */
					<0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
					<0 0x15160000 0 0x10000>,	/* 5 IMGSYS_DIP_NR2 */
					<0 0x15210000 0 0x10000>,	/* 6 IMGSYS_PQDIP_A */
					<0 0x15510000 0 0x10000>,	/* 7 IMGSYS_PQDIP_B */
					<0 0x15200000 0 0x10000>,	/* 8 IMGSYS_WPE_EIS */
					<0 0x15500000 0 0x10000>,	/* 9 IMGSYS_WPE_TNR */
					<0 0x15600000 0 0x10000>,	/* 10 IMGSYS_WPE_LITE */
					<0 0x15220000 0 0x00100>,	/* 11 IMGSYS_WPE1_DIP1 */
					<0 0x15320000 0 0x10000>,	/* 12 IMGSYS_ME */
					<0 0x00000000 0 0x01500>,	/* 13 IMGSYS_ADL_A */
					<0 0x00000000 0 0x01500>,	/* 14 IMGSYS_ADL_B */
					<0 0x15520000 0 0x00100>,	/* 15 IMGSYS_WPE2_DIP1 */
					<0 0x15620000 0 0x00100>,	/* 16 IMGSYS_WPE3_DIP1 */
					<0 0x15110000 0 0x00100>,	/* 17 IMGSYS_DIP_TOP */
					<0 0x15130000 0 0x00100>,	/* 18 IMGSYS_DIP_TOP_NR */
					<0 0x15170000 0 0x00100>,	/* 19 IMGSYS_DIP_TOP_NR2 */
					<0 0x15710000 0 0x00100>,	/* 20 IMGSYS_TRAW_DIP1 */
					<0 0x15330000 0 0x10000>,	/* 21 IMGSYS_ME_MMG */
					<0 0x15780000 0 0x00100>;	/* 22 IMGSYS_VCORE */
			mediatek,hcp = <&hcp>;
			mediatek,larbs = <&smi_larb9>,
					<&smi_larb18>,
					<&smi_larb12>,
					<&smi_img_sub_comm0>,
					<&smi_img_sub_comm3>;
			mediatek,imgsys-cmdq = <&imgsys_cmdq>;
			mediatek,imgsys-ddr-en = <4>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			imgsys-supply = <&gce_m_sec>;
			mboxes =
					/* normal thread */
					<&gce_m 0 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 1 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 2 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 3 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 4 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 5 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 16 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 17 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 18 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 19 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 22 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 23 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 28 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 29 3000 CMDQ_THR_PRIO_1>,
					/* power thread */
					<&gce_m 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 27 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 30 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 31 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					/* secure thread */
					<&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
					<&gce_m_sec 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
					/* thread list end */
				traw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
				traw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
				traw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
				traw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
				traw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
				traw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
				traw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
				traw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
				traw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
				traw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
				ltraw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
				ltraw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
				ltraw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
				ltraw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
				ltraw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
				ltraw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
				ltraw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
				ltraw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
				ltraw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
				ltraw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
				dip-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
				dip-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
				dip-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
				dip-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
				dip-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
				dip-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
				dip-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
				dip-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
				dip-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
				dip-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
				pqa-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
				pqa-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
				pqa-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
				pqa-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
				pqa-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
				pqa-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
				pqa-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
				pqa-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
				pqa-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
				pqa-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
				pqb-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
				pqb-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
				pqb-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
				pqb-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
				pqb-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
				pqb-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
				pqb-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
				pqb-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
				pqb-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
				pqb-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
				wpe-eis-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_0>;
				wpe-eis-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_1>;
				wpe-eis-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_2>;
				wpe-eis-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_3>;
				wpe-eis-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_4>;
				wpe-eis-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_5>;
				wpe-eis-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_6>;
				wpe-eis-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_7>;
				wpe-eis-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_8>;
				wpe-eis-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_9>;
				wpe-tnr-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_0>;
				wpe-tnr-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_1>;
				wpe-tnr-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_2>;
				wpe-tnr-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_3>;
				wpe-tnr-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_4>;
				wpe-tnr-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_5>;
				wpe-tnr-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_6>;
				wpe-tnr-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_7>;
				wpe-tnr-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_8>;
				wpe-tnr-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_9>;
				wpe-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_0>;
				wpe-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_1>;
				wpe-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_2>;
				wpe-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_3>;
				wpe-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_4>;
				wpe-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_5>;
				wpe-lite-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_6>;
				wpe-lite-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_7>;
				wpe-lite-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_8>;
				wpe-lite-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_9>;
				me-done =
					/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
				adl-tile-done =
					/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
				wpe-eis-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
				wpe-tnr-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
				wpe-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
				traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
				ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
				dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
				pqdip-a-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
				pqdip-b-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
				me-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
				apu-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_APUSYS_APU>;
				vss-traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
				vss-ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
				vss-dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
				sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
				sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
				sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
				sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
				sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
				sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
				sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
				sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
				sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
				sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
				sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
				sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
				sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
				sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
				sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
				sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
				sw-sync-token-pool-17 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
				sw-sync-token-pool-18 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
				sw-sync-token-pool-19 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
				sw-sync-token-pool-20 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
				sw-sync-token-pool-21 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
				sw-sync-token-pool-22 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
				sw-sync-token-pool-23 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
				sw-sync-token-pool-24 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
				sw-sync-token-pool-25 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
				sw-sync-token-pool-26 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
				sw-sync-token-pool-27 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
				sw-sync-token-pool-28 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
				sw-sync-token-pool-29 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
				sw-sync-token-pool-30 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
				sw-sync-token-pool-31 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
				sw-sync-token-pool-32 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
				sw-sync-token-pool-33 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
				sw-sync-token-pool-34 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
				sw-sync-token-pool-35 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
				sw-sync-token-pool-36 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
				sw-sync-token-pool-37 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
				sw-sync-token-pool-38 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
				sw-sync-token-pool-39 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
				sw-sync-token-pool-40 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
				sw-sync-token-pool-41 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
				sw-sync-token-pool-42 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
				sw-sync-token-pool-43 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
				sw-sync-token-pool-44 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
				sw-sync-token-pool-45 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
				sw-sync-token-pool-46 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
				sw-sync-token-pool-47 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
				sw-sync-token-pool-48 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
				sw-sync-token-pool-49 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
				sw-sync-token-pool-50 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
				sw-sync-token-pool-51 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
				sw-sync-token-pool-52 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
				sw-sync-token-pool-53 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
				sw-sync-token-pool-54 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
				sw-sync-token-pool-55 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
				sw-sync-token-pool-56 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
				sw-sync-token-pool-57 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
				sw-sync-token-pool-58 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
				sw-sync-token-pool-59 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
				sw-sync-token-pool-60 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
				sw-sync-token-pool-61 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
				sw-sync-token-pool-62 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
				sw-sync-token-pool-63 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
				sw-sync-token-pool-64 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
				sw-sync-token-pool-65 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
				sw-sync-token-pool-66 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
				sw-sync-token-pool-67 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
				sw-sync-token-pool-68 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
				sw-sync-token-pool-69 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
				sw-sync-token-pool-70 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
				sw-sync-token-pool-71 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
				sw-sync-token-pool-72 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
				sw-sync-token-pool-73 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
				sw-sync-token-pool-74 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
				sw-sync-token-pool-75 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
				sw-sync-token-pool-76 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
				sw-sync-token-pool-77 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
				sw-sync-token-pool-78 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
				sw-sync-token-pool-79 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
				sw-sync-token-pool-80 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
				sw-sync-token-pool-81 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
				sw-sync-token-pool-82 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
				sw-sync-token-pool-83 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
				sw-sync-token-pool-84 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
				sw-sync-token-pool-85 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
				sw-sync-token-pool-86 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
				sw-sync-token-pool-87 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
				sw-sync-token-pool-88 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
				sw-sync-token-pool-89 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
				sw-sync-token-pool-90 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
				sw-sync-token-pool-91 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
				sw-sync-token-pool-92 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
				sw-sync-token-pool-93 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
				sw-sync-token-pool-94 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
				sw-sync-token-pool-95 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
				sw-sync-token-pool-96 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
				sw-sync-token-pool-97 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
				sw-sync-token-pool-98 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
				sw-sync-token-pool-99 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
				sw-sync-token-pool-100 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
				sw-sync-token-pool-101 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
				sw-sync-token-pool-102 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
				sw-sync-token-pool-103 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
				sw-sync-token-pool-104 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
				sw-sync-token-pool-105 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
				sw-sync-token-pool-106 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
				sw-sync-token-pool-107 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
				sw-sync-token-pool-108 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
				sw-sync-token-pool-109 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
				sw-sync-token-pool-110 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
				sw-sync-token-pool-111 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
				sw-sync-token-pool-112 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
				sw-sync-token-pool-113 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
				sw-sync-token-pool-114 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
				sw-sync-token-pool-115 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
				sw-sync-token-pool-116 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
				sw-sync-token-pool-117 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
				sw-sync-token-pool-118 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
				sw-sync-token-pool-119 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
				sw-sync-token-pool-120 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
				sw-sync-token-pool-121 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
				sw-sync-token-pool-122 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
				sw-sync-token-pool-123 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
				sw-sync-token-pool-124 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
				sw-sync-token-pool-125 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
				sw-sync-token-pool-126 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
				sw-sync-token-pool-127 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
				sw-sync-token-pool-128 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
				sw-sync-token-pool-129 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
				sw-sync-token-pool-130 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
				sw-sync-token-pool-131 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
				sw-sync-token-pool-132 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
				sw-sync-token-pool-133 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
				sw-sync-token-pool-134 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
				sw-sync-token-pool-135 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
				sw-sync-token-pool-136 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
				sw-sync-token-pool-137 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
				sw-sync-token-pool-138 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
				sw-sync-token-pool-139 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
				sw-sync-token-pool-140 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
				sw-sync-token-pool-141 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_141>;
				sw-sync-token-pool-142 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_142>;
				sw-sync-token-pool-143 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_143>;
				sw-sync-token-pool-144 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_144>;
				sw-sync-token-pool-145 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_145>;
				sw-sync-token-pool-146 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_146>;
				sw-sync-token-pool-147 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_147>;
				sw-sync-token-pool-148 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_148>;
				sw-sync-token-pool-149 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_149>;
				sw-sync-token-pool-150 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_150>;
				sw-sync-token-pool-151 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_151>;
				sw-sync-token-pool-152 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_152>;
				sw-sync-token-pool-153 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_153>;
				sw-sync-token-pool-154 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_154>;
				sw-sync-token-pool-155 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_155>;
				sw-sync-token-pool-156 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_156>;
				sw-sync-token-pool-157 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_157>;
				sw-sync-token-pool-158 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_158>;
				sw-sync-token-pool-159 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_159>;
				sw-sync-token-pool-160 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_160>;
				sw-sync-token-pool-161 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_161>;
				sw-sync-token-pool-162 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_162>;
				sw-sync-token-pool-163 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_163>;
				sw-sync-token-pool-164 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_164>;
				sw-sync-token-pool-165 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_165>;
				sw-sync-token-pool-166 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_166>;
				sw-sync-token-pool-167 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_167>;
				sw-sync-token-pool-168 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_168>;
				sw-sync-token-pool-169 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_169>;
				sw-sync-token-pool-170 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_170>;
				sw-sync-token-pool-171 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_171>;
				sw-sync-token-pool-172 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_172>;
				sw-sync-token-pool-173 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_173>;
				sw-sync-token-pool-174 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_174>;
				sw-sync-token-pool-175 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_175>;
				sw-sync-token-pool-176 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_176>;
				sw-sync-token-pool-177 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_177>;
				sw-sync-token-pool-178 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_178>;
				sw-sync-token-pool-179 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_179>;
				sw-sync-token-pool-180 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_180>;
				sw-sync-token-pool-181 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_181>;
				sw-sync-token-pool-182 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_182>;
				sw-sync-token-pool-183 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_183>;
				sw-sync-token-pool-184 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_184>;
				sw-sync-token-pool-185 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_185>;
				sw-sync-token-pool-186 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_186>;
				sw-sync-token-pool-187 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_187>;
				sw-sync-token-pool-188 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_188>;
				sw-sync-token-pool-189 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_189>;
				sw-sync-token-pool-190 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_190>;
				sw-sync-token-pool-191 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_191>;
				sw-sync-token-pool-192 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_192>;
				sw-sync-token-pool-193 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_193>;
				sw-sync-token-pool-194 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_194>;
				sw-sync-token-pool-195 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_195>;
				sw-sync-token-pool-196 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_196>;
				sw-sync-token-pool-197 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_197>;
				sw-sync-token-pool-198 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_198>;
				sw-sync-token-pool-199 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_199>;
				sw-sync-token-pool-200 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_200>;
				sw-sync-token-pool-201 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_201>;
				sw-sync-token-pool-202 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_202>;
				sw-sync-token-pool-203 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_203>;
				sw-sync-token-pool-204 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_204>;
				sw-sync-token-pool-205 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_205>;
				sw-sync-token-pool-206 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_206>;
				sw-sync-token-pool-207 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_207>;
				sw-sync-token-pool-208 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_208>;
				sw-sync-token-pool-209 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_209>;
				sw-sync-token-pool-210 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_210>;
				sw-sync-token-pool-211 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_211>;
				sw-sync-token-pool-212 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_212>;
				sw-sync-token-pool-213 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_213>;
				sw-sync-token-pool-214 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_214>;
				sw-sync-token-pool-215 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_215>;
				sw-sync-token-pool-216 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_216>;
				sw-sync-token-pool-217 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_217>;
				sw-sync-token-pool-218 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_218>;
				sw-sync-token-pool-219 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_219>;
				sw-sync-token-pool-220 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_220>;
				sw-sync-token-pool-221 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_221>;
				sw-sync-token-pool-222 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_222>;
				sw-sync-token-pool-223 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_223>;
				sw-sync-token-pool-224 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_224>;
				sw-sync-token-pool-225 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_225>;
				sw-sync-token-pool-226 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_226>;
				sw-sync-token-pool-227 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_227>;
				sw-sync-token-pool-228 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_228>;
				sw-sync-token-pool-229 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_229>;
				sw-sync-token-pool-230 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_230>;
				sw-sync-token-pool-231 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_231>;
				sw-sync-token-pool-232 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_232>;
				sw-sync-token-pool-233 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_233>;
				sw-sync-token-pool-234 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_234>;
				sw-sync-token-pool-235 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_235>;
				sw-sync-token-pool-236 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_236>;
				sw-sync-token-pool-237 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_237>;
				sw-sync-token-pool-238 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_238>;
				sw-sync-token-pool-239 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_239>;
				sw-sync-token-pool-240 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_240>;
				sw-sync-token-pool-241 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_241>;
				sw-sync-token-pool-242 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_242>;
				sw-sync-token-pool-243 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_243>;
				sw-sync-token-pool-244 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_244>;
				sw-sync-token-pool-245 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_245>;
				sw-sync-token-pool-246 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_246>;
				sw-sync-token-pool-247 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_247>;
				sw-sync-token-pool-248 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_248>;
				sw-sync-token-pool-249 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_249>;
				sw-sync-token-pool-250 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_250>;
				sw-sync-token-pool-251 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_251>;
				sw-sync-token-pool-252 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_252>;
				sw-sync-token-pool-253 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_253>;
				sw-sync-token-pool-254 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_254>;
				sw-sync-token-pool-255 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_255>;
				sw-sync-token-pool-256 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_256>;
				sw-sync-token-pool-257 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_257>;
				sw-sync-token-pool-258 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_258>;
				sw-sync-token-pool-259 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_259>;
				sw-sync-token-pool-260 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_260>;
				sw-sync-token-pool-261 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_261>;
				sw-sync-token-pool-262 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_262>;
				sw-sync-token-pool-263 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_263>;
				sw-sync-token-pool-264 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_264>;
				sw-sync-token-pool-265 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_265>;
				sw-sync-token-pool-266 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_266>;
				sw-sync-token-pool-267 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_267>;
				sw-sync-token-pool-268 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_268>;
				sw-sync-token-pool-269 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_269>;
				sw-sync-token-pool-270 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_270>;
				sw-sync-token-pool-271 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_271>;
				sw-sync-token-pool-272 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_272>;
				sw-sync-token-pool-273 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_273>;
				sw-sync-token-pool-274 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_274>;
				sw-sync-token-pool-275 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_275>;
				sw-sync-token-pool-276 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_276>;
				sw-sync-token-pool-277 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_277>;
				sw-sync-token-pool-278 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_278>;
				sw-sync-token-pool-279 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_279>;
				sw-sync-token-pool-280 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_280>;
				sw-sync-token-pool-281 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_281>;
				sw-sync-token-pool-282 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_282>;
				sw-sync-token-pool-283 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_283>;
				sw-sync-token-pool-284 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_284>;
				sw-sync-token-pool-285 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_285>;
				sw-sync-token-pool-286 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_286>;
				sw-sync-token-pool-287 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_287>;
				sw-sync-token-pool-288 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_288>;
				sw-sync-token-pool-289 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_289>;
				sw-sync-token-pool-290 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_290>;
				sw-sync-token-pool-291 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_291>;
				sw-sync-token-pool-292 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_292>;
				sw-sync-token-pool-293 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_293>;
				sw-sync-token-pool-294 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_294>;
				sw-sync-token-pool-295 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_295>;
				sw-sync-token-pool-296 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_296>;
				sw-sync-token-pool-297 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_297>;
				sw-sync-token-pool-298 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_298>;
				sw-sync-token-pool-299 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_299>;
				sw-sync-token-pool-300 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_300>;
				sw-sync-token-tzmp-isp-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
				sw-sync-token-tzmp-isp-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
				sw-sync-token-tzmp-adl-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT>;
				sw-sync-token-tzmp-adl-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_SET>;
#if 0
				sw-sync-token-camsys-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
				sw-sync-token-camsys-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
				sw-sync-token-camsys-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
				sw-sync-token-camsys-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
				sw-sync-token-camsys-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
				sw-sync-token-camsys-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
				sw-sync-token-camsys-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
				sw-sync-token-camsys-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
				sw-sync-token-camsys-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
				sw-sync-token-camsys-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
#endif
			clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&imgsys_main_clk CLK_IMG_TRAW1>,
				<&imgsys_main_clk CLK_IMG_DIP0>,
				<&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_WPE2>,
				<&imgsys_main_clk CLK_IMG_AVS>,
				<&imgsys_main_clk CLK_IMG_IPS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_ME>,
				<&imgsys_main_clk CLK_IMG_MMG>,
				<&mmdvfs_mux MMDVFS_USER_IMG>,
				<&mmdvfs_mux MMDVFS_USER_IMG_SMI>;
			clock-names = "IMGSYS_CG_IMG_TRAW0",
				"IMGSYS_CG_IMG_TRAW1",
				"IMGSYS_CG_IMG_DIP0",
				"IMGSYS_CG_IMG_WPE0",
				"IMGSYS_CG_IMG_WPE1",
				"IMGSYS_CG_IMG_WPE2",
				"IMGSYS_CG_IMG_AVS",
				"IMGSYS_CG_IMG_IPS",
				"IMGSYS_CG_SUB_COMMON0",
				"IMGSYS_CG_SUB_COMMON1",
				"IMGSYS_CG_SUB_COMMON2",
				"IMGSYS_CG_SUB_COMMON3",
				"IMGSYS_CG_SUB_COMMON4",
				"IMGSYS_CG_GALS_RX_DIP0",
				"IMGSYS_CG_GALS_RX_DIP1",
				"IMGSYS_CG_GALS_RX_TRAW0",
				"IMGSYS_CG_GALS_RX_WPE0",
				"IMGSYS_CG_GALS_RX_WPE1",
				"IMGSYS_CG_GALS_RX_WPE2",
				"IMGSYS_CG_GALS_RX_IPE0",
				"IMGSYS_CG_GALS_TX_IPE0",
				"IMGSYS_CG_GALS_RX_IPE1",
				"IMGSYS_CG_GALS_TX_IPE1",
				"IMGSYS_CG_IMG_GALS",
				"IMGSYS_CG_IMG_IPE",
				"ME_CG",
				"MMG_CG",
				"mmdvfs_mux",
				"mmdvfs_mux_smi";
			operating-points-v2 = <&opp_table_img>;
			mediatek,imgsys-dvfs-pix-mode = <4>;
			mediatek,imgsys-qos-sc-motr = <2>;
			mediatek,imgsys-qos-sc-nums = <2>;
			mediatek,imgsys-qos-sc-id = <19 20>;
			mediatek,imgsys-qof-ver = <1>;
			interconnects =
				<&mmqos SLAVE_LARB(28)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(22)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos SLAVE_LARB(15)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l10_common_r_0",
				"l22_common_w_0",
				"l9_common_r_1",
				"l15_common_w_1";
		};

		ovl-smi-larb0@1460c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1460c000 0 0x1000>;
		};

		ovl-smi-larb1@1460d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1460d000 0 0x1000>;
		};

		ovl-mmsram-sub-comm0@1460e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1460e000 0 0x1000>;
		};

		disp-ovl4-2l@1460f000 {
			compatible = "mediatek,disp_ovl4_2l";
			reg = <0 0x1460f000 0 0x1000>;
		};

		ovl-smi-larb20@14610000 {
			compatible = "mediatek,ovl_smi_larb20";
			reg = <0 0x14610000 0 0x1000>;
		};

		ovl-smi-larb21@14611000 {
			compatible = "mediatek,ovl_smi_larb21";
			reg = <0 0x14611000 0 0x1000>;
		};

		ovl1_y2r0: ovl1-disp-y2r0@14612000 {
			compatible = "mediatek,ovl1_y2r0",
			     "mediatek,mt6989-disp-y2r";
			reg = <0 0x14612000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVL1_DISP_Y2R0>;
		};

		reserved@14614000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14614000 0 0x1ec000>;
		};


		mtk-aie-debug-7sp-1 {
			compatible = "mediatek,mtk-aie-debug-7sp-1";
		};

		aie: aie@15310000 {
			compatible = "mediatek,aie-isp7sp-1";
			reg = <0 0x15310000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			cmdqsec-supply = <&gce_m_sec>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>,
					<&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			mediatek,larb = <&smi_larb12>;
			mediatek,aov = <&aov>;
			fdvt-frame-done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			sw-sync-token-tzmp-aie-wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			sw-sync-token-tzmp-aie-set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;

			mtk,smmu-shared = <&mm_smmu_hrt_normal>;

			power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_FDVT>,
				<&imgsys_main_clk CLK_IMG_LARB12>;
			clock-names = "VCORE_SUB1",
				"VCORE_SUB0",
				"VCORE_MAIN",
				"VCORE_GALS_DISP",
				"IPE",
				"SUB_COMMON2",
				"SUB_COMMON3",
				"GALS_RX_IPE0",
				"GALS_TX_IPE0",
				"GALS_RX_IPE1",
				"GALS_TX_IPE1",
				"GALS",
				"FDVT",
				"LARB12";
		};

		vdec@16000000 {
			compatible = "mediatek,mt6989-vcodec-dec";
			mediatek,platform = "platform:mt6989";
			mediatek,ipm = <2>;
			mediatek,slc = <1>;
			reg = <0 0x16000000 0 0x1000>,	/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>,	/* VDEC_MISC */
				<0 0x16010000 0 0x1000>,	/* VDEC_LAT_MISC */
				<0 0x16011000 0 0x400>,		/* VDEC_LAT_VLD */
				<0 0x1600f000 0 0x1000>,	/* VDEC_SOC_GCON */
				<0 0x16004000 0 0x1000>,	/* VDEC_RACING_CTRL */
				<0 0x16012000 0 0x1000>,	/* VDEC_LAT_AVC_VLD */
				<0 0x16022000 0 0x1000>,	/* VDEC_AVC_VLD */
				<0 0x16015800 0 0x1000>;	/* VDEC_AV1_VLD */
			reg-names = "VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC",
				"VDEC_LAT_MISC",
				"VDEC_LAT_VLD",
				"VDEC_SOC_GCON",
				"VDEC_RACING_CTRL",
				"VDEC_LAT_AVC_VLD",
				"VDEC_AVC_VLD",
				"VDEC_AV1_VLD";
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mediatek,larbs = <&smi_larb4 &smi_larb5>;
			interrupts = <GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 779 IRQ_TYPE_LEVEL_HIGH 0>;

			power-domains = <&scpsys MT6989_POWER_DOMAIN_VDE0>,
				<&scpsys MT6989_POWER_DOMAIN_VDE1>;
			//mediatek,vcu = <&vcu>;
			clocks = <&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN>,
					<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN>,
					<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names = "SOC_MT_CG_SOC",
					"LAT_MT_CG_VDEC1",
					"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			m4u-ports =
				<SMMU_L4_P0_HW_VDEC_MC_C_EXT>,
				<SMMU_L4_P1_HW_VDEC_UFO_EXT>,
				<SMMU_L4_P2_HW_VDEC_PP_EXT>,
				<SMMU_L4_P4_HW_VDEC_PRED_RD_EXT>,
				<SMMU_L4_P5_HW_VDEC_PRED_WR_EXT>,
				<SMMU_L4_P6_HW_VDEC_PP_WRAP_EXT>,
				<SMMU_L4_P7_HW_VDEC_TILE_EXT>,
				<SMMU_L4_P8_HW_VDEC_VLD_EXT>,
				<SMMU_L4_P9_HW_VDEC_VLD2_EXT>,
				<SMMU_L4_P10_HW_VDEC_AVC_MV_EXT>,
				<SMMU_L4_P3_HW_VDEC_UFO_EX_C>,
				<SMMU_L5_P0_HW_VDEC_LAT0_VLD_EXT>,
				<SMMU_L5_P1_HW_VDEC_LAT0_VLD2_EXT>,
				<SMMU_L5_P5_HW_VDEC_LAT0_AVC_MV_EXT>,
				<SMMU_L5_P6_HW_VDEC_LAT0_PRED_RD_EXT>,
				<SMMU_L5_P7_HW_VDEC_LAT0_TILE_EXT>,
				<SMMU_L5_P8_HW_VDEC_LAT0_WDMA_EXT>,
				<SMMU_L5_P3_HW_VDEC_UFO_ENC_EXT>,
				<SMMU_L5_P4_HW_VDEC_UFO_ENC_EXT_C>,
				<SMMU_L5_P2_HW_VDEC_MC_EXT>,
				<SMMU_L48_VIDEO_UP>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_UFO_ENC",
				"M4U_PORT_VDEC_LAT0_VLD",
				"M4U_PORT_VDEC_LAT0_VLD2",
				"M4U_PORT_VDEC_LAT0_AVC_MV",
				"M4U_PORT_VDEC_LAT0_PRED_RD",
				"M4U_PORT_VDEC_LAT0_TILE",
				"M4U_PORT_VDEC_LAT0_WDMA",
				"M4U_PORT_VDEC_LAT0_UFO_ENC",
				"M4U_PORT_VDEC_LAT0_UFO_ENC_C",
				"M4U_PORT_VDEC_LAT0_MC",
				"M4U_PORT_VDEC_VIDEO_UP_NOR";
			vdec-mmdvfs-in-vcp = <1>;
			vdec-mmdvfs-in-adaptive = <1>;
		};

		smi-larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			reg = <0 0x17010000 0 0x10000>;
			interrupts = <GIC_SPI 545 IRQ_TYPE_NONE 0>;
		};

		venc@17020000 {
			compatible = "mediatek,mt6989-vcodec-enc";
			mediatek,platform = "platform:mt6989";
			mediatek,ipm = <2>;
			reg = <0 0x17020000 0 0x6000>,
				<0 0x17820000 0 0x6000>,
				<0 0x17c20000 0 0x6000>;
			reg-names = "VENC_SYS",
				"VENC_C1_SYS",
				"VENC_C2_SYS";
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mediatek,larbs = <&smi_larb7 &smi_larb8 &smi_larb24>;
			interrupts = <GIC_SPI 546 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 556 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys  MT6989_POWER_DOMAIN_VEN0>,
							<&scpsys MT6989_POWER_DOMAIN_VEN1>,
							<&scpsys MT6989_POWER_DOMAIN_VEN2>;
			//mediatek,vcu = <&vcu>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC>,
				<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC>;
			clock-names = "MT_CG_VENC0",
				"MT_CG_VENC1",
				"MT_CG_VENC2";
			venc-mmdvfs-in-vcp = <1>;
			venc-mmdvfs-in-adaptive = <1>;
			port-arg-num = <3>;
			port-def = <0 SMMU_L7_P0_VENC_RCPU 0>,
				<0 SMMU_L7_P1_VENC_REC 0>,
				<0 SMMU_L7_P2_VENC_BSDMA 0>,
				<0 SMMU_L7_P3_VENC_SV_COMV 0>,
				<0 SMMU_L7_P4_VENC_RD_COMV 0>,
				<0 SMMU_L7_P5_VENC_NBM_RDMA 1>,
				<0 SMMU_L7_P6_VENC_NBM_RDMA_LITE 1>,
				<0 SMMU_L7_P7_JPGENC_Y_RMDA 0>,
				<0 SMMU_L7_P8_JPGENC_C_RDMA 0>,
				<0 SMMU_L7_P9_JPGENC_Q_TABLE 0>,
				<0 SMMU_L7_P10_VENC_SUB_W_LUMA 0>,
				<0 SMMU_L7_P11_VENC_FCS_NBM_RDMA 1>,
				<0 SMMU_L7_P12_VENC_EC_WPP_BSDMA 0>,
				<0 SMMU_L7_P13_VENC_EC_WPP_RDMA 2>,
				<0 SMMU_L7_P14_VENC_DB_SYSRAM_WDMA 1>,
				<0 SMMU_L7_P15_VENC_DB_SYSRAM_RDMA 1>,
				<0 SMMU_L7_P16_JPGENC_BSDMA 0>,
				<0 SMMU_L7_P17_JPGDEC_WDMA_0 0>,
				<0 SMMU_L7_P18_JPGDEC_BSDMA_0 0>,
				<0 SMMU_L7_P19_VENC_NBM_WDMA 1>,
				<0 SMMU_L7_P20_VENC_NBM_WDMA_LITE 1>,
				<0 SMMU_L7_P21_VENC_CUR_LUMA 0>,
				<0 SMMU_L7_P22_VENC_CUR_CHROMA 0>,
				<0 SMMU_L7_P23_VENC_REF_LUMA 0>,
				<0 SMMU_L7_P24_VENC_REF_CHROMA 0>,
				<0 SMMU_L7_P25_VENC_SUB_R_LUMA 0>,
				<0 SMMU_L7_P26_VENC_FCS_NBM_WDMA 1>,
				<0 SMMU_L7_P27_JPGDEC_WDMA_1 0>,
				<0 SMMU_L7_P28_JPGDEC_BSDMA_1 0>,
				<0 SMMU_L7_P29_JPGDEC_HUFF_OFFSET_1 0>,
				<0 SMMU_L7_P30_JPGDEC_HUFF_OFFSET_0 0>,
				<0 SMMU_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM 1>,
				<1 SMMU_L8_P0_VENC_RCPU 0>,
				<1 SMMU_L8_P1_VENC_REC 0>,
				<1 SMMU_L8_P2_VENC_BSDMA 0>,
				<1 SMMU_L8_P3_VENC_SV_COMV 0>,
				<1 SMMU_L8_P4_VENC_RD_COMV 0>,
				<1 SMMU_L8_P5_VENC_NBM_RDMA 1>,
				<1 SMMU_L8_P6_VENC_NBM_RDMA_LITE 1>,
				<1 SMMU_L8_P7_JPGENC_Y_RMDA 0>,
				<1 SMMU_L8_P8_JPGENC_C_RDMA 0>,
				<1 SMMU_L8_P9_JPGENC_Q_TABLE 0>,
				<1 SMMU_L8_P10_VENC_SUB_W_LUMA 0>,
				<1 SMMU_L8_P11_VENC_FCS_NBM_RDMA 1>,
				<1 SMMU_L8_P12_VENC_EC_WPP_BSDMA 0>,
				<1 SMMU_L8_P13_VENC_EC_WPP_RDMA 2>,
				<1 SMMU_L8_P14_VENC_DB_SYSRAM_WDMA 1>,
				<1 SMMU_L8_P15_VENC_DB_SYSRAM_RDMA 1>,
				<1 SMMU_L8_P16_JPGENC_BSDMA 0>,
				<1 SMMU_L8_P17_JPGDEC_WDMA_0 0>,
				<1 SMMU_L8_P18_JPGDEC_BSDMA_0 0>,
				<1 SMMU_L8_P19_VENC_NBM_WDMA 1>,
				<1 SMMU_L8_P20_VENC_NBM_WDMA_LITE 1>,
				<1 SMMU_L8_P21_VENC_CUR_LUMA 0>,
				<1 SMMU_L8_P22_VENC_CUR_CHROMA 0>,
				<1 SMMU_L8_P23_VENC_REF_LUMA 0>,
				<1 SMMU_L8_P24_VENC_REF_CHROMA 0>,
				<1 SMMU_L8_P25_VENC_SUB_R_LUMA 0>,
				<1 SMMU_L8_P26_VENC_FCS_NBM_WDMA 1>,
				<1 SMMU_L8_P27_JPGDEC_WDMA_1 0>,
				<1 SMMU_L8_P28_JPGDEC_BSDMA_1 0>,
				<1 SMMU_L8_P29_JPGDEC_HUFF_OFFSET_1 0>,
				<1 SMMU_L8_P30_JPGDEC_HUFF_OFFSET_0 0>,
				<1 SMMU_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM 1>,
				<2 SMMU_L24_P0_VENC_RCPU 0>,
				<2 SMMU_L24_P1_VENC_REC 0>,
				<2 SMMU_L24_P2_VENC_BSDMA 0>,
				<2 SMMU_L24_P3_VENC_SV_COMV 0>,
				<2 SMMU_L24_P4_VENC_RD_COMV 0>,
				<2 SMMU_L24_P5_VENC_NBM_RDMA 1>,
				<2 SMMU_L24_P6_VENC_NBM_RDMA_LITE 1>,
				<2 SMMU_L24_P7_JPGENC_Y_RMDA 0>,
				<2 SMMU_L24_P8_JPGENC_C_RDMA 0>,
				<2 SMMU_L24_P9_JPGENC_Q_TABLE 0>,
				<2 SMMU_L24_P10_VENC_SUB_W_LUMA 0>,
				<2 SMMU_L24_P11_VENC_FCS_NBM_RDMA 1>,
				<2 SMMU_L24_P12_VENC_EC_WPP_BSDMA 0>,
				<2 SMMU_L24_P13_VENC_EC_WPP_RDMA 2>,
				<2 SMMU_L24_P14_VENC_DB_SYSRAM_WDMA 1>,
				<2 SMMU_L24_P15_VENC_DB_SYSRAM_RDMA 1>,
				<2 SMMU_L24_P16_JPGENC_BSDMA 0>,
				<2 SMMU_L24_P17_JPGDEC_WDMA_0 0>,
				<2 SMMU_L24_P18_JPGDEC_BSDMA_0 0>,
				<2 SMMU_L24_P19_VENC_NBM_WDMA 1>,
				<2 SMMU_L24_P20_VENC_NBM_WDMA_LITE 1>,
				<2 SMMU_L24_P21_VENC_CUR_LUMA 0>,
				<2 SMMU_L24_P22_VENC_CUR_CHROMA 0>,
				<2 SMMU_L24_P23_VENC_REF_LUMA 0>,
				<2 SMMU_L24_P24_VENC_REF_CHROMA 0>,
				<2 SMMU_L24_P25_VENC_SUB_R_LUMA 0>,
				<2 SMMU_L24_P26_VENC_FCS_NBM_WDMA 1>,
				<2 SMMU_L24_P27_JPGDEC_WDMA_1 0>,
				<2 SMMU_L24_P28_JPGDEC_BSDMA_1 0>,
				<2 SMMU_L24_P29_JPGDEC_HUFF_OFFSET_1 0>,
				<2 SMMU_L24_P30_JPGDEC_HUFF_OFFSET_0 0>,
				<2 SMMU_L24_P31_VENC_EC_WPP_BSDMA_SYSRAM 1>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			mediatek,platform = "platform:mt6989";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
				 <&mmdvfs_mux MMDVFS_USER_JPEGENC>;
			clock-names = "jpgenc", "mmdvfs_clk";
			power-domains = <&scpsys  MT6989_POWER_DOMAIN_VEN0>;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mediatek,larb = <&smi_larb7>;
			operating-points-v2 = <&opp_table_venc>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L7_P7_JPGENC_Y_RMDA)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L7_P8_JPGENC_C_RDMA)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L7_P9_JPGENC_Q_TABLE)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L7_P16_JPGENC_BSDMA)
							&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_jpegenc_y_rdma",
					"path_jpegenc_c_rmda",
					"path_jpegenc_q_table",
					"path_jpegenc_bsdma";
		};

		jpgdec0@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>,
				<0 0x17050000 0 0x10000>;
			interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb7>;
			operating-points-v2 = <&opp_table_venc>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC>,
				<&venc_gcon_clk CLK_VEN1_CKE4_JPGDEC_C1>,
				<&mmdvfs_mux MMDVFS_USER_JPEGDEC>;
			clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1", "mmdvfs_clk";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN0>;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		smi-larb8-0@17810000 {
			compatible = "mediatek,smi_larb8_0";
			reg = <0 0x17810000 0 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,mtk-jpgenc_c0_c1";
			mediatek,platform = "platform:mt6989";
			reg = <0 0x17830000 0 0x10000>;
			interrupts = <GIC_SPI 552 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
				     <&venc_gcon_core1_clk  CLK_VEN2_CKE2_JPGENC>,
					 <&mmdvfs_mux MMDVFS_USER_JPEGENC>;
			clock-names = "jpgenc", "jpgenc_c1", "mmdvfs_clk";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN1>;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mediatek,larb = <&smi_larb7 &smi_larb8>;
			operating-points-v2 = <&opp_table_venc>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L8_P7_JPGENC_Y_RMDA)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L8_P8_JPGENC_C_RDMA)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L8_P9_JPGENC_Q_TABLE)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(SMMU_L8_P16_JPGENC_BSDMA)
							&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_jpegenc_y_rdma",
					"path_jpegenc_c_rmda",
					"path_jpegenc_q_table",
					"path_jpegenc_bsdma";
		};

		jpgdec1@17840000 {
			compatible = "mediatek,jpgdec_c1";
			reg = <0 0x17840000 0 0x10000>;
			interrupts = <GIC_SPI 553 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb8>;
			operating-points-v2 = <&opp_table_venc>;
			clocks = <&venc_gcon_core1_clk CLK_VEN1_CKE3_JPGDEC>,
				<&mmdvfs_mux MMDVFS_USER_JPEGDEC>;
			clock-names = "MT_CG_VENC_JPGDEC_C2", "mmdvfs_clk";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_VEN0>;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		mbist@17870000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17870000 0 0x10000>;
		};

		mbist@17880000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17880000 0 0x10000>;
		};

		smi-larb8-1@17c10000 {
			compatible = "mediatek,smi_larb8_1";
			reg = <0 0x17c10000 0 0x10000>;
		};

		mbist@17c60000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17c60000 0 0x10000>;
		};

		apu_top_3: apu-top-3@19020000 {
			compatible = "mt6989,apu_top_3";
			reg = <0 0x19020000 0 0x1000>,		// apu_rcx
				<0 0x19040000 0 0x1000>,	// apu_rcx_dla
				<0 0x190a0000 0 0x11000>,	// apu_are
				<0 0x190e0000 0 0x4000>,	// apu_vcore
				<0 0x190e1000 0 0x2000>,	// apu_md32_mbox
				<0 0x190f0000 0 0x1000>,	// apu_rpc
				<0 0x190f1000 0 0x1000>,	// apu_pcu
				<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
				<0 0x190f3000 0 0x3000>,	// apu_acc
				<0 0x190f6000 0 0x3000>,	// apu_pll
				<0 0x190f7400 0 0x500>,		// apu_rpctop_mdla
				<0 0x19100000 0 0x40000>,	// apu_acx0
				<0 0x19140000 0 0x1000>,	// apu_acx0_rpc_lite
				<0 0x19200000 0 0x40000>,	// apu_acx1
				<0 0x19240000 0 0x1000>,	// apu_acx1_rpc_lite
				<0 0x19300000 0 0x40000>,	// apu_acx2
				<0 0x19340000 0 0x1000>,	// apu_acx3_rpc_lite
				<0 0x1c000000 0 0x1000>,	// sys_vlp
				<0 0x1c001000 0 0x1000>;	// sys_spm
			reg-names =
				"apu_rcx",
				"apu_rcx_dla",
				"apu_are",
				"apu_vcore",
				"apu_md32_mbox",
				"apu_rpc",
				"apu_pcu",
				"apu_ao_ctl",
				"apu_acc",
				"apu_pll",
				"apu_rpctop_mdla",
				"apu_acx0",
				"apu_acx0_rpc_lite",
				"apu_acx1",
				"apu_acx1_rpc_lite",
				"apu_acx2",
				"apu_acx2_rpc_lite",
				"sys_vlp",
				"sys_spm";
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x700000>;
			interrupts = <GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-addr = <0>;
			emi-size = <0x1b00000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xc0000000>;
			flavor-bin = "dx3";
			pinctrl-names = "wf_rst_off",
					"wf_rst_on",
					"wf_rst_pta_uart_init",
					"wf_rst_pta_uart_on",
					"wf_rst_pta_uart_off";
			pinctrl-0 = <&wf_rst_off>;
			pinctrl-1 = <&wf_rst_on>;
			pinctrl-2 = <&wf_rst_pta_uart_init>;
			pinctrl-3 = <&wf_rst_pta_uart_on>;
			pinctrl-4 = <&wf_rst_pta_uart_off>;
			conninfra-emi-addr = <0>;
			conninfra-emi-size = <0xc00000>;
			#thermal-sensor-cells = <1>;
			interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "wifi-perf-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
		};

		wifi_page_pool: wifi-page-pool {
			compatible = "mediatek,wifi_page_pool";
			emi-size = <0x5400000>;
			mpu-protect = <0>;
			dynamic-alloc = <1>;
		};

		apusys_rv: apusys-rv@190e1000 {
			compatible = "mediatek,mt6989-apusys_rv";
			status = "okay";

			reg = <0 0x190e1000 0 0x2000>,
			      <0 0x19001000 0 0x1000>,
			      <0 0x19002000 0 0x10>,
			      <0 0x19050000 0 0x10000>,
			      <0 0x190f2000 0 0x1000>,
			      <0 0x1d000000 0 0x50000>,
			      <0 0x0d2a0000 0 0x10000>,
			      <0 0x190f0000 0 0x1000>;

			reg-names = "apu_mbox",
					"md32_sysctrl",
				    "apu_wdt",
				    "md32_cache_dump",
				    "apu_ao_ctl",
				    "md32_tcm",
				    "md32_debug_apb",
				    "apu_rpc";

			mtk,iommu-group = <&apu_iommu_group_0>;
			iommus = <&apu_smmu 9>;

			interrupts = <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 720 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "apu_wdt",
					"mbox0_irq",
					"mbox1_irq",
					"ce_exp_irq";

			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;
			ce-coredump-buf-sz = <0x010000>;
			regdump-buf-sz = <0x10000>;
			mdla-coredump-buf-sz = <0x0>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};

			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};

			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};

			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};

			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};

			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};

			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};

			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};

			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};

			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};

			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};

			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};

			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};

			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};

			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};

			apu-ipi-ut-rpmsg {
				compatible = "mediatek,apu-ipi-ut-rpmsg";
				mtk,rpmsg-name = "apu-ipi-ut-rpmsg";
			};
		};

		apusys_hw_logger: apusys-hw-logger@19024000 {
			compatible = "mediatek,apusys_hw_logger";
			status = "okay";

			reg = <0 0x19024000 0 0x1000>,
				<0 0x190e1000 0 0x2000>;
			reg-names = "apu_logtop",
					"apu_mbox";
			interrupts = <GIC_SPI 699 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_logtop";

			mtk,iommu-group = <&apu_iommu_group_0>;
			iommus = <&apu_smmu 12>;

			aov-log-buf-sz = <0x100000>;
			enable-interrupt = <0x1>;
			access-rcx-in-atf = <0x1>;
			interrupt-lbc-sz = <0x80000>;
		};

		remoteproc_ccd: remoteproc-ccd {
			compatible = "mediatek,ccd";
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			msg-dev {
				mtk,rpmsg-name = "mtk_ccd_msgdev";
			};
		};

		camisp: camisp@1a000000 {
			compatible = "mediatek,mt6989-camisp";
			reg = <0 0x1a000000 0 0x1000>,
				<0 0x1a0f0000 0 0x18c4>;
			reg-names = "base", "adl";
			mediatek,ccd = <&remoteproc_ccd>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			interrupts =
				<GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd_ipui_rdone
				<GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH 0>; // adlrd
			operating-points-v2 = <&opp_table_cam>;
			clocks = <&mmdvfs_mux MMDVFS_USER_CAM>;
			clock-names = "mmdvfs_mux";
			mboxes = <&gce_m 24 0 CMDQ_THR_PRIO_1>;
		};

		cam_raw_a: cam-raw-a@1a030000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a030000 0 0x8000>,
				  <0 0x1a038000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb16>, <&smi_larb27>;
			interrupts = <GIC_SPI 560 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM>,
				<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_suba_cgpdn",
				"camsys_rawa_larbx_cgpdn",
				"camsys_rawa_cam_cgpdn",
				"camsys_rawa_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L16_P0_CQI_R1>,
				<SMMU_L16_P1_RAWI_R2>,
				<SMMU_L16_P2_RAWI_R3>,
				<SMMU_L16_P4_RAWI_R5>,
				<SMMU_L16_P5_IMGO_R1>,
				<SMMU_L16_P7_FPRI_R1>,
				<SMMU_L16_P8_BPCI_R1>,
				<SMMU_L16_P9_BPCI_R4>,
				<SMMU_L16_P10_LSCI_R1>,
				<SMMU_L16_P11_UFEO_R1>,
				<SMMU_L16_P12_LTMSO_R1>,
				<SMMU_L16_P13_DRZB2NO_R1>,
				<SMMU_L16_P15_AFO_R1>,
				<SMMU_L16_P16_AAO_R1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P0_CQI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P1_RAWI_R2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P2_RAWI_R3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P4_RAWI_R5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P5_IMGO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P7_FPRI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P8_BPCI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P9_BPCI_R4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P10_LSCI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P11_UFEO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P12_LTMSO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P13_DRZB2NO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P15_AFO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L16_P16_AAO_R1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"bpci_r4",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-a@1a040000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a040000 0 0x8000>,
				<0 0x1a048000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_rmsa_clk CLK_CAMSYS_RMSA_LARBX>,
				<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAM>,
				<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAMTG>;
			clock-names = "camsys_rmsa_larbx_cgpdn",
				"camsys_rmsa_cam_cgpdn",
				"camsys_rmsa_camtg_cgpdn";
		};

		cam-yuv-a@1a050000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a050000 0 0x8000>,
				  <0 0x1a058000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb17>;
			interrupts = <GIC_SPI 561 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM>,
				<&camsys_yuva_clk CLK_CAM_YA_CAMTG>;
			clock-names = "camsys_yuva_larbx_cgpdn",
				"camsys_yuva_cam_cgpdn",
				"camsys_yuva_camtg_cgpdn";
			mediatek,smmu-dma-axid =
				<SMMU_L17_P0_YUVO_R1>,
				<SMMU_L17_P1_YUVO_R3>,
				<SMMU_L17_P2_YUVO_R2>,
				<SMMU_L17_P3_YUVO_R5>,
				<SMMU_L17_P4_RGBWI_R1>,
				<SMMU_L17_P6_TCYSO_R1>,
				<SMMU_L17_P7_DRZ4NO_R3>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P0_YUVO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P1_YUVO_R3)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P2_YUVO_R2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P3_YUVO_R5)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P4_RGBWI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P6_TCYSO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L17_P7_DRZ4NO_R3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drz4no_r3";
		};

		cam-raw-b@1a070000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a070000 0 0x8000>,
				  <0 0x1a078000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb43>, <&smi_larb27>;
			interrupts = <GIC_SPI 562 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_rawb_clk CLK_CAM_RB_CAM>,
				<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_subb_cgpdn",
				"camsys_rawb_larbx_cgpdn",
				"camsys_rawb_cam_cgpdn",
				"camsys_rawb_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L43_P0_CQI_R1>,
				<SMMU_L43_P1_RAWI_R2>,
				<SMMU_L43_P2_RAWI_R3>,
				<SMMU_L43_P4_RAWI_R5>,
				<SMMU_L43_P5_IMGO_R1>,
				<SMMU_L43_P7_FPRI_R1>,
				<SMMU_L43_P8_BPCI_R1>,
				<SMMU_L43_P9_BPCI_R4>,
				<SMMU_L43_P10_LSCI_R1>,
				<SMMU_L43_P11_UFEO_R1>,
				<SMMU_L43_P12_LTMSO_R1>,
				<SMMU_L43_P13_DRZB2NO_R1>,
				<SMMU_L43_P15_AFO_R1>,
				<SMMU_L43_P16_AAO_R1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P0_CQI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P1_RAWI_R2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P2_RAWI_R3)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P4_RAWI_R5)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P5_IMGO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P7_FPRI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P8_BPCI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P9_BPCI_R4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P10_LSCI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P11_UFEO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P12_LTMSO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P13_DRZB2NO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P15_AFO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L43_P16_AAO_R1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"bpci_r4",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-b@1a080000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a080000 0 0x8000>,
				<0 0x1a088000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_rmsb_clk CLK_CAMSYS_RMSB_LARBX>,
				<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAM>,
				<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAMTG>;
			clock-names = "camsys_rmsb_larbx_cgpdn",
				"camsys_rmsb_cam_cgpdn",
				"camsys_rmsb_camtg_cgpdn";
		};

		cam-yuv-b@1a090000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a090000 0 0x8000>,
				  <0 0x1a098000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb45>;
			interrupts = <GIC_SPI 563 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAM>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAMTG>;
			clock-names = "camsys_yuvb_larbx_cgpdn",
				"camsys_yuvb_cam_cgpdn",
				"camsys_yuvb_camtg_cgpdn";
			mediatek,smmu-dma-axid =
				<SMMU_L45_P0_YUVO_R1>,
				<SMMU_L45_P1_YUVO_R3>,
				<SMMU_L45_P2_YUVO_R2>,
				<SMMU_L45_P3_YUVO_R5>,
				<SMMU_L45_P4_RGBWI_R1>,
				<SMMU_L45_P6_TCYSO_R1>,
				<SMMU_L45_P7_DRZ4NO_R3>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P0_YUVO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P1_YUVO_R3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P2_YUVO_R2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P3_YUVO_R5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P4_RGBWI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P6_TCYSO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L45_P7_DRZ4NO_R3)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drz4no_r3";
		};

		cam-raw-c@1a0b0000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a0b0000 0 0x8000>,
				  <0 0x1a0b8000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			mediatek,larbs = <&smi_larb44>, <&smi_larb27>;
			interrupts = <GIC_SPI 564 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC>,
				<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
				<&camsys_rawc_clk CLK_CAM_RC_CAM>,
				<&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_subc_cgpdn",
				"camsys_rawc_larbx_cgpdn",
				"camsys_rawc_cam_cgpdn",
				"camsys_rawc_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L44_P0_CQI_R1>,
				<SMMU_L44_P1_RAWI_R2>,
				<SMMU_L44_P2_RAWI_R3>,
				<SMMU_L44_P4_RAWI_R5>,
				<SMMU_L44_P5_IMGO_R1>,
				<SMMU_L44_P7_FPRI_R1>,
				<SMMU_L44_P8_BPCI_R1>,
				<SMMU_L44_P9_BPCI_R4>,
				<SMMU_L44_P10_LSCI_R1>,
				<SMMU_L44_P11_UFEO_R1>,
				<SMMU_L44_P12_LTMSO_R1>,
				<SMMU_L44_P13_DRZB2NO_R1>,
				<SMMU_L44_P15_AFO_R1>,
				<SMMU_L44_P16_AAO_R1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P0_CQI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P1_RAWI_R2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P2_RAWI_R3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P4_RAWI_R5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P5_IMGO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P7_FPRI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P8_BPCI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P9_BPCI_R4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P10_LSCI_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P11_UFEO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P12_LTMSO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P13_DRZB2NO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P15_AFO_R1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L44_P16_AAO_R1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"bpci_r4",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-c@1a0c0000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a0c0000 0 0x8000>,
				<0 0x1a0c8000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_rmsc_clk CLK_CAMSYS_RMSC_LARBX>,
				<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAM>,
				<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAMTG>;
			clock-names = "camsys_rmsc_larbx_cgpdn",
				"camsys_rmsc_cam_cgpdn",
				"camsys_rmsc_camtg_cgpdn";
		};

		cam-yuv-c@1a0d0000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a0d0000 0 0x8000>,
				  <0 0x1a0d8000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			mediatek,larbs = <&smi_larb46>;
			interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAM>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAMTG>;
			clock-names = "camsys_yuvc_larbx_cgpdn",
				"camsys_yuvc_cam_cgpdn",
				"camsys_yuvc_camtg_cgpdn";
			mediatek,smmu-dma-axid =
				<SMMU_L46_P0_YUVO_R1>,
				<SMMU_L46_P1_YUVO_R3>,
				<SMMU_L46_P2_YUVO_R2>,
				<SMMU_L46_P3_YUVO_R5>,
				<SMMU_L46_P4_RGBWI_R1>,
				<SMMU_L46_P6_TCYSO_R1>,
				<SMMU_L46_P7_DRZ4NO_R3>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P0_YUVO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P1_YUVO_R3)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P2_YUVO_R2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P3_YUVO_R5)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P4_RGBWI_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P6_TCYSO_R1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L46_P7_DRZ4NO_R3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drz4no_r3";
		};
		camsv1@1a100000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a100000 0 0x1000>,
				<0 0x1a110000 0 0x1000>,
				<0 0x1a120000 0 0x1000>,
				<0 0x1a108000 0 0x1000>,
				<0 0x1a118000 0 0x1000>,
				<0 0x1a128000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <0>;
			mediatek,cammux-id = <0>;
			mediatek,larbs = <&smi_larb14>;
			interrupts = <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB14>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_A_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb14_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_a_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L14_P0_CAMSV_A_CQI_E1>,
				<SMMU_L14_P1_CAMSV_A0_WDMA>,
				<SMMU_L14_P2_CAMSV_A1_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P0_CAMSV_A_CQI_E1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l14_cqi_a",
				"l14_imgo0_disp_a",
				"l14_imgo0_mdp_a",
				"l14_imgo1_disp_a",
				"l14_imgo1_mdp_a";
		};
		camsv2@1a101000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a101000 0 0x1000>,
				<0 0x1a111000 0 0x1000>,
				<0 0x1a121000 0 0x1000>,
				<0 0x1a109000 0 0x1000>,
				<0 0x1a119000 0 0x1000>,
				<0 0x1a129000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <1>;
			mediatek,cammux-id = <8>;
			mediatek,larbs = <&smi_larb13>;
			interrupts = <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB13>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_B_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb13_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_b_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L13_P0_CAMSV_B_CQI_E1>,
				<SMMU_L13_P1_CAMSV_B0_WDMA>,
				<SMMU_L13_P2_CAMSV_B1_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P0_CAMSV_B_CQI_E1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l13_cqi_b",
				"l13_imgo0_disp_b",
				"l13_imgo0_mdp_b",
				"l13_imgo1_disp_b",
				"l13_imgo1_mdp_b";
		};
		camsv3@1a102000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a102000 0 0x1000>,
				<0 0x1a112000 0 0x1000>,
				<0 0x1a122000 0 0x1000>,
				<0 0x1a10a000 0 0x1000>,
				<0 0x1a11a000 0 0x1000>,
				<0 0x1a12a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <2>;
			mediatek,cammux-id = <16>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_C_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_c_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L29_P0_CAMSV_C_CQI_E1>,
				<SMMU_L29_P4_CAMSV_C_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P0_CAMSV_C_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P4_CAMSV_C_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_c",
				"l29_imgo_c";
		};
		camsv4@1a103000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a103000 0 0x1000>,
				<0 0x1a113000 0 0x1000>,
				<0 0x1a123000 0 0x1000>,
				<0 0x1a10b000 0 0x1000>,
				<0 0x1a11b000 0 0x1000>,
				<0 0x1a12b000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <3>;
			mediatek,cammux-id = <24>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_D_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_d_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L29_P1_CAMSV_D_CQI_E1>,
				<SMMU_L29_P5_CAMSV_D_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P1_CAMSV_D_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P5_CAMSV_D_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_d",
				"l29_imgo_d";
		};
		camsv5@1a104000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a104000 0 0x1000>,
				<0 0x1a114000 0 0x1000>,
				<0 0x1a124000 0 0x1000>,
				<0 0x1a10c000 0 0x1000>,
				<0 0x1a11c000 0 0x1000>,
				<0 0x1a12c000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <4>;
			mediatek,cammux-id = <32>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_E_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_e_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L29_P2_CAMSV_E_CQI_E1>,
				<SMMU_L29_P6_CAMSV_E_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P2_CAMSV_E_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P6_CAMSV_E_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_e",
				"l29_imgo_e";

		};
		camsv6@1a105000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a105000 0 0x1000>,
				<0 0x1a115000 0 0x1000>,
				<0 0x1a125000 0 0x1000>,
				<0 0x1a10d000 0 0x1000>,
				<0 0x1a11d000 0 0x1000>,
				<0 0x1a12d000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <5>;
			mediatek,cammux-id = <33>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 616 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_f_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L29_P3_CAMSV_F_CQI_E1>,
				<SMMU_L29_P7_CAMSV_F_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P3_CAMSV_F_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P7_CAMSV_F_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_f",
				"l29_imgo_f";
		};

		mraw1@1a130000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a130000 0 0x8000>,
					<0 0x1a138000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <0>;
			mediatek,cammux-id = <40>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 577 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw0",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L25_P0_MRAW0_CQI_M1>,
				<SMMU_L25_P1_MRAW0_IMGBO_M1>,
				<SMMU_L25_P13_MRAW0_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P0_MRAW0_CQI_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P1_MRAW0_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P13_MRAW0_IMGO_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_0",
				"l25_imgbo_m1_0",
				"l25_imgo_m1_0";
		};
		mraw2@1a140000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a140000 0 0x8000>,
					<0 0x1a148000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <1>;
			mediatek,cammux-id = <41>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 578 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw1",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L26_P0_MRAW1_CQI_M1>,
				<SMMU_L26_P1_MRAW1_IMGBO_M1>,
				<SMMU_L26_P13_MRAW1_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P0_MRAW1_CQI_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P0_MRAW1_CQI_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P0_MRAW1_CQI_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_1",
				"l26_imgbo_m1_1",
				"l26_imgo_m1_1";
		};
		mraw3@1a150000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a150000 0 0x8000>,
					<0 0x1a158000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <2>;
			mediatek,cammux-id = <42>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 579 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw2",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L25_P2_MRAW2_CQI_M1>,
				<SMMU_L25_P3_MRAW2_IMGBO_M1>,
				<SMMU_L25_P14_MRAW2_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P2_MRAW2_CQI_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P3_MRAW2_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P14_MRAW2_IMGO_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_2",
				"l25_imgbo_m1_2",
				"l25_imgo_m1_2";
		};
		mraw4@1a160000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a160000 0 0x8000>,
					<0 0x1a168000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <3>;
			mediatek,cammux-id = <43>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw3",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
				<SMMU_L26_P2_MRAW3_CQI_M1>,
				<SMMU_L26_P3_MRAW3_IMGBO_M1>,
				<SMMU_L26_P14_MRAW3_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P2_MRAW3_CQI_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P3_MRAW3_IMGBO_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P14_MRAW3_IMGO_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_3",
				"l26_imgbo_m1_3",
				"l26_imgo_m1_3";
		};

		dvs: dvs@1a1a0000 {
			compatible = "mediatek,dvs";
			reg = <0 0x1a1a0000 0 0x1000>,
				<0 0x1a000000 0 0x1000>,
				<0 0x1a170000 0 0x1000>,
				<0 0x1a1d0000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			interrupts = <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvsdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT>;
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};

		dvp: dvp@1a1a0800 {
			compatible = "mediatek,dvp";
			reg = <0 0x1a1a0800 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			interrupts = <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH 0>;
			dvpdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT>;
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};

		dvgf: dvgf@1a1a0c00 {
			compatible = "mediatek,dvgf";
			reg = <0 0x1a1a0c00 0 0x1000>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			interrupts = <GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvgfdoneasyncshot = <CMDQ_EVENT_CAM_DVGF_CMQ_EVENT>;
			//dvgfdoneasyncshot = <CMDQ_EVENT_CAM_CAM_EVENT_89>;
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};
		consys: consys@18000000 {
			compatible = "mediatek,mt6989-consys-atf";
			reg = <0 0x18000000 0 0x480>, /* 0 conn_infra_rgu_on */
				<0 0x18001000 0 0x658>,   /* 1 conn_infra_cfg_on */
				<0 0x18003000 0 0x204>,   /* 2 conn_wt_slp_ctl_reg */
				<0 0x1800e000 0 0x124>,   /* 3 conn_infra_bus_cr_on */
				<0 0x18011000 0 0x138>,   /* 4 conn_infra_cfg*/
				<0 0x18012000 0 0xbc>,    /* 5 conn_infra_clkgen_top */
				<0 0x18023000 0 0x1000>,  /* 6 conn_dbg_ctl */
				<0 0x18041000 0 0x128>,   /* 7 conn_afe_ctl */
				<0 0x18042000 0 0x324>,   /* 8 conn_rf_spi_mst_reg */
				<0 0x1804b000 0 0x414>,   /* 9 conn_infra_bus_cr */
				<0 0x1804d000 0 0x41c>,   /* 10 conn_infra_off_debug_ctrl_ao */
				<0 0x18050000 0 0x2000>,  /* 11 conn_infra_sysram */
				<0 0x18060000 0 0xbf8>,   /* 12 conn_host_csr_top */
				<0 0x18070000 0 0x7004>,  /* 13 conn_semaphore */
				<0 0x1002c000 0 0xb04>,   /* 14 ifrbus_ao_reg */
				<0 0x1c001000 0 0x1000>,  /* 15 spm */
				<0 0x1c00d000 0 0x918>;   /* 16 SRCLKENRC */
			radio-support = "gps", "mawd";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CONN>;
			interrupts = <GIC_SPI 926 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-addr = <0>;
			emi-size = <0>;
			ro-emi-size = <0x3c0000>;
			rw-emi-size = <0xd0000>;
			shared-emi-size = <0x180000>;
			mnl-mpe-emi-size = <0x2fa000>;

			gps-emi-offset = <0x4d0000>;
			gps-emi-size = <0x140000>;
			emi-alignment = <0x100000>;
			emi-min-addr = <0x40000000>;
			emi-max-addr = <0xa0000000>;
		};

		pda: pda@1a180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda";
			reg = <0 0x1a180000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 574 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			mediatek,pda2 = <&pda2>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larbs = <&smi_larb25>;
			mediatek,smmu-dma-axid =
					<SMMU_L25_P4_PDAI_A_0>,
					<SMMU_L25_P5_PDAI_A_1>,
					<SMMU_L25_P6_PDAI_A_2>,
					<SMMU_L25_P7_PDAI_A_3>,
					<SMMU_L25_P8_PDAI_A_4>,
					<SMMU_L25_P9_PDAO_A_0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P4_PDAI_A_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P5_PDAI_A_1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P6_PDAI_A_2)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P7_PDAI_A_3)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P8_PDAI_A_4)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P9_PDAO_A_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P4_PDAI_B_0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P5_PDAI_B_1)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P6_PDAI_B_2)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P7_PDAI_B_3)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P8_PDAI_B_4)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P9_PDAO_B_0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "l25_pdai_a0",
						"l25_pdai_a1",
						"l25_pdai_a2",
						"l25_pdai_a3",
						"l25_pdai_a4",
						"l25_pdao_a",
						"l26_pdai_b0",
						"l26_pdai_b1",
						"l26_pdai_b2",
						"l26_pdai_b3",
						"l26_pdai_b4",
						"l26_pdao_b";
		};

		pda2: pda2@1a181000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda2";
			reg = <0 0x1a181000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 575 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mediatek,larbs = <&smi_larb26>;
			mediatek,smmu-dma-axid =
					<SMMU_L26_P4_PDAI_B_0>,
					<SMMU_L26_P5_PDAI_B_1>,
					<SMMU_L26_P6_PDAI_B_2>,
					<SMMU_L26_P7_PDAI_B_3>,
					<SMMU_L26_P8_PDAI_B_4>,
					<SMMU_L26_P9_PDAO_B_0>;
		};

		ips_east: ips@11db0000 {
			compatible = "mediatek,mt6989-soc-ips-east";
			reg = <0 0x11db0000 0 0x100>,
				<0 0x1c00f000 0 0x1000>;
			reg-names = "ips", "dvfsrc";
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D5>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>,
				<&topckgen_clk CLK_TOP_IPSEAST_SEL>;
			clock-names = "clk_src_0",
					"clk_src_1",
					"clk_src_2",
					"clk_src_3",
					"ips-clk";
		};

		ips_west: ips@11fb0000 {
			compatible = "mediatek,mt6989-soc-ips-west";
			reg = <0 0x11fb0000 0 0x100>;
			reg-names = "ips";
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D5>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>,
				<&topckgen_clk CLK_TOP_IPSWEST_SEL>;
			clock-names = "clk_src_0",
					"clk_src_1",
					"clk_src_2",
					"clk_src_3",
					"ips-clk";
		};

		dvfsrc: dvfsrc@1c00f000 {
			compatible = "mediatek,mt6989-dvfsrc";
			reg = <0 0x1c00f000 0 0x1000>,
				<0 0x1c001000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <825000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp10: opp10 {
				opp-peak-KBps = <0 0>;
			};
			dvfsrc_freq_opp9: opp9 {
				opp-peak-KBps = <3700000 1800000>;
			};
			dvfsrc_freq_opp8: opp8 {
				opp-peak-KBps = <4800000 2400000>;
			};
			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <9800000 4900000>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <13200000 6600000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <19700000 9800000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <24900000 12400000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <32400000 16200000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <37600000 18800000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <44300000 22100000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <44300000 22100000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6316_8_vbuck1>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>,
						<&dvfsrc_freq_opp7>,
						<&dvfsrc_freq_opp8>,
						<&dvfsrc_freq_opp9>;
				ceil-ddr-support;
			};

			dvfsrc-met {
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-hrt-bw";
				compatible = "mediatek,dvfsrc-met";
			};

			dvfsrc-mb {
				compatible = "mediatek,dvfsrc-mb";
			};
		};

		scp_clk_ctrl: scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			reg = <0 0x1cb21000 0 0x1000>;
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			 reg = <0 0x1c00d000 0 0x100>,
			       <0 0x1c00d100 0 0x700>;

			suspend {
				xo-buf = "BBCK1";
				perms = <0x0>;
				sub-id = <0>;
			};
			md1 {
				xo-buf = "RF1A/RF2A";
				sub-id = <1>;
			};
			md2 {
				sub-id = <2>;
			};
			md3 {
				sub-id = <3>;
			};
			mdrf {
				sub-id = <4>;
			};
			mmw {
				sub-id = <5>;
			};
			gps {
				xo-buf = "BB2/RF2B";
				sub-id = <6>;
			};
			pcie {
				perms = <0x3ffff>;
				xo-buf = "BB2";
				sub-id = <7>;
			};
			vcore {
				perms = <0x0>;
				sub-id = <8>;
			};
			mcu {
				xo-buf = "BB2/RF2B";
				sub-id = <9>;
			};
			co-ant {
				sub-id = <10>;
			};
			nfc {
				xo-buf = "BBCK4";
				sub-id = <11>;
			};
			suspend-rsv {
				sub-id = <12>;
			};
			ufs {
				xo-buf = "RFCK1B";
				sub-id = <13>;
			};
		};

		mdpsys_config: mdpsys-config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
			clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS>;
			clock-names = "MDP_APB_BUS";
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			dma-mask-bit = <34>;
		};

		mdp_mutex0: mdp-mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
		};

		mdp_rdma0: mdp-rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
		};

		mdp_hdr0: mdp-hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0",
				"mediatek,mdp-tuning-mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
			clock-names = "MDP_HDR0";
		};

		mdp_aal0: mdp-aal0@1f007000 {
			compatible = "mediatek,mdp_aal0",
				"mediatek,mdp-tuning-mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
			clock-names = "MDP_AAL0";
		};

		mdp_rsz0: mdp-rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
		};

		mdp_tdshp0: mdp-tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0",
				"mediatek,mdp-tuning-mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
		};

		mdp_color0: mdp-color0@1f00d000 {
			compatible = "mediatek,mdp_color0",
				"mediatek,mdp-tuning-mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_COLOR0>;
			clock-names = "MDP_COLOR0";
		};

		mdp_wrot0: mdp-wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
			clock-names = "MDP_WROT0";
		};

		mdp_rdma2: mdp-rdma2@1f011000 {
			compatible = "mediatek,mdp_rdma2";
			reg = <0 0x1f011000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA2>;
			clock-names = "MDP_RDMA2";
		};

		hre_top_mdpsys: hre-top-mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HRE_TOP_MDPSYS>;
			clock-names = "MDP_HRE_TOP_MDPSYS";
		};

		mdp_birsz0: mdp-birsz0@1f018000 {
			compatible = "mediatek,mdp_birsz0";
			reg = <0 0x1f018000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_BIRSZ0>;
			clock-names = "MDP_BIRSZ0";
		};

		mmlsys_config: mmlsys-config@1f800000 {
			compatible = "mediatek,mt6989-mml";
			reg = <0 0x1f800000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_APB_BUS>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC0>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC2>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC0>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC2>,
				<&mmdvfs_mux MMDVFS_USER_MML>,
				<&mdpsys1_config_clk CLK_MDP1_F26M_SLOW>;
			clock-names = "apb_bus", "dli0", "dli2", "dlo0", "dlo2", "mmdvfs_clk", "mmlsys_26m_clk";
			mmlsys-clock-names = "apb_bus";
			dli0-clock-names = "dli0";
			dli2-clock-names = "dli2";
			dlo0-clock-names = "dlo0";
			dlo2-clock-names = "dlo2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P7_MDP_FAKE_ENG0)>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6989";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;

			/* !!Following code generate by topology parser (tpparser.py)!! */
			/* as mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_DLI0>, <MML_DMA0_SEL>,
				<MML_DLI0_SEL>, <MML_PQ_AAL0_SEL>,
				<MML_WROT0_SEL>, <MML_DLO0>,
				<MML_DLO2>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_DL_OUT>,
				<MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dli0", "dma0_sel",
				"dli0_sel", "pq_aal0_sel",
				"wrot0_sel", "dlo0",
				"dlo2";
			/* as sys component */
			mux-pins = /bits/ 16 <
				1 MML_AAL0      MML_C3D0      MML_MUX_SLIN MML_C3D0_SEL_IN
				0 MML_C3D0      MML_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML_AAL0      MML_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML_C3D0      MML_PQ_AAL0_SEL MML_MUX_SOUT MML_C3D0_SOUT_SEL
				0 MML_AAL0      MML_C3D0      MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML_AAL0      MML_PQ_AAL0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				0 MML_DMA0_SEL  MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				1 MML_DLI0      MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				0 MML_DLI0_SEL  MML_FG0       MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML_HDR0      MML_AAL0      MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML_COLOR0    MML_WROT0_SEL MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				0 MML_PQ_AAL0_SEL MML_RSZ0      MML_MUX_MOUT MML_AAL0_MOUT_EN
				1 MML_COLOR0    MML_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				0 MML_WROT0_SEL MML_WROT0     MML_MUX_SOUT MML_DLO0_SOUT_SEL
				1 MML_WROT0_SEL MML_DLO0      MML_MUX_SOUT MML_DLO0_SOUT_SEL
				2 MML_WROT0_SEL MML_DLO2      MML_MUX_SOUT MML_DLO0_SOUT_SEL
				0 MML_DMA0_SEL  MML_WROT0     MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML_DMA0_SEL  MML_RSZ2      MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML_DMA0_SEL  MML_DLI0_SEL  MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML_DMA0_SEL  MML_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML_WROT0_SEL MML_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML_DMA0_SEL  MML_RSZ2      MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML_HDR0      MML_AAL0      MML_MUX_SOUT MML_HDR0_SOUT_SEL
				0 MML_RDMA0     MML_DMA0_SEL  MML_MUX_SOUT MML_RDMA0_SOUT_SEL
				0 MML_WROT0_SEL MML_DLO0      MML_MUX_SLIN MML_DLOUT0_SEL_IN
				0 MML_RDMA0     MML_DMA0_SEL  MML_MUX_SLIN MML_DMA0_SEL_IN
				1 MML_MERGE0    MML_DMA0_SEL  MML_MUX_SLIN MML_DMA0_SEL_IN
				>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "RDMA0_MOUT_EN",
				"PQ0_SEL_IN", "WROT0_SEL_IN",
				"PQ0_SOUT_SEL", "DLO0_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP0_SEL_IN",
				"RSZ2_SEL_IN", "HDR0_SOUT_SEL",
				"AAL0_SEL_IN", "C3D0_SEL_IN",
				"PQ_AAL0_SEL_IN", "C3D0_SOUT_SEL",
				"AAL0_SOUT_SEL", "TDSHP0_SOUT_SEL",
				"COLOR0_SEL_IN", "COLOR0_SOUT_SEL",
				"TDSHP0_SEL_IN", "AAL0_MOUT_EN",
				"DMA0_SEL_IN", "RDMA0_SOUT_SEL",
				"DLOUT0_SEL_IN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DDREN_DEBUG",
				"DL_OUT_RELAY0_SIZE", "DL_OUT_RELAY2_SIZE",
				"DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1",
				"DLO_ASYNC2_STATUS0", "DLO_ASYNC2_STATUS1",
				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",
				"RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_CG_CON1>, <MML_CG_SET1>, <MML_CG_CLR1>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>, <MML_APU_DP_SEL>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_WROT0_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_DLO0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP0_SEL_IN>,
				<MML_RSZ2_SEL_IN>, <MML_HDR0_SOUT_SEL>,
				<MML_AAL0_SEL_IN>, <MML_C3D0_SEL_IN>,
				<MML_PQ_AAL0_SEL_IN>, <MML_C3D0_SOUT_SEL>,
				<MML_AAL0_SOUT_SEL>, <MML_TDSHP0_SOUT_SEL>,
				<MML_COLOR0_SEL_IN>, <MML_COLOR0_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_AAL0_MOUT_EN>,
				<MML_DMA0_SEL_IN>, <MML_RDMA0_SOUT_SEL>,
				<MML_DLOUT0_SEL_IN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DDREN_DEBUG>,
				<MML_DL_OUT_RELAY0_SIZE>, <MML_DL_OUT_RELAY2_SIZE>,
				<MML_DLO_ASYNC0_STATUS0>, <MML_DLO_ASYNC0_STATUS1>,
				<MML_DLO_ASYNC2_STATUS0>, <MML_DLO_ASYNC2_STATUS1>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,
				<MML_RDMA0_AIDSEL>, <MML_WROT0_AIDSEL>;
			aid-sel-engine = <
				MML_RDMA0 MML_RDMA0_AIDSEL 0x1 0x3
				MML_RROT0 MML_RDMA0_AIDSEL 0x4 0xc
				MML_RROT0_2ND MML_RDMA0_AIDSEL 0x10 0x30
				MML_FG0 MML_RDMA0_AIDSEL 0x100 0x1c0
				MML_RDMA2 MML_RDMA2_AIDSEL 0x1 0x3
				MML_WROT0 MML_WROT0_AIDSEL 0x1 0x3
				MML_WROT2 MML_WROT2_AIDSEL 0x1 0x3>;
			event-ir-mml-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event-ir-disp-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event-ir-mml-stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			event-ir-eof = /bits/ 16
					<CMDQ_EVENT_DISP1_DISP_DSI0_TARGET_LINE_ENG_EVENT>;
			event-racing-pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event-racing-pipe1 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
			event-racing-pipe1-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT>;
			event-apu-start = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_APU_START>;
			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;
			/* as dl component */
			dli0-dl-relay = /bits/ 16 <MML_DL_IN_RELAY0_SIZE>;
			dli2-dl-relay = /bits/ 16 <MML_DL_IN_RELAY2_SIZE>;
			dlo0-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY0_SIZE>;
			dlo2-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY2_SIZE>;
			operating-points-v2 = <&opp_table_disp>;

			event-dpc-prete = /bits/ 16 <CMDQ_EVENT_DPC_DT34_DONE>;
			dpc-base = <0x1c000000>;
		};

		mml_mutex0: mml-mutex0@1f801000 {
			compatible = "mediatek,mt6989-mml_mutex";
			reg = <0 0x1f801000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MUTEX0>;
			clock-names = "mutex0";
			comp-ids = <MML_MUTEX>;
			comp-names = "mutex0";

			/* !!Following code generate by topology parser (tpparser.py)!! */
			mutex-comps = "rdma0", "hdr0", "aal0", "rsz0",
				"tdshp0", "color0", "wrot0", "rdma2",
				"dli0", "dlo0", "rsz2", "wrot2",
				"dlo2", "birsz0", "rrot0", "rrot0-2nd",
				"merge0", "c3d0", "fg0";
			rdma0 = <MML_RDMA0 0 0>;
			hdr0 = <MML_HDR0 0 2>;
			aal0 = <MML_AAL0 0 4>;
			rsz0 = <MML_RSZ0 0 6>;
			tdshp0 = <MML_TDSHP0 0 8>;
			color0 = <MML_COLOR0 0 10>;
			wrot0 = <MML_WROT0 0 12>;
			rdma2 = <MML_RDMA2 0 14>;
			dli0 = <MML_DLI0 0 16>;
			dlo0 = <MML_DLO0 0 18>;
			rsz2 = <MML_RSZ2 0 20>;
			wrot2 = <MML_WROT2 0 22>;
			dlo2 = <MML_DLO2 0 26>;
			birsz0 = <MML_BIRSZ0 0 28>;
			rrot0 = <MML_RROT0 1 0>;
			rrot0-2nd = <MML_RROT0_2ND 1 1>;
			merge0 = <MML_MERGE0 1 2>;
			c3d0 = <MML_C3D0 1 3>;
			fg0 = <MML_FG0 1 4>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			mutex-ids = <MML_RDMA0 0 MML_RROT0 1>;
		};

		mml_rdma0: mml-rdma0@1f803000 {
			compatible = "mediatek,mt6989-mml_rdma";
			reg = <0 0x1f803000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA0>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P0_MDP_RDMA0)>;
			comp-ids = <MML_RDMA0>;
			comp-names = "rdma0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 0))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		mml_hdr0: mml-hdr0@1f805000 {
			compatible = "mediatek,mt6989-mml_hdr",
				"mediatek,mml-tuning-mml_hdr0";
			reg = <0 0x1f805000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_HDR0>;
			clock-names = "hdr0";
			comp-ids = <MML_HDR0>;
			comp-names = "hdr0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_HDR0_FRAME_DONE>;
		};

		mml_aal0: mml-aal0@1f807000 {
			compatible = "mediatek,mt6989-mml_aal",
				"mediatek,mml-tuning-mml_aal0";
			reg = <0 0x1f807000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_AAL0>;
			interrupts = <GIC_SPI 868 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "aal0";
			comp-ids = <MML_AAL0>;
			comp-names = "aal0";
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_AAL0_FRAME_DONE>;
		};

		mml_rsz0: mml-rsz0@1f809000 {
			compatible = "mediatek,mt6989-mml_rsz";
			reg = <0 0x1f809000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ0>;
			clock-names = "rsz0";
			comp-ids = <MML_RSZ0>;
			comp-names = "rsz0";
		};

		mml_tdshp0: mml-tdshp0@1f80b000 {
			compatible = "mediatek,mt6989-mml_tdshp",
				"mediatek,mml-tuning-mml_tdshp0";
			reg = <0 0x1f80b000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP0>;
			clock-names = "tdshp0";
			comp-ids = <MML_TDSHP0>;
			comp-names = "tdshp0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_FRAME_DONE>;
		};


		mml_color0: mml-color0@1f80d000 {
			compatible = "mediatek,mt6989-mml_color",
				"mediatek,mml-tuning-mml_color0";
			reg = <0 0x1f80d000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_COLOR0>;
			clock-names = "color0";
			comp-ids = <MML_COLOR0>;
			comp-names = "color0";
		};

		mml_wrot0: mml-wrot0@1f80f000 {
			compatible = "mediatek,mt6989-mml_wrot";
			reg = <0 0x1f80f000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT0>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P1_MDP_WROT0)>;
			comp-ids = <MML_WROT0>;
			comp-names = "wrot0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE>;
			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P1_MDP_WROT0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 1))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		mml_rdma2: mml-rdma2@1f811000 {
			compatible = "mediatek,mt6989-mml_pq_rdma";
			reg = <0 0x1f811000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA2>;
			clock-names = "rdma2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P4_MDP_RDMA2)>;
			comp-ids = <MML_RDMA2>;
			comp-names = "rdma2";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA2_FRAME_DONE>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P4_MDP_RDMA2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 4))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		mml_rsz2: mml-rsz2@1f813000 {
			compatible = "mediatek,mt6989-mml_rsz2";
			reg = <0 0x1f813000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ2>;
			clock-names = "rsz2";
			comp-ids = <MML_RSZ2>;
			comp-names = "rsz2";
		};

		mml_wrot2: mml-wrot2@1f815000 {
			compatible = "mediatek,mt6989-mml_wrot";
			reg = <0 0x1f815000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT2>;
			clock-names = "wrot2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P5_MDP_WROT2)>;
			comp-ids = <MML_WROT2>;
			comp-names = "wrot2";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P5_MDP_WROT2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 5))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		hre-top-mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f817000 0 0x1000>;
		};

		mml_birsz0: mml-birsz0@1f818000 {
			compatible = "mediatek,mt6989-mml_birsz";
			reg = <0 0x1f818000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ0>;
			clock-names = "birsz0";
			comp-ids = <MML_BIRSZ0>;
			comp-names = "birsz0";
		};

		mml_rrot0: mml-rrot0@1f81a000 {
			compatible = "mediatek,mt6989-mml_rrot";
			reg = <0 0x1f81a000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RROT0>;
			clock-names = "rrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P2_MDP_RROT0)>;
			comp-ids = <MML_RROT0>;
			comp-names = "rrot0";
			pipe = /bits/ 8 <0>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RROT0_FRAME_DONE>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P10_MDP_RROT0_STASH)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 10))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		mml_rrot0_2nd: mml-rrot0-2nd-bbse@1f81b000 {
			compatible = "mediatek,mt6989-mml_rrot";
			reg = <0 0x1f81b000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RROT0_2ND>;
			clock-names = "rrot0_2nd";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P3_MDP_RROT0_2ND)>;
			comp-ids = <MML_RROT0_2ND>;
			comp-names = "rrot0_2nd";
			pipe = /bits/ 8 <1>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RROT0_2ND_FRAME_DONE>;
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P11_MDP_RROT0_2ND_STASH)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 11))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
		};

		mml_merge0: mml-merge0-bcse@1f81c000 {
			compatible = "mediatek,mt6989-mml_merge";
			reg = <0 0x1f81c000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MERGE0>;
			clock-names = "merge0";
			comp-ids = <MML_MERGE0>;
			comp-names = "merge0";
		};

		mml_c3d0: mml-c3d0@1f81d000 {
			compatible = "mediatek,mt6989-mml_c3d";
			reg = <0 0x1f81d000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_C3D0>;
			clock-names = "c3d0";
			comp-ids = <MML_C3D0>;
			comp-names = "c3d0";
		};

		mml_fg0: mml-fg0@1f81e000 {
			compatible = "mediatek,mt6989-mml_fg";
			reg = <0 0x1f81e000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_FG0>;
			clock-names = "fg0";
			comp-ids = <MML_FG0>;
			comp-names = "fg0";
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			mtk,smmu-shared-sec = <&mm_smmu_hrt_protected>;
		};

		adspsys: adspsys@1e000000 {
			compatible = "mediatek,mt6989-adspsys";
			status = "okay";
			reg = <0 0x1e000000 0 0x6000>, /* CFG */
				<0 0x1e00b000 0 0xd000>, /* CFG 2 */
				<0 0x1002c904 0 0x4>, /* IFRBUS_AO HRT CFG */
				<0 0x1e006000 0 0x100>, /* MBOX0 base */
				<0 0x1e006100 0 0x4>, /* MBOX0 set */
				<0 0x1e00610c 0 0x4>, /* MBOX0 clr */
				<0 0x1e007000 0 0x100>, /* MBOX1 base */
				<0 0x1e007100 0 0x4>, /* MBOX1 set */
				<0 0x1e00710c 0 0x4>, /* MBOX1 clr */
				<0 0x1e008000 0 0x100>, /* MBOX2 base */
				<0 0x1e008100 0 0x4>, /* MBOX2 set */
				<0 0x1e00810c 0 0x4>, /* MBOX2 clr */
				<0 0x1e009000 0 0x100>, /* MBOX3 base */
				<0 0x1e009100 0 0x4>, /* MBOX3 set */
				<0 0x1e00910c 0 0x4>, /* MBOX3 clr */
				<0 0x10001f4c 0 0x8>; /* INFRACFG_AO ADSP_RSV */
			reg-names = "cfg", "cfg2", "cfg_hrt",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr",
				"infracfg_rsv";

			interrupts = <GIC_SPI 817 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 818 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 819 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 824 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;
			hrt-ctrl-bits = <0x00000003>;

			power-domains = <&scpsys MT6989_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				 <&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				 <&topckgen_clk CLK_TOP_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				      "clk_top_clk26m",
				      "clk_top_adsppll";
			slp-prot-ctrl = <1>; /* ADSP AO off slp prot */
			interconnects = <&dvfsrc MT6873_MASTER_HRT_ADSP
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-hrt-bw";

			core-num = <2>;    /* core number */
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-l2sram = <0x80>;
			adsp-rsv-xhci = <0x80000>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp-core0@1e050000 {
			compatible = "mediatek,mt6989-adsp_core_0";
			status = "okay";
			reg = <0 0x1e050000 0 0x9000>, /* ITCM */
				<0 0x1e020000 0 0x8000>; /* DTCM */
			system = <0 0x50000000 0 0xc00000>;
			interrupts = <GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 813 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 815 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature-control-bits = /bits/ 64 <0x00000000a8e78fff>;
		};

		adsp_core1: adsp-core1@1e0c0000 {
			compatible = "mediatek,mt6989-adsp_core_1";
			status = "okay";
			reg = <0 0x1e0c0000 0 0x9000>, /* ITCM */
				<0 0x1e090000 0 0x8000>; /* DTCM */
			system = <0 0x50c00000 0 0xa00000>;
			interrupts = <GIC_SPI 812 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 814 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 816 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 2>, /*channel 2*/
				<&adspsys 3>; /*channel 3*/
			feature-control-bits = /bits/ 64 <0x000000005118700f>;
		};

		uarthub: uarthub@11005000 {
			compatible = "mediatek,mt6989-uarthub";
			reg = <0 0x11005000 0 0x1000>;
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>; /*uarthub irq*/
			clocks = <&topckgen_clk CLK_TOP_UARTHUB_BCLK_SEL>,
				<&topckgen_clk CLK_TOP_UART_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6_D4>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;
			clock-names = "clk_top_uarthub_bclk_sel",
				"clk_top_uart_sel",
				"clk_top_univpll_d6_d4_104m",
				"clk_top_tck_26m_mx9";
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FB1>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB2>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB3>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB4>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_H>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_B>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <4>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <12>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <10>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <6>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x3>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			pwm-ch = <0>; /* GPIO 187 */
			pwm-data-invert = <0>;
			pwm-supply = "mt6373_vio28";
		};

		usb_offload: usb-offload {
			compatible = "mediatek,usb-offload";
			xhci-host = <&usb_host>;
			adv-lowpower;
			smc-ctrl;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6373_vusb>;
			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				   <&u3port0 PHY_TYPE_USB3>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				<&topckgen_clk CLK_TOP_USB_XHCI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SSUSB0_FRMCNT>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6989_POWER_DOMAIN_PERI_USB0>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			mediatek,hwrscs-vers = <1>;
			mediatek,syscon-wakeup = <&pericfg_ao_clk 0x200 103>;
			wakeup-source;
			usb-role-switch;
			cdp-block;
			usb3-lpm-disable;
			port {
				mtu3_drd_switch: endpoint {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				mediatek,usb-offload = <&usb_offload>;
				status = "okay";
			};
		};

		ssusb1: usb1@11211000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11211000 0 0x2e00>,
				<0 0x11213e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6373_vusb>;
			interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port1 PHY_TYPE_USB2>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP_1P_SEL>,
				<&topckgen_clk CLK_TOP_USB_XHCI_1P_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SSUSB1_FRMCNT>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,noise-still-tr;
			mediatek,hwrscs-vers = <1>;
			usb-role-switch;
			port {
				mtu3_drd_switch1: endpoint {
					remote-endpoint = <&usb_role1>;
				};
			};

			usb_host1: xhci1@11210000 {
				compatible = "mediatek,mtk-xhci-p1";
				reg = <0 0x11210000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				status = "okay";
			};
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt6989-mmc";
			reg = <0 0x11240000 0 0x1000>,
				<0 0x11f80000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1_F>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1_H>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			status = "disabled";
		};

		mmc2: mmc@11242000 {
			compatible = "mediatek,mt6989-mmc";
			reg = <0 0x11242000 0 0x1000>,
				<0 0x11b80000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2_F>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2_H>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			status = "disabled";
		};

		u3phy: usb-phy0@11e40000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x11e43000 0 0x200>;
			tx-chirpk-capable;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				usb2jtag = <&infracfg_ao_clk 1>;
				usb2uart;
				nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cell-masks = <0x3f 0xf00>;
				mediatek,efuse-intr = <0x24>;
				mediatek,rx-sqth = <0x5>;
				mediatek,discth = <0x7>;
			};

			u3port0: usb3-phy0@11e43000 {
				reg = <0 0x11e43400 0 0x500>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,u3-rx-fix;
				mediatek,u3-gen2-hqa;
			};
		};

		u3phy1: usb-phy1@11e30000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x11e33000 0 0x200>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port1: usb2-phy1@11e30000 {
				reg = <0 0x11e30000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cell-masks = <0x3f0000 0xf000000>;
				mediatek,efuse-intr = <0x24>;
				mediatek,rx-sqth = <0x5>;
				mediatek,discth = <0x7>;
			};
		};

		typec_mux_switch: typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			status = "okay";
		};

		usb_dp_selector: usb-dp-selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			reg = <0 0x10005600 0 0x4>;
			reg-names = "usb_dp_reg";
			mediatek,uds-ver = <2>;
			status = "okay";
		};

		pcie0: pcie@112f0000 {
			device_type = "pci";
			compatible = "mediatek,mt6989-pcie";
			reg = <0 0x112f0000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x30000000
				  0x0 0x30000000 0 0x4000000>;
			status = "disabled";
			linux,pci-domain = <0>;
			mediatek,peri-reset-dis;
			mediatek,dvfs-req-dis;
			mediatek,suspend-mode-l12;
			pextpcfg = <&pextpcfg_ao_clk>;

			clocks = <&pextpcfg_ao_clk CLK_PEXTP_P0_MAC_REF>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P0_MAC_PL_P>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P0_MAC_TL>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P0_MAC_AXI>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P0_MAC_AHB_APB>,
				 <&topckgen_clk CLK_TOP_TL_SEL>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_PEXTP_MAC0>;

			phys = <&pciephy0>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc0 0>,
					<0 0 0 2 &pcie_intc0 1>,
					<0 0 0 3 &pcie_intc0 2>,
					<0 0 0 4 &pcie_intc0 3>;
			pcie_intc0: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pcie1: pcie@112f8000 {
			device_type = "pci";
			compatible = "mediatek,mt6989-pcie";
			reg = <0 0x112f8000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x34000000
				  0x0 0x34000000 0 0x4000000>;
			status = "disabled";
			linux,pci-domain = <1>;
			mediatek,peri-reset-dis;
			mediatek,dvfs-req-dis;
			pextpcfg = <&pextpcfg_ao_clk>;

			clocks = <&pextpcfg_ao_clk CLK_PEXTP_P1_MAC_REF>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P1_MAC_PL_P>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P1_MAC_TL>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P1_MAC_AXI>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P1_MAC_AHB_APB>,
				 <&topckgen_clk CLK_TOP_TL_SEL>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_PEXTP_MAC1>;

			phys = <&pciephy1>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc1 0>,
					<0 0 0 2 &pcie_intc1 1>,
					<0 0 0 3 &pcie_intc1 2>,
					<0 0 0 4 &pcie_intc1 3>;
			pcie_intc1: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pciephy0: phy@11100000 {
			compatible = "mediatek,mt6989-pcie-phy";
			#phy-cells = <0>;
			reg = <0 0x11100000 0 0x10000>;
			reg-names = "sif";
			status = "disabled";

			clocks = <&pextpcfg_ao_clk CLK_PEXTP_P0_PHY_REF>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P0_PHY_MCU_BUS>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_PEXTP_PHY0>;
		};

		pciephy1: phy@11120000 {
			compatible = "mediatek,mt6989-pcie-phy";
			#phy-cells = <0>;
			reg = <0 0x11120000 0 0x10000>;
			reg-names = "sif";
			status = "disabled";

			clocks = <&pextpcfg_ao_clk CLK_PEXTP_P1_PHY_REF>,
				 <&pextpcfg_ao_clk CLK_PEXTP_P1_PHY_MCU_BUS>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_PEXTP_PHY1>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 135 263 295 */
			interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>; /* new rxq1 irq: 136 264 296 */
			mediatek,dpmaif-ver = <3>;
			mediatek,dpmaif-cap = <0x00000007>;
			mediatek,plat-info = <6989>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
				 <&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M>;
			clock-names = "infra-dpmaif-clk",
				      "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net-spd-ver = <8>;
			hw-reset-ver = <1>;
			dpmaif-infracfg = <&infracfg_ao_clk>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				  <0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram-size = <512>;
			/* ccif hw reset version */
			mediatek,ccif-hw-reset-ver = <1>;
			/* ccif hw reset bit */
			mediatek,ccif-hw-reset-bit = <4>;
			/* no need control ccif0 clk when ccif_clk_free_run = 1 */
			mediatek,ccif-clk-free-run = <1>;
			/* DTS/GIC_ID: CCIF0 257/289; CCIF0 258/290 */
			interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mddriver:mddriver@d124000 {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif-type = <6>;
			mediatek,ap-plat-info = <6989>;
			mediatek,md-generation = <6298>;
			mediatek,md-sub-version = <1>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset-epon-md1 = <0x44 0x06>;
			mediatek,cldma-capability = <10>;
			/* bit0:srcclkena|bit1:srclken_o1_on|bit2:revert_sequencer */
			mediatek,power-flow-config = <0x4>;
			/* srclken_o1 set value |= 1<<14 */
			mediatek,srclken-o1 = <0>;
			reg = <0 0x0d124000 0 0x2000>, /* l2sram base address */
				  <0 0x1cc03000 0 0x1000>; /* sequencer base address */
			/* DTS/GIC_ID: MDWDT 388/420; CCIF0 257/289; CCIF0 258/290 */
			interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH  0>,
					 <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH  0>,
					 <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			/* ccci-spmsleep = <&sleep>; */
		};

		ccci_scp:ccci-scp@1023c000 {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /* AP_CCIF2_BASE */
				  <0 0x1023d000 0 0x1000>; /* MD_CCIF2_BASE */
			/* no need control ccif2 clk when scp-clk-free-run = 1 */
			mediatek,scp-clk-free-run = <1>;
		};

		mrdump_ext_rst:mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		gce: gce@1e980000 {
			compatible = "mediatek,mt6989-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_HW_TRACE_LOCK>;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_HIGHEST>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_D>,
					<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_26M>;
			clock-names = "gce","gce-timer";
			cmdq-dump-hw-trace = <1>;
			dma-mask-bit = <35>;
			cmdq-log-perf-off;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mtk,iommu-dma-axid = <SMMU_L48_GCE_DM>;
			smmu-tbu = <0>;
			axid = <0x801>;
			mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;
			prebuilt-enable;
			gce-fast-mtcmos;
			dram-pwr-base = <0x1c001000>;
			error-irq-sw-req;
		};

		gce_sec: gce-mbox-sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			virtio-supply = <&trusty_virtio>;
			#mbox-cells = <3>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_D>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6989-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_HW_TRACE_LOCK>;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_HIGHEST>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_M>,
					<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_26M>;
			clock-names = "gce","gce-timer";
			cmdq-dump-hw-trace = <1>;
			dma-mask-bit = <35>;
			cmdq-log-perf-off;
			mtk,smmu-shared = <&mm_smmu_srt_normal>;
			mtk,iommu-dma-axid = <SMMU_L48_GCE_MM>;
			smmu-tbu = <0>;
			axid = <0x802>;
			mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;
			prebuilt-enable;
			tf-high-addr = <0x3d533>;
			event-debug;
			event-dump-range = <0 383>;
			event-clr-range = <0 268>;
			dram-pwr-base = <0x1c001000>;
			error-irq-sw-req;
		};

		gce_m_sec: gce-mbox-m-sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			#mbox-cells = <3>;
			virtio-supply = <&trusty_virtio>;
			power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_M>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce_m>;
			cmdq-supply = <&gce_m_sec>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce_m 12 0 CMDQ_THR_PRIO_1>,
				 <&gce 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				 <&gce_m 25 0 CMDQ_THR_PRIO_1>,
				 <&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "token_user_0";
			gce-events = <&gce CMDQ_SYNC_TOKEN_USER_0>;
			token-user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token-gpr-set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x14400000 0 0x1000>, /* dispsys */
				<0 0x14600000 0 0x1000>, /* dispsys1 */
				<0 0x1f000000 0 0x1000>, /* mdpsys */
				<0 0x1f800000 0 0x1000>, /* mdpsys1 */
				<0 0x1440c000 0 0x1000>, /* disp_larb_0 */
				<0 0x1440d000 0 0x1000>, /* disp_larb_1 */
				<0 0x1460c000 0 0x1000>, /* disp_larb_2 */
				<0 0x1460d000 0 0x1000>, /* disp_larb_3 */
				<0 0x1f002000 0 0x1000>, /* mdp_larb_0 */
				<0 0x1f802000 0 0x1000>; /* mdp_larb_1 */
			disp-larb0-fake-port = <4>;
			disp-larb1-fake-port = <3>;
			disp-larb2-fake-port = <4>;
			disp-larb3-fake-port = <3>;
			mdp-larb0-fake-port = <7>;
			mdp-larb1-fake-port = <7>;

			mm-sram-base = <0x0f000000>;

			reg-names = "dispsys",
				"dispsys1",
				"mdpsys",
				"mdpsys1",
				"disp_larb_0",
				"disp_larb_1",
				"disp_larb_2",
				"disp_larb_3",
				"mdp_larb_0",
				"mdp_larb_1";
			mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		};

		ufsphy: ufsphy@112a0000 {
			compatible = "mediatek,mt8183-ufsphy";
			#phy-cells = <0>;
			mphy-ver = <1>;
			ranges;
			reg = <0 0x112a0000 0 0x10000>;
			bootmode = <&chosen>;
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2a00>;
			phys = <&ufsphy>;
			interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 291 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 293 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks =
				<&topckgen_clk CLK_TOP_U_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
				<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_U_MBIST_SEL>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_TX_SYM>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM0>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM1>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SYS>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_PHY_SAP>,
				<&ufscfg_ao_clk CLK_UFSAO_PERI2UFS_BRIDGE_H>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_UFS>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_AES>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_U_AHB>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_U_AXI>;

			clock-names =
				"ufs_sel",
				"ufs_sel_min_src",
				"ufs_sel_max_src",
				"ufs_fde",
				"ufs_fde_min_src",
				"ufs_fde_max_src",
				"ufs_mbist",
				"unipro_tx_sym",
				"unipro_rx_sym0",
				"unipro_rx_sym1",
				"unipro_sys",
				"unipro_phy_sap",
				"prei2ufs_bridge",
				"ufshci_ufs",
				"ufshci_aes",
				"ufshci_ufs_ahb",
				"ufshci_aes_axi";

			freq-table-hz =
				<273000000 499200000>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/* 0.65V for clock scale up */
			clk-scale-up-vcore-min = <650000>;

			vcc-supply = <&mt6363_vemc>;

			resets =	<&ufscfgpdn_rst 0>,
					<&ufscfgpdn_rst 1>,
					<&ufscfgpdn_rst 2>;
			reset-names =	"unipro_rst",
					"crypto_rst",
					"hci_rst";

			mediatek,ufs-qos;
			mediatek,ufs-pmc-via-fastauto;
			mediatek,ufs-tx-skew-fix;

			/*
			 * Control mtcmos with rtff flow by ufs driver,
			 * Instead of scpsys by PM flow.
			 */
			mediatek,ufs-rtff-mtcmos;

			bootmode = <&chosen>;
		};

		seninf_top: seninf-top@1a00e000 {
			compatible = "mediatek,seninf-core";
			reg = <0 0x1a00e000 0 0x18000>,
				<0 0x11c00000 0 0x30000>;
			reg-names = "base", "ana-rx";
			interrupts = <GIC_SPI 576 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 573 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "seninf-irq",
				"tsrec-irq";

			/* description number of physical HW */
			seninf-num = <12>;
			mux-num = <15>;
			cam-mux-num = <45>;
			tsrec-num = <6>;

			/* description physical cam interface id for each group */
			mux-camsv-sat-range = <0 3>;
			mux-camsv-normal-range = <4 5>;
			mux-raw-range = <6 9>;
			mux-pdp-range = <10 13>;
			mux-uisp-range = <14 14>;

			/* description camtg for each group */
			cammux-camsv-sat-range = <0 31>;
			cammux-camsv-normal-range = <32 33>;
			cammux-raw-range = <34 39>;
			cammux-pdp-range = <40 43>;
			cammux-uisp-range = <44 44>;

			/* description generic long packet (glp) force enable or not*/
			force-glp-enable = <1>; /* 0: disable; 1: enable */

			mtk-iomem-ver = "mt6989";
			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/*
			 * description phy dvfs step <[0] [1]>, <[2] [3]>, <[4]>, <[5] [6]>
			 * step: 0-N, or modification by dvfs table. (N: step maximum)
			 * [0]: cphy-4d1c
			 * [1]: cphy-2d1c
			 * [2]: dphy-4d1c
			 * [3]: dphy-2d1c
			 * [4]: step-csi-clk
			 * [5]: step-voltage-4d1c (lowest)
			 * [6]: step-voltage-2d1c (lowest)
			 */
			cdphy-dvfs-step0 = <5820 4300>, <8640 8640>, <312>, <575000 575000>;
			cdphy-dvfs-step1 = <6640 5000>, <9000 9000>, <356>, <600000 600000>;
			cdphy-dvfs-step2 = <7760 5800>, <9000 9000>, <416>, <650000 650000>;
			cdphy-dvfs-step3 = <8000 7000>, <9000 9000>, <499>, <725000 725000>;

			power-domains =
						<&scpsys MT6989_POWER_DOMAIN_CAM_MAIN>,
						<&scpsys MT6989_POWER_DOMAIN_CSI_RX>;

			operating-points-v2 = <&opp_table_cam>;

			clocks =
				<&camsys_main_clk CLK_CAM_MAIN_SENINF>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&topckgen_clk CLK_TOP_SENINF0_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_SENINF4_SEL>,
				<&topckgen_clk CLK_TOP_SENINF5_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>,
				<&topckgen_clk CLK_TOP_OSC_D4>,
				<&topckgen_clk CLK_TOP_UNIVPLL2_D4_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL2_D7>,
				<&topckgen_clk CLK_TOP_UNIVPLL2_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL2_D5>,
				<&mmdvfs_mux MMDVFS_USER_CAM>;

			clock-names = "clk_cam_seninf",
				"clk_cam_cam",
				"clk_cam_camtg",
				"clk_top_seninf",
				"clk_top_seninf1",
				"clk_top_seninf2",
				"clk_top_seninf3",
				"clk_top_seninf4",
				"clk_top_seninf5",
				"clk_top_camtm",
				"clk_top_aov_step0",
				"clk_top_ap_step0",
				"clk_top_ap_step1",
				"clk_top_ap_step2",
				"clk_top_ap_step3",
				"mmdvfs_mux";

			clk-fmeter-isp {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <17>;
			};

			clk-fmeter-csi0 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <8>;
			};

			clk-fmeter-csi1 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <9>;
			};

			clk-fmeter-csi2 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <10>;
			};

			clk-fmeter-csi3 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <11>;
			};

			clk-fmeter-csi4 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <12>;
			};

			clk-fmeter-csi5 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <13>;
			};
		};
	};

	md_auxadc:md-auxadc {
		compatible = "mediatek,md_auxadc";
		/* io-channels = <&auxadc 2>; */
		io-channel-names = "md-channel";
	};

	gpio_usage_mapping:gpio {
		compatible = "mediatek,gpio_usage_mapping";
	};

	md1_sim1_hot_plug_eint:MD1-SIM1-HOT-PLUG-EINT {
	};

	md1_sim2_hot_plug_eint:MD1-SIM2-HOT-PLUG-EINT {
	};

	mdp {
		compatible = "mediatek,mdp";
		thread-count = <24>;
		mboxes = <&gce 20 0 CMDQ_THR_PRIO_1>,
			<&gce 21 0 CMDQ_THR_PRIO_1>;
		mmsys-config = <&mdpsys_config>;
		mm-mutex   = <&mdp_mutex0>;
		mdp-rdma0  = <&mdp_rdma0>;
		mdp-rdma2  = <&mdp_rdma2>;
		mdp-rsz0   = <&mdp_rsz0>;
		mdp-birsz0 = <&mdp_birsz0>;
		mdp-wrot0  = <&mdp_wrot0>;
		mdp-tdshp0 = <&mdp_tdshp0>;
		mdp-aal0   = <&mdp_aal0>;
		mdp-color0 = <&mdp_color0>;
		mdp-hdr0   = <&mdp_hdr0>;
		mediatek,larb = <&smi_larb2>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
		mdp-rdma0-sof = <CMDQ_EVENT_MMLSYS0_MDP_RDMA0_SOF>;
		mdp-wrot0-sof = <CMDQ_EVENT_MMLSYS0_MDP_WROT0_SOF>;
		mdp-rdma2-sof = <CMDQ_EVENT_MMLSYS0_MDP_RDMA2_SOF>;
		mdp-wrot0-write-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_WROT0_FRAME_DONE>;
		mdp-tdshp-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_TDSHP0_FRAME_DONE>;
		mdp-rsz0-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_RSZ0_FRAME_DONE>;
		mdp-rdma2-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_RDMA2_FRAME_DONE>;
		mdp-rdma0-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_RDMA0_FRAME_DONE>;
		mdp-hdr0-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_HDR0_FRAME_DONE>;
		mdp-color-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_COLOR0_FRAME_DONE>;
		mdp-birsz0-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_BIRSZ0_FRAME_DONE>;
		mdp-aal-frame-done = <CMDQ_EVENT_MMLSYS0_MDP_AAL0_FRAME_DONE>;
		mdp-wrot0-rst-done = <CMDQ_EVENT_MMLSYS0_MDP_WROT0_SW_RST_DONE_ENG_EVENT>;
		mdp-rdma2-rst-done = <CMDQ_EVENT_MMLSYS0_MDP_RDMA2_SW_RST_DONE_ENG_EVENT>;
		mdp-rdma0-rst-done = <CMDQ_EVENT_MMLSYS0_MDP_RDMA0_SW_RST_DONE_ENG_EVENT>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(SMMU_L2_P0_MDP_RDMA0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L2_P4_MDP_RDMA2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L2_P1_MDP_WROT0)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"mdp_rdma0",
			"mdp_rdma2",
			"mdp_wrot0";
		mdp-opp = <&opp_table_disp>;
		operating-points-v2 = <&opp_table_disp>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		clocks = <&mmdvfs_mux MMDVFS_USER_MDP>;
		clock-names = "mmdvfs_clk";
		dre30-hist-sram-start = /bits/ 16 <1536>;
	};

	mml-test {
		compatible = "mediatek,mml-test";
		mediatek,mml = <&mmlsys_config>;
	};
	mm_smmu_hrt_normal: mm-smmu-hrt-normal {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hrt_normal";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 30>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_srt_normal: mm-smmu-srt-normal {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_srt_normal";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 31>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_mmup_normal: mm-smmu-mmup-normal {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_mmup_normal";
		mtk,iommu-dma-range = <0x1 0x40000000 0x0 0x80000000>;
		iommus = <&mm_smmu 32>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_normal: mm-smmu-ccu-normal {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_normal";
		mtk,iommu-dma-range = <0x1 0x8000000 0x0 0x4000000>;
		iommus = <&mm_smmu 33>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_aov_normal: mm-smmu-aov-normal {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_aov_normal";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 34>;
		mtk,smmu-dma-mode = "disable";
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_hrt_protected: mm-smmu-hrt-protected {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hrt_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 40>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_srt_protected: mm-smmu-srt-protected {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_srt_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 41>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_mmup_protected: mm-smmu-mmup-protected {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_mmup_protected";
		mtk,iommu-dma-range = <0x1 0x0 0x0 0x40000000>;
		iommus = <&mm_smmu 42>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_protected: mm-smmu-ccu-protected {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_protected";
		mtk,iommu-dma-range = <0x1 0xc000000 0x0 0x4000000>;
		iommus = <&mm_smmu 43>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_aov_protected: mm-smmu-aov-protected {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_aov_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 44>;
		mtk,smmu-dma-mode = "disable";
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_hrt_secure: mm-smmu-hrt-secure {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hrt_secure";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 50>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_srt_secure: mm-smmu-srt-secure {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_srt_secure";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 51>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_mmup_inst: mm-smmu-mmup-inst {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_mmup_inst";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 52>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_gce_inst: mm-smmu-gce-inst {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_gce_inst";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 53>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_inst: mm-smmu-ccu-inst {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_inst";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 54>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_data: mm-smmu-ccu-data {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_data";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 56>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_secure: mm-smmu-ccu-secure {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_secure";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 57>;
		smmu-supply = <&mm_smmu>;
	};

	scp: scp@1c400000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x340000>, /* tcm */
			  <0 0x1cb24000 0 0x1000>, /* cfg */
			  <0 0x1cb21000 0 0x1000>, /* clk*/
			  <0 0x1cb30000 0 0x1000>, /* cfg core0 */
			  <0 0x1cb40000 0 0x1000>, /* cfg core1 */
			  <0 0x1cb52000 0 0x1000>, /* bus tracker */
			  <0 0x1cb60000 0 0x40000>, /* llc */
			  <0 0x1cba5000 0 0x4>, /* cfg_sec */
			  <0 0x1cbfb000 0 0x100>, /* mbox0 base */
			  <0 0x1cbfb100 0 0x4>, /* mbox0 set */
			  <0 0x1cbfb10c 0 0x4>, /* mbox0 clr */
			  <0 0x1cba5020 0 0x4>, /* mbox0 init */
			  <0 0x1cbfc000 0 0x100>, /* mbox1 base */
			  <0 0x1cbfc100 0 0x4>, /* mbox1 set */
			  <0 0x1cbfc10c 0 0x4>, /* mbox1 clr */
			  <0 0x1cba5024 0 0x4>, /* mbox1 init */
			  <0 0x1cbfd000 0 0x100>, /* mbox2 base */
			  <0 0x1cbfd100 0 0x4>, /* mbox2 set */
			  <0 0x1cbfd10c 0 0x4>, /* mbox2 clr */
			  <0 0x1cba5028 0 0x4>, /* mbox2 init */
			  <0 0x1cbfe000 0 0x100>, /* mbox3 base */
			  <0 0x1cbfe100 0 0x4>, /* mbox3 set */
			  <0 0x1cbfe10c 0 0x4>, /* mbox3 clr */
			  <0 0x1cba502c 0 0x4>, /* mbox3 init */
			  <0 0x1cbff000 0 0x100>, /* mbox4 base */
			  <0 0x1cbff100 0 0x4>, /* mbox4 set */
			  <0 0x1cbff10c 0 0x4>, /* mbox4 clr */
			  <0 0x1cba5030 0 0x4>, /* mbox4 init */
			  <0 0x1cb54000 0 0x1000>; /* cfg ap*/

		reg-names = "scp_sram_base",
				"scp_cfgreg",
				"scp_clkreg",
				"scp_cfgreg_core0",
				"scp_cfgreg_core1",
				"scp_bus_tracker",
				"scp_l1creg",
				"scp_cfgreg_sec",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_init",
				"scp_cfgreg_ap";

		interrupts = <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core-0 = "enable";
		scp-hwvoter = "enable";
		scp-sram-size = <0x00340000>;
		core-nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox-count = <4>;
		/* id, mbox, send_size*/
		send-table =
		< 0 0  11>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		<18 0  2>,/* IPI_OUT_SCPCTL_1 */
		<46 0  1>,/* IPI_OUT_SCP_PM_NOTIFY_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<29 1 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 1  7>,/* IPI_OUT_SENSOR_NOTIFY */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  4>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<39 3  4>,/* IPI_OUT_AOV_SCP */
		<43 3  4>,/* IPI_OUT_NPU_SCP */
		<45 3  1>,/* IPI_OUT_SCP_PM_NOTIFY_0 */
		<47 3  2>,/* IPI_PIN_HOST_SCP_CHRE */
		<48 3  2>;/* IPI_PIN_SCP_HOST_CHRE */

		#recv-cells-mode = <1>;
		/* mode 0 or no defined #recv-cells-mode => 4 elements : id, mbox,
		 * recv_size, recv_opt
		 */
		/* mode 1 => 7 elements : id, mbox, recv_size, recv_opt, lock, buf_full_opt,
		 * cb_ctx_opt
		 */
		recv-table =
		< 1 0  2 0 0 0 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0 0 0 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0 0 0 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_1 */
		<22 0  1 0 0 0 0>,/* IPI_IN_SCP_READY_1 */
		//<25 0 6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_1 */
		<21 1  6 0 0 0 0>,/* IPI_IN_LOGGER_CTRL */
		<30 1  2 0 0 0 0>,/* IPI_IN_SENSOR_CTRL */
		<32 1  7 0 0 0 0>,/* IPI_IN_SENSOR_NOTIFY */
		< 5 2  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0 0 0 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0 0 0 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0 0 0 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1 0 0 0>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<40 3  4 0 0 0 0>,/* IPI_IN_SCP_AOV */
		<44 3  4 0 0 0 0>,/* IPI_IN_SCP_NPU */
		<47 3  2 1 0 0 0>,/* IPI_PIN_HOST_SCP_CHRE ack slot */
		<48 3  2 0 0 0 1>;/* IPI_PIN_SCP_HOST_CHRE msg slot */

		//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		/* feature, frequecy, coreid */
		scp-feature-tbl = < 0 40 1>,	/* vow */
				  < 1   0 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 1>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 1>,	/* barge in */
				  < 7  10 1>,	/* vow dump */
				  < 8  80 1>,	/* vow vendor M */
				  < 9  43 1>,	/* vow vendor A */
				  <10  22 1>,	/* vow vendor G */
				  <11  20 1>,	/* vow dual mic */
				  <12 100 1>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		scp-dram-region = "enable";   /* enable scp dram region manage */
		scp-protect = "enable";   /* enable scp protections */
		secure-dump = "enable";   /* enable dump via secure world*/
		secure-dump-size = <0x608000>;
		scp-pm-notify = "enable";
		scp-thermal-wq = "disable";
		scp-low-pwr-dbg = "enable";
		scp-cfgreg-ap-en = "enable";
		scp-ipc-wa = "enable";
		//scp_aovmem_key = "mediatek,scp_aov_reserved";
		scp-mem-key = "mediatek,reserve-memory-scp_share";

		/* feature ID, size, alignment */
		scp-mem-tbl = <0 0x0 0x0>, /* secure dump, its size is in secure-dump-size */
				  <1 0xca700 0x0>, /* vow */
				  <2 0x100000 0x0>, /* sensor main*/
				  <3 0x180000 0x0>, /* logger */
				  <4 0x19000 0x0>, /* audio */
				  <5 0xa000 0x0>, /* vow bargein */
				  <7 0x1a000 0x0>, /* ultrasound*/
				  <8 0x10000 0x0>, /* sensor supper*/
				  <9 0x1000 0x0>, /* sensor list */
				  <10 0x2000 0x0>, /* sensor debug */
				  <11 0x100 0x0>, /* sensor custom writer */
				  <12 0x100 0x0>, /* sensor custom reader */
				  <13 0x780000 0x0>, /* aov */
				  <15 0x10000 0x0>, /* aod */
				  <17 0x8000 0x0>, /* scp chre from */
				  <18 0x8000 0x0>, /* scp chre to */
				  <19 0x200 0x0>;  /* low power debug */

		memorydump = <0x340000>, /* l2tcm */
				 <0x0c4000>, /* l1c */
				 <0x003c00>, /* regdump */
				 <0x000400>, /* trace buffer */
				 <0x200000>; /* dram */

		scp-resource-dump = "enable";   /* enable dump scp related resource */
		/* regulator */
		scp-supply-num = <3>;	/* total number of scp related regulator */
		vscp0-supply = <&mt6363_vbuck4>;
		vscp1-supply = <&mt6363_vsram_apu>;
		vscp2-supply = <&mt6363_vs3>;

		/* dump register */
		/* cell means register info (address,size), not total reg num */
		scp-resource-reg-dump-cell = <2>;
		scp-resource-reg-dump = <0x1c001818 0x4>,
			<0x1c00192c 0x4>;
			//<0x1c0018e4 0x4>,
			//<0x1c0012b8 0x4>,
			//<0x1c013010 0x4>,
	};

	sap: sap@1c710000 {
		compatible = "mediatek,sap";
		status = "okay";
		core-id = /bits/8 <0x02>;
		l2tcm-offset = <0x00310000>;
		secure-dump-size = <0x24000>;
		reg = <0 0x1cb3a000 0 0x1000>,
			<0 0x1cbc0000 0 0x20000>,
			<0 0x1cbff000 0 0x100>, /* mbox0 base, using mbox4's hw */
			<0 0x1cbff100 0 0x4>, /* mbox0 set, using mbox4's hw */
			<0 0x1cbff10c 0 0x4>, /* mbox0 clr, using mbox4's hw */
			<0 0x1cba5030 0 0x4>; /* mbox0 init, using mbox4's hw */
		reg-names = "sap_cfg_reg",
			"sap_l1cache",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init";
		interrupts = <GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH 0>; /* using mbox4's hw */
		interrupt-names = "mbox0";
		mbox-count = <1>;
		/* id, mbox, send_size */
		send-table =
			<1 0 17>; /* IPI_OUT_SENSOR_SAP_NOTIFY */
		#recv-cells-mode = <1>;
		/* mode 0 or no defined
		 * mode = 4 elements : id, mbox, recv_size, recv_opt
		 * mode 1 => 7 elements : id, mbox, recv_size, recv_opt,
		 * lock, buf_full_opt, *cb_ctx_opt
		 */
		recv-table =
			<0 0 17 0 0 0 0>; /* IPI_IN_SENSOR_SAP_NOTIFY */
		memorydump = <0x020000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000100>; /* trace buffer */
	};

	scp_dvfs: scp-dvfs {
		compatible = "mediatek,scp-dvfs";

		clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
		<&topckgen_clk CLK_TOP_TCK_26M_MX9>, /* 26M  */
		<&topckgen_clk CLK_TOP_OSC_D20>,     /* 26M  */
		<&topckgen_clk CLK_TOP_MAINPLL_D6>,  /* 364M */
		<&topckgen_clk CLK_TOP_MAINPLL_D4>,  /* 546M */
		<&topckgen_clk CLK_TOP_MAINPLL_D3>,  /* 728M */
		<&topckgen_clk CLK_TOP_APLL1>;       /* 728M */

		clock-names = "clk_mux",
		"clk_pll_0",
		"clk_pll_1",
		"clk_pll_2",
		"clk_pll_3",
		"clk_pll_4",
		"clk_pll_5";

		scp-core-online-mask = <0x7>;
		vlp-support;
		vlpck-support;

		dvfs-opp =
		/* vscp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
		< 575000	750000	0xff		0xfff		290  0	0x0>,
		< 650000	750000	0xff		0xfff		500  0	0x0>,
		< 750000	750000	0xff		0xfff		700  0	0x0>;

		do-ulposc-cali;
		fmeter-clksys = <&vlp_cksys_clk>;
		ulposc-clksys = <&vlp_cksys_clk>;
		scp-clk-ctrl = <&scp_clk_ctrl>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v2";
		ulposc-cali-num = <3>;
		ulposc-cali-target = <290 500 700>;
		ulposc-cali-config =
			/* con0		con1	con2 */
			<0x02c292c0	0x2400	0xc>,
			<0x050a92c0	0x2400	0xc>,
			<0x071292c0	0x2400	0xc>;
		clk-dbg-ver = "v4";
		ccf-fmeter-support;
		scp-dvfs-flag = "enable"; /* enable/disable */
	};

	watchdog: watchdog@1c00b000 {
		compatible = "mediatek,mt6989-wdt",
			      "mediatek,mt6589-wdt",
			      "syscon", "simple-mfd";
		reg = <0 0x1c00b000 0 0x100>;
		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0xf>;
			mode-charger = <BOOT_CHARGER>;
			mode-recovery = <BOOT_RECOVERY>;
			mode-bootloader = <BOOT_BOOTLOADER>;
			mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
			mode-kpoc = <BOOT_KPOC>;
			mode-ddr-reserve = <BOOT_DDR_RSVD>;
			mode-meta = <BOOT_META>;
			mode-rpmbpk = <BOOT_RPMBPK>;
		};
	};

	systimer: systimer@1cc10000 {
		compatible = "mediatek,mt6989-timer",
				"mediatek,mt6765-timer";
		reg = <0 0x1cc10000 0 0x1000>;
		interrupts = <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk13m>;
	};

	afe: mt6989-afe-pcm@11050000 {
		compatible = "mediatek,mt6989-sound";
		reg = <0 0x11050000 0 0x9000>;
		interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH 0>;
		topckgen = <&topckgen_clk>;
		apmixedsys = <&apmixedsys_clk>;
		infracfg = <&infracfg_ao_clk>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_AUDIO>;
		clocks = <&afe_clk CLK_AFE_AUDIO_HOPPING>,
			<&afe_clk CLK_AFE_AUDIO_F26M>,
			<&afe_clk CLK_AFE_UL0_ADC>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES>,
			<&afe_clk CLK_AFE_UL1_ADC>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES>,
			<&afe_clk CLK_AFE_APLL1>,
			<&afe_clk CLK_AFE_APLL2>,
			<&afe_clk CLK_AFE_APLL_TUNER1>,
			<&afe_clk CLK_AFE_APLL_TUNER2>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D4>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2_D4>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2SIN0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2SIN1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_FMI2S_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_TDMOUT_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_FMI2S>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_M>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_B>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_SLV>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_MST>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_INTBUS>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_ENGEN1>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_ENGEN2>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_TDMOUT_B>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_H_AUD>;

			clock-names = "aud_hopping_clk",
			"aud_f26m_clk",
			"aud_ul0_adc_clk",
			"aud_ul0_adc_hires_clk",
			"aud_ul1_adc_clk",
			"aud_ul1_adc_hires_clk",
			"aud_apll1_clk",
			"aud_apll2_clk",
			"aud_apll_tuner1_clk",
			"aud_apll_tuner2_clk",
			"top_mux_audio_int",
			"top_mainpll_d4_d4",
			"top_mux_aud_1",
			"top_apll1_ck",
			"top_mux_aud_2",
			"top_apll2_ck",
			"top_mux_aud_eng1",
			"top_apll1_d4",
			"top_mux_aud_eng2",
			"top_apll2_d4",
			"top_mux_audio_h",
			"top_i2sin0_m_sel",
			"top_i2sin1_m_sel",
			"top_fmi2s_m_sel",
			"top_tdmout_m_sel",
			"top_apll12_div_i2sin0",
			"top_apll12_div_i2sin1",
			"top_apll12_div_fmi2s",
			"top_apll12_div_tdmout_m",
			"top_apll12_div_tdmout_b",
			"top_clk26m_clk",
			"aud_slv_ck_peri",
			"aud_mst_ck_peri",
			"aud_intbus_ck_peri",
			"aud_engen1_ck_peri",
			"aud_engen2_ck_peri",
			"aud_tdmout_b_ck_peri",
			"aud_h_peri";
		pinctrl-names = "aud-clk-mosi-off",
			"aud-clk-mosi-on",
			"aud-dat-mosi-off",
			"aud-dat-mosi-on",
			"aud-dat-mosi-ch34-off",
			"aud-dat-mosi-ch34-on",
			"aud-dat-miso0-off",
			"aud-dat-miso0-on",
			"aud-dat-miso1-off",
			"aud-dat-miso1-on",
			"aud-gpio-i2sin4-off",
			"aud-gpio-i2sin4-on",
			"aud-gpio-i2sout4-off",
			"aud-gpio-i2sout4-on",
			"aud-gpio-i2sin6-off",
			"aud-gpio-i2sin6-on",
			"aud-gpio-i2sout6-off",
			"aud-gpio-i2sout6-on",
			"vow-scp-dmic-dat-off",
			"vow-scp-dmic-dat-on",
			"vow-scp-dmic-clk-off",
			"vow-scp-dmic-clk-on";
		pinctrl-0 = <&aud_clk_mosi_off>;
		pinctrl-1 = <&aud_clk_mosi_on>;
		pinctrl-2 = <&aud_dat_mosi_off>;
		pinctrl-3 = <&aud_dat_mosi_on>;
		pinctrl-4 = <&aud_dat_mosi_ch34_off>;
		pinctrl-5 = <&aud_dat_mosi_ch34_on>;
		pinctrl-6 = <&aud_dat_miso0_off>;
		pinctrl-7 = <&aud_dat_miso0_on>;
		pinctrl-8 = <&aud_dat_miso1_off>;
		pinctrl-9 = <&aud_dat_miso1_on>;
		pinctrl-10 = <&aud_gpio_i2sin4_off>;
		pinctrl-11 = <&aud_gpio_i2sin4_on>;
		pinctrl-12 = <&aud_gpio_i2sout4_off>;
		pinctrl-13 = <&aud_gpio_i2sout4_on>;
		pinctrl-14 = <&aud_gpio_i2sin6_off>;
		pinctrl-15 = <&aud_gpio_i2sin6_on>;
		pinctrl-16 = <&aud_gpio_i2sout6_off>;
		pinctrl-17 = <&aud_gpio_i2sout6_on>;
		pinctrl-18 = <&vow_scp_dmic_dat_off>;
		pinctrl-19 = <&vow_scp_dmic_dat_on>;
		pinctrl-20 = <&vow_scp_dmic_clk_off>;
		pinctrl-21 = <&vow_scp_dmic_clk_on>;

		/* Only for ETDM in/out 4 */
		etdm-out-ch = <2>;
		etdm-in-ch = <2>;
		etdm-out-sync = <0>; /* 0: disable; 1: enable */
		etdm-in-sync = <1>; /* 0: disable; 1: enable */
		etdm-ip-mode = <0>; /* 0: One IP multi-channel 1: Multi-IP 2-channel */
	};

	snd_scp_ultra: snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
	};

	audio-sram@11059000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x11059000 0 0x25555>;
		prefer-mode = <0>;
		mode-size = <0x17000 0x1eaa8>;
		block-size = <0x1000>;
	};

	sound: sound {
		compatible = "mediatek,mt6989-mt6681-sound";
		/* mediatek,snd_audio_dsp = <&snd_audio_dsp>; */
		/* mediatek,headset-codec = <&accdet>; */
		mediatek,platform = <&afe>;
		mediatek,ipm = <1>; /* 0: old version; 1: IPM2.0 */
	};
	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-call-final = <0x5 0xc 0x11 0x10 0x18000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ktv = <0x1 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-fm = <0x0 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-bleul = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mddl = <0x0 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x0 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-ver = <0x1>;
		swdsp-smartpa-process-enable = <0x5>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-btdl = <0x1 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x1 0xffffffff 0x19 0xe 0x20000>;
		adsp-dynamic-buffer = <0x1>;
	};

	/* scene: $enable $bandwidth */
	audio_dsp_hrt_bw: audio-dsp-hrt-bw {
		compatible = "mediatek,mt6989-audio-dsp-hrt-bw";
		adsp-qos-scene-phone-call = <0x1 500>;
	};

	speech_usip_mem: speech-usip-mem {
		compatible = "mediatek,speech-usip-mem";
		adsp-phone-call-enh-enable = <0x3>;
		adsp-ble-phone-call-enable = <0x0>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	keypad: kp@1c00e000 {
		compatible = "mediatek,kp";
		reg = <0 0x1c00e000 0 0x1000>;
		interrupts = <GIC_SPI 132 IRQ_TYPE_EDGE_RISING 0>;
		mediatek,key-debounce-ms = <1024>;
		mediatek,hw-map-num = <72>;
		mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0>;
		clocks = <&clk26m>;
		clock-names = "kpd";
	};

	regulator_vibrator: regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <2800000>;
		max-volt = <3500000>;
		vib-supply = <&mt6373_vibr>;
	};

	u3fpgaphy: usb-phy {
		compatible = "mediatek,fpga-u3phy";
		mediatek,ippc = <0x11203e00>;
		fpga_i2c_physical_base = <0x11d20000>;
		status = "disabled";

		u3fpgaport0: usb-phy@0 {
			chip-id= <0xa60931a>;
			port = <0>;
			pclk_phase = <23>;
			#phy-cells = <1>;
		};
	};

	vcp: vcp@1ec00000 {
		compatible = "mediatek,vcp";
		vcp-support = <1>;
		status = "okay";
		reg = <0 0x1ea00000 0 0x60000>, /* tcm */
		      <0 0x1ec24000 0 0x1000>, /* cfg */
		      <0 0x1ec30000 0 0x1000>, /* cfg core0 */
		      <0 0x1ec32000 0 0x1000>, /* intc core0 */
		      <0 0x1ec37000 0 0x1000>, /* pwr ctrl */
		      <0 0x1ec40000 0 0x1000>, /* cfg core1 */
		      <0 0x1ec51000 0 0x1000>, /* bus dbg */
		      <0 0x1ec52000 0 0x1000>, /* bus tracker */
		      <0 0x1ec60000 0 0x40000>, /* llc dbg */
		      <0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
		      <0 0x1eca5450 0 0x40>, /* bus prot */
		      <0 0x1e820000 0 0x4>, /* mmu dbg */
		      <0 0x1ecfb000 0 0x100>, /* mbox0 base */
		      <0 0x1ecfb100 0 0x4>, /* mbox0 set */
		      <0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1eca5020 0 0x4>, /* mbox0 init */
		      <0 0x1ecfc000 0 0x100>, /* mbox1 base */
		      <0 0x1ecfc100 0 0x4>, /* mbox1 set */
		      <0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1eca5024 0 0x4>, /* mbox1 init */
		      <0 0x1ecfd000 0 0x100>, /* mbox2 base */
		      <0 0x1ecfd100 0 0x4>, /* mbox2 set */
		      <0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1eca5028 0 0x4>, /* mbox2 init */
		      <0 0x1ecfe000 0 0x100>, /* mbox3 base */
		      <0 0x1ecfe100 0 0x4>, /* mbox3 set */
		      <0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1eca502c 0 0x4>, /* mbox3 init */
		      <0 0x1ecff000 0 0x100>, /* mbox4 base */
		      <0 0x1ecff100 0 0x4>, /* mbox4 set */
		      <0 0x1ecff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1eca5030 0 0x4>; /* mbox4 init */

		reg-names = "vcp_sram_base",
			    "vcp_cfgreg",
			    "vcp_cfgreg_core0",
			    "vcp_intc_core0",
			    "vcp_pwr_ctl",
			    "vcp_cfgreg_core1",
			    "vcp_bus_debug",
			    "vcp_bus_tracker",
			    "vcp_l1creg",
			    "vcp_cfgreg_sec",
			    "vcp_bus_prot",
			    "vcp_cfgreg_mmu",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 898 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 899 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 900 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 901 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 902 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "wdt",
				  "reserved",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		mtk,smmu-shared = <&mm_smmu_mmup_normal>;
		/*mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;*/

		core-0 = "enable";
		vcp-sram-size = <0x00060000>;
		vcp-dram-size = <0x00800000>;
		core-nums = <1>;	/* core number */
		twohart = <1>;		/* two hart arch */
		fmeter-ck = <29>;	/* clk table fmeter f_fmmup_ck */
		fmeter-type = <5>;	/* fmeter type */
		mbox-count = <5>;
		vcp-ee-enable = <1>;
		bus-debug-num-ports = <18>;
		res-req-status = <0x1c00186c>;
		/* id, mbox, send_size*/
		send-table =
		< 0 0 18>,/* IPI_OUT_VDEC_1 */
		< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
		< 3 1  2>,/* IPI_OUT_TEST_0 */
		< 9 1  2>,/* IPI_OUT_MMDVFS */
		<11 1  2>,/* IPI_OUT_MMQOS */
		<13 1  2>,/* IPI_OUT_MMDEBUG */
		<15 1  4>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
		<16 2 18>,/* IPI_OUT_VENC_0 */
		<18 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
		<20 3  2>,/* IPI_OUT_C_SLEEP_1 */
		<21 3  2>,/* IPI_OUT_TEST_1 */
		<22 3  6>,/* IPI_OUT_LOGGER_CTRL */
		<23 3  2>,/* IPI_OUT_VCPCTL_1 */
		<28 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

		/* id, mbox, recv_size, recv_opt */
		recv-table =
		< 1 0 18 0>,/* IPI_IN_VDEC_1 */
		< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
		< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
		< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
		<10 1  2 0>,/* IPI_IN_MMDVFS */
		<12 1  2 0>,/* IPI_IN_MMQOS */
		<14 1  2 0>,/* IPI_IN_MMDEBUG */
		<15 1  4 1>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
		<17 2 18 0>,/* IPI_IN_VENC_0 */
		<19 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
		<20 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
		<24 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
		<25 3  6 0>,/* IPI_IN_LOGGER_CTRL */
		<26 3  1 0>,/* IPI_IN_VCP_READY_1 */
		<27 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
		<29 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

		vcp-secure-dump = <1>;   /* enable dump via secure world*/
		vcp-secure-dump-size = <0x200000>;
		vcp-secure-dump-offset = <0x600000>;
		vcp-sec-dump-key = "mediatek,me_vcp_reserved";

		memorydump = <0x60000>, /* l2tcm */
			<0x020000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000400>, /* trace buffer */
			<0x160000>; /* dram */

		vcp-mem-tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
			      <1 0x12000>, /* VENC_MEM_ID 72KB */
			      <2 0x180000>, /* LOGGER 1MB 512KB*/
			      <3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
			      <4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
			      <5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
			      <6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
			      <7 0x100000>, /* GCE_MEM_ID 256*4KB */
			      <8 0x1000>, /* MMDVFS_MEM_ID 4KB */
			      <9 0x1000>, /* MMQOS_MEM_ID 4KB */
			      <10 0x0>; /* secure dump, its size is in secure_dump_size */
		vcp-ao-feature;

	};

	vcp_io2: vcp-iommu-vdec {
		compatible =  "mediatek,vcp-io-vdec";
		vcp-support = <2>;
		mtk,smmu-shared = <&mm_smmu_mmup_normal>;
	};

	vcp_io3: vcp-iommu-venc {
		compatible =  "mediatek,vcp-io-venc";
		vcp-support = <3>;
		mtk,smmu-shared = <&mm_smmu_mmup_normal>;
	};

	vcp_io4: vcp-iommu-work {
		compatible = "mediatek,vcp-io-work";
		vcp-support = <4>;
		mtk,smmu-shared = <&mm_smmu_mmup_normal>;
	};

	vcp_io5: vcp-iommu-sec {
		compatible =  "mediatek,vcp-io-sec";
		vcp-support = <7>;
		mtk,smmu-shared = <&mm_smmu_mmup_protected>;
	};

	slbc: slbc@113e00 {
		compatible = "mediatek,mtk-slbc";
		reg = <0 0x00113e00 0 0x200>;
		slbc-enable = <1>;
		slbc-all-cache-enable = <1>;
		trace-dram-base = <0x0>;
		trace-dram-size  = <0x0>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6983-oc-debug";
		status = "okay";
	};

	extcon_usb: extcon-usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6375_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6375_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	extcon_usb1: extcon-usb1 {
		compatible = "mediatek,extcon-usb";
		port {
			usb_role1: endpoint {
				remote-endpoint = <&mtu3_drd_switch1>;
			};
		};
	};

	usb_meta: usb-meta {
		compatible = "mediatek,usb-meta";
		udc = <&ssusb>;
	};

	usb_boost: usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6989-usb-boost";
		interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "icc-bw";
		required-opps = <&dvfsrc_freq_opp0>;
		usb-audio;
		small-core = <1250000>;
	};

	/* ATF logger */
	atf_logger: atf-logger {
		compatible = "mediatek,tfa_debug";
	};

	mkp {
		compatible = "mediatek,mkp-drv";
		memory-region = <&mkp_mem>;
	};

	mtkheap-slc {
		compatible = "mediatek,dmaheap-mtk-slc";
		heap-name = "mtk_slc";
	};

	mtkheap-page-prot {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_prot_page-uncached";
		trusted-mem-type = <10>;
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		trusted-mem-type = <1>;
		region-heap-align-name = "mtk_prot_region-aligned";
		mtk,smmu-shared = <&mm_smmu_srt_protected>;
	};

	mtkheap-page-sapu {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_sapu_page-uncached";
		trusted-mem-type = <16>;
	};

	mtkheap-region-saup-data {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_data_shm_region";
		trusted-mem-type = <12>;
		region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
		mtk,smmu-shared = <&secure_apu_smmu_device>;
	};

	mtkheap-region-saup-engine {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_engine_shm_region";
		trusted-mem-type = <13>;
		region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
		mtk,smmu-shared = <&secure_apu_smmu_device>;
	};

	mtkheap_page_svp: mtkheap-page-svp {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_svp_page-uncached";
		trusted-mem-type = <9>;
		status = "disabled";
	};

	mtkheap_page_wfd: mtkheap-page-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_wfd_page-uncached";
		trusted-mem-type = <11>;
		status = "disabled";
	};

	mtkheap_region_svp: mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		trusted-mem-type = <0>;
		region-heap-align-name = "mtk_svp_region-aligned";
		mtk,smmu-shared = <&mm_smmu_srt_protected>;
		status = "disabled";
	};

	mtkheap_region_wfd: mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		trusted-mem-type = <2>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		mtk,smmu-shared = <&mm_smmu_srt_protected>;
		status = "disabled";
	};

	mtkheap_region_tui: mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		trusted-mem-type = <8>;
		region-heap-align-name = "mtk_tui_region-aligned";
		mtk,smmu-shared = <&mm_smmu_srt_protected>;
		status = "disabled";
	};

	mtk-iommu-debug {
		compatible = "mediatek,mt6989-smmu-debug";
	};

	mtk_dmabufheap_debug0: dmaheap-test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		mtk,smmu-shared = <&mm_smmu_hrt_normal>;
	};

	mtk_dmabufheap_debug1: dmaheap-test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		mtk,smmu-shared = <&mm_smmu_srt_normal>;
	};

	soc-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&soc_smmu>;
	};

	apu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&apu_smmu>;
	};

	mm-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&mm_smmu>;
	};

	gpu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&gpu_smmu>;
	};

	soc-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&soc_smmu>;
	};

	apu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&apu_smmu>;
	};

	mm-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&mm_smmu>;
	};

	gpu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&gpu_smmu>;
	};

	/* smmu test devices */
	smmu-test-ktf1 {
		compatible = "mediatek,soc-smmu-test-ktf1";
		dma-mmap-reg = <0x10212000 0x1000>;
		mtk,iommu-group = <&soc_iommu_group_0>;
		iommus = <&soc_smmu 0x51>;
	};

	smmu-test-ktf2 {
		compatible = "mediatek,soc-smmu-test-ktf2";
		mtk,iommu-group = <&soc_iommu_group_0>;
		iommus = <&soc_smmu 0x53>;
	};

	smmu-test-ktf3 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "mediatek,soc-smmu-test-ktf3";
		iommus = <&soc_smmu 0x55>;
		mtk,iommu-dma-range = <0x40000000 0x10000000>;
		mtk,smmu-dma-mode = "bypass";
	};

	smmu-test-ktf4 {
		compatible = "mediatek,soc-smmu-test-ktf4";
		mtk,smmu-dma-mode = "disable";
		iommus = <&soc_smmu 0x57>;
	};

	smmu-test-ktf5 {
		compatible = "mediatek,mm-smmu-test-ktf1";
		dma-mmap-reg = <0x14400000 0x1000>;
		mtk,smmu-shared = <&mm_smmu_hrt_normal>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG0>;
		clock-names = "bclk";
		mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;
	};

	smmu-test-ktf6 {
		compatible = "mediatek,mm-smmu-test-ktf2";
		mtk,smmu-shared = <&mm_smmu_srt_normal>;
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu-boundary-num = <0>;
		pmu-dsu-support = <1>;
		pmu-dsu-type = <11>;
		pmu-ai-support = <0>;
	};

	gps: gps@18c00000 {
		compatible = "mediatek,mt6989-gps";
		reg = <0 0x18000000 0 0x100000>,
			<0 0x18c00000 0 0x100000>,
			<0 0x18d00000 0 0x100000>,
			<0 0x1c000000 0 0x4>,
			<0 0x1cc00028 0 0x4>,
			<0 0x1cc00030 0 0x4>,
			<0 0x1cc000cc 0 0x28>;
		reg-names = "conn_infra_base", "conn_gps_base", "conn_dyn_base",
			"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
			"tia2_gps_debug";
		interrupts = <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 688 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 134 IRQ_TYPE_EDGE_RISING 0>; /* gps mcu wdt irq */
			/* MT6989 remove conn2ap irq(the last irq).
			 * gps driver code can cover this situation.
			 * should care if remove middle irq.
			 */
		emi-connac-ver = <2>;
		emi-addr = <0>;
		emi-size = <0x100000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0xc0000000>;
		b13b14-status-addr = <0x1c000008>;
	};

	pmsr: pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <3>;
	};

	lk_charger: lk-charger {
		compatible = "mediatek,lk_charger";
		enable-anime;
		/* enable-pe-plus; */
		enable-pd20-reset;
		power-path-support;
		max-charger-voltage = <6500000>;
		fast-charge-voltage = <3000000>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		non-std-ac-charger-current = <500000>;
		charging-host-charger-current = <1500000>;
		ta-ac-charger-current = <3000000>;
		pd-charger-current = <500000>;

		/* battery temperature protection */
		temp-t4-threshold = <50>;
		temp-t3-threshold = <45>;
		temp-t1-threshold = <0>;

		/* enable check vsys voltage */
		enable-check-vsys;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta-12v-support;
		ta-9v-support;

		pe-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		ta-ac-12v-input-current = <3200000>;
		ta-ac-9v-input-current = <3200000>;
		ta-ac-7v-input-current = <3200000>;
		pe-charger-current = <3000000>;
		vbat-threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		/* cable measurement impedance */
		cable-imp-threshold = <699>;
		vbat-cable-imp-threshold = <3900000>; /* uV */

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pd-vbus-low-bound = <5000000>;
		pd-vbus-upper-bound = <5000000>;
		vsys-watt = <5000000>;
		ibus-err = <14>;

		pd-stop-battery-soc = <80>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		/* dual charger */
		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;

		/* rcable */
		enable-inductor-protect = <1>;
	};

	pe45: pe45 {
		compatible = "mediatek,charger,pe45";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe45-stop-battery-soc = <80>;

		high-temp-to-leave-pe45 = <46>;
		high-temp-to-enter-pe45 = <39>;
		low-temp-to-leave-pe45 = <10>;
		low-temp-to-enter-pe45 = <16>;
		ibus-err = <14>;

		/* PE 4.5 cable impedance (mohm) */
		pe45-r-cable-1a-lower = <500>;
		pe45-r-cable-2a-lower = <351>;
		pe45-r-cable-3a-lower = <240>;
		pe45-r-cable-level = <200 300 400 500 500>;
		pe45-r-cable-voltage = <5000 5500 6000 6500 7000>;
		pe45-r-cable-current-limit = <3000 3000 3000 2500 2200>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <4350>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-max = <4300>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <3000 2500 2000 1500>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 3700 3400 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <1000>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <4000>;
		idvchg-ss-step2-vbat = <4200>;
		ta-blanking = <400>;
		swchg-aicr = <0>;
		swchg-ichg = <1200>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <4250>;
		force-ta-cv-vbat = <4250>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 50 60 70 80>;
		tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <6800>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <4150>;
	};

	pe5p: pe5p {
		compatible = "mediatek,charger,pe5p";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <250>;
		idvchg-step = <50>;
		ita-level = <5000 4500 3750 3000>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 4500 3750 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <14000>;
		vta-cap-max = <20000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	hvbp: hvbp {
		compatible = "mediatek,charger,hvbp";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <1>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <2500 2300 2150 2000>;
		rcable-level = <250 300 375 500>;
		/* ita-level-dual = <5000 4500 3750 3000>; */
		ita-level-dual = <3000 2500 1750 1000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <50000>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bc12-psy = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm-name = "Basic";
		charger-configuration= <0>;
		alg-new-arbitration;

		/* common */
		battery-cv = <4350000>;
		max-charger-voltage = <6500000>;
		vbus-sw-ovp-voltage = <15000000>;
		min-charger-voltage = <4600000>;

		/* sw jeita */
		enable-vbat-mon = <0>;
		/* enable-sw-jeita; */
		jeita-temp-above-t4-cv = <4240000>;
		jeita-temp-t3-to-t4-cv = <4240000>;
		jeita-temp-t2-to-t3-cv = <4340000>;
		jeita-temp-t1-to-t2-cv = <4240000>;
		jeita-temp-t0-to-t1-cv = <4040000>;
		jeita-temp-below-t0-cv = <4040000>;
		temp-t4-thres = <50>;
		temp-t4-thres-minus-x-degree = <47>;
		temp-t3-thres = <45>;
		temp-t3-thres-minus-x-degree = <39>;
		temp-t2-thres = <10>;
		temp-t2-thres-plus-x-degree = <16>;
		temp-t1-thres = <0>;
		temp-t1-thres-plus-x-degree = <6>;
		temp-t0-thres = <0>;
		temp-t0-thres-plus-x-degree = <0>;
		temp-neg-10-thres = <0>;

		/* battery temperature protection */
		enable-min-charge-temp;
		min-charge-temp = <0>;
		min-charge-temp-plus-x-degree = <6>;
		max-charge-temp = <50>;
		max-charge-temp-minus-x-degree = <47>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		charging-host-charger-current = <1500000>;

		/* dynamic mivr */
		enable-dynamic-mivr;
		min-charger-voltage-1 = <4400000>;
		min-charger-voltage-2 = <4200000>;
		max-dmivr-charger-current = <1800000>;

		/* fast charging algo support indicator */
		enable-fast-charging-indicator;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <2>;
			dram-num = <2>;
			dramc-ver = <2>;
			slc-ver = <3>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC, 5: DRAMC BUS MON trigger, 6: SSPM register write */
			met-emi-support-list = <0x72>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xf08>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-ao-bus-mon1 = <0x118>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x0>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			dram-freq-default = <6400>;
			ddr-ratio-default = <8>;
			dram-type-default = <8>;
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
			slc-pmu-2nd-reg-base = <0x10359000 0x1035c000>;
			slc-pmu-2nd-reg-size = <0x1000>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";
			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-gpueb {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
		};

		met-config {
			compatible = "mediatek,met_config";
			/* 0: resource ctrl */
			met-config-list = <0x1>;
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1,\
hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,\
l3_hit,l3_mis,pmu_cyc_cnt";

			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";

			node-3 = "MCUPM_DSU_DVFS_ACTIVE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-4 = "MCUPM_DSU_DVFS_L3_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-5 = "MCUPM_DSU_DVFS_EMI_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-6 = "MCUPM_DSU_DVFS_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-7 = "MCUPM_DSU_DVFS_OPP",
					"CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";

			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-11 = "MCUPM_PMU_MGR_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-12 = "MCUPM_WLC_TYPE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,sys_type";
			node-13 = "MCUPM_WLC_PMU0",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "MCUPM_WLC_PMU1",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "MCUPM_WLC_PMU2",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "MCUPM_WLC_PMU3",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "MCUPM_WLC_PMU4",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "MCUPM_WLC_PMU5",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "MCUPM_WLC_PMU6",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "MCUPM_WLC_PMU7",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "MCUPM_WLC_PMU8",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "MCUPM_WLC_PMU9",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "MCUPM_WLC_PMU10",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "MCUPM_CPUCOOLER_LDRO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "MCUPM_CPUCOOLER_FREQ_IN",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "MCUPM_CPUCOOLER_TARGET_SCALE_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-27 = "MCUPM_CPUCOOLER_FREQ_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-28 = "MCUPM_CPUCOOLER_CTT_ENABLE",
					"L,M,B";
			node-29 = "MCUPM_CPUCOOLER_DSU_MAX_FREQ",
					"max_freq";
			node-30 = "MCUPM_PMU_MGR_CPU_STALL_COUNT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
		};

		sspm_rts_header: sspm-rts-header {
			node-0 = "SSPM_PTPOD",
			"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
				"test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1,",
				"ddr_lv,",
				"PMQOS_BW0,PMQOS_BW1,PMQOS_BW2,PMQOS_BW3,PMQOS_BW4,PMQOS_BW_TOTAL,",
				"EMI_Occupy_TOTAL,",
				"EMI_data_CPU,EMI_data_GPU,EMI_data_MM,EMI_data_MD,EMI_data_TOTAL";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,",
				"c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_eas_opp_cur_0,c_eas_opp_cur_1,c_eas_opp_cur_2,",
				"c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,d_times_down,",
				"c_map_dram_enable,perf_mode_enable,perf_mode_ceiling_opp,",
				"perf_mode_thd,mode";

			node-7 = "SSPM_CM_MGR_RATIO",
				"stall_0,stall_1,stall_2,stall_3,stall_4,",
				"stall_5,stall_6,stall_7,",
				"active_0,active_1,active_2,active_3,active_4,",
				"active_5,active_6,active_7";

			node-8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading,iterator_loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vstack,core_num";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,",
				"ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq,vcore_opp,ddr_opp";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"dramc_read_bw_0,dramc_read_bw_1,dramc_write_bw_0,dramc_write_bw_1,",
				"srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,util_0,util_1,",
				"trans_0,trans_1,mr4,ddr_freq,ddr_opp,",
				"predir_pct_0,predir_pct_1";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				"enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu";
			node-63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu,slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,DSU";
			node-68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bcnt_0,bcnt_1,",
				"dcm_ctrl_0,dcm_ctrl_1,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"pd_0_0,pd_0_1,pd_1_0,pd_1_1,",
				"pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-72 = "SSPM_SPM_RES__APSRC_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-73 = "SSPM_SPM_DBG__PWR_OFF",
				"cam_ccu_ao,cam_ccu,cam_main,cam_subc,cam_subb,cam_suba,cam_mraw,isp_main,isp_dip1,",
				"isp_traw,infra,ufs_phy,peri_usb,pextp_mac1,pextp_mac0,south_emi,north_emi,adsp_infra,",
				"scp,mm_proc,mminfra,ufs,peri_audio,peri,ovl1,ovl0,mml1,mml0,cam_vcore,isp_vcore,",
				"venc2,venc1,venc0,vdec1,vdec0,dis1,dis0,dpm,mcu";
			node-74 = "SSPM_SPM_DBG__PWR_ACT",
				"scp,adsp,venc0,venc1,audio,cam,img,mminfra,",
				"sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn";
			node-75 = "SSPM_SPM_DBG__SYS_STA",
				"s0_p,s0,s1,spm_res7,spm_res6,spm_res5,",
				"spm_res4,spm_res3,spm_res2,spm_res1,spm_res0";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,",
				"pgh_0,pgh_1,pgh_2,pgh_3,",
				"pgm_0,pgm_1,pgm_2,pgm_3,",
				"intb_0,intb_1,intb_2,intb_3,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,",
				"mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX",
				"pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,",
				"pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM",
				"bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-81 = "SSPM_SPM_RES__INFRA_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-82 = "SSPM_SPM_RES__26M_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,connb,conna,md2,md1,md";
			node-83 = "SSPM_SPM_RES__VCORE_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,uart_hub,dpm,",
				"pcie0,audio,scp,conn,md";
			node-84 = "SSPM_SPM_RES__PMIC_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-85 = "WLA_NTH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-86 = "WLA_STH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-87 = "SSPM_SWPM_APU__MDLA",
				"mdla_pdx0,mdla_pdx1,mdla_pdx2,mdla_pdx3,",
				"mdla_freq0,mdla_freq1,mdla_freq2,mdla_freq3,",
				"mdla_on_ratio0,mdla_on_ratio1,mdla_on_ratio2,mdla_on_ratio3";
			node-88 = "SSPM_SWPM_APU__MVPU",
				"mvpu_pdx0,mvpu_pdx1,",
				"mvpu_freq0,mvpu_freq1,",
				"mvpu_on_ratio0,mvpu_on_ratio1";
			node-89 = "SSPM_SWPM_APU__TOP_FRQ_AND_RATIO",
				"top_freq,top_on_ratio,idle_ratio_noc,wfi_ratio";
			node-90 = "SSPM_SWPM_APU__TOP_BW",
				"top_bw,eDPAbw,tcmbw,rcxbw,acx0bw,acx1bw,acx2bw";
			node-91 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP0",
				"0x04_c0,0x04_c1,0x04_c2,0x04_c3,0x04_c4,0x04_c5,0x04_c6,0x04_c7,",
				"0x10_c0,0x10_c1,0x10_c2,0x10_c3,0x10_c4,0x10_c5,0x10_c6,0x10_c7,",
				"0x14_c0,0x14_c1,0x14_c2,0x14_c3,0x14_c4,0x14_c5,0x14_c6,0x14_c7,",
				"0x16_c0,0x16_c1,0x16_c2,0x16_c3,0x16_c4,0x16_c5,0x16_c6,0x16_c7,";
			node-92 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP1",
				"0x17_c0,0x17_c1,0x17_c2,0x17_c3,0x17_c4,0x17_c5,0x17_c6,0x17_c7,",
				"0x18_c0,0x18_c1,0x18_c2,0x18_c3,0x18_c4,0x18_c5,0x18_c6,0x18_c7,",
				"0x21_c0,0x21_c1,0x21_c2,0x21_c3,0x21_c4,0x21_c5,0x21_c6,0x21_c7,",
				"0x3B_c0,0x3B_c1,0x3B_c2,0x3B_c3,0x3B_c4,0x3B_c5,0x3B_c6,0x3B_c7,";
			node-93 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP2",
				"0x3D_c0,0x3D_c1,0x3D_c2,0x3D_c3,0x3D_c4,0x3D_c5,0x3D_c6,0x3D_c7,",
				"80C1_c0,80C1_c1,80C1_c2,80C1_c3,80C1_c4,80C1_c5,80C1_c6,80C1_c7,",
				"80EF_c0,80EF_c1,80EF_c2,80EF_c3,80EF_c4,80EF_c5,80EF_c6,80EF_c7,";
			/* SLBC */
			node-94 = "SSPM_SLBC_GID_USED",
				"cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-95 = "SSPM_SLBC_GID_VALID",
				"cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-96 = "SSPM_SLBC_CACHE_QUOTA",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-97 = "SSPM_SLBC_CACHE_HIT",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-98 = "SSPM_SLBC_CACHE_TOTAL",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-99 = "SSPM_SLBC_CACHE_STATUS",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-100 = "SSPM_SLBC_CACHE_SIZE",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,valid";
			node-101 = "SSPM_SLBC_CACHE_WAY",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,buf_unused";
			node-102 = "SSPM_VCORE_DVFS__DDR_DETAIL",
				"EMI_MON,QOS_B,HR_BW,SW_R1,SW_R2,",
				"SW_R3,MD,MD2,ADSP";
			node-103 = "SSPM_VCORE_DVFS__VCORE_DETAIL",
				"SW_R3,SW_R4,SW_R7";
			node-104 = "SSPM_VCORE_DVFS__MISC_DETAIL",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL,MD_SCE,MD_STA,EMI_OPP,",
				"HR_DB,HR_IB,HR_MB,HR_BASE,",
				"CEIL_MISC";
			node-105 = "SSPM_SWPM_GPU__STATE_RATIO",
				"gpueb_active,gpueb_idle,gpueb_off,",
				"top_active,top_idle_1,top_idle_2,top_off,",
				"smmu_active,smmu_idle,smmu_off,",
				"stack_active,stack_idle,stack_off,",
				"other_exec_core_active,other_gpu_active_2,other_gpu_active_3";
			node-106 = "SSPM_VCORE_DVFS__DDR",
				"EMI_MON,QOS_B,HR_BW";
			node-107 = "SSPM_VCORE_DVFS__VCORE",
				"SW_R3";
			node-108 = "SSPM_VCORE_DVFS__OPP",
				"FREQ,VOLT";
			node-109 = "SSPM_VCORE_DVFS__MISC",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL";
			node-110 = "SSPM_SWPM_AUDIO__SCENARIO_IDX",
				"afe_on,user_case,output_device,input_device,adda_mode,sample_rate,",
				"channel_num,freq_clock,D0_ratio";
			node-111 = "SSPM_SWPM_ADSP__CORE_STATE_RATIO",
				"active_0_1,active_0_wfi_1,wfi_0_active_1,wfi_0_1,active_0_off_1,",
				"wfi_0_off_1,off_0_1,core_freq";
			node-112 = "SSPM_SWPM_TSFDC__POWER_STATE",
				"active_ratio10,active_ratio9,active_ratio8,active_ratio7,",
				"active_ratio6,active_ratio5,active_ratio4,active_ratio3,",
				"active_ratio2,active_ratio1,active_ratio0,Freq";
			node-113 = "SSPM_SWPM_DISP__PWR_STA",
				"off,act,disp_clk,time,dsi_off,dsi_lp_pll_on,dsi_act,dsi_lane_num,",
				"dsi_phy_type,dsi_clk";
			node-114 = "SSPM_SWPM_USB",
				"sspxtp_active,sspxtp_d11_powerdown_b1,sspxtp_d10_powerdown_b0,",
				"sspxtp_d9_G1U3,sspxtp_d8_G2U3,sspxtp_d7_G1U2,sspxtp_d6_G1U1,",
				"sspxtp_d5_G2U2,sspxtp_d4_G2U1,sspxtp_d3_G1UXEXIT,sspxtp_d2_G2UXEXIT,",
				"sspxtp_d1_G1U0,sspxtp_d0_G2U0,ssusb_u2_phy_l0_fsrx_ip1,ssusb_u2_phy_l0_fstx_ip1,",
				"ssusb_u2_phy_l0_hsrx_ip1,ssusb_u2_phy_l0_hstx_ip1,ssusb_u2_phy_l0_idle_ip1,",
				"ssusb_u2_phy_l0_ip1,ssusb_u2_phy_l1_ip1,ssusb_u2_phy_l2_ip1,",
				"ssusb_usb2_l2_ip1,ssusb_usb2_l1_ip1,ssusb_usb2_l0_ip1,",
				"ssusb_u2_phy_l0_fsrx_ip0,ssusb_u2_phy_l0_fstx_ip0,",
				"ssusb_u2_phy_l0_hsrx_ip0,ssusb_u2_phy_l0_hstx_ip0,ssusb_u2_phy_l0_idle_ip0,",
				"ssusb_u2_phy_l0_ip0,ssusb_u2_phy_l1_ip0,ssusb_u2_phy_l2_ip0,",
				"ssusb_usb2_l2_ip0,ssusb_usb2_l1_ip0,ssusb_usb2_l0_ip0,ssusb_usb3_u3_ip0,ssusb_usb3_u2_ip0,",
				"ssusb_usb3_u1_ip0,ssusb_usb3_u0_ip0,usb_ck_freq";
			node-115 = "SSPM_SWPM_INFRA",
				"socsys_freq,socsys_bw,socsys_d0_ratio,socsys_d2_ratio,",
				"peri_freq,peri_m0_busy_ratio,peri_m1_busy_ratio,peri_d1_ratio,peri_d2_ratio";
			node-116 = "SSPM_SWPM_VCP__POWER_STATE", "hfrp_active,hfrp_sleep,hfrp_wfi,",
				"hfrp_pwr,hfrp_frequency";
			node-117 = "SSPM_SWPM_MML__ENG_ACTIVE",
				"MML_ACTIVE,MML_FREQ,",
				"WROT0_ACTIVE,WROT1_ACTIVE,WROT2_ACTIVE,WROT3_ACTIVE,",
				"RROT0,RROT0_2ND,RDMA0,RDMA1,RDMA2,RDMA3,FG0,HDR0,HDR1,AAL0,AAL1,C3D0,",
				"RSZ0,RSZ1,RSZ2,RSZ3,BIRSZ0,BIRSZ1,THSHP0,TDSHP1,COLOR0,COLOR1,",
				"WROT0,WROT1,WROT2,WROT3";
			node-118 = "SSPM_SWPM_PCIE__SCENARIO_IDX",
				"p0_G4_L0_BUSY,p0_IDLE,p0_G1_L0_BUSY,p0_L0S_TX,",
				"p0_L0S_RX,p0_L0S_TRX,p0_L1,p0_L1_1,",
				"p0_L1_2,p0_L1_2_DEEP,p0_L2,p0_L1_2_EXIT,",
				"p0_RECOVER_A_1,p0_RECOVER_A_2,p0_RECOVER_B,p0_RECOVER_C,",
				"p1_G4_L0_BUSY,p1_IDLE,p1_G1_L0_BUSY,p1_L0S_TX,",
				"p1_L0S_RX,p1_L0S_TRX,p1_L1,p1_L1_1,",
				"p1_L1_2,p1_L1_2_DEEP,p1_L2,p1_L1_2_EXIT,",
				"p1_RECOVER_A_1,p1_RECOVER_A_2,p1_RECOVER_B,p1_RECOVER_C,",
				"pcie_ck_freq";
			node-119 = "SSPM_SWPM_VDEC__STATE_RATIO",
				"vdec_core_active,vdec_core_idle,vdec_core_off,",
				"vdec_soc_active,vdec_soc_idle,vdec_soc_off,vdec_frequency";
			node-120 = "SSPM_SWPM_MMINFRA__INDEX",
				"vcore,freq,emi_read_bw,emi_write_bw,slb_read_bw,slb_write_bw,active";
			node-121 = "SSPM_SWPM_UFS__STATE_RATIO",
				"g4_txrx,g4_tx,g4_rx,g4_idle,g5_txrx,g5_tx,g5_rx,g5_idle,",
				"h8_ckoff,h8_ckon,off,frequency";
			node-122 = "SSPM_SWPM_SOCPLL__ACTIVE_RATIO",
				"APLL2_EN,APLL1_EN,EMIPLL2_EN,UNIVPLL_EN,TVDPLL_EN,MSDCPLL_EN,",
				"MMPLL_EN,MAINPLL_EN,EMIPLL_EN,IMGPLL_EN,MMPLL2_EN,UNIVPLL2_EN,",
				"MAINPLL2_EN,ADSPPLL_EN,",
				"APLL2_PD,APLL1_PD,EMIPLL2_PD,UNIVPLL_PD,TVDPLL_PD,MSDCPLL_PD,",
				"MMPLL_PD,MAINPLL_PD,EMIPLL_PD,IMGPLL_PD,MMPLL2_PD,UNIVPLL2_PD,",
				"MAINPLL2_PD,ADSPPLL_PD,",
				"APLL2_PCW,APLL1_PCW,EMIPLL2_PCW,UNIVPLL_PCW,TVDPLL_PCW,",
				"MSDCPLL_PCW,MMPLL_PCW,MAINPLL_PCW,EMIPLL_PCW,IMGPLL_PCW,",
				"MMPLL2_PCW,UNIVPLL2_PCW,MAINPLL2_PCW,",
				"ADSPPLL_PCW,freq,dvdd_sys_voltage";
			node-123 = "SSPM_SWPM_VENC__INFO",
				"venc0_hevc_active,venc0_h264_active,venc0_off,",
				"venc1_hevc_active,venc1_h264_active,venc1_off,",
				"venc2_hevc_active,venc2_h264_active,venc2_off,",
				"spec,resolution,fps,frequency,",
				"vcore_voltage,venc_frequency";
		};

		gpueb_rts_header:gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING",
				"cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,\
fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-5 = "GPUEB_PTP3_FREQ", "gpu_cur_freq,stack_cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "gpu_work_volt,gpu_cur_volt,stack_work_volt,stack_cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "ST0_in,ST1_in,ST3_in,ST4_in,ST5_in,ST6_in,\
TOP_in,ST0_out,ST1_out,ST3_out,ST4_out,ST5_out,ST6_out,TOP_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-24 = "GPUEB_PTP3_CPMETER", "ST0_POWER,ST1_POWER,ST3_POWER,ST4_POWER,ST5_POWER,\
ST6_POWER,TOP_POWER,ST0_CURRENT,ST1_CURRENT,ST3_CURRENT,ST4_CURRENT,ST5_CURRENT,ST6_CURRENT,\
TOP_CURRENT";
			node-25 = "GPUEB_PTP3_VOLTMETER", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-26 = "GPUEB_PTP3_TEMPMETER", "ST0_MAX,ST1_MAX,ST3_MAX,ST4_MAX,ST5_MAX,ST6_MAX,\
TOP_MAX,ST0_MIN,ST1_MIN,ST3_MIN,ST4_MIN,ST5_MIN,ST6_MIN,TOP_MIN";
			node-27 = "GPUEB_PTP3_CC_FC_PS", "ST0_CC,ST1_CC,ST3_CC,ST4_CC,ST5_CC,\
ST6_CC,TOP_CC,ST0_FC,ST1_FC,ST3_FC,ST4_FC,ST5_FC,ST6_FC,TOP_FC,ST0_PS,ST1_PS,ST3_PS,ST4_PS,\
ST5_PS,ST6_PS,TOP_PS";
			node-28 = "GPUEB_PTP3_AUTOMINFC", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-29 = "GPUEB_PTP3_MINFC", "ST0_CC0,ST1_CC0,ST3_CC0,ST4_CC0,ST5_CC0,ST6_CC0,\
TOP_CC0,ST0_CC1,ST1_CC1,ST3_CC1,ST4_CC1,ST5_CC1,ST6_CC1,TOP_CC1,ST0_CC2,ST1_CC2,ST3_CC2,ST4_CC2,\
ST5_CC2,ST6_CC2,TOP_CC2,ST0_CC3,ST1_CC3,ST3_CC3,ST4_CC3,ST5_CC3,ST6_CC3,TOP_CC3,ST0_CC4,ST1_CC4,\
ST3_CC4,ST4_CC4,ST5_CC4,ST6_CC4,TOP_CC4";
			node-30 = "GPUEB_IPA_COUNTER", "iter_active,mcu_active";
			node-31 = "GPUEB_IPA_LOADING",
				"loading,max_active,delta_time,cur_top,cur_stack";
			node-32 = "GPUEB_POLICY_INFO",
				"virtual_opp,real_freq,virtual_freq,core_num,policy_flag";
			node-33 = "GPUEB_MARGIN_INFO", "high,low,margin";
			node-34 = "GPUEB_POWER_STATE", "power_state";
			node-35 = "GPUEB_FB_FRAME_TIME", "fb_accum_time,target_hd";
			node-36 = "GPUEB_TARGET_FPS", "target_fps";
			node-37 = "GPUEB_LB_FRAME_TIME", "umcomplete_time,target_hd";
			node-38 = "GPUEB_PTP3_TMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-39 = "GPUEB_PTP3_IMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-40 = "GPUEB_PTP3_TARGET_SCALE", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-41 = "GPUEB_PTP3_INC_DEC_SIGNAL", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-42 = "GPUEB_PTP3_TEMPMETER__detail", "ST0_LDRO0,ST0_LDRO1,ST0_LDRO2,ST0_LDRO3,\
ST0_LDRO4,ST0_LDRO5,ST0_LDRO6,ST0_LDRO7,ST0_LDRO8,ST0_LDRO9,ST0_LDRO10,ST0_LDRO11,ST0_LDRO12,\
ST0_LDRO13,ST0_LDRO14,ST0_LDRO15,ST1_LDRO0,ST1_LDRO1,ST1_LDRO2,ST1_LDRO3,ST1_LDRO4,ST1_LDRO5,\
ST1_LDRO6,ST1_LDRO7,ST1_LDRO8,ST1_LDRO9,ST1_LDRO10,ST1_LDRO11,ST1_LDRO12,ST1_LDRO13,ST1_LDRO14,\
ST1_LDRO15,ST3_LDRO0,ST3_LDRO1,ST3_LDRO2,ST3_LDRO3,ST3_LDRO4,ST3_LDRO5,ST3_LDRO6,ST3_LDRO7,\
ST3_LDRO8,ST3_LDRO9,ST3_LDRO10,ST3_LDRO11,ST3_LDRO12,ST3_LDRO13,ST3_LDRO14,ST3_LDRO15,ST4_LDRO0,\
ST4_LDRO1,ST4_LDRO2,ST4_LDRO3,ST4_LDRO4,ST4_LDRO5,ST4_LDRO6,ST4_LDRO7,ST4_LDRO8,ST4_LDRO9,\
ST4_LDRO10,ST4_LDRO11,ST4_LDRO12,ST4_LDRO13,ST4_LDRO14,ST4_LDRO15,ST5_LDRO0,ST5_LDRO1,ST5_LDRO2,\
ST5_LDRO3,ST5_LDRO4,ST5_LDRO5,ST5_LDRO6,ST5_LDRO7,ST5_LDRO8,ST5_LDRO9,ST5_LDRO10,ST5_LDRO11,\
ST5_LDRO12,ST5_LDRO13,ST5_LDRO14,ST5_LDRO15,ST6_LDRO0,ST6_LDRO1,ST6_LDRO2,ST6_LDRO3,ST6_LDRO4,\
ST6_LDRO5,ST6_LDRO6,ST6_LDRO7,ST6_LDRO8,ST6_LDRO9,ST6_LDRO10,ST6_LDRO11,ST6_LDRO12,ST6_LDRO13,\
ST6_LDRO14,ST6_LDRO15,TOP_LDRO0,TOP_LDRO1,TOP_LDRO2,TOP_LDRO3,TOP_LDRO4,TOP_LDRO5,TOP_LDRO6,\
TOP_LDRO7,TOP_LDRO8,TOP_LDRO9,TOP_LDRO10,TOP_LDRO11,TOP_LDRO12,TOP_LDRO13,TOP_LDRO14,TOP_LDRO15";
			node-43 = "GPUEB_PTP3_Cerr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-44 = "GPUEB_PTP3_Ferr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-45 = "GPUEB_PTP3_HBVC_VOLT", "gpu_Vc,stack_Vc,gpu_Vt,stack_Vt";
			node-46 = "GPUEB_PTP3_HBVC_VOLT__detail", "ST0_Vt,ST1_Vt,ST3_Vt,ST4_Vt,ST5_Vt,ST6_Vt,TOP_Vt";
		};
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		reg = <0 0x1c001000 0 0x1000>;
		interrupts = <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mtk_lpm: mtk-lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";
		common-sodi = <1>;

		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_vcore";

		irq-remain = <&edge_keypad>,
				<&level_apusys_rv_apu_wdt>,
				<&level_apusys_rv_mbox0 &level_apusys_rv_mbox1>,
				<&level_apusys_rv_ce_exp>,
				<&level_apusys_hw_apu_logtop>,
				<&level_dsi0>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1 &spm_emi>,
				<&spm_pmic &spm_vcore>;
		constraints = <&rc_vcore &rc_bus26m &rc_syspll>;
		lpm-gov-enable = <1>;
		cpu-gov-info = <&cpul &cpum &cpub>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <0>; /* pll blocking index */

		mcusys-cnt-chk = <0>;

		hwreq = "hw_cg", "peri_req";

		cpupm_sysram: cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c040000 0 0x1000>;
		};

		lpm_sysram: lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge-keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			level_apusys_rv_apu_wdt: level-apusys-rv-apu-wdt {
				target = <&apusys_rv>;
				value = <0 0 0 0>;
			};
			level_apusys_rv_mbox0: level-apusys-rv-mbox0 {
				target = <&apusys_rv>;
				value = <0 1 0 0>;
			};
			level_apusys_rv_mbox1: level-apusys-rv-mbox1 {
				target = <&apusys_rv>;
				value = <0 2 0 0>;
			};
			level_apusys_rv_ce_exp: level-apusys-rv-ce-exp {
				target = <&apusys_rv>;
				value = <0 3 0 0>;
			};
			level_apusys_hw_apu_logtop: level-apusys-hw-apu-logtop {
				target = <&apusys_hw_logger>;
				value = <0 0 0 0>;
			};
			level_dsi0: level-dsi0 {
				target = <&dsi0>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram-s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram-s1 {
				id = <0x00000004>;
				value = <0>;
			};
			spm_vcore: spm-vcore {
				id = <0x00000005>;
				value = <0>;
			};
			spm_emi: spm-emi {
				id = <0x00000006>;
				value = <0>;
			};
			spm_pmic: spm-pmic {
				id = <0x00000007>;
				value = <0>;
			};
		};
		constraint-list {
			rc_syspll: rc-syspll {
				rc-name = "syspll";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_bus26m: rc-bus26m {
				rc-name = "bus26m";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_vcore: rc-vcore {
				rc-name = "vcore";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
		};

		cpu-gov-info-list {
			cpul: cpul {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-l";
			};
			cpum: cpum {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-m";
			};
			cpub: cpub {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-b";
			};
		};

	};

	peak_power_budget:peak-power-budget@117780 {
		compatible = "mediatek,peak_power_budget";
		bootmode = <&chosen>;
		reg = <0 0x00117780 0 0x30>;
		reg-names = "ppb_sram";
		battery-path-rdc-t0 = <95>;
		battery-path-rac-t0 = <65>;
		battery-path-rdc-t1 = <110>;
		battery-path-rac-t1 = <80>;
		battery-path-rdc-t2 = <200>;
		battery-path-rac-t2 = <120>;
		max-temperature-stage = <2>;
		temperature-threshold = <10 0>;
		system-ocp = <13000>;
		system-uvlo = <2600>;

		bat-ocv-table-num = <0>;

		bat-ocv-table-t0-temperature = <25>;
		bat-ocv-table-t0-qmax = <3025>;
		bat-ocv-table-t0-size = <100>;
		bat-ocv-table-t0 = <
			0       43220    0
			305     43058    0
			611     42936    0
			916     42814    0
			1221    42702    0
			1526    42589    0
			1832    42467    0
			2137    42347    0
			2442    42233    0
			2747    42113    0
			3053    42001    0
			3358    41891    0
			3663    41789    0
			3968    41683    0
			4274    41565    0
			4579    41463    0
			4884    41359    0
			5189    41254    0
			5495    41145    0
			5800    41040    0
			6105    40932    0
			6410    40834    0
			6716    40747    0
			7021    40678    0
			7326    40605    0
			7631    40489    0
			7937    40352    0
			8242    40214    0
			8547    40103    0
			8852    40011    0
			9158    39942    0
			9463    39880    0
			9768    39820    0
			10073   39763    0
			10379   39683    0
			10684   39611    0
			10989   39530    0
			11294   39452    0
			11600   39353    0
			11905   39227    0
			12210   39087    0
			12515   38967    0
			12821   38871    0
			13126   38787    0
			13431   38706    0
			13736   38641    0
			14042   38588    0
			14347   38536    0
			14652   38476    0
			14957   38433    0
			15263   38383    0
			15568   38332    0
			15873   38291    0
			16178   38250    0
			16484   38210    0
			16789   38169    0
			17094   38139    0
			17399   38108    0
			17705   38076    0
			18010   38027    0
			18315   37998    0
			18620   37977    0
			18926   37957    0
			19231   37935    0
			19536   37906    0
			19841   37884    0
			20147   37856    0
			20452   37833    0
			20757   37800    0
			21062   37759    0
			21368   37718    0
			21673   37684    0
			21978   37657    0
			22283   37613    0
			22589   37566    0
			22894   37529    0
			23199   37494    0
			23504   37457    0
			23810   37431    0
			24115   37396    0
			24420   37345    0
			24725   37284    0
			25031   37223    0
			25336   37172    0
			25641   37116    0
			25946   37037    0
			26252   36964    0
			26557   36934    0
			26862   36924    0
			27167   36913    0
			27473   36903    0
			27778   36879    0
			28083   36827    0
			28388   36628    0
			28694   36224    0
			28999   35690    0
			29304   34959    0
			29609   33864    0
			29915   31672    0
			30220   28030    0>;

		bat-ocv-table-t1-temperature = <10>;
		bat-ocv-table-t1-qmax = <3010>;
		bat-ocv-table-t1-size = <100>;
		bat-ocv-table-t1 = <
			0       43030    0
			305     42868    0
			611     42746    0
			916     42623    0
			1221    42492    0
			1526    42371    0
			1832    42268    0
			2137    42155    0
			2442    42036    0
			2747    41933    0
			3053    41822    0
			3358    41719    0
			3663    41607    0
			3968    41497    0
			4274    41393    0
			4579    41283    0
			4884    41172    0
			5189    41060    0
			5495    40969    0
			5800    40884    0
			6105    40817    0
			6410    40752    0
			6716    40660    0
			7021    40520    0
			7326    40348    0
			7631    40184    0
			7937    40051    0
			8242    39939    0
			8547    39848    0
			8852    39778    0
			9158    39700    0
			9463    39625    0
			9768    39535    0
			10073   39423    0
			10379   39305    0
			10684   39195    0
			10989   39100    0
			11294   39016    0
			11600   38941    0
			11905   38863    0
			12210   38789    0
			12515   38732    0
			12821   38682    0
			13126   38615    0
			13431   38560    0
			13736   38517    0
			14042   38460    0
			14347   38406    0
			14652   38364    0
			14957   38323    0
			15263   38273    0
			15568   38232    0
			15873   38201    0
			16178   38170    0
			16484   38120    0
			16789   38079    0
			17094   38058    0
			17399   38019    0
			17705   37998    0
			18010   37966    0
			18315   37928    0
			18620   37907    0
			18926   37885    0
			19231   37853    0
			19536   37813    0
			19841   37774    0
			20147   37741    0
			20452   37703    0
			20757   37670    0
			21062   37629    0
			21368   37588    0
			21673   37548    0
			21978   37507    0
			22283   37456    0
			22589   37392    0
			22894   37345    0
			23199   37296    0
			23504   37226    0
			23810   37147    0
			24115   37086    0
			24420   37050    0
			24725   37024    0
			25031   36994    0
			25336   36980    0
			25641   36963    0
			25946   36921    0
			26252   36767    0
			26557   36424    0
			26862   35898    0
			27167   35196    0
			27473   34163    0
			27778   31846    0
			28083   28210    0
			28388   28210    0
			28694   28210    0
			28999   28210    0
			29304   28210    0
			29609   28210    0
			29915   28210    0
			30220   28210    0>;

		bat-ocv-table-t2-temperature = <0>;
		bat-ocv-table-t2-qmax = <3000>;
		bat-ocv-table-t2-size = <100>;
		bat-ocv-table-t2 = <
			0       42710    0
			305     42507    0
			611     42356    0
			916     42234    0
			1221    42112    0
			1526    41991    0
			1832    41887    0
			2137    41769    0
			2442    41675    0
			2747    41563    0
			3053    41451    0
			3358    41341    0
			3663    41239    0
			3968    41135    0
			4274    41028    0
			4579    40941    0
			4884    40874    0
			5189    40814    0
			5495    40718    0
			5800    40585    0
			6105    40425    0
			6410    40244    0
			6716    40080    0
			7021    39958    0
			7326    39840    0
			7631    39747    0
			7937    39671    0
			8242    39590    0
			8547    39503    0
			8852    39400    0
			9158    39300    0
			9463    39208    0
			9768    39111    0
			10073   39021    0
			10379   38940    0
			10684   38871    0
			10989   38810    0
			11294   38749    0
			11600   38681    0
			11905   38617    0
			12210   38563    0
			12515   38520    0
			12821   38472    0
			13126   38413    0
			13431   38376    0
			13736   38337    0
			14042   38296    0
			14347   38255    0
			14652   38196    0
			14957   38172    0
			15263   38123    0
			15568   38101    0
			15873   38071    0
			16178   38030    0
			16484   38000    0
			16789   37959    0
			17094   37938    0
			17399   37899    0
			17705   37888    0
			18010   37867    0
			18315   37835    0
			18620   37797    0
			18926   37775    0
			19231   37747    0
			19536   37724    0
			19841   37692    0
			20147   37649    0
			20452   37605    0
			20757   37577    0
			21062   37526    0
			21368   37470    0
			21673   37408    0
			21978   37364    0
			22283   37299    0
			22589   37215    0
			22894   37143    0
			23199   37092    0
			23504   37071    0
			23810   37046    0
			24115   37025    0
			24420   37010    0
			24725   36969    0
			25031   36870    0
			25336   36583    0
			25641   36098    0
			25946   35452    0
			26252   34524    0
			26557   32795    0
			26862   31040    0
			27167   31040    0
			27473   31040    0
			27778   31040    0
			28083   31040    0
			28388   31040    0
			28694   31040    0
			28999   31040    0
			29304   31040    0
			29609   31040    0
			29915   31040    0
			30220   31040    0>;

		bat-ocv-table-t3-temperature = <(-10)>;
		bat-ocv-table-t3-qmax = <2990>;
		bat-ocv-table-t3-size = <100>;
		bat-ocv-table-t3 = <
			0       42150    0
			305     41905    0
			611     41641    0
			916     41368    0
			1221    41150    0
			1526    41010    0
			1832    40901    0
			2137    40805    0
			2442    40679    0
			2747    40522    0
			3053    40338    0
			3358    40157    0
			3663    39995    0
			3968    39875    0
			4274    39765    0
			4579    39668    0
			4884    39588    0
			5189    39514    0
			5495    39429    0
			5800    39337    0
			6105    39242    0
			6410    39144    0
			6716    39048    0
			7021    38955    0
			7326    38874    0
			7631    38792    0
			7937    38721    0
			8242    38665    0
			8547    38609    0
			8852    38548    0
			9158    38492    0
			9463    38441    0
			9768    38390    0
			10073   38339    0
			10379   38295    0
			10684   38254    0
			10989   38213    0
			11294   38166    0
			11600   38129    0
			11905   38091    0
			12210   38058    0
			12515   38035    0
			12821   37999    0
			13126   37974    0
			13431   37962    0
			13736   37935    0
			14042   37922    0
			14347   37902    0
			14652   37873    0
			14957   37852    0
			15263   37831    0
			15568   37820    0
			15873   37800    0
			16178   37760    0
			16484   37730    0
			16789   37699    0
			17094   37659    0
			17399   37627    0
			17705   37576    0
			18010   37526    0
			18315   37484    0
			18620   37433    0
			18926   37379    0
			19231   37306    0
			19536   37231    0
			19841   37178    0
			20147   37119    0
			20452   37070    0
			20757   37032    0
			21062   36994    0
			21368   36930    0
			21673   36846    0
			21978   36708    0
			22283   36456    0
			22589   36042    0
			22894   35445    0
			23199   34552    0
			23504   33138    0
			23810   30850    0
			24115   30850    0
			24420   30850    0
			24725   30850    0
			25031   30850    0
			25336   30850    0
			25641   30850    0
			25946   30850    0
			26252   30850    0
			26557   30850    0
			26862   30850    0
			27167   30850    0
			27473   30850    0
			27778   30850    0
			28083   30850    0
			28388   30850    0
			28694   30850    0
			28999   30850    0
			29304   30850    0
			29609   30850    0
			29915   30850    0
			30220   30850    0>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <1>;
		vbat-thd-enable = <1>;
		thd-volts-l = <
			3900 3100 2900
			4400 3900 3100
			4900 4800 4400>;
		thd-volts-h = <
			3950 3900 3100
			4500 4400 3900
			5000 4900 4800>;
		thd-volts-l-2s = <
			3400 3100 2900
			4400 3400 3100
			4900 4800 4400>;
		thd-volts-h-2s = <
			3500 3400 3100
			4500 4400 3400
			5000 4900 4800>;
		lvsys-thd-volt-l = <2900>;
		lvsys-thd-volt-h = <3100>;
		temperature-max-stage = <2>;
		temperature-stage-threshold = <11 0>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6989-mdpm";
	};

	cpu_power_throttling: cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		lbat-limit-freq-lv2 = < 1200000  1700000 1900000>;
		lbat-limit-freq-lv3 = < 900000  900000 900000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		oc-limit-freq-lv2 = < 1200000  1700000 1900000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
	};

	gpu_power_throttling: gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq = <981000 550000 224000>;

		oc-max-level = <2>;
		oc-limit-freq = <981000 550000>;

		soc-max-level = <1>;
		soc-limit-freq = <2147483647>;
	};

	md_power_throttling: md-power-throttling {
		compatible = "mediatek,md-power-throttling";

		lbat-max-level = <3>;
		lbat-reduce-tx-lv1 = <0>;
		lbat-reduce-tx-lv2 = <6>;
		lbat-reduce-tx-lv3 = <6>;

		oc-max-level = <2>;
		oc-reduce-tx-lv1 = <0>;
		oc-reduce-tx-lv2 = <6>;

		soc-max-level = <1>;
		soc-reduce-tx-lv1 = <0>;
	};

	bp_thl: bp-thl {
		compatible = "mediatek,mtk-bp-thl";

		max-throttle-level = <2>;
		soc-throttle-level = < 0 1>;

		soc-max-stage = <1>;
		soc-limit-threshold = <15>;
	};

tboard_thermistor1: thermal-ntc1@1cc00554 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc00554 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2@1cc00558 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc00558 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3@1cc0055c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc0055c 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor4: thermal-ntc4 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN2)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor5: thermal-ntc5 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN3)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor6: thermal-ntc6 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN4)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor7: thermal-ntc7 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN5)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor8: thermal-ntc8 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN6)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};


	tsx_thermistor: thermal-ntc6@1cc0354c {
		compatible = "mediatek,mt6685-tia-ntc";
		status = "disabled";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc0354c 0 0x4>;
		temperature-lookup-table = <
			(-40000) 5319893
			(-39000) 4921450
			(-38000) 4555864
			(-37000) 4220193
			(-36000) 3911778
			(-35000) 3628214
			(-34000) 3367324
			(-33000) 3127136
			(-32000) 2905864
			(-31000) 2701885
			(-30000) 2513730
			(-29000) 2340060
			(-28000) 2179662
			(-27000) 2031430
			(-26000) 1894358
			(-25000) 1767530
			(-24000) 1650110
			(-23000) 1541338
			(-22000) 1440519
			(-21000) 1347016
			(-20000) 1260250
			(-19000) 1179692
			(-18000) 1104854
			(-17000) 1035294
			(-16000) 970604
			(-15000) 910412
			(-14000) 854374
			(-13000) 802177
			(-12000) 753533
			(-11000) 708176
			(-10000) 665864
			(-9000)  626371
			(-8000)  589493
			(-7000)  555039
			(-6000)  522835
			(-5000)  492719
			(-4000)  464542
			(-3000)  438167
			(-2000)  413469
			(-1000)  390328
			0        368639
			1000     348299
			2000     329218
			3000     311309
			4000     294493
			5000     278697
			6000     263852
			7000     249896
			8000     236769
			9000     224418
			10000    212791
			11000    201843
			12000    191528
			13000    181808
			14000    172643
			15000    163999
			16000    155844
			17000    148146
			18000    140877
			19000    134011
			20000    127523
			21000    121390
			22000    115591
			23000    110105
			24000    104914
			25000    100000
			26000    95347
			27000    90939
			28000    86762
			29000    82803
			30000    79049
			31000    75488
			32000    72109
			33000    68902
			34000    65857
			35000    62965
			36000    60218
			37000    57607
			38000    55125
			39000    52765
			40000    50520
			41000    48384
			42000    46351
			43000    44415
			44000    42572
			45000    40816
			46000    39143
			47000    37548
			48000    36028
			49000    34578
			50000    33195
			51000    31875
			52000    30615
			53000    29412
			54000    28264
			55000    27167
			56000    26119
			57000    25117
			58000    24159
			59000    23243
			60000    22368
			61000    21530
			62000    20728
			63000    19961
			64000    19226
			65000    18523
			66000    17849
			67000    17203
			68000    16584
			69000    15991
			70000    15423
			71000    14878
			72000    14355
			73000    13853
			74000    13372
			75000    12910
			76000    12466
			77000    12040
			78000    11631
			79000    11238
			80000    10861
			81000    10498
			82000    10149
			83000    9814
			84000    9491
			85000    9181
			86000    8883
			87000    8596
			88000    8319
			89000    8053
			90000    7797
			91000    7551
			92000    7313
			93000    7084
			94000    6864
			95000    6651
			96000    6446
			97000    6249
			98000    6059
			99000    5875
			100000   5698
			101000   5527
			102000   5362
			103000   5203
			104000   5050
			105000   4901
			106000   4758
			107000   4620
			108000   4486
			109000   4357
			110000   4233
			111000   4112
			112000   3996
			113000   3883
			114000   3774
			115000   3669
			116000   3567
			117000   3469
			118000   3374
			119000   3281
			120000   3192
			121000   3106
			122000   3022
			123000   2941
			124000   2863
			125000   2787>;
	};
	smart_pa: smart-pa {
	};

	mt6363_temp: mt6363-temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};
	mt6373_temp: mt6373-temp {
		compatible = "mediatek,mt6373-pmic-temp";
		io-channels =
			<&mt6373_adc AUXADC_CHIP_TEMP>,
			<&mt6373_adc AUXADC_VCORE_TEMP>,
			<&mt6373_adc AUXADC_VPROC_TEMP>,
			<&mt6373_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6373_ts1",
			"pmic6373_ts2",
			"pmic6373_ts3",
			"pmic6373_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6373_thermal_efuse>;
		nvmem-cell-names = "mt6373_e_data";
	};

	wifi_cooler: wifi-cooler {
		compatible = "mediatek,wifi-level-cooler";
		#cooling-cells = <2>;
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>,
			<0 0x0c0dcf50 0 0x400>;
		reg-names = "therm_sram",
			"therm_cputcm";
	};

	thermal_zones: thermal-zones {

		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: so-max-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu-little-core0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
			trips {
				cpu_little_core0_crit: cpu-little-core0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
			trips {
				cpu_little_core1_crit: cpu-little-core1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
			trips {
				cpu_little_core2_crit: cpu-little-core2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
			trips {
				cpu_little_core3_crit: cpu-little-core3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core4-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
			trips {
				cpu_medium_core4_0_crit: cpu-medium-core4-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core4-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
			trips {
				cpu_medium_core4_1_crit: cpu-medium-core4-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
			trips {
				cpu_medium_core5_0_crit: cpu-medium-core5-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
			trips {
				cpu_medium_core5_1_crit: cpu-medium-core5-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core6-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
			trips {
				cpu_medium_core6_0_crit: cpu-medium-core4-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core6-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
			trips {
				cpu_medium_core6_1_crit: cpu-medium-core6-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
			trips {
				cpu_big_core7_0_crit: cpu-big-core7-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
			trips {
				cpu_big_core7_1_crit: cpu-big-core7-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
			trips {
				cpu_dsu0_crit: cpu-dsu0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
			trips {
				cpu_dsu1_crit: cpu-dsu1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
			trips {
				cpu_dsu2_crit: cpu-dsu2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
			trips {
				cpu_dsu3_crit: cpu-dsu3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-a0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
			trips {
					apu_a0_crit: apu-a0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-a1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
			trips {
					apu_a1_crit: apu-a1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-a2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 19>;
			trips {
					apu_a2_crit: apu-a2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-a3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 20>;
			trips {
					apu_a3_crit: apu-a3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-b0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 21>;
			trips {
					apu_b0_crit: apu-b0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 22>;
			trips {
					gpu0_crit: gpu0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 23>;
			trips {
					gpu1_crit: gpu1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 24>;
			trips {
					gpu2_crit: gpu2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 25>;
			trips {
				soc_top0_crit: soc-top0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 26>;
			trips {
				soc_top1_crit: soc-top1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 27>;
			trips {
				soc_top2_crit: soc-top2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top3{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 28>;
			trips {
				soc_top3_crit: soc-top3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 29>;
			trips {
				soc_bot0_crit: soc-bot0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 30>;
			trips {
				soc_bot1_crit: soc-bot1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 31>;
			trips {
				soc_bot2_crit: soc-bot2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 32>;
			trips {
				soc_bot3_crit: soc-bot3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};


		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;

			trips {
				ap_ntc_crit: ap-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;

			trips {
				ltepa_ntc_crit: ltepa-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;

			trips {
				nrpa_ntc_crit: nrpa-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		tsx_ntc: tsx-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tsx_thermistor>;

			trips {
				tsx_ntc_crit: tsx-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_ntc: quiet_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor4>;

			trips {
				quiet_ntc_crit: quiet-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_mdpa_ntc: quiet-mdpa-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor5>;

			trips {
				quiet_mdpa_ntc_crit: quiet-mdpa-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_pmic_ntc: quiet-pmic-ntc-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor6>;

			trips {
				quiet_pmic_ntc_crit: quiet-pmic-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi_ntc: wifi-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor7>;

			trips {
				wifi_ntc_crit: wifi-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-adie-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 0>;
			trips {
				wifi_adie_0_crit: wifi-adie-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		wifi-ddie-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 1>;
			trips {
				wifi_ddie_0_crit: wifi-ddie-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		wifi-ddie-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 2>;
			trips {
				wifi_ddie_1_crit: wifi-ddie-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		wifi-ddie-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 3>;
			trips {
				wifi_ddie_2_crit: wifi-ddie-2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		wifi-ddie-3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 4>;
			trips {
				wifi_ddie_3_crit: wifi-ddie-3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		ambient_ntc: ambient-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor8>;

			trips {
				ambient_ntc_crit: ambient-ntc-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;

			trips {
				pmic6363_vio18_crit: pmic6363-vio18-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs1-vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;

			trips {
				pmic6363_vs1_vs3_crit: pmic6363-vs1-vs3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;

			trips {
				pmic6363_bk3_bk7_crit: pmic6363-bk3-bk7-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;

			trips {
				pmic6363_vs2_crit: pmic6363-vs2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6373-bk0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 0>;
			trips {
				pmic6373_bk0_crit: pmic6373-bk0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		pmic6373-ldo {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 1>;
			trips {
				pmic6373_ldo_crit: pmic6373-ldo-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		pmic6373-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 2>;
			trips {
				pmic6373_bk3_bk7_crit: pmic6373-bk3-bk7-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		pmic6373-bk4-bk8 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 3>;
			trips {
				pmic6373_bk4_bk8_crit: pmic6373-bk4-bk8-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		vtskin-max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 0>;
			trips {
				vtskin_max_crit: vtskin-max-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 1>;
			trips {
				vtskin1_crit: vtskin1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 2>;
			trips {
				vtskin2_crit: vtskin2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 3>;
			trips {
				vtskin3_crit: vtskin3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 4>;
			trips {
				vtskin4_crit: vtskin4-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 5>;
			trips {
				vtskin5_crit: vtskin5-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 6>;
			trips {
				vtskin6_crit: vtskin6-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
	};
	touch_panel0: touch-panel0 {
		compatible = "mediatek,touch-panel";
	};

	touch_tui0: touch-tui0 {
		compatible = "mediatek,tui_common";
	};

	wl_info: wl-info@c0d3bb0 {
		compatible = "mediatek,wl-info";
		wl-support = <1>;
		reg = <0 0x0c0d3bb0 0 0x10>, /*tcm sram base*/
			<0 0x0c0d4e30 0 0x1520>; /*tcm wl-base sram*/
		reg-names = "wl_sram_base",
			"wl_tbl_base";
	 };
};

/* CONNV3 GPIO start */
&pio {
	connsys_pin_pmic_en_default: connsys-pin-pmic-en-default {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO152__FUNC_GPIO152>;
			output-low;
		};
	};

	connsys_pin_pmic_en_set: connsys-pin-pmic-en-set {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO152__FUNC_GPIO152>;
			output-high;
		};
	};

	connsys_pin_pmic_en_clr: connsys-pin-pmic-en-clr {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO152__FUNC_GPIO152>;
			output-low;
		};
	};

	connsys_pin_pmic_faultb_default: connsys-pin-pmic-faultb-default {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO158__FUNC_GPIO158>;
			input-enable;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	connsys_pin_pmic_faultb_enable: connsys-pin-pmic-faultb-enable {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO158__FUNC_GPIO158>;
			input-enable;
			bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	connsys_combo_gpio_init: connsys-combo-gpio-init {
		/* 141 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO141__FUNC_GPIO141>;
			slew-rate = <0>;
			bias-pull-down;
		};
		/* 142 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO142__FUNC_GPIO142>;
			slew-rate = <0>;
			bias-pull-down;
		};
	};

	connsys_combo_gpio_pre_on: connsys-combo-gpio-pre-on {
		/* 141 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO141__FUNC_GPIO141>;
			slew-rate = <0>;
			bias-pull-up;
		};
		/* 142 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO142__FUNC_GPIO142>;
			slew-rate = <0>;
			bias-pull-up;
		};
	};

	connsys_combo_gpio_on: connsys-combo-gpio-on {
		/* 141 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO141__FUNC_TP_UTXD_CONSYS_VLP>;
		};
		/* 142 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO142__FUNC_TP_URXD_CONSYS_VLP>;
		};
	};

	connsys_pin_pmic_vsel_low: connsys-pin-pmic-vsel-low {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO115__FUNC_GPIO115>;
			output-low;
		};
	};

	connsys_pin_pmic_vsel_high: connsys-pin-pmic-vsel-high {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO115__FUNC_GPIO115>;
			output-high;
		};
	};
};
/* CONNV3 GPIO end */

/* BT combo GPIO start */
&pio {
	bt_combo_gpio_init: bt-combo-gpio-init {
		/* BT_UTXD, GPIO139 */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO139__FUNC_GPIO139>;
			input-enable;
			bias-pull-down;
		};
		/* BT_URXD, GPIO140 */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO140__FUNC_GPIO140>;
			input-enable;
			bias-pull-down;
		};
	};
	bt_combo_gpio_pre_on: bt-combo-gpio-pre-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO139__FUNC_GPIO139>;
			input-enable;
			bias-pull-up;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO140__FUNC_GPIO140>;
			input-enable;
			bias-pull-up;
		};
	};
	bt_combo_uart_tx_aux: bt-combo-uart-tx-aux {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO139__FUNC_UARTHUB_UART_TX>;
		};
	};
	bt_combo_uart_rx_aux: bt-combo-uart-rx-aux {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO140__FUNC_UARTHUB_UART_RX>;
		};
	};
	bt_rst_on: bt-rst-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO150__FUNC_GPIO150>;
			output-high;
		};
	};
	bt_rst_off: bt-rst-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO150__FUNC_GPIO150>;
			output-low;
		};
	};
	bt_find_my_phone_high: bt-find-my-phone-high {
		pins-cmd1-dat {
			/* COANT PIN */
			pinmux = <PINMUX_GPIO58__FUNC_GPIO58>;
			output-high;
		};
	};
	bt_find_my_phone_low: bt-find-my-phone-low {
		pins-cmd1-dat {
			/* COANT PIN */
			pinmux = <PINMUX_GPIO58__FUNC_GPIO58>;
			output-low;
		};
	};
};
/* BT combo GPIO end */

/* WF GPIO start */
&pio {
	wf_rst_off: wf-rst-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO151__FUNC_GPIO151>;
			output-low;
		};
	};
	wf_rst_on: wf-rst-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO151__FUNC_GPIO151>;
			output-high;
		};
	};
	wf_rst_pta_uart_init: wf-rst-pta-uart-init {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO148__FUNC_GPIO148>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO149__FUNC_GPIO149>;
			input-enable;
			bias-pull-down;
		};
	};
	wf_rst_pta_uart_on: wf-rst-pta-uart-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO148__FUNC_PTA_TXD0>;
			output-low;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO149__FUNC_PTA_RXD0>;
			input-enable;
			bias-pull-down;
		};
	};
	wf_rst_pta_uart_off: wf-rst-pta-uart-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO148__FUNC_GPIO148>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO149__FUNC_GPIO149>;
			input-enable;
			bias-pull-down;
		};
	};
};
/* WF GPIO end */

&spmi {
	pmic: pmic@4 {
		mt6363_dynamic_loading_throttling: mtk-dynamic-loading-throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2400>;
			vbb-uvlo-level = <2400>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
				<&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				<&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					"pmic_imix_r",
					"pmic_batadc";
			bootmode = <&chosen>;
		};
	};

	mt6316_6: mt6316@6 {
		compatible = "mediatek,mt6316";
		reg = <0x6 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_6_regulator: mt6316-6-regulator {
			compatible = "mediatek,mt6316-6-regulator";
			buck-size = <3>;

			mt6316_6_vbuck1: 6-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_6_vbuck3: 6-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_7: mt6316@7 {
		compatible = "mediatek,mt6316";
		reg = <0x7 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_7_regulator: mt6316-7-regulator {
			compatible = "mediatek,mt6316-7-regulator";
			buck-size = <3>;

			mt6316_7_vbuck1: 7-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};

			mt6316_7_vbuck3: 7-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "7_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_8: mt6316@8 {
		compatible = "mediatek,mt6316";
		reg = <0x8 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_8_regulator: mt6316-8-regulator {
			compatible = "mediatek,mt6316-8-regulator";
			buck-size = <3>;

			mt6316_8_vbuck1: 8-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "8_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_8_vbuck3: 8-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "8_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_15: mt6316@15 {
		compatible = "mediatek,mt6316";
		reg = <0xf SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_15_regulator: mt6316-15-regulator {
			compatible = "mediatek,mt6316-15-regulator";
			buck-size = <3>;

			mt6316_15_vbuck1: 15-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "15_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_15_vbuck3: 15-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "15_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <175 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg-name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt-en; */
			te-en;
			vbus-ov = <14500>;
			vrec = <100>;
			otg-lbp = <2800>;
			ircmp-r = <16700>;
			ircmp-v = <32>;
			chg-tmr = <10>;
			chg-tmr-en;
			dcdt-sel = <600>;
			spec-ta-en;
			nr-port = <1>;
			bc12-sel = <MTK_CTD_BY_SUBPMIC>;
			boot-mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb-killer-detect;
			pmic-uvlo = <&mt6363_dynamic_loading_throttling>;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role-def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp-level = <1>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn-supply = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			tcpc,en-wd;
			// tcpc,en-wd-dual-port;
			tcpc,en-ctd;
			tcpc,en-fod;
			tcpc,en-typec-otp;
			// tcpc,en-floatgnd;
			wd,sbu-calib-init = <1200>;	/* mV */
			wd,sbu-pl-bound = <200>;	/* mV */
			wd,sbu-pl-lbound-c2c = <1100>;	/* mV */
			wd,sbu-pl-ubound-c2c = <2600>;	/* mV */
			wd,sbu-ph-auddev = <100>;	/* mV */
			wd,sbu-ph-lbound = <888>;	/* mV */
			wd,sbu-ph-lbound1-c2c = <2850>;	/* mV */
			wd,sbu-ph-ubound1-c2c = <3150>;	/* mV */
			wd,sbu-ph-ubound2-c2c = <3800>;	/* mV */
			wd,sbu-aud-ubound = <1600>;	/* mV */
			/* 0:16x, 1:128x, 2:512x, 3:1024x */
			wd,wd0-tsleep = <1>;
			/* 0:400us, 1:1ms, 2:2ms, 3:4ms, 4:10ms, 5:40ms, 6:100ms, 7:400ms */
			wd,wd0-tdet = <3>;
			/* example wd0-tsleep = 512x, wd0_tdet = 4ms, wd0 polling time = 512*4ms */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x01 0x07
							      0x00>;
				pd,sink-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							    0x00 0x00 0x00 0x00
							    0x00 0x00 0x01 0x00
							    0x00 0x00 0x00 0x00
							    0x01 0x0b 0x01 0x0a
							    0x0a 0x00 0x00 0x00>;
				pd,mfrs = "RichtekTCPC";

				/*
				 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging-policy = <0x31>;

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019096>; /* 5V, 1500 mA */
				pd,sink-pdo-size = <1>;
				pd,sink-pdo-data = <0x000190c8>;

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 * With DP
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 */

				pd,id-vdo-size = <6>;
				pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
						  0x61000000 0x0 0x41000000>;

				bat,nr = <1>;
				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design-cap = <3000>;
				};
			};
			dpm-caps {
				local-dr-power;
				local-dr-data;
				// local-ext-power;
				local-usb-comm;
				// local-usb-suspend;
				// local-high-cap;
				// local-give-back;
				local-no-suspend;

				attempt-enter-dp-mode;
				// attempt-discover-cable;
				// attempt-discover-id;
				// attempt-discover-svid;

				/* 0: disable, 1: prefer-snk, 2: prefer-src */
				pr-check = <0>;
				// pr-reject-as-source;
				// pr-reject-as-sink;
				// pr-check-gp-source;
				// pr-check-gp-sink;

				/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
				dr-check = <0>;
				// dr-reject-as-dfp;
				// dr-reject-as-ufp;
			};
			displayport {
				/* connection type = "both", "ufp-d", "dfp-d" */
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				signal,dp-v13;
				// signal,dp-gen2;
				// usbr20-not-used;
				typec,receptacle;
				ufp-d {
					// pin-assignment,mode-c;
					// pin-assignment,mode-d;
					// pin-assignment,mode-e;
				};
				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
			isink-load-supply = <&mt6363_isink_load>;
			imix-r {
				val = <90>;
			};
		};
		mtk_gauge: mtk-gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>;
			io-channel-names = "chg_vbat";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk-battery-oc-throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};
	};
};

&i2c6 {
	ps5170: ps5170@28 {
		compatible = "parade,ps5170";
		reg = <0x28>;
		mediatek,vs-voter = <&pmic 0x189a 0x20 1>;
		status = "okay";
	};

	gate_ic: gate-ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 215 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

#include "mediatek/bat_setting/mt6989_battery_prop.dtsi"

#include "mediatek/cust_mt6989_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6373.dtsi"
#include "mediatek/mt6989-clkitg.dtsi"
#include "mediatek/mt6989-disable-unused.dtsi"
#include "mediatek/rt6160.dtsi"
#include "mediatek/cust_mt6989_connfem.dtsi"

&odm {
	rt5133_eint:rt5133-eint {
	};

	rt5133_gpio1: rt5133-gpio1 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 0 0x0>;
	};

	rt5133_gpio2: rt5133-gpio2 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio2";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 1 0x0>;
	};

	rt5133_gpio3: rt5133-gpio3 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio3";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 2 0x0>;
	};
};

&i2c1 {
	rt5133: rt5133@18 {
		status = "ok";
		compatible = "richtek,rt5133";
		reg = <0x18>;
		wakeup-source;
		interrupts-extended = <&pio 91 IRQ_TYPE_EDGE_FALLING>;
		enable-gpio = <&pio 90 0x0>;
		gpio-supply = <&rt5133_ldo1>;
		gpio-controller;
		#gpio-cells = <2>;
		regulators {
			BASE {
				regulator-name = "rt5133,base";
				oc-shutdown-all = <0>;
				pgb-shutdown-all = <0>;
			};
			rt5133_ldo1: LDO1 {
				regulator-name = "rt5133-ldo1";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo2: LDO2 {
				regulator-name = "rt5133-ldo2";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo3: LDO3 {
				regulator-name = "rt5133-ldo3";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo4: LDO4 {
				regulator-name = "rt5133-ldo4";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo5: LDO5 {
				regulator-name = "rt5133-ldo5";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo6: LDO6 {
				regulator-name = "rt5133-ldo6";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo7: LDO7 {
				regulator-name = "rt5133-ldo7";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo8: LDO8 {
				regulator-name = "rt5133-ldo8";
				regulator-min-microvolt = <855000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
		};
	};
};

&rt6160_bus5 {
	regulator-min-microvolt = <3100000>;
	regulator-max-microvolt = <3100000>;
};

&i2c1 {
	rt6160@75 {
		compatible = "richtek,rt6160";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-1";
		regulator-min-microvolt = <3250000>;
		regulator-max-microvolt = <3250000>;
		regulator-always-on;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

&i2c2 {
	rt6160@75 {
		compatible = "richtek,rt6160";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-2";
		regulator-min-microvolt = <2025000>;
		regulator-max-microvolt = <5200000>;
		regulator-always-on;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vsram_apu {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6373_vbuck1 {
	regulator-always-on;
};

&mt6373_vbuck2 {
	regulator-always-on;
};

&mt6373_vbuck3 {
	regulator-always-on;
};

&mt6373_vbuck4 {
	regulator-always-on;
};

&mt6373_vbuck8 {
	/delete-property/ regulator-always-on;
};

&mt6373_vaud18 {
	regulator-always-on;
};

&mt6373_vbuck4_ufs {
	regulator-min-microvolt = <0>;
};

/delete-node/ &mt6363_vbuck1;
/delete-node/ &mt6363_vbuck2;
/delete-node/ &mt6363_vbuck1_sshub;
/delete-node/ &mt6363_vbuck2_sshub;
/delete-node/ &mt6363_vbuck4_sshub;
/delete-node/ &mt6373_vbuck6;
/delete-node/ &mt6373_vmch_eint_low;
/delete-node/ &mt6373_vmch;

&mddriver {
	/* for md pmic voltage setting*/
	md-vmodem-supply = <&mt6363_vbuck6>;
	md-vmodem = <825000 825000>;
	md-vsram-supply = <&mt6363_vsram_modem>;
	md-vsram = <825000 825000>;
	md-vdigrf-supply = <&mt6363_vbuck5>;
	md-vdigrf = <725000 725000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

#include "mediatek/mt6685.dtsi"

&mt6685_rtc {
	status = "okay";
};

&main_pmic {
	pmic-lvsys-notify {
		compatible = "mediatek,mt6363-lvsys-notify";
		thd-volts-l = <2900>;
		thd-volts-h = <3100>;
		lv-deb-sel = <0>;
		hv-deb-sel = <2>;
		vio18-switch-reg = <0x53 0x58>;
	};
};

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud-clk-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO178__FUNC_GPIO178>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud-clk-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO178__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud-dat-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud-dat-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO179__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud-dat-mosi-ch34-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO180__FUNC_GPIO180>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud-dat-mosi-ch34-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO180__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud-dat-miso0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO181__FUNC_GPIO181>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud-dat-miso0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO181__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud-dat-miso1-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO182__FUNC_GPIO182>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud-dat-miso1-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO182__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin4_off: aud-gpio-i2sin4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO218__FUNC_GPIO218>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO219__FUNC_GPIO219>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO220__FUNC_GPIO220>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin4_on: aud-gpio-i2sin4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO218__FUNC_I2SIN4_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO219__FUNC_I2SIN4_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO220__FUNC_I2SIN4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout4_off: aud-gpio-i2sout4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO221__FUNC_GPIO221>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout4_on: aud-gpio-i2sout4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO221__FUNC_I2SOUT4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin6_off: aud-gpio-i2sin6-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_GPIO135>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO136__FUNC_GPIO136>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO137__FUNC_GPIO137>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin6_on: aud-gpio-i2sin6-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_I2SIN6_0_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO136__FUNC_I2SIN6_0_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO137__FUNC_I2SIN6_0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout6_off: aud-gpio-i2sout6-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO138__FUNC_GPIO138>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout6_on: aud-gpio-i2sout6-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO138__FUNC_I2SOUT6_0_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_dat_off: vow-scp-dmic-dat-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO89__FUNC_GPIO89>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_GPIO228>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_dat_on: vow-scp-dmic-dat-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO89__FUNC_SCP_DMIC_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_SCP_DMIC1_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_clk_off: vow-scp-dmic-clk-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO88__FUNC_GPIO88>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO227__FUNC_GPIO227>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_clk_on: vow-scp-dmic-clk-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO88__FUNC_SCP_DMIC_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO227__FUNC_SCP_DMIC1_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
/* AUDIO GPIO standardization end */

&pio {
     accdet_pins_eint_as_int: accdet-eint {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO20__FUNC_GPIO20>;
			bias-pull-up;
			input-enable;
		};
	};
};

&scp_i2c1{
	clock-frequency = <1000000>;
	#address-cells = <1>;
	#size-cells = <0>;
	mt6681_pmic: mt6681-pmic@6b {
		status = "okay";
		compatible = "mediatek,mt6681_pmic";
		reg = <0x6b>;
		mt6681_sound: mt6681-sound {
			compatible = "mediatek,mt6681-sound";
			mediatek,dmic-mode = <0>;
			mediatek,mic-type-0 = <3>;
			mediatek,mic-type-1 = <3>;
			mediatek,mic-type-2 = <3>;
			io-channels = <&mt6681_auxadc AUXADC_HPOFS_CAL>;
			io-channel-names = "pmic_hpofs_cal";
			nvmem = <&mt6681_efuse>;
			nvmem-names = "pmic-hp-efuse";
			reg-vaud18-supply = <&mt6681_vaud18>;
		};
		regulators {
			compatible = "mediatek,mt6681-regulator";
			mt6681_vaud18: vaud18 {
				regulator-compatible = "VAUD18";
				regulator-name = "mt6681_vaud18";
			};
		};
		mt6681_efuse: mt6681-efuse {
			compatible = "mediatek,mt6681-efuse";
			#address-cells = <1>;
			#size-cells = <1>;
		};
		mt6681_auxadc: mt6681-auxadc {
			compatible = "mediatek,mt6681-auxadc";
			#io-channel-cells = <1>;
			reg-vaud18-supply = <&mt6681_vaud18>;
			chip-temp {
				channel = <AUXADC_CHIP_TEMP>;
			};
			accdet {
				channel = <AUXADC_ACCDET>;
			};
			hpofs-cal {
				channel = <AUXADC_HPOFS_CAL>;
				avg-num = <256>;
			};
		};
		mt6681_accdet: mt6681-accdet {
			compatible = "mediatek,mt6681-accdet";
			accdet-name = "mt6681-accdet";
			accdet-mic-vol = <8>;
			accdet-plugout-debounce = <1>;
			accdet-mic-mode = <2>;
			eint-use-ext-res = <0>;
			headset-mode-setting = <0x500 0x500 1 0x1f0
						0x800 0x800 0x20 0x44
						0x4 0x1
						0x5 0x3 0x3 0x5 0xe>;
			headset-use-ap-eint = <0>;
			headset-eint-num = <0>;
			headset-eint-trig-mode = <1>;
			headset-key-mode = <0>;
			headset-three-key-threshold = <0 80 220 400>;
			headset-three-key-threshold-CDD = <0 121 192 600>;
			headset-four-key-threshold = <0 58 121 192 400>;
			io-channels = <&mt6681_auxadc AUXADC_ACCDET>;
			io-channel-names = "pmic_accdet";
			nvmem = <&mt6681_efuse>;
			nvmem-names = "mt63xx-accdet-efuse";
			interrupt-parent = <&pio>;
			interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
			interrupt-names = "ap_eint";
			pinctrl-names = "state_eint_as_int";
			pinctrl-0 = <&accdet_pins_eint_as_int>;
			status = "okay";
		};
	};
};

#include "mediatek/trusty.dtsi"

&trusty {
	trusty-sapu {
		compatible = "mediatek,trusty-sapu";
		power-version = <2>;
		datamem-size = <0x0 0x1000000>;
		smmu-device = <&secure_apu_smmu_device>;
		status = "okay";
	};
};
