design_file
../examples/diagonal/diagonal.v
top_module
diagonal
clock_sig
clk
prop_sig
prop
memory_limit
0
timeout
0
//vlevel
//141141414160046