Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 18 20:49:00 2022
| Host         : DESKTOP-3IBOVQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_pattern_gen_timing_summary_routed.rpt -pb test_pattern_gen_timing_summary_routed.pb -rpx test_pattern_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : test_pattern_gen
| Device       : 7s6-csga225
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.909        0.000                      0                 1606        0.053        0.000                      0                 1542        0.209        0.000                       0                  1034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_gen_inst/clock_inst/inst/clk_in1  {0.000 13.468}       26.936          37.125          
  clk_out3_clk_wiz_0                  {0.000 5.051}        10.101          99.000          
  clk_out4_clk_wiz_0                  {0.000 13.468}       26.936          37.125          
  fb_unbuf                            {0.000 13.468}       26.936          37.125          
  oserdes_h_unbuf                     {0.000 0.842}        1.684           594.001         
  oserdes_l_unbuf                     {0.000 2.525}        5.051           198.000         
inclk                                 {0.000 13.468}       26.936          37.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_inst/clock_inst/inst/clk_in1                                                                                                                                                    8.468        0.000                       0                     1  
  clk_out3_clk_wiz_0                        6.199        0.000                      0                  796        0.053        0.000                      0                  796        4.196        0.000                       0                   484  
  clk_out4_clk_wiz_0                       23.299        0.000                      0                   46        0.198        0.000                      0                   46       12.968        0.000                       0                    27  
  fb_unbuf                                                                                                                                                                             25.344        0.000                       0                     3  
  oserdes_h_unbuf                                                                                                                                                                       0.209        0.000                       0                    11  
  oserdes_l_unbuf                           1.264        0.000                      0                  696        0.085        0.000                      0                  696        1.671        0.000                       0                   507  
inclk                                                                                                                                                                                  25.344        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0  clk_out3_clk_wiz_0        1.187        0.000                      0                    4        0.191        0.000                      0                    4  
oserdes_l_unbuf     clk_out3_clk_wiz_0        0.909        0.000                      0                  176        0.313        0.000                      0                  144  
clk_out3_clk_wiz_0  oserdes_l_unbuf           1.303        0.000                      0                  144        0.297        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out3_clk_wiz_0  
(none)              oserdes_l_unbuf     clk_out3_clk_wiz_0  
(none)                                  oserdes_l_unbuf     
(none)              clk_out3_clk_wiz_0  oserdes_l_unbuf     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              fb_unbuf                                
(none)              oserdes_h_unbuf                         
(none)                                  clk_out3_clk_wiz_0  
(none)                                  clk_out4_clk_wiz_0  
(none)                                  oserdes_h_unbuf     
(none)                                  oserdes_l_unbuf     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_inst/clock_inst/inst/clk_in1
  To Clock:  clk_gen_inst/clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_inst/clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       26.936      73.064     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         13.468      8.468      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.890%)  route 2.809ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/Q
                         net (fo=8, routed)           2.809     4.539    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.641    10.738    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.379ns (12.223%)  route 2.722ns (87.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/Q
                         net (fo=16, routed)          2.722     4.452    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.641    10.738    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.379ns (12.350%)  route 2.690ns (87.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/Q
                         net (fo=16, routed)          2.690     4.421    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.641    10.738    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.379ns (12.444%)  route 2.667ns (87.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/Q
                         net (fo=8, routed)           2.667     4.398    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.641    10.738    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.643ns (20.985%)  route 2.421ns (79.015%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.371     1.371    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.433     1.804 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.719     2.523    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.105     2.628 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.587     3.215    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.105     3.320 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.115     4.435    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.082    11.482    
                         clock uncertainty           -0.087    11.395    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    10.919    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.694ns (19.995%)  route 2.777ns (80.005%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 11.346 - 10.101 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.350     1.350    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.379     1.729 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/Q
                         net (fo=6, routed)           0.809     2.538    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/state3__0[3]
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.105     2.643 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[10]_i_5/O
                         net (fo=1, routed)           0.655     3.298    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[10]_i_5_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.105     3.403 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[10]_i_3/O
                         net (fo=6, routed)           0.678     4.081    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[10]_i_3_n_0
    SLICE_X21Y21         LUT5 (Prop_lut5_I4_O)        0.105     4.186 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[6]_i_1/O
                         net (fo=1, routed)           0.635     4.821    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask[6]_i_1_n_0
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245    11.346    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/C
                         clock pessimism              0.082    11.428    
                         clock uncertainty           -0.087    11.340    
    SLICE_X21Y20         FDRE (Setup_fdre_C_D)       -0.032    11.308    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.379ns (13.389%)  route 2.452ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/Q
                         net (fo=16, routed)          2.452     4.182    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.641    10.738    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.769ns (27.470%)  route 2.030ns (72.530%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.397 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.362     1.362    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.379     1.741 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.730     2.470    par2ser[0].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X22Y10         LUT3 (Prop_lut3_I1_O)        0.106     2.576 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           0.461     3.038    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.284     3.322 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.840     4.161    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.296    11.397    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.463    
                         clock uncertainty           -0.087    11.376    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.654    10.722    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.379ns (13.715%)  route 2.384ns (86.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.352     1.352    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.379     1.731 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/Q
                         net (fo=16, routed)          2.384     4.115    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.066    11.466    
                         clock uncertainty           -0.087    11.379    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.641    10.738    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.101ns  (clk_out3_clk_wiz_0 rise@10.101ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.034ns (32.447%)  route 2.153ns (67.553%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.344 - 10.101 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.354     1.354    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y18         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.398     1.752 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[3]/Q
                         net (fo=7, routed)           0.849     2.601    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[3]
    SLICE_X18Y19         LUT5 (Prop_lut5_I3_O)        0.248     2.849 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_6/O
                         net (fo=3, routed)           0.808     3.657    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_6_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.283     3.940 f  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_4/O
                         net (fo=1, routed)           0.120     4.060    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_4_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I4_O)        0.105     4.165 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.376     4.541    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.243    11.344    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/C
                         clock pessimism              0.082    11.426    
                         clock uncertainty           -0.087    11.338    
    SLICE_X19Y21         FDRE (Setup_fdre_C_CE)      -0.168    11.170    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  6.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.552     0.552    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y25         FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     0.801    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y25         SRL16E                                       r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.818     0.818    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y25         SRL16E                                       r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X26Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.748    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.553     0.553    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y23         FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     0.802    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y23         SRL16E                                       r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y23         SRL16E                                       r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.749    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.553     0.553    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y26         FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     0.802    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y26         SRL16E                                       r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y26         SRL16E                                       r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X26Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.749    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.059%)  route 0.157ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.566     0.566    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.157     0.887    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.874     0.874    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.804    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.900%)  route 0.158ns (49.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.567     0.567    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y2          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.158     0.889    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.874     0.874    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.804    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.680%)  route 0.161ns (53.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.552     0.552    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X27Y24         FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.161     0.854    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X26Y24         SRL16E                                       r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.818     0.818    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X26Y24         SRL16E                                       r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X26Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.748    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.560     0.560    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.065     0.766    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[0]
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.811 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     0.811    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X22Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.828     0.828    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.121     0.694    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.560     0.560    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.756    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X19Y10         FDRE (Hold_fdre_C_D)         0.075     0.635    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.562     0.562    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.758    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X31Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.267     0.562    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075     0.637    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.759    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.833     0.833    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.075     0.638    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.051 }
Period(ns):         10.101
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y5      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y3      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y6      par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y1      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y7      par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y2      par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y8      par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.101      7.931      RAMB18_X0Y0      par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.101      8.509      BUFGCTRL_X0Y0    clk_gen_inst/clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.101      8.852      MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.101      203.259    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y24     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y24     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y23     par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y24     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.051       4.197      SLICE_X26Y24     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.299ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.797ns (23.873%)  route 2.542ns (76.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.649     4.701    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y21         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 23.299    

Slack (MET) :             23.299ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.797ns (23.873%)  route 2.542ns (76.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.649     4.701    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y21         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 23.299    

Slack (MET) :             23.299ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.797ns (23.873%)  route 2.542ns (76.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.649     4.701    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[2]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y21         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 23.299    

Slack (MET) :             23.299ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.797ns (23.873%)  route 2.542ns (76.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.649     4.701    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[3]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y21         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 23.299    

Slack (MET) :             23.418ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.797ns (24.735%)  route 2.425ns (75.265%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.348     1.709 f  par_sensor_word_gen_inst/line_cnt_reg[9]/Q
                         net (fo=4, routed)           0.695     2.404    par_sensor_word_gen_inst/line_cnt[9]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.239     2.643 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.877    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.982 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.937    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.541     4.583    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 23.418    

Slack (MET) :             23.418ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.797ns (24.735%)  route 2.425ns (75.265%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.348     1.709 f  par_sensor_word_gen_inst/line_cnt_reg[9]/Q
                         net (fo=4, routed)           0.695     2.404    par_sensor_word_gen_inst/line_cnt[9]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.239     2.643 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.877    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.982 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.937    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.541     4.583    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[5]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 23.418    

Slack (MET) :             23.418ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.797ns (24.735%)  route 2.425ns (75.265%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.348     1.709 f  par_sensor_word_gen_inst/line_cnt_reg[9]/Q
                         net (fo=4, routed)           0.695     2.404    par_sensor_word_gen_inst/line_cnt[9]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.239     2.643 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.877    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.982 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.937    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.541     4.583    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 23.418    

Slack (MET) :             23.418ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.797ns (24.735%)  route 2.425ns (75.265%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 28.194 - 26.936 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.361     1.361    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.348     1.709 f  par_sensor_word_gen_inst/line_cnt_reg[9]/Q
                         net (fo=4, routed)           0.695     2.404    par_sensor_word_gen_inst/line_cnt[9]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.239     2.643 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.877    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.982 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.937    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.541     4.583    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258    28.194    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
                         clock pessimism              0.081    28.275    
                         clock uncertainty           -0.106    28.169    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.168    28.001    par_sensor_word_gen_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.001    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 23.418    

Slack (MET) :             23.522ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.797ns (25.594%)  route 2.317ns (74.406%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 28.192 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.424     4.477    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256    28.192    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/C
                         clock pessimism              0.081    28.273    
                         clock uncertainty           -0.106    28.167    
    SLICE_X11Y23         FDRE (Setup_fdre_C_CE)      -0.168    27.999    par_sensor_word_gen_inst/line_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         27.999    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 23.522    

Slack (MET) :             23.522ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (clk_out4_clk_wiz_0 rise@26.936ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.797ns (25.594%)  route 2.317ns (74.406%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 28.192 - 26.936 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.363     1.363    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  par_sensor_word_gen_inst/line_cnt_reg[8]/Q
                         net (fo=4, routed)           0.704     2.414    par_sensor_word_gen_inst/line_cnt[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.239     2.653 f  par_sensor_word_gen_inst/line_cnt[11]_i_7/O
                         net (fo=1, routed)           0.234     2.888    par_sensor_word_gen_inst/line_cnt[11]_i_7_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.105     2.993 r  par_sensor_word_gen_inst/line_cnt[11]_i_3/O
                         net (fo=13, routed)          0.955     3.948    par_sensor_word_gen_inst/line_cnt[11]_i_3_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  par_sensor_word_gen_inst/line_cnt[11]_i_1/O
                         net (fo=12, routed)          0.424     4.477    par_sensor_word_gen_inst/line_cnt[11]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    28.163    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    25.565 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    26.859    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256    28.192    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/C
                         clock pessimism              0.081    28.273    
                         clock uncertainty           -0.106    28.167    
    SLICE_X11Y23         FDRE (Setup_fdre_C_CE)      -0.168    27.999    par_sensor_word_gen_inst/line_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         27.999    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 23.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.182%)  route 0.104ns (32.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/Q
                         net (fo=10, routed)          0.104     0.820    par_sensor_word_gen_inst/inclk_cnt_reg[0]
    SLICE_X11Y25         LUT3 (Prop_lut3_I2_O)        0.048     0.868 r  par_sensor_word_gen_inst/inclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    par_sensor_word_gen_inst/inclk_cnt[2]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     0.671    par_sensor_word_gen_inst/inclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.246ns (72.945%)  route 0.091ns (27.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.091     0.792    par_sensor_word_gen_inst/inclk_cnt_reg[4]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.098     0.890 r  par_sensor_word_gen_inst/inclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.890    par_sensor_word_gen_inst/p_0_in[5]
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121     0.674    par_sensor_word_gen_inst/inclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.120%)  route 0.169ns (47.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.169     0.863    par_sensor_word_gen_inst/inclk_cnt_reg[6]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.043     0.906 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.906    par_sensor_word_gen_inst/p_0_in[8]
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.107     0.660    par_sensor_word_gen_inst/inclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.177%)  route 0.150ns (41.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.150     0.867    par_sensor_word_gen_inst/inclk_cnt_reg[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.912 r  par_sensor_word_gen_inst/inclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.912    par_sensor_word_gen_inst/p_0_in[6]
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.091     0.657    par_sensor_word_gen_inst/inclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.189ns (45.051%)  route 0.231ns (54.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/Q
                         net (fo=9, routed)           0.231     0.924    par_sensor_word_gen_inst/inclk_cnt_reg[2]
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.048     0.972 r  par_sensor_word_gen_inst/inclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.972    par_sensor_word_gen_inst/p_0_in[4]
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.131     0.717    par_sensor_word_gen_inst/inclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.865%)  route 0.185ns (47.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/Q
                         net (fo=10, routed)          0.185     0.901    par_sensor_word_gen_inst/inclk_cnt_reg[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.043     0.944 r  par_sensor_word_gen_inst/inclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.944    par_sensor_word_gen_inst/p_0_in[1]
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.131     0.684    par_sensor_word_gen_inst/inclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.169     0.863    par_sensor_word_gen_inst/inclk_cnt_reg[6]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.908 r  par_sensor_word_gen_inst/inclk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.908    par_sensor_word_gen_inst/p_0_in[7]
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.092     0.645    par_sensor_word_gen_inst/inclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.655%)  route 0.231ns (55.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  par_sensor_word_gen_inst/inclk_cnt_reg[2]/Q
                         net (fo=9, routed)           0.231     0.924    par_sensor_word_gen_inst/inclk_cnt_reg[2]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.969 r  par_sensor_word_gen_inst/inclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.969    par_sensor_word_gen_inst/p_0_in[3]
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.120     0.706    par_sensor_word_gen_inst/inclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.553     0.553    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.717 f  par_sensor_word_gen_inst/inclk_cnt_reg[0]/Q
                         net (fo=10, routed)          0.185     0.901    par_sensor_word_gen_inst/inclk_cnt_reg[0]
    SLICE_X10Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  par_sensor_word_gen_inst/inclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    par_sensor_word_gen_inst/p_0_in[0]
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y25         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     0.673    par_sensor_word_gen_inst/inclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.085%)  route 0.201ns (51.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.556     0.556    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  par_sensor_word_gen_inst/line_cnt_reg[0]/Q
                         net (fo=6, routed)           0.201     0.897    par_sensor_word_gen_inst/line_cnt[0]
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  par_sensor_word_gen_inst/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.942    par_sensor_word_gen_inst/line_cnt[0]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.824     0.824    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.091     0.647    par_sensor_word_gen_inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         26.936      25.344     BUFGCTRL_X0Y2    clk_gen_inst/clock_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X11Y25     par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X11Y24     par_sensor_word_gen_inst/inclk_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.936      25.936     SLICE_X11Y24     par_sensor_word_gen_inst/inclk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       26.936      186.424    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X11Y25     par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X11Y25     par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y25     par_sensor_word_gen_inst/inclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X11Y25     par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X11Y25     par_sensor_word_gen_inst/inclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.468      12.968     SLICE_X10Y24     par_sensor_word_gen_inst/inclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  fb_unbuf
  To Clock:  fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fb_unbuf
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         26.936      25.344     BUFGCTRL_X0Y4    clk_gen_inst/BUFG_inst1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         26.936      25.687     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       26.936      73.064     MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       26.936      186.424    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_h_unbuf
  To Clock:  oserdes_h_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_h_unbuf
Waveform(ns):       { 0.000 0.842 }
Period(ns):         1.684
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ODDR/C              n/a            1.474         1.684       0.209      OLOGIC_X0Y24     ODDR_inst/C
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y16     par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y14     par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y18     par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y12     par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y20     par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y10     par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y22     par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.684       0.213      OLOGIC_X0Y8      par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     BUFIO/I             n/a            1.470         1.684       0.214      BUFIO_X0Y1       clk_gen_inst/BUFIO_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.684       211.676    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_l_unbuf
  To Clock:  oserdes_l_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.111ns (33.506%)  route 2.205ns (66.494%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 6.349 - 5.051 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     1.368    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.842     2.643    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.118     2.761 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.667     3.428    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y8          LUT3 (Prop_lut3_I1_O)        0.285     3.713 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.221     3.933    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.275     4.208 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.475     4.684    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.298     6.349    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.066     6.415    
                         clock uncertainty           -0.080     6.335    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.948    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.948    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 2.125ns (60.658%)  route 1.378ns (39.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.321 - 5.051 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.409     1.409    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     3.534 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.378     4.913    par2ser[7].word_split_fifo2oserdes_inst/dout[3]
    SLICE_X5Y5           FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.271     6.321    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y5           FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[3]/C
                         clock pessimism              0.006     6.327    
                         clock uncertainty           -0.080     6.247    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.059     6.188    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 2.125ns (60.679%)  route 1.377ns (39.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.321 - 5.051 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.409     1.409    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.534 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.377     4.912    par2ser[7].word_split_fifo2oserdes_inst/dout[0]
    SLICE_X5Y5           FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.271     6.321    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y5           FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
                         clock pessimism              0.006     6.327    
                         clock uncertainty           -0.080     6.247    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.047     6.200    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]
  -------------------------------------------------------------------
                         required time                          6.200    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 2.125ns (60.704%)  route 1.376ns (39.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.309 - 5.051 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.391     1.391    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y8          RAMB18E1                                     r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.516 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.376     4.892    par2ser[6].word_split_fifo2oserdes_inst/dout[0]
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.259     6.309    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/C
                         clock pessimism              0.006     6.315    
                         clock uncertainty           -0.080     6.235    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.047     6.188    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 2.125ns (60.819%)  route 1.369ns (39.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.319 - 5.051 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.409     1.409    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     3.534 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.369     4.903    par2ser[3].word_split_fifo2oserdes_inst/dout[1]
    SLICE_X10Y9          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.269     6.319    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X10Y9          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]/C
                         clock pessimism              0.006     6.325    
                         clock uncertainty           -0.080     6.245    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)       -0.027     6.218    par2ser[3].word_split_fifo2oserdes_inst/dout_d_reg[1]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.125ns (61.515%)  route 1.329ns (38.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.311 - 5.051 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.398     1.398    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y7          RAMB18E1                                     r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     3.523 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.329     4.853    par2ser[4].word_split_fifo2oserdes_inst/dout[3]
    SLICE_X9Y19          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.261     6.311    par2ser[4].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X9Y19          FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/dout_d_reg[3]/C
                         clock pessimism              0.006     6.317    
                         clock uncertainty           -0.080     6.237    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.059     6.178    par2ser[4].word_split_fifo2oserdes_inst/dout_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.178    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.125ns (62.566%)  route 1.271ns (37.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.317 - 5.051 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.407     1.407    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     3.532 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.271     4.804    par2ser[1].word_split_fifo2oserdes_inst/dout[3]
    SLICE_X9Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.267     6.317    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X9Y12          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[3]/C
                         clock pessimism              0.006     6.323    
                         clock uncertainty           -0.080     6.243    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)       -0.042     6.201    par2ser[1].word_split_fifo2oserdes_inst/dout_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.098ns (34.550%)  route 2.080ns (65.450%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 6.350 - 5.051 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.369     1.369    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.433     1.802 f  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.772     2.574    par2ser[7].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X24Y2          LUT4 (Prop_lut4_I0_O)        0.105     2.679 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.580     3.259    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X27Y1          LUT3 (Prop_lut3_I1_O)        0.285     3.544 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.206     3.750    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X27Y1          LUT2 (Prop_lut2_I1_O)        0.275     4.025 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.521     4.547    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.299     6.350    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.066     6.416    
                         clock uncertainty           -0.080     6.336    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.949    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.949    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 2.125ns (63.125%)  route 1.241ns (36.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.309 - 5.051 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.391     1.391    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y8          RAMB18E1                                     r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125     3.516 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.241     4.758    par2ser[6].word_split_fifo2oserdes_inst/dout[5]
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.259     6.309    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/C
                         clock pessimism              0.006     6.315    
                         clock uncertainty           -0.080     6.235    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)       -0.072     6.163    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 2.125ns (63.145%)  route 1.240ns (36.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.318 - 5.051 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.409     1.409    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.534 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.240     4.775    par2ser[7].word_split_fifo2oserdes_inst/dout[2]
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.268     6.318    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/C
                         clock pessimism              0.006     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X12Y5          FDRE (Setup_fdre_C_D)       -0.059     6.185    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]
  -------------------------------------------------------------------
                         required time                          6.185    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  1.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.545%)  route 0.174ns (51.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.174     0.898    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.864     0.864    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.813    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.564     0.564    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     0.758    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X26Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.803 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     0.803    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.833     0.833    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.256     0.577    
    SLICE_X26Y8          FDRE (Hold_fdre_C_D)         0.121     0.698    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     0.757    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.828     0.828    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X25Y15         FDRE (Hold_fdre_C_D)         0.078     0.639    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[5]/Q
                         net (fo=1, routed)           0.055     0.754    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg_n_0_[5]
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[5]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.078     0.636    par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.556     0.556    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     0.752    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.823     0.823    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.078     0.634    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.566     0.566    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     0.762    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.078     0.644    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.565     0.565    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clkb
    SLICE_X25Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     0.814    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X26Y6          SRL16E                                       r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clkb
    SLICE_X26Y6          SRL16E                                       r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X26Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.696    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.593     0.593    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.789    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.863     0.863    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y5          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.076     0.669    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[4]/Q
                         net (fo=1, routed)           0.055     0.754    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg_n_0_[4]
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X5Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.076     0.634    par2ser[6].word_split_fifo2oserdes_inst/dout_dd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.757    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.828     0.828    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X25Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_l_unbuf
Waveform(ns):       { 0.000 2.525 }
Period(ns):         5.051
Sources:            { clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.666         5.051       2.385      BUFR_X0Y1        clk_gen_inst/BUFR_inst/I
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y5      par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y3      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y6      par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y1      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y7      par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y2      par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y8      par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.051       2.881      RAMB18_X0Y0      par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.051       3.458      BUFGCTRL_X0Y1    clk_gen_inst/BUFG_inst2/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.051       208.310    MMCME2_ADV_X0Y0  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y11     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y11     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y6      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y6      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y17     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y17     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y2      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y2      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y17     par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y17     par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y11     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y11     par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y6      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y6      par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y17     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X26Y17     par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y2      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y2      par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y17     par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.525       1.671      SLICE_X34Y17     par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  inclk
  To Clock:  inclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inclk
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { inclk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.592         26.936      25.344     BUFGCTRL_X0Y3  BUFG_inst1/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/sav_color_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_out3_clk_wiz_0 rise@30.303ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.741ns  (logic 0.379ns (21.770%)  route 1.362ns (78.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 31.555 - 30.303 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 28.298 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.362    28.298    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379    28.677 r  par_sensor_word_gen_inst/sav_color_line_reg/Q
                         net (fo=2, routed)           1.362    30.039    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line
    SLICE_X17Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    30.303 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    31.530    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    28.932 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    30.226    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.303 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.252    31.555    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X17Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/C
                         clock pessimism             -0.071    31.484    
                         clock uncertainty           -0.226    31.257    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.032    31.225    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg
  -------------------------------------------------------------------
                         required time                         31.225    
                         arrival time                         -30.039    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/invalid_sav_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_out3_clk_wiz_0 rise@30.303ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.687ns  (logic 0.379ns (22.464%)  route 1.308ns (77.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 31.559 - 30.303 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 28.298 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.362    28.298    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379    28.677 r  par_sensor_word_gen_inst/invalid_sav_line_reg/Q
                         net (fo=2, routed)           1.308    29.985    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line
    SLICE_X14Y22         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    30.303 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    31.530    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    28.932 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    30.226    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.303 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.256    31.559    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X14Y22         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/C
                         clock pessimism             -0.071    31.488    
                         clock uncertainty           -0.226    31.261    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.015    31.246    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                         -29.985    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/sav_pix_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_out3_clk_wiz_0 rise@30.303ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.669ns  (logic 0.379ns (22.705%)  route 1.290ns (77.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 31.548 - 30.303 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 28.298 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.362    28.298    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379    28.677 r  par_sensor_word_gen_inst/sav_pix_line_reg/Q
                         net (fo=2, routed)           1.290    29.967    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    30.303 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    31.530    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    28.932 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    30.226    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.303 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245    31.548    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/C
                         clock pessimism             -0.071    31.477    
                         clock uncertainty           -0.226    31.250    
    SLICE_X18Y20         FDRE (Setup_fdre_C_D)       -0.012    31.238    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg
  -------------------------------------------------------------------
                         required time                         31.238    
                         arrival time                         -29.967    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 par_sensor_word_gen_inst/xhs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_out3_clk_wiz_0 rise@30.303ns - clk_out4_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        1.644ns  (logic 0.379ns (23.049%)  route 1.265ns (76.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 31.548 - 30.303 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 28.295 - 26.936 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    26.936 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330    28.266    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.773    25.493 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.362    26.855    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    26.936 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.359    28.295    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X12Y24         FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379    28.674 r  par_sensor_word_gen_inst/xhs_reg/Q
                         net (fo=2, routed)           1.265    29.939    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    30.303 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    31.530    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    28.932 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    30.226    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.303 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245    31.548    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/C
                         clock pessimism             -0.071    31.477    
                         clock uncertainty           -0.226    31.250    
    SLICE_X18Y20         FDRE (Setup_fdre_C_D)       -0.004    31.246    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                         -29.939    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/xhs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.818%)  route 0.650ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.552     0.552    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X12Y24         FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  par_sensor_word_gen_inst/xhs_reg/Q
                         net (fo=2, routed)           0.650     1.343    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.820     0.820    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg/C
                         clock pessimism              0.046     0.865    
                         clock uncertainty            0.226     1.092    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.060     1.152    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_en_d_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/sav_color_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.518%)  route 0.664ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.555     0.555    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  par_sensor_word_gen_inst/sav_color_line_reg/Q
                         net (fo=2, routed)           0.664     1.359    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line
    SLICE_X17Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.821     0.821    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X17Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg/C
                         clock pessimism              0.046     0.866    
                         clock uncertainty            0.226     1.093    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.075     1.168    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_color_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/sav_pix_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.708%)  route 0.655ns (82.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.555     0.555    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  par_sensor_word_gen_inst/sav_pix_line_reg/Q
                         net (fo=2, routed)           0.655     1.351    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.820     0.820    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg/C
                         clock pessimism              0.046     0.865    
                         clock uncertainty            0.226     1.092    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.063     1.155    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/sav_pix_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 par_sensor_word_gen_inst/invalid_sav_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.405%)  route 0.669ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.555     0.555    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  par_sensor_word_gen_inst/invalid_sav_line_reg/Q
                         net (fo=2, routed)           0.669     1.365    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line
    SLICE_X14Y22         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.822     0.822    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X14Y22         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg/C
                         clock pessimism              0.046     0.867    
                         clock uncertainty            0.226     1.094    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.059     1.153    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/invalid_sav_line_d_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_l_unbuf
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.144ns  (logic 0.781ns (24.843%)  route 2.363ns (75.157%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.397 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.412 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     6.412    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.379     6.791 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.062     7.853    par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y10         LUT3 (Prop_lut3_I0_O)        0.118     7.971 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           0.461     8.432    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.284     8.716 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.840     9.556    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.296    11.397    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.326    
                         clock uncertainty           -0.207    11.119    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.654    10.465    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.047ns  (logic 0.781ns (25.629%)  route 2.266ns (74.371%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.397 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.412 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     6.412    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.379     6.791 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.062     7.853    par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y10         LUT3 (Prop_lut3_I0_O)        0.118     7.971 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           0.461     8.432    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.284     8.716 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.743     9.460    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.296    11.397    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.326    
                         clock uncertainty           -0.207    11.119    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.654    10.465    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.039ns  (logic 0.781ns (25.698%)  route 2.258ns (74.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.397 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.412 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     6.412    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.379     6.791 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.062     7.853    par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y10         LUT3 (Prop_lut3_I0_O)        0.118     7.971 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           0.461     8.432    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.284     8.716 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.735     9.451    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.296    11.397    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.326    
                         clock uncertainty           -0.207    11.119    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.654    10.465    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.080ns  (logic 0.781ns (25.356%)  route 2.299ns (74.644%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.397 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.412 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     6.412    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.379     6.791 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          1.062     7.853    par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y10         LUT3 (Prop_lut3_I0_O)        0.118     7.971 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_2/O
                         net (fo=3, routed)           0.461     8.432    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.284     8.716 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.776     9.492    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.296    11.397    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.326    
                         clock uncertainty           -0.207    11.119    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    10.554    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.554    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.017ns  (logic 0.589ns (19.526%)  route 2.428ns (80.474%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 6.418 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     6.418    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.379     6.797 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.732     7.530    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X25Y6          LUT3 (Prop_lut3_I0_O)        0.105     7.635 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.996     8.631    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     8.736 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.699     9.435    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.329    
                         clock uncertainty           -0.207    11.122    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    10.646    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        3.017ns  (logic 0.589ns (19.526%)  route 2.428ns (80.474%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 6.418 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     6.418    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.379     6.797 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.732     7.530    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X25Y6          LUT3 (Prop_lut3_I0_O)        0.105     7.635 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.996     8.631    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     8.736 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.699     9.435    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.329    
                         clock uncertainty           -0.207    11.122    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    10.646    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        2.928ns  (logic 0.589ns (20.117%)  route 2.339ns (79.883%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.370ns = ( 6.420 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.370     6.420    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.379     6.799 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.637     7.436    par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.105     7.541 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__1/O
                         net (fo=3, routed)           0.587     8.128    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.105     8.233 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          1.115     9.348    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.329    
                         clock uncertainty           -0.207    11.122    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    10.646    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        2.905ns  (logic 0.589ns (20.279%)  route 2.316ns (79.721%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 6.418 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     6.418    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.379     6.797 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.732     7.530    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X25Y6          LUT3 (Prop_lut3_I0_O)        0.105     7.635 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.996     8.631    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     8.736 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.587     9.323    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.329    
                         clock uncertainty           -0.207    11.122    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    10.646    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        2.864ns  (logic 0.643ns (22.448%)  route 2.221ns (77.552%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 11.394 - 10.101 ) 
    Source Clock Delay      (SCD):    1.362ns = ( 6.412 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     6.412    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.433     6.845 f  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.549     7.395    par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.105     7.500 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__2/O
                         net (fo=3, routed)           0.795     8.295    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.105     8.400 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.877     9.277    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y7          RAMB18E1                                     r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.293    11.394    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.323    
                         clock uncertainty           -0.207    11.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    10.640    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (clk_out3_clk_wiz_0 rise@10.101ns - oserdes_l_unbuf rise@5.051ns)
  Data Path Delay:        2.878ns  (logic 0.589ns (20.465%)  route 2.289ns (79.535%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.400 - 10.101 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 6.418 - 5.051 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     6.380    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     3.608 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362     4.970    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     6.418    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.379     6.797 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.732     7.530    par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X25Y6          LUT3 (Prop_lut3_I0_O)        0.105     7.635 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__3/O
                         net (fo=3, routed)           0.996     8.631    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     8.736 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.561     9.296    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.101    10.101 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.101 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227    11.328    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598     8.730 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    10.024    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.101 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.299    11.400    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.071    11.329    
                         clock uncertainty           -0.207    11.122    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    10.735    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  1.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDRE (Hold_fdre_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDRE (Hold_fdre_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDRE (Hold_fdre_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDSE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDSE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDSE (Hold_fdse_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDRE (Hold_fdre_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.311%)  route 0.585ns (71.689%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.126     1.377    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.827     0.827    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y16         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.046     0.872    
                         clock uncertainty            0.207     1.080    
    SLICE_X24Y16         FDRE (Hold_fdre_C_CE)       -0.016     1.064    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.964%)  route 0.724ns (74.036%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.564     0.564    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.164     0.728 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.387     1.114    par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.159 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1/O
                         net (fo=3, routed)           0.155     1.314    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.183     1.542    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.873     0.873    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.046     0.919    
                         clock uncertainty            0.207     1.126    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                      0.089     1.215    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.231ns (22.969%)  route 0.775ns (77.032%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.316     1.566    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.866     0.866    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.046     0.912    
                         clock uncertainty            0.207     1.119    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.215    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.231ns (22.968%)  route 0.775ns (77.032%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.316     1.566    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.866     0.866    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.046     0.912    
                         clock uncertainty            0.207     1.119    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.089     1.208    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - oserdes_l_unbuf rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.231ns (22.499%)  route 0.796ns (77.501%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.327     1.029    par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_rst_busy
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst_i_1__0/O
                         net (fo=3, routed)           0.132     1.206    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=16, routed)          0.337     1.587    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.866     0.866    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.046     0.912    
                         clock uncertainty            0.207     1.119    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                      0.089     1.208    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  oserdes_l_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.064ns (35.317%)  route 1.949ns (64.683%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 6.350 - 5.051 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.369     1.369    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.379     1.748 f  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.641     2.389    par2ser[7].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X24Y2          LUT4 (Prop_lut4_I1_O)        0.125     2.514 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.580     3.094    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X27Y1          LUT3 (Prop_lut3_I1_O)        0.285     3.379 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.206     3.585    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X27Y1          LUT2 (Prop_lut2_I1_O)        0.275     3.860 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.521     4.381    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.299     6.350    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.279    
                         clock uncertainty           -0.207     6.071    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.684    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.112ns (37.622%)  route 1.844ns (62.378%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 6.342 - 5.051 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.361     1.361    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     1.794 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.608     2.402    par2ser[2].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X22Y16         LUT4 (Prop_lut4_I1_O)        0.127     2.529 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.599     3.128    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X28Y17         LUT3 (Prop_lut3_I1_O)        0.269     3.397 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.223     3.620    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.283     3.903 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.414     4.317    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.291     6.342    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y6          RAMB18E1                                     r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.271    
                         clock uncertainty           -0.207     6.063    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.676    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.098ns (37.410%)  route 1.837ns (62.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 6.349 - 5.051 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.368     1.368    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 f  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.474     2.275    par2ser[1].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X30Y8          LUT4 (Prop_lut4_I1_O)        0.105     2.380 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.667     3.047    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y8          LUT3 (Prop_lut3_I1_O)        0.285     3.332 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.221     3.553    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.275     3.828 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.475     4.303    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.298     6.349    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.278    
                         clock uncertainty           -0.207     6.070    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.683    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.099ns (38.929%)  route 1.724ns (61.071%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 6.350 - 5.051 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.371     1.371    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.433     1.804 f  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.719     2.523    par2ser[3].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.128     2.651 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.535     3.186    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.271     3.457 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.115     3.572    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.267     3.839 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.355     4.194    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.299     6.350    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.279    
                         clock uncertainty           -0.207     6.071    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.684    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 1.053ns (37.982%)  route 1.719ns (62.018%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 6.342 - 5.051 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.362     1.362    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379     1.741 f  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.490     2.231    par2ser[4].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X31Y15         LUT4 (Prop_lut4_I1_O)        0.128     2.359 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.544     2.902    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X32Y16         LUT3 (Prop_lut3_I1_O)        0.271     3.173 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.221     3.394    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.275     3.669 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.465     4.134    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y7          RAMB18E1                                     r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.291     6.342    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y7          RAMB18E1                                     r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.271    
                         clock uncertainty           -0.207     6.063    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.676    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.873ns (32.049%)  route 1.851ns (67.951%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 6.346 - 5.051 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.362     1.362    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.379     1.741 f  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.730     2.470    par2ser[0].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X22Y10         LUT4 (Prop_lut4_I1_O)        0.105     2.575 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.472     3.047    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.106     3.153 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.227     3.380    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X24Y11         LUT2 (Prop_lut2_I1_O)        0.283     3.663 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.423     4.086    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.295     6.346    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.275    
                         clock uncertainty           -0.207     6.067    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.680    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.933ns (31.450%)  route 2.034ns (68.550%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.304 - 5.051 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.361     1.361    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     1.794 f  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.608     2.402    par2ser[2].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X22Y16         LUT4 (Prop_lut4_I1_O)        0.127     2.529 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.539     3.068    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.268     3.336 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.377     3.713    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y16         LUT6 (Prop_lut6_I3_O)        0.105     3.818 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.509     4.327    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X29Y17         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.254     6.304    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X29Y17         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.071     6.233    
                         clock uncertainty           -0.207     6.026    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.047     5.979    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.979    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.057ns (39.802%)  route 1.599ns (60.198%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.336 - 5.051 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.358     1.358    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.379     1.737 f  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.633     2.369    par2ser[6].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.126     2.495 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.237     2.732    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.284     3.016 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.338     3.354    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.268     3.622 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.392     4.013    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y8          RAMB18E1                                     r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.285     6.336    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y8          RAMB18E1                                     r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.265    
                         clock uncertainty           -0.207     6.057    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.670    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.035ns (39.442%)  route 1.589ns (60.558%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 6.349 - 5.051 ) 
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.368     1.368    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.379     1.747 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.480     2.227    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.108     2.335 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.220     2.555    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.280     2.835 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.487     3.322    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.268     3.590 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.402     3.992    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.298     6.349    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     6.278    
                         clock uncertainty           -0.207     6.070    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387     5.683    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (oserdes_l_unbuf rise@5.051ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.873ns (30.511%)  route 1.988ns (69.489%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.311 - 5.051 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.369     1.369    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.379     1.748 f  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.641     2.389    par2ser[7].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X24Y2          LUT4 (Prop_lut4_I1_O)        0.125     2.514 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.441     2.955    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X27Y1          LUT2 (Prop_lut2_I0_O)        0.264     3.219 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.390     3.608    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.105     3.713 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.517     4.230    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X27Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      5.051     5.051 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.051 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     6.277    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     3.679 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294     4.974    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.051 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.261     6.311    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X27Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.071     6.240    
                         clock uncertainty           -0.207     6.033    
    SLICE_X27Y1          FDRE (Setup_fdre_C_D)       -0.059     5.974    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  1.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDSE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDSE (Hold_fdse_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.302ns (38.602%)  route 0.480ns (61.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.164     1.345    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.347ns (38.427%)  route 0.556ns (61.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.142     1.322    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.367 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.098     1.466    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X25Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X25Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X25Y6          FDRE (Hold_fdre_C_D)         0.075     1.162    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.302ns (38.105%)  route 0.491ns (61.895%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.175     1.355    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y5          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.302ns (38.105%)  route 0.491ns (61.895%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.175     1.355    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y5          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             oserdes_l_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_l_unbuf rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.302ns (38.105%)  route 0.491ns (61.895%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.220     0.924    par2ser[5].word_split_fifo2oserdes_inst/fifo_wr_rst_busy
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.049     0.973 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_rd_en/O
                         net (fo=2, routed)           0.096     1.069    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.112     1.181 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=11, routed)          0.175     1.355    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.046     0.879    
                         clock uncertainty            0.207     1.087    
    SLICE_X27Y5          FDRE (Hold_fdre_C_CE)       -0.039     1.048    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.307    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 0.105ns (2.467%)  route 4.151ns (97.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.018     4.256    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.252     1.252    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 0.105ns (2.469%)  route 4.147ns (97.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.015     4.252    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X22Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.255     1.255    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X22Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 0.105ns (2.633%)  route 3.882ns (97.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.750     3.987    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.255     1.255    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 0.105ns (2.637%)  route 3.877ns (97.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.744     3.982    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.261     1.261    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 0.105ns (2.774%)  route 3.680ns (97.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.547     3.785    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y9          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.260     1.260    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y9          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.520ns  (logic 0.105ns (2.983%)  route 3.415ns (97.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.283     3.520    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y3          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.260     1.260    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y3          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 0.105ns (3.215%)  route 3.160ns (96.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.028     3.265    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.260     1.260    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.105ns (3.793%)  route 2.663ns (96.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.530     2.768    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.253     1.253    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.045ns (3.309%)  route 1.315ns (96.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.767     1.360    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.045ns (2.708%)  route 1.616ns (97.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.069     1.661    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.833     0.833    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.045ns (2.508%)  route 1.749ns (97.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.202     1.794    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y3          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.834     0.834    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y3          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.357     1.950    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y9          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.834     0.834    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y9          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.445     2.038    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.836     0.836    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.067ns  (logic 0.045ns (2.177%)  route 2.022ns (97.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.475     2.067    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.045ns (2.053%)  route 2.147ns (97.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.599     2.192    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.193ns  (logic 0.045ns (2.052%)  route 2.148ns (97.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.601     2.193    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X22Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X22Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oserdes_l_unbuf
  To Clock:  clk_out3_clk_wiz_0

Max Delay             8 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.433ns (45.263%)  route 0.524ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     1.368    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.524     2.324    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X28Y10         FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.259     1.259    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X28Y10         FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.841ns  (logic 0.433ns (51.517%)  route 0.408ns (48.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     1.362    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.433     1.795 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.408     2.202    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X29Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.255     1.255    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.379ns (47.603%)  route 0.417ns (52.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     1.362    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.379     1.741 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.417     2.158    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X23Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.254     1.254    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X23Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.379ns (49.032%)  route 0.394ns (50.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.370     1.370    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.379     1.749 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.394     2.143    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X31Y2          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.261     1.261    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y2          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.433ns (63.492%)  route 0.249ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.369     1.369    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.433     1.802 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.249     2.051    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X23Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.260     1.260    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X23Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.379ns (57.508%)  route 0.280ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.368     1.368    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.379     1.747 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.280     2.027    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X22Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.260     1.260    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X22Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.379ns (57.003%)  route 0.286ns (42.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.362     1.362    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.379     1.741 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.286     2.027    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X18Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.253     1.253    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X18Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.379ns (58.348%)  route 0.271ns (41.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.362    -0.081    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.357     1.357    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.379     1.736 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.271     2.006    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.252     1.252    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.584%)  route 0.138ns (49.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.138     0.836    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y18         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y18         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.551%)  route 0.144ns (50.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.556     0.556    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.144     0.840    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.561%)  route 0.153ns (54.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.565     0.565    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.128     0.693 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.153     0.846    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X24Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.809%)  route 0.148ns (51.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.560     0.560    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.148     0.848    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X18Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X18Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.363%)  route 0.127ns (43.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.565     0.565    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.127     0.856    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X23Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X23Y1          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.741%)  route 0.171ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.558     0.558    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.171     0.857    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y18         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.826     0.826    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y18         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.954%)  route 0.153ns (52.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.564     0.564    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=17, routed)          0.153     0.858    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X22Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.833     0.833    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X22Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.269%)  route 0.164ns (53.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.164     0.865    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X27Y13         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y13         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.890%)  route 0.145ns (53.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.593     0.593    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y3          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.128     0.721 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.145     0.866    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y2          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.864     0.864    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y2          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.462    -0.026    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.565     0.565    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.161     0.867    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X27Y2          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.835     0.835    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y2          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_l_unbuf

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.105ns (2.544%)  route 4.022ns (97.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.889     4.127    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.255     1.255    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 0.105ns (2.552%)  route 4.009ns (97.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.877     4.114    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.256     1.256    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 0.105ns (2.698%)  route 3.787ns (97.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.654     3.892    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.261     1.261    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 0.105ns (2.716%)  route 3.761ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.629     3.866    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X21Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.255     1.255    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X21Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 0.105ns (2.736%)  route 3.733ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.600     3.838    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.251     1.251    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 0.105ns (2.989%)  route 3.407ns (97.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.275     3.512    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.260     1.260    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 0.105ns (3.095%)  route 3.288ns (96.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.155     3.393    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.260     1.260    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 0.105ns (3.617%)  route 2.798ns (96.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.666     2.903    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X20Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.254     1.254    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X20Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.045ns (3.175%)  route 1.372ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.825     1.417    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X20Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.830     0.830    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X20Y9          FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.045ns (2.604%)  route 1.683ns (97.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.135     1.728    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X23Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.045ns (2.514%)  route 1.745ns (97.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.198     1.790    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.833     0.833    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X26Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.368     1.961    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.823     0.823    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.045ns (2.249%)  route 1.956ns (97.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.408     2.001    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y5          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.045ns (2.224%)  route 1.978ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.431     2.023    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X21Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.832     0.832    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X21Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.045ns (2.115%)  route 2.082ns (97.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.535     2.127    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X25Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X25Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.045ns (2.115%)  route 2.083ns (97.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.535     2.128    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.828     0.828    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y16         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  oserdes_l_unbuf

Max Delay             8 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.433ns (40.192%)  route 0.644ns (59.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.368     1.368    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y8          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.433     1.801 r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.644     2.445    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X26Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.261     1.261    par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X26Y7          FDRE                                         r  par2ser[1].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.433ns (41.366%)  route 0.614ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.371     1.371    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y1          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.433     1.804 r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.614     2.418    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.261     1.261    par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y4          FDRE                                         r  par2ser[3].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.379ns (36.772%)  route 0.652ns (63.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.362     1.362    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y15         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379     1.741 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.652     2.392    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X30Y17         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.254     1.254    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X30Y17         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.433ns (52.967%)  route 0.384ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.361     1.361    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     1.794 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.384     2.178    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.255     1.255    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.803%)  route 0.382ns (50.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.362     1.362    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.379     1.741 r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.382     2.123    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.253     1.253    par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X20Y10         FDRE                                         r  par2ser[0].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.433ns (62.416%)  route 0.261ns (37.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.358     1.358    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.433     1.791 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.261     2.052    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X24Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.251     1.251    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X24Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.379ns (59.380%)  route 0.259ns (40.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.368     1.368    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.379     1.747 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.259     2.006    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.260     1.260    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.379ns (73.291%)  route 0.138ns (26.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.362    -0.081    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.369     1.369    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.379     1.748 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.138     1.886    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.260     1.260    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.751%)  route 0.067ns (32.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.565     0.565    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.067     0.773    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X22Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.757%)  route 0.140ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X27Y13         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.140     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X27Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.766%)  route 0.137ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.559     0.559    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y18         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.137     0.836    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X29Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.825     0.825    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.671%)  route 0.137ns (49.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.563     0.563    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.137     0.841    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.834     0.834    par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X23Y6          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.754%)  route 0.144ns (49.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.556     0.556    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X30Y21         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.144     0.847    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.824     0.824    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.148ns (50.934%)  route 0.143ns (49.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X26Y15         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.143     0.851    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X26Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.083%)  route 0.134ns (44.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.557     0.557    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y19         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.134     0.854    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X24Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.823     0.823    par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X24Y20         FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.408%)  route 0.156ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.561     0.561    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X27Y13         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.156     0.858    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X27Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.829     0.829    par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y14         FDRE                                         r  par2ser[2].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.651%)  route 0.152ns (54.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.589     0.589    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y14         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.152     0.869    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y14         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.858     0.858    par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y14         FDRE                                         r  par2ser[4].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.548%)  route 0.163ns (52.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.566     0.566    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y4          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.148     0.714 r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.163     0.877    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.836     0.836    par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y2          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'fb_unbuf'  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.773ns  (logic 0.081ns (2.922%)  route 2.691ns (97.078%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_unbuf fall edge)
                                                     13.468    13.468 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.468 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330    14.798    clk_gen_inst/clock_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.773    12.025 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.362    13.387    clk_gen_inst/fb_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    13.468 f  clk_gen_inst/BUFG_inst1/O
                         net (fo=1, routed)           1.330    14.798    clk_gen_inst/clock_inst/inst/clkfb_in
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'fb_unbuf'  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.026ns (2.570%)  route 0.986ns (97.430%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.462    -0.026    clk_gen_inst/fb_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst/BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clkfb_in
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oserdes_h_unbuf
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.886ns  (logic 1.885ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf fall edge)
                                                      0.842     0.842 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.842 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330     2.172    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -0.601 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798     0.197    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     1.453 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.259     1.712    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.418     2.130 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.131    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_OB)    1.467     3.598 r  OBUFDS_inst8/OB
                         net (fo=0)                   0.000     3.598    lvds_clk_n
    M10                                                               r  lvds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 1.884ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf fall edge)
                                                      0.842     0.842 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.842 f  BUFG_inst1/O
                         net (fo=1, routed)           1.330     2.172    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -0.601 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798     0.197    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     1.453 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.259     1.712    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.418     2.130 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.131    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_O)     1.466     3.597 r  OBUFDS_inst8/O
                         net (fo=0)                   0.000     3.597    lvds_clk_p
    M9                                                                r  lvds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan3_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 1.924ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.274     0.885    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.303 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.304    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_OB)    1.506     2.810 r  OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.810    lvds_chan3_n
    M8                                                                r  lvds_chan3_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan3_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.924ns  (logic 1.923ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.274     0.885    par2ser[3].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.303 r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.304    lvds_out_3
    M7                   OBUFDS (Prop_obufds_I_O)     1.505     2.809 r  OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.809    lvds_chan3_p
    M7                                                                r  lvds_chan3_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan5_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 1.920ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.276     0.887    par2ser[5].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y10         OSERDESE2                                    r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.305 r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.306    lvds_out_5
    N6                   OBUFDS (Prop_obufds_I_OB)    1.502     2.808 r  OBUFDS_inst5/OB
                         net (fo=0)                   0.000     2.808    lvds_chan5_n
    N7                                                                r  lvds_chan5_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 1.927ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.268     0.879    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.297 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.298    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_OB)    1.509     2.807 r  OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.807    lvds_chan2_n
    P11                                                               r  lvds_chan2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan5_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.920ns  (logic 1.919ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.276     0.887    par2ser[5].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y10         OSERDESE2                                    r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.305 r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.306    lvds_out_5
    N6                   OBUFDS (Prop_obufds_I_O)     1.501     2.807 r  OBUFDS_inst5/O
                         net (fo=0)                   0.000     2.807    lvds_chan5_p
    N6                                                                r  lvds_chan5_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.927ns  (logic 1.926ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.268     0.879    par2ser[2].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.297 r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.298    lvds_out_2
    P10                  OBUFDS (Prop_obufds_I_O)     1.508     2.806 r  OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.806    lvds_chan2_p
    P10                                                               r  lvds_chan2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan4_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 1.927ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.266     0.877    par2ser[4].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y20         OSERDESE2                                    r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.295 r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.296    lvds_out_4
    N10                  OBUFDS (Prop_obufds_I_OB)    1.509     2.806 r  OBUFDS_inst4/OB
                         net (fo=0)                   0.000     2.806    lvds_chan4_n
    N11                                                               r  lvds_chan4_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan4_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.927ns  (logic 1.926ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.330     1.330    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.773    -1.443 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.798    -0.645    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.256     0.611 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.266     0.877    par2ser[4].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y20         OSERDESE2                                    r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.295 r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     1.296    lvds_out_4
    N10                  OBUFDS (Prop_obufds_I_O)     1.508     2.805 r  OBUFDS_inst4/O
                         net (fo=0)                   0.000     2.805    lvds_chan4_p
    N10                                                               r  lvds_chan4_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.878ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.085     0.416    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.177     0.593 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     0.594    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_O)     0.701     1.295 r  OBUFDS_inst8/O
                         net (fo=0)                   0.000     1.295    lvds_clk_p
    M9                                                                r  lvds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.879ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.085     0.416    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         ODDR (Prop_oddr_C_Q)         0.177     0.593 r  ODDR_inst/Q
                         net (fo=1, routed)           0.001     0.594    oserdes_h_bufio_oddr
    M9                   OBUFDS (Prop_obufds_I_OB)    0.702     1.296 r  OBUFDS_inst8/OB
                         net (fo=0)                   0.000     1.296    lvds_clk_n
    M10                                                               r  lvds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.888ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.094     0.425    par2ser[1].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_1
    R11                  OBUFDS (Prop_obufds_I_O)     0.711     1.314 r  OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.314    lvds_chan1_p
    R11                                                               r  lvds_chan1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.889ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.094     0.425    par2ser[1].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.602 r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.603    lvds_out_1
    R11                  OBUFDS (Prop_obufds_I_OB)    0.712     1.315 r  OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.315    lvds_chan1_n
    R12                                                               r  lvds_chan1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan6_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.900ns (99.889%)  route 0.001ns (0.111%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.087     0.418    par2ser[6].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.595 r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.596    lvds_out_6
    N12                  OBUFDS (Prop_obufds_I_O)     0.723     1.319 r  OBUFDS_inst6/O
                         net (fo=0)                   0.000     1.319    lvds_chan6_p
    N12                                                               r  lvds_chan6_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan7_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.892ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.096     0.427    par2ser[7].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y8          OSERDESE2                                    r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.604 r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.605    lvds_out_7
    N8                   OBUFDS (Prop_obufds_I_O)     0.715     1.320 r  OBUFDS_inst7/O
                         net (fo=0)                   0.000     1.320    lvds_chan7_p
    N8                                                                r  lvds_chan7_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan6_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.901ns (99.889%)  route 0.001ns (0.111%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.087     0.418    par2ser[6].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.595 r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.596    lvds_out_6
    N12                  OBUFDS (Prop_obufds_I_OB)    0.724     1.320 r  OBUFDS_inst6/OB
                         net (fo=0)                   0.000     1.320    lvds_chan6_n
    P12                                                               r  lvds_chan6_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan7_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.893ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.096     0.427    par2ser[7].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y8          OSERDESE2                                    r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.604 r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.605    lvds_out_7
    N8                   OBUFDS (Prop_obufds_I_OB)    0.716     1.321 r  OBUFDS_inst7/OB
                         net (fo=0)                   0.000     1.321    lvds_chan7_n
    N9                                                                r  lvds_chan7_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.913ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.091     0.422    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_O)     0.736     1.336 r  OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.336    lvds_chan0_p
    R9                                                                r  lvds_chan0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Destination:            lvds_chan0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.914ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_h_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.524     0.524    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.336    -0.152    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.483     0.331 r  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.091     0.422    par2ser[0].word_split_fifo2oserdes_inst/oserdes_h_bufio
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.599 r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     0.600    lvds_out_0
    R9                   OBUFDS (Prop_obufds_I_OB)    0.737     1.337 r  OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.337    lvds_chan0_n
    R10                                                               r  lvds_chan0_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.105ns (2.631%)  route 3.887ns (97.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.754     3.992    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[10]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.105ns (2.631%)  route 3.887ns (97.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.754     3.992    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.105ns (2.631%)  route 3.887ns (97.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.754     3.992    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.105ns (2.631%)  route 3.887ns (97.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.754     3.992    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.105ns (2.633%)  route 3.883ns (97.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.750     3.988    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[11]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.105ns (2.633%)  route 3.883ns (97.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.750     3.988    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[6]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.105ns (2.633%)  route 3.883ns (97.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.750     3.988    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[8]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.105ns (2.633%)  route 3.883ns (97.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.750     3.988    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.245     1.245    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X21Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/chan_word_mask_reg[9]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 0.105ns (2.799%)  route 3.646ns (97.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.513     3.751    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X18Y18         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.247     1.247    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y18         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 0.105ns (2.799%)  route 3.646ns (97.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.513     3.751    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/SR[0]
    SLICE_X18Y18         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         1.247     1.247    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y18         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/pix_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.045ns (3.989%)  route 1.083ns (96.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.931     0.931    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.152     1.128    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.045ns (3.989%)  route 1.083ns (96.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.931     0.931    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.152     1.128    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.045ns (3.989%)  route 1.083ns (96.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.931     0.931    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.152     1.128    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.045ns (3.989%)  route 1.083ns (96.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.931     0.931    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1/O
                         net (fo=4, routed)           0.152     1.128    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3[3]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state3_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.820%)  route 1.133ns (96.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.068     1.068    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.113 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.066     1.178    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X20Y19         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.821     0.821    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X20Y19         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.818%)  route 1.134ns (96.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.024     1.024    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.069 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.109     1.179    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.818%)  route 1.134ns (96.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.024     1.024    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.069 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.109     1.179    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.818%)  route 1.134ns (96.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.024     1.024    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.069 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.109     1.179    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.818%)  route 1.134ns (96.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.024     1.024    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.069 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1/O
                         net (fo=4, routed)           0.109     1.179    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1[3]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.819     0.819    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X18Y21         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state1_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.051ns period=10.101ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.685%)  route 1.176ns (96.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.068     1.068    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/locked
    SLICE_X20Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.113 r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1/O
                         net (fo=4, routed)           0.109     1.221    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2[3]_i_1_n_0
    SLICE_X19Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout3_buf/O
                         net (fo=482, routed)         0.820     0.820    par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/CLK
    SLICE_X19Y20         FDRE                                         r  par_sensor_word_gen_inst/par_8ch[0].chan_par_gen_inst/FSM_sequential_state2_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.105ns (2.805%)  route 3.638ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.505     3.743    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256     1.256    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[10]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.105ns (2.805%)  route 3.638ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.505     3.743    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256     1.256    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[11]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.105ns (2.805%)  route 3.638ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.505     3.743    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256     1.256    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[6]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.105ns (2.805%)  route 3.638ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.505     3.743    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.256     1.256    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y23         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[9]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.105ns (2.889%)  route 3.529ns (97.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.397     3.634    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.105ns (2.889%)  route 3.529ns (97.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.397     3.634    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.105ns (2.889%)  route 3.529ns (97.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.397     3.634    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.105ns (2.889%)  route 3.529ns (97.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.397     3.634    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y22         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[8]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.517ns  (logic 0.105ns (2.985%)  route 3.412ns (97.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.280     3.517    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/line_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.517ns  (logic 0.105ns (2.985%)  route 3.412ns (97.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.280     3.517    par_sensor_word_gen_inst/SR[0]
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.294    -0.077    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          1.258     1.258    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y21         FDRE                                         r  par_sensor_word_gen_inst/line_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/invalid_sav_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.045ns (5.780%)  route 0.734ns (94.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.734     0.734    par_sensor_word_gen_inst/locked
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.779 r  par_sensor_word_gen_inst/invalid_sav_line_i_1/O
                         net (fo=1, routed)           0.000     0.779    par_sensor_word_gen_inst/invalid_sav_line_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.822     0.822    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/invalid_sav_line_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/sav_pix_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.045ns (5.367%)  route 0.793ns (94.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.793     0.793    par_sensor_word_gen_inst/locked
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.838 r  par_sensor_word_gen_inst/sav_pix_line_i_1/O
                         net (fo=1, routed)           0.000     0.838    par_sensor_word_gen_inst/sav_pix_line_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.822     0.822    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_pix_line_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/xhs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.045ns (4.854%)  route 0.882ns (95.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.882     0.882    par_sensor_word_gen_inst/locked
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  par_sensor_word_gen_inst/xhs_i_1/O
                         net (fo=1, routed)           0.000     0.927    par_sensor_word_gen_inst/xhs_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.819     0.819    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X12Y24         FDRE                                         r  par_sensor_word_gen_inst/xhs_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/sav_color_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.045ns (4.608%)  route 0.931ns (95.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.931     0.931    par_sensor_word_gen_inst/locked
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.976 r  par_sensor_word_gen_inst/sav_color_line_i_1/O
                         net (fo=1, routed)           0.000     0.976    par_sensor_word_gen_inst/sav_color_line_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.822     0.822    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X13Y22         FDRE                                         r  par_sensor_word_gen_inst/sav_color_line_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X10Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[6]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par_sensor_word_gen_inst/inclk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.045ns (3.900%)  route 1.109ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.920     0.920    par_sensor_word_gen_inst/locked
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  par_sensor_word_gen_inst/inclk_cnt[8]_i_1/O
                         net (fo=9, routed)           0.189     1.154    par_sensor_word_gen_inst/inclk_cnt[8]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.505    -0.029    clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/clock_inst/inst/clkout4_buf/O
                         net (fo=25, routed)          0.820     0.820    par_sensor_word_gen_inst/line_cnt_reg[0]_0
    SLICE_X11Y24         FDRE                                         r  par_sensor_word_gen_inst/inclk_cnt_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_h_unbuf

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 0.105ns (2.209%)  route 4.649ns (97.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.517     4.754    sys_rst
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf fall edge)
                                                      0.842     0.842 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.842 f  BUFG_inst1/O
                         net (fo=1, routed)           1.227     2.069    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.598    -0.530 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     0.223    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       1.223     1.446 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.231     1.677    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by oserdes_h_unbuf  {rise@0.000ns fall@0.842ns period=1.684ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.045ns (1.872%)  route 2.359ns (98.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         1.812     2.404    sys_rst
    OLOGIC_X0Y24         ODDR                                         r  ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_h_unbuf fall edge)
                                                      0.842     0.842 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.842 f  BUFG_inst1/O
                         net (fo=1, routed)           0.790     1.631    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323     0.308 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.371     0.679    clk_gen_inst/oserdes_h_unbuf
    BUFIO_X0Y1           BUFIO (Prop_bufio_I_O)       0.516     1.195 f  clk_gen_inst/BUFIO_inst/O
                         net (fo=9, routed)           0.097     1.292    oserdes_h_bufio
    OLOGIC_X0Y24         ODDR                                         f  ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oserdes_l_unbuf

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 0.105ns (2.266%)  route 4.529ns (97.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.396     4.634    par2ser[6].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.662     0.479    par2ser[6].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser[6].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.105ns (2.331%)  route 4.400ns (97.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.267     4.505    par2ser[4].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.665     0.482    par2ser[4].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y20         OSERDESE2                                    r  par2ser[4].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 0.105ns (2.400%)  route 4.271ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.138     4.376    par2ser[2].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.665     0.482    par2ser[2].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y18         OSERDESE2                                    r  par2ser[2].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.105ns (2.471%)  route 4.144ns (97.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.011     4.249    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.673     0.490    par2ser[7].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y8          OSERDESE2                                    r  par2ser[7].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 0.105ns (2.473%)  route 4.141ns (97.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         3.009     4.246    par2ser[0].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.669     0.486    par2ser[0].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y16         OSERDESE2                                    r  par2ser[0].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 0.105ns (2.533%)  route 4.040ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.907     4.145    par2ser[1].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.670     0.487    par2ser[1].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser[1].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.105ns (2.544%)  route 4.022ns (97.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.890     4.127    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y10         OSERDESE2                                    r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.672     0.489    par2ser[5].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y10         OSERDESE2                                    r  par2ser[5].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.105ns (2.627%)  route 3.892ns (97.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.760     3.997    par2ser[3].word_split_fifo2oserdes_inst/SR[0]
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    -0.544    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.362    -0.183 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.670     0.487    par2ser[3].word_split_fifo2oserdes_inst/oserdes_l_bufr
    OLOGIC_X0Y12         OSERDESE2                                    r  par2ser[3].word_split_fifo2oserdes_inst/OSERDESE2_inst/CLKDIV

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.105ns (2.994%)  route 3.402ns (97.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.270     3.507    par2ser[6].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.259     1.259    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.105ns (2.994%)  route 3.402ns (97.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.133     1.133    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.105     1.238 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         2.270     3.507    par2ser[6].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           1.227     1.227    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598    -1.371 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    -0.077    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         1.259     1.259    par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X4Y21          FDRE                                         r  par2ser[6].word_split_fifo2oserdes_inst/dout_d_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.045ns (5.723%)  route 0.741ns (94.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.194     0.786    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X13Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X13Y5          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.699%)  route 0.745ns (94.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.197     0.790    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X10Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X10Y7          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/dout_d_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.695%)  route 0.745ns (94.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.198     0.790    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.695%)  route 0.745ns (94.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.198     0.790    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.695%)  route 0.745ns (94.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.198     0.790    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.695%)  route 0.745ns (94.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.198     0.790    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505    -0.029    clk_gen_inst/oserdes_l_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst/BUFG_inst2/O
                         net (fo=480, routed)         0.835     0.835    par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[0]_0
    SLICE_X12Y5          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/dout_d_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.059%)  route 0.845ns (94.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.297     0.890    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.302     0.425    par2ser[5].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.059%)  route 0.845ns (94.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.297     0.890    par2ser[5].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.302     0.425    par2ser[5].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y4          FDRE                                         r  par2ser[5].word_split_fifo2oserdes_inst/wr_en_dd_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.059%)  route 0.845ns (94.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.297     0.890    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y4          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.302     0.425    par2ser[7].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y4          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_d_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
                            (rising edge-triggered cell FDRE clocked by oserdes_l_unbuf  {rise@0.000ns fall@2.525ns period=5.051ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.059%)  route 0.845ns (94.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           0.548     0.548    clk_gen_inst/locked
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  clk_gen_inst/fifo_generator_0_inst_i_1__6/O
                         net (fo=179, routed)         0.297     0.890    par2ser[7].word_split_fifo2oserdes_inst/SR[0]
    SLICE_X17Y4          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_l_unbuf rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_inst1/O
                         net (fo=1, routed)           0.790     0.790    clk_gen_inst/clock_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_gen_inst/clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402    -0.132    clk_gen_inst/oserdes_l_unbuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     0.123 r  clk_gen_inst/BUFR_inst/O
                         net (fo=24, routed)          0.302     0.425    par2ser[7].word_split_fifo2oserdes_inst/oserdes_l_bufr
    SLICE_X17Y4          FDRE                                         r  par2ser[7].word_split_fifo2oserdes_inst/wr_en_dd_reg/C





