// Seed: 544372924
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wire id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output wire id_10,
    output tri1 id_11
);
  logic id_13;
  ;
  assign id_9 = (id_6);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_5,
      id_3,
      id_2,
      id_4,
      id_2
  );
  assign id_2 = 1;
endmodule
