Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  3 06:07:24 2024
| Host         : LAPTOP-C37AT9AL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           27 |
| Yes          | No                    | No                     |             219 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             203 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                        Enable Signal                       |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
| ~SCLK_OBUF_BUFG | Logic/start_sdi_wire                                       | SPI/SDI_transfer                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  |                                                            | UART_load_data/led_red0                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  |                                                            | UART_load_data/led_green0                     |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/uart_tx_flag_i_1_n_0                        | UART_load_data/ip_packet_answer               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_data                                |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_time[20]_i_2_n_0                  |                                               |                1 |              1 |         1.00 |
|  SCLK_OBUF_BUFG |                                                            |                                               |                1 |              2 |         2.00 |
| ~SCLK_OBUF_BUFG |                                                            |                                               |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/FSM_sequential_States_of_data[3]_i_1_n_0    |                                               |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit                             |                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG  | Logic/stage_of_installing_a_temporary_pulse_CLK[4]_i_1_n_0 |                                               |                5 |              5 |         1.00 |
|  CLK_IBUF_BUFG  | Logic/wait_to_open_LDAC_counter[4]_i_1_n_0                 |                                               |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_16bits_answer[4]_i_1_n_0            | UART_load_data/ip_packet_answer               |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG  | Logic/second_dac_counter0                                  |                                               |                2 |              5 |         2.50 |
| ~SCLK_OBUF_BUFG |                                                            | SPI/bits_counter_16[4]_i_1_n_0                |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG  | Logic/coounter_for_close_LDAC[5]_i_1_n_0                   |                                               |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit                             | UART_load_data/counter_one_bit[6]_i_1_n_0     |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_data                                | UART_load_data/counter_data[6]_i_1_n_0        |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit_answer[9]_i_1_n_0           | UART_load_data/ip_packet_answer               |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG  | UART_load_data/ip_packet_answer[15]_i_1_n_0                | UART_load_data/ip_packet_answer               |                2 |             12 |         6.00 |
|  CLK_IBUF_BUFG  | UART_load_data/vl_packet_answer[15]_i_2_n_0                | UART_load_data/ip_packet_answer               |                3 |             14 |         4.67 |
|  CLK_IBUF_BUFG  | UART_load_data/tm_packet_answer[15]_i_1_n_0                | UART_load_data/ip_packet_answer               |                2 |             16 |         8.00 |
|  CLK_IBUF_BUFG  | Logic/data[15]_i_1_n_0                                     |                                               |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_frames[15]_i_2_n_0                | Generate_impulse/counter_frames[15]_i_1_n_0   |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_num_puck[15]_i_2_n_0              | Generate_impulse/counter_num_puck[15]_i_1_n_0 |                5 |             16 |         3.20 |
|  SCLK_OBUF_BUFG | Logic/__2/i__n_0                                           |                                               |                7 |             16 |         2.29 |
| ~SCLK_OBUF_BUFG | SPI/data_amplitude[15]_i_1_n_0                             |                                               |                2 |             16 |         8.00 |
|  CLK_IBUF_BUFG  |                                                            |                                               |               15 |             18 |         1.20 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_time[20]_i_2_n_0                  | Generate_impulse/counter_time[20]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG  |                                                            | frequency_divider_SCLK/count[25]_i_1_n_0      |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG  | UART_load_data/amplitude_data                              |                                               |                8 |             28 |         3.50 |
|  CLK_IBUF_BUFG  | UART_load_data/num_data                                    |                                               |               11 |             48 |         4.36 |
|  CLK_IBUF_BUFG  |                                                            | UART_load_data/packets_download_flag_reg_0    |               15 |             60 |         4.00 |
|  CLK_IBUF_BUFG  | UART_load_data/time_data                                   |                                               |               18 |             64 |         3.56 |
|  CLK_IBUF_BUFG  | UART_load_data/connection_data[79]_i_2_n_0                 | UART_load_data/connection_data0               |               29 |             80 |         2.76 |
+-----------------+------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


