#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  6 20:31:40 2020
# Process ID: 2228
# Current directory: G:/SDUP_Zdalne/Huffman_Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4548 G:\SDUP_Zdalne\Huffman_Part2\Huffman_2.xpr
# Log file: G:/SDUP_Zdalne/Huffman_Part2/vivado.log
# Journal file: G:/SDUP_Zdalne/Huffman_Part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Gac/Projekty/Huffman_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinix/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 781.531 ; gain = 170.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: Broken pipe
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: Broken pipe
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/xsim.dir/SynthHuffman_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/xsim.dir/SynthHuffman_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep  6 20:34:18 2020. For additional details about this file, please refer to the WebTalk help file at G:/Xlinix/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  6 20:34:18 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 830.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 847.313 ; gain = 16.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 847.313 ; gain = 0.000
set_property file_type SystemVerilog [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 847.313 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Sun Sep  6 20:43:11 2020] Launched synth_1...
Run output will be captured here: G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.runs/synth_1

reset_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:01:38 . Memory (MB): peak = 896.711 ; gain = 0.000
INFO: [Common 17-344] 'reset_runs' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 896.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 896.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 921.801 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 921.801 ; gain = 25.090
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 921.801 ; gain = 25.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 921.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 925.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 928.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 973.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.438 ; gain = 0.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
ERROR: [VRFC 10-2989] 'symbolList' is not declared [G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v:133]
ERROR: [VRFC 10-2865] module 'SynthHuffman' ignored due to previous errors [G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.504 ; gain = 0.000
