{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 15:41:53 2014 " "Info: Processing started: Thu Jun 05 15:41:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led main.v(13) " "Info (10281): Verilog HDL Declaration information at main.v(13): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Clock main.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(57): created implicit net for \"Clock\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "DataIn main.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(57): created implicit net for \"DataIn\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "inter main.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"inter\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "S main.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"S\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrambler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Info: Found entity 1: scrambler" {  } { { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameDataCheck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrameDataCheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameDataCheck " "Info: Found entity 1: FrameDataCheck" {  } { { "FrameDataCheck.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameDataCheck.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameTrans.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrameTrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameTrans " "Info: Found entity 1: FrameTrans" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FramesyncFSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FramesyncFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FramesyncFSM " "Info: Found entity 1: FramesyncFSM" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Probe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Probe " "Info: Found entity 1: Probe" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count256 " "Info: Found entity 1: Count256" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(57) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(57): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(58) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(58): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(63) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(63): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FramesyncFSM " "Info: Elaborating entity \"FramesyncFSM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FramesyncFSM.v(25) " "Warning (10230): Verilog HDL assignment warning at FramesyncFSM.v(25): truncated value with size 32 to match size of target (8)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FramesyncFSM.v(46) " "Warning (10230): Verilog HDL assignment warning at FramesyncFSM.v(46): truncated value with size 32 to match size of target (2)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FramesyncFSM.v(67) " "Warning (10230): Verilog HDL assignment warning at FramesyncFSM.v(67): truncated value with size 32 to match size of target (2)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Probe Probe:u0 " "Info: Elaborating entity \"Probe\" for hierarchy \"Probe:u0\"" {  } { { "FramesyncFSM.v" "u0" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RecCount\[1\] data_in GND " "Warning (14130): Reduced register \"RecCount\[1\]\" with stuck data_in port to stuck value GND" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex9/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info: Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 15:41:55 2014 " "Info: Processing ended: Thu Jun 05 15:41:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
