============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/bin/td
   Built by =   omkar
   Built at =   2020, Mar 27
   Run by =     omkar
   Run Date =   Sun Jan  3 17:04:28 2021

   Run on =     omkar
============================================================
RUN-1002 : start command "open_project Seven_Segment.al"
HDL-1007 : analyze verilog file ../src/Seven_Segment.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Seven_Segment_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.18154.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file ../src/Seven_Segment.v
HDL-1007 : analyze verilog file ../src/Seven_Segment.v
RUN-1002 : start command "elaborate -top Seven_Segment"
HDL-1007 : elaborate module Seven_Segment in ../src/Seven_Segment.v(1)
HDL-1200 : Current top model is Seven_Segment
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  CLK_IN   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[1]   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[2]   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[3]   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[4]   LOCATION = T7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[5]   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  OUTPUT[6]   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  RST_N   LOCATION = K16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Seven_Segment"
SYN-1011 : Flatten model Seven_Segment
SYN-1014 : Optimize round 1
SYN-1032 : 125/0 useful/useless nets, 96/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 25 better
SYN-1014 : Optimize round 2
SYN-1032 : 100/25 useful/useless nets, 71/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Seven_Segment_rtl.area"
RUN-1001 : standard
***Report Model: Seven_Segment***

IO Statistics
#IO                     9
  #input                2
  #output               7
  #inout                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             29

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |Seven_Segment |0      |36     |4      |
+------------------------------------------------+

RUN-1002 : start command "export_db Seven_Segment_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Seven_Segment_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 109/0 useful/useless nets, 81/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 143/0 useful/useless nets, 115/0 useful/useless insts
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-1032 : 143/0 useful/useless nets, 115/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 174/0 useful/useless nets, 146/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 32 (3.12), #lev = 3 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 58 instances into 32 LUTs, name keeping = 53%.
SYN-1001 : Packing model "Seven_Segment" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 146/0 useful/useless nets, 118/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 39 LUT to BLE ...
SYN-4008 : Packed 39 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 8 SEQ (42 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "Seven_Segment" (AL_USER_NORMAL) with 56/78 primitive instances ...
RUN-1002 : start command "report_area -file Seven_Segment_gate.area"
RUN-1001 : standard
***Report Model: Seven_Segment***

IO Statistics
#IO                     9
  #input                2
  #output               7
  #inout                0

Utilization Statistics
#lut                   59   out of  19600    0.30%
#reg                   36   out of  19600    0.18%
#le                    76
  #lut only            40   out of     76   52.63%
  #reg only            17   out of     76   22.37%
  #lut&reg             19   out of     76   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |Seven_Segment |76    |59    |36    |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Seven_Segment_gate.area" in  1.235073s wall, 0.960000s user + 0.050000s system = 1.010000s CPU (81.8%)

RUN-1004 : used memory is 48 MB, reserved memory is 65 MB, peak memory is 65 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Seven_Segment
RUN-1002 : start command "export_db Seven_Segment_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 51 instances
RUN-1001 : 20 mslices, 19 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 114 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 49 instances, 39 slices, 2 macros(10 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Seven_Segment.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 357, tnet num: 112, tinst num: 49, tnode num: 432, tedge num: 590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 50 clock pins, and constraint 75 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024689s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (121.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 28917.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 20690.4, overlap = 0
PHY-3002 : Step(2): len = 16112.8, overlap = 0
PHY-3002 : Step(3): len = 14053.1, overlap = 0
PHY-3002 : Step(4): len = 12768.8, overlap = 0
PHY-3002 : Step(5): len = 11552.5, overlap = 0
PHY-3002 : Step(6): len = 10579.3, overlap = 0
PHY-3002 : Step(7): len = 9592.4, overlap = 0
PHY-3002 : Step(8): len = 8639.7, overlap = 0
PHY-3002 : Step(9): len = 7591.2, overlap = 0
PHY-3002 : Step(10): len = 6638.4, overlap = 0
PHY-3002 : Step(11): len = 5844.1, overlap = 0
PHY-3002 : Step(12): len = 5320.6, overlap = 0
PHY-3002 : Step(13): len = 4933.5, overlap = 0
PHY-3002 : Step(14): len = 4625.8, overlap = 0
PHY-3002 : Step(15): len = 4317.1, overlap = 0
PHY-3002 : Step(16): len = 3840.1, overlap = 0
PHY-3002 : Step(17): len = 3586.2, overlap = 0
PHY-3002 : Step(18): len = 3214, overlap = 0
PHY-3002 : Step(19): len = 3098.8, overlap = 0
PHY-3002 : Step(20): len = 2959.7, overlap = 0
PHY-3002 : Step(21): len = 2937.4, overlap = 0
PHY-3002 : Step(22): len = 2873.1, overlap = 0
PHY-3002 : Step(23): len = 2843, overlap = 0
PHY-3002 : Step(24): len = 2805, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010812s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (92.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 2790, overlap = 0
PHY-3002 : Step(26): len = 2789.7, overlap = 0
PHY-3002 : Step(27): len = 2778.3, overlap = 0
PHY-3002 : Step(28): len = 2780.4, overlap = 0
PHY-3002 : Step(29): len = 2800.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144385
PHY-3002 : Step(30): len = 2776.3, overlap = 2.5
PHY-3002 : Step(31): len = 2788.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00027069
PHY-3002 : Step(32): len = 2821, overlap = 2
PHY-3002 : Step(33): len = 2899.4, overlap = 0.5
PHY-3002 : Step(34): len = 2844.1, overlap = 1
PHY-3002 : Step(35): len = 2810.9, overlap = 1.75
PHY-3002 : Step(36): len = 2812.3, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000541381
PHY-3002 : Step(37): len = 2810.4, overlap = 2
PHY-3002 : Step(38): len = 2820.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016138s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (123.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 3445.2, overlap = 0
PHY-3002 : Step(40): len = 3192.8, overlap = 0.75
PHY-3002 : Step(41): len = 2992.2, overlap = 1.25
PHY-3002 : Step(42): len = 2874.2, overlap = 1.5
PHY-3002 : Step(43): len = 2848.1, overlap = 2
PHY-3002 : Step(44): len = 2829.6, overlap = 1.75
PHY-3002 : Step(45): len = 2770, overlap = 2
PHY-3002 : Step(46): len = 2760.3, overlap = 2
PHY-3002 : Step(47): len = 2760.3, overlap = 2
PHY-3002 : Step(48): len = 2745.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014401s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (138.9%)

PHY-3001 : Legalized: Len = 3361.4, Over = 0
PHY-3001 : Final: Len = 3361.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3720, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016006s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (187.4%)

RUN-1003 : finish command "place" in  1.080960s wall, 1.450000s user + 0.240000s system = 1.690000s CPU (156.3%)

RUN-1004 : used memory is 57 MB, reserved memory is 73 MB, peak memory is 73 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 40 to 31
PHY-1001 : Pin misalignment score is improved from 31 to 31
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 51 instances
RUN-1001 : 20 mslices, 19 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 114 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3720, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015935s wall, 0.000000s user + 0.020000s system = 0.020000s CPU (125.5%)

PHY-1001 : End global routing;  0.183717s wall, 0.180000s user + 0.020000s system = 0.200000s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007322s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (136.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 1528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 8344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.424646s wall, 0.440000s user + 0.010000s system = 0.450000s CPU (106.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 8344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010188s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (98.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 8312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 8312
PHY-1001 : End DR Iter 2; 0.009751s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (102.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.539727s wall, 12.530000s user + 0.220000s system = 12.750000s CPU (101.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.900798s wall, 12.910000s user + 0.240000s system = 13.150000s CPU (101.9%)

RUN-1004 : used memory is 137 MB, reserved memory is 431 MB, peak memory is 431 MB
RUN-1002 : start command "report_area -io_info -file Seven_Segment_phy.area"
RUN-1001 : standard
***Report Model: Seven_Segment***

IO Statistics
#IO                     9
  #input                2
  #output               7
  #inout                0

Utilization Statistics
#lut                   59   out of  19600    0.30%
#reg                   36   out of  19600    0.18%
#le                    76
  #lut only            40   out of     76   52.63%
  #reg only            17   out of     76   22.37%
  #lut&reg             19   out of     76   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db Seven_Segment_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Seven_Segment.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 51
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 114, pip num: 696
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 2212 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Seven_Segment.bit.
RUN-1003 : finish command "bitgen -bit Seven_Segment.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.242231s wall, 2.380000s user + 0.000000s system = 2.380000s CPU (191.6%)

RUN-1004 : used memory is 137 MB, reserved memory is 431 MB, peak memory is 431 MB
