$date
	Sun Oct 23 08:27:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#363770
b10100 &
b10100 %
1$
b10100 !
1"
#363771
0"
#363774
b1010 &
b1010 %
#363778
b101 &
b101 %
#363782
b10000 &
b10000 %
#363786
b1000 &
b1000 %
#363790
b100 &
b100 %
#363794
b10 &
b10 %
#363798
b1 &
1#
b1 %
#363802
b0 &
b0 %
0#
0$
#1379281
b1000 !
1"
#1379282
b1000 &
b1000 %
1$
#1379283
0"
#1379286
b100 &
b100 %
#1379290
b10 &
b10 %
#1379294
b1 &
1#
b1 %
#1379298
b0 &
b0 %
0#
0$
#2422533
b1101 !
1"
#2422534
b1101 &
b1101 %
1$
#2422535
0"
#2422538
b101000 &
b101000 %
#2422542
b10100 &
b10100 %
#2422546
b1010 &
b1010 %
#2422550
b101 &
b101 %
#2422554
b10000 &
b10000 %
#2422558
b1000 &
b1000 %
#2422562
b100 &
b100 %
#2422566
b10 &
b10 %
#2422570
b1 &
b1 %
1#
#2422574
b0 &
0#
b0 %
0$
#4500012
