from synthesis and implementation

Created: 2024-08-29 01:56:22

----SYNTHESIS----
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 181, Available = 90. Use report_utilization command for details.

----IMPLEMENTATION----
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA4 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA4 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[0] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[11] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[11]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[12] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[12]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[13] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[13]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[15] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[15]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[16] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[16]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[18] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[18]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[1] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[20] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[20]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[21] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[21]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[22] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[22]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[23] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[23]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[24] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[24]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[25] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[25]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[26] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[26]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[27] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[27]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[28] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[28]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[29] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[29]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[32] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[32]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[33] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[33]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[38] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[38]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[39] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[39]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[3] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[3]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[40] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[40]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[41] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[41]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[43] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[43]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[44] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[44]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[45] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[45]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[46] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[46]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[47] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[47]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[48] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[48]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[49] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[49]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[50] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[50]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[51] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[51]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[52] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[52]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[53] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[53]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[56] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[56]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[57] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[57]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[58] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[58]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[59] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[59]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[5] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[5]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[60] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[60]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[61] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[61]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[62] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[62]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[63] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[63]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[6] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[6]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[8] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[8]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[9] input u_top_ssr/u_top_nn/u_dense_layer_1/output_vector_reg[9]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[0] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[10] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[10]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[11] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[11]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[12] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[12]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[13] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[13]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[14] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[14]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[15] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[15]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[17] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[17]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[18] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[18]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[19] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[19]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[1] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[20] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[20]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[22] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[22]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[23] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[23]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[24] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[24]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[25] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[25]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[26] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[26]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[27] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[27]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[28] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[28]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[29] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[29]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[3] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[3]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[4] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[4]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[5] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[5]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[6] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[6]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[7] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[7]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[9] input u_top_ssr/u_top_nn/u_dense_layer_2/output_vector_reg[9]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__0 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__0 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__1 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__1 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__2 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__2 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__3 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__3 input u_top_ssr/u_top_nn/u_dense_layer_2/p_1_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4 input u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0 output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1 output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2 output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3 output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4 output u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0 multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1 multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2 multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3 multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4 multiplier stage u_top_ssr/u_top_nn/u_dense_layer_3/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
