0.7
2020.1
May 27 2020
20:09:33
D:/PracticeProject/CDD_VerilogProject/Lab1/lab_1.srcs/sim_1/new/full_adder_TB.v,1739724706,verilog,,,,full_adder_tb,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab1/lab_1.srcs/sim_1/new/ripple_carry_adder_Nb_TB.v,1739783663,verilog,,,,ripple_carry_adder_Nb_tb,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/mp_adder_TB.v,1742494312,verilog,,,,mp_adder_TB,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v,1742491470,verilog,,,,tb_uart_top,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v,1739725061,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v,,full_adder,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,1742207412,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/mp_adder_TB.v,,ripple_carry_adder_Nb,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v,1742489350,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v,,uart_top,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v,1742203247,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,,mp_adder,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v,1742139524,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v,,uart_rx,,,,,,,,
D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v,1740930163,verilog,,D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v,,uart_tx,,,,,,,,
