/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h,v 1.1 2011/04/18 17:10:57 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm56634_a0
 *		bcm56524_a0
 *		bcm56685_a0
 *		bcm56334_a0
 *		bcm88230_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5690_A0)
#  define BCM_5690_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5670_A0)
#  define BCM_5670_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5673_A0)
#  define BCM_5673_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5674_A0)
#  define BCM_5674_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_A0)
#  define BCM_5665_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_B0)
#  define BCM_5665_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5650_C0)
#  define BCM_5650_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5695_A0)
#  define BCM_5695_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5675_A0)
#  define BCM_5675_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_A0)
#  define BCM_56601_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_B0)
#  define BCM_56601_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_C0)
#  define BCM_56601_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_A0)
#  define BCM_56602_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_B0)
#  define BCM_56602_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_C0)
#  define BCM_56602_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_A0)
#  define BCM_56504_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_B0)
#  define BCM_56504_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56304_B0)
#  define BCM_56304_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56314_A0)
#  define BCM_56314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56102_A0)
#  define BCM_56102_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56112_A0)
#  define BCM_56112_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56800_A0)
#  define BCM_56800_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56580_A0)
#  define BCM_56800_A0
#  define BCM_56580_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56700_A0)
#  define BCM_56800_A0
#  define BCM_56700_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56218_A0)
#  define BCM_56218_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56514_A0)
#  define BCM_56514_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_A0)
#  define BCM_56624_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_B0)
#  define BCM_56624_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_A0)
#  define BCM_56680_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_B0)
#  define BCM_56680_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_A0)
#  define BCM_56224_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_B0)
#  define BCM_56224_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56820_A0)
#  define BCM_56820_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56725_A0)
#  define BCM_56725_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53314_A0)
#  define BCM_53314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_A0)
#  define BCM_56634_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_A0)
#  define BCM_56524_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_A0)
#  define BCM_56685_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_A0)
#  define BCM_56334_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_A0)
#  define BCM_88230_A0
# endif
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define ACL_END_OVRDr 0
#define ACL_START_OVRDr 1
#define AGER_CONFIG0r 2
#define AGER_CONFIG1r 3
#define AGER_EVENT_STATUSr 4
#define AGER_EVENT_THRESHr 5
#define AGER_STATUSr 6
#define AGER_THRESH_0r 7
#define AGER_THRESH_1r 8
#define AGER_THRESH_2r 9
#define AGER_THRESH_3r 10
#define AGER_THRESH_4r 11
#define AGER_THRESH_5r 12
#define AGER_THRESH_6r 13
#define AGER_THRESH_7r 14
#define AGER_THRESH_8r 15
#define AGER_THRESH_9r 16
#define AGER_THRESH_10r 17
#define AGER_THRESH_11r 18
#define AGER_THRESH_12r 19
#define AGER_THRESH_13r 20
#define AGER_THRESH_14r 21
#define AGER_THRESH_15r 22
#define AGINGCTRMEMDEBUGr 23
#define AGINGEXPMEMDEBUGr 24
#define AGING_CTR_MEM_DEBUGr 25
#define AGING_EXP_MEM_DEBUGr 26
#define AGING_THRESHOLDr 27
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr 28
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr 29
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr 30
#define ANCTLr 31
#define ANLPAr 32
#define ANNPGr 33
#define ANSTTr 34
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr 35
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr 36
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr 37
#define ANY_RMEP_TLV_PORT_UP_STATUSr 38
#define ARB_EOP_DEBUGr 39
#define ARB_RAM_DBGCTRLr 40
#define ARL_AGE_TIMERr 41
#define ARL_CAM_BIST_CTRLr 42
#define ARL_CAM_BIST_STATUS_S2r 43
#define ARL_CAM_BIST_STATUS_S3r 44
#define ARL_CAM_BIST_STATUS_S5r 45
#define ARL_CAM_BIST_STATUS_S6r 46
#define ARL_CAM_BIST_STATUS_S8r 47
#define ARL_CAM_DEBUGr 48
#define ARL_CONTROLr 49
#define ARL_DEFAULT_DEFAULT_ROUTER_IPr 50
#define ARL_DEFIP_HI_PARITY_STATUSr 51
#define ARL_DEFIP_LO_PARITY_STATUSr 52
#define ARL_IPIC_CONFIG_DEBUGr 53
#define ARL_L2_PARITY_STATUSr 54
#define ARL_L3_PARITY_STATUSr 55
#define ARL_MEMBIST_STATUSr 56
#define ARL_PARADDR_DEFIPr 57
#define ARL_PARADDR_IPMCr 58
#define ARL_PARADDR_L2r 59
#define ARL_PARADDR_L3r 60
#define ARL_PARADDR_L2MCr 61
#define ARL_PARADDR_L2_STATICr 62
#define ARL_PARADDR_L2_VALIDr 63
#define ARL_PARADDR_L3IFr 64
#define ARL_PARADDR_L3_VALIDr 65
#define ARL_PARADDR_QVLANr 66
#define ARL_PARADDR_SPFr 67
#define ARL_PARADDR_STGr 68
#define ARL_PARERRr 69
#define ARL_QVLAN_PARITY_STATUSr 70
#define ARL_SPARE_REG0r 71
#define ARL_SPARE_REG1r 72
#define ARL_SPARE_REG2r 73
#define ARL_XPIC_CONFIG_DEBUGr 74
#define ASFCONFIGr 75
#define ASFPORTSPEEDr 76
#define ASF_PORT_SPEEDr 77
#define AUTOVOIP_OUI_1r 78
#define AUTOVOIP_OUI_2r 79
#define AUTOVOIP_OUI_3r 80
#define AUTOVOIP_OUI_4r 81
#define AUTOVOIP_OUI_5r 82
#define AUTOVOIP_OUI_6r 83
#define AUX_ARB_CONTROLr 84
#define AUX_ARB_CONTROL_2r 85
#define BAA_CREDIT_THRESHr 86
#define BAA_EVENT_BLOCKr 87
#define BAA_LOOP_SIZEr 88
#define BAA_QUEUE_RANGEr 89
#define BACKPRESSUREDISCARDr 90
#define BACKPRESSUREWARNr 91
#define BCAST_BLOCK_MASKr 92
#define BCAST_BLOCK_MASK_64r 93
#define BCAST_BLOCK_MASK_HIr 94
#define BCAST_BLOCK_MASK_PARITY_CONTROLr 95
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr 96
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr 97
#define BCAST_RATE_CONTROLr 98
#define BCAST_RATE_CONTROL_M0r 99
#define BCAST_RATE_CONTROL_M1r 100
#define BCAST_STORM_CONTROLr 101
#define BIGINGBUFFERTHRESr 102
#define BISR_DEBUG_DATAr 103
#define BISR_LOAD_DONE_STATUSr 104
#define BISR_LOAD_STATUSr 105
#define BKPMETERINGBUCKETr 106
#define BKPMETERINGCONFIGr 107
#define BKPMETERINGCONFIG1r 108
#define BKPMETERINGCONFIG_64r 109
#define BKPMETERINGCONFIG_EXTr 110
#define BKPMETERINGDISCSTATUSr 111
#define BKPMETERINGDISCSTATUS_64r 112
#define BKPMETERINGDISCSTATUS_HIr 113
#define BKPMETERINGSTATUSr 114
#define BKPMETERINGSTATUS_HIr 115
#define BKPMETERINGWARNSTATUSr 116
#define BKPMETERINGWARNSTATUS_64r 117
#define BKP_DISCr 118
#define BKP_DISC_BMAPr 119
#define BKP_DISC_BMAP_HIr 120
#define BKP_DISC_PRIORITYr 121
#define BMAC_PFC_COS0_XOFF_CNTr 122
#define BMAC_PFC_COS10_XOFF_CNTr 123
#define BMAC_PFC_COS11_XOFF_CNTr 124
#define BMAC_PFC_COS12_XOFF_CNTr 125
#define BMAC_PFC_COS13_XOFF_CNTr 126
#define BMAC_PFC_COS14_XOFF_CNTr 127
#define BMAC_PFC_COS15_XOFF_CNTr 128
#define BMAC_PFC_COS1_XOFF_CNTr 129
#define BMAC_PFC_COS2_XOFF_CNTr 130
#define BMAC_PFC_COS3_XOFF_CNTr 131
#define BMAC_PFC_COS4_XOFF_CNTr 132
#define BMAC_PFC_COS5_XOFF_CNTr 133
#define BMAC_PFC_COS6_XOFF_CNTr 134
#define BMAC_PFC_COS7_XOFF_CNTr 135
#define BMAC_PFC_COS8_XOFF_CNTr 136
#define BMAC_PFC_COS9_XOFF_CNTr 137
#define BMAC_PFC_CTRLr 138
#define BMAC_PFC_DA_HIr 139
#define BMAC_PFC_DA_LOr 140
#define BMAC_PFC_OPCODEr 141
#define BMAC_PFC_TYPEr 142
#define BOUNDARY_MPLSr 143
#define BOUNDARY_V4_PREFIXr 144
#define BOUNDARY_V6_PREFIXr 145
#define BPDU0r 146
#define BPDU1r 147
#define BPDU2r 148
#define BPDU3r 149
#define BPDU4r 150
#define BPDU5r 151
#define BP_CONFIG0r 152
#define BP_DEBUGr 153
#define BP_DP_XP4_TMr 154
#define BP_DP_XP5_TMr 155
#define BP_DP_XP6_TMr 156
#define BP_DP_XP7_TMr 157
#define BP_ECC_DEBUGr 158
#define BP_ECC_ERRORr 159
#define BP_ECC_ERROR_MASKr 160
#define BP_ECC_STATUS0r 161
#define BP_ECC_STATUS1r 162
#define BP_ERRORr 163
#define BP_ERROR_MASKr 164
#define BP_XP4_DP_CONFIGr 165
#define BP_XP4_FC_CONFIGr 166
#define BP_XP4_RECEIVE_FC_MSGSr 167
#define BP_XP5_DP_CONFIGr 168
#define BP_XP5_FC_CONFIGr 169
#define BP_XP5_RECEIVE_FC_MSGSr 170
#define BP_XP6_DP_CONFIGr 171
#define BP_XP6_FC_CONFIGr 172
#define BP_XP6_RECEIVE_FC_MSGSr 173
#define BP_XP7_DP_CONFIGr 174
#define BP_XP7_FC_CONFIGr 175
#define BP_XP7_RECEIVE_FC_MSGSr 176
#define BSAFE_GLB_CMD_CTRLr 177
#define BSAFE_GLB_CMD_DATA_INr 178
#define BSAFE_GLB_CMD_DATA_OUTr 179
#define BSAFE_GLB_DEV_STATUSr 180
#define BSAFE_GLB_INT_CTRLr 181
#define BSAFE_GLB_MEM_PARAMr 182
#define BSAFE_GLB_MEM_TST_CTLr 183
#define BSAFE_GLB_PRESCALEr 184
#define BSAFE_GLB_PROD_CFGr 185
#define BSAFE_GLB_TIMERr 186
#define BSAFE_GLB_UHSM_CFGr 187
#define BUFFER_CELL_LIMIT_SPr 188
#define BUFFER_CELL_LIMIT_SP_SHAREDr 189
#define BUFFER_PACKET_LIMIT_SPr 190
#define BUFFER_PACKET_LIMIT_SP_SHAREDr 191
#define CALENDAR_CONFIGr 192
#define CAM_BIST_STATUS_S2r 193
#define CAM_BIST_STATUS_S3r 194
#define CAM_BIST_STATUS_S5r 195
#define CAM_BIST_STATUS_S6r 196
#define CAM_BIST_STATUS_S8r 197
#define CBL_ATTRIBUTEr 198
#define CBPCELLCRCERRPTRr 199
#define CBPCELLHDRMEMDEBUGr 200
#define CBPCELLHDRPARITYERRPTRr 201
#define CBPDATAMEM0DEBUGr 202
#define CBPDATAMEM10DEBUGr 203
#define CBPDATAMEM11DEBUGr 204
#define CBPDATAMEM12DEBUGr 205
#define CBPDATAMEM13DEBUGr 206
#define CBPDATAMEM14DEBUGr 207
#define CBPDATAMEM15DEBUGr 208
#define CBPDATAMEM1DEBUGr 209
#define CBPDATAMEM2DEBUGr 210
#define CBPDATAMEM3DEBUGr 211
#define CBPDATAMEM4DEBUGr 212
#define CBPDATAMEM5DEBUGr 213
#define CBPDATAMEM6DEBUGr 214
#define CBPDATAMEM7DEBUGr 215
#define CBPDATAMEM8DEBUGr 216
#define CBPDATAMEM9DEBUGr 217
#define CBPDATAMEMDEBUGr 218
#define CBPPKTHDR0MEMDEBUGr 219
#define CBPPKTHDR1MEMDEBUGr 220
#define CBPPKTHDR2MEMDEBUGr 221
#define CBPPKTHDRCPUMEMDEBUGr 222
#define CBPPKTHDRMEM0DEBUGr 223
#define CBPPKTHDRMEM1DEBUGr 224
#define CBPPKTHDRPARITYERRPTRr 225
#define CBP_FULLr 226
#define CCM_INTERRUPT_CONTROLr 227
#define CCM_READ_CONTROLr 228
#define CCPFIFO_STSr 229
#define CCPMEMDEBUGr 230
#define CCPPARITYERRORPTRr 231
#define CCP_MEM_DEBUGr 232
#define CELLASSEMBLY_PARITY_ERRORSr 233
#define CELLCHKMEMDEBUGr 234
#define CELLCRCERRCOUNTr 235
#define CELLCRCERRPOINTERr 236
#define CELLLINKMEMDEBUGr 237
#define CELLPTR_RELEASE_MGR_PARITYERRORSr 238
#define CELL_CHK_MEM_DEBUGr 239
#define CELL_DATA_MEM_DEBUGr 240
#define CELL_HDR_MEM_DEBUGr 241
#define CELL_OVERLAPSr 242
#define CELL_RESET_LIMIT_OFFSET_SPr 243
#define CELL_SPAP_RED_OFFSET_SPr 244
#define CELL_SPAP_YELLOW_OFFSET_SPr 245
#define CFAPCONFIGr 246
#define CFAPDEBUGSCR0r 247
#define CFAPDEBUGSCR1r 248
#define CFAPDEBUGSCR2r 249
#define CFAPFULLCLEARPOINTr 250
#define CFAPFULLSETPOINTr 251
#define CFAPFULLTHRESHOLDr 252
#define CFAPMEMDEBUGr 253
#define CFAPOTPCONFIGr 254
#define CFAPPARITYERRORPTRr 255
#define CFAPPOOLSIZEr 256
#define CFAPREADPOINTERr 257
#define CFAP_DEBUG_SCR0r 258
#define CFAP_DEBUG_SCR1r 259
#define CFAP_DEBUG_SCR2r 260
#define CFAP_DROP_PKT_CNTr 261
#define CFAP_MEM_DEBUGr 262
#define CFG_RAM_DBGCTRLr 263
#define CHANNEL_MASK_A_HIr 264
#define CHANNEL_MASK_A_LOr 265
#define CHANNEL_MASK_B_HIr 266
#define CHANNEL_MASK_B_LOr 267
#define CHGROUPSELECTIONr 268
#define CHIP_CONFIGr 269
#define CHIP_CONFIG_ECC_STATUSr 270
#define CI0_TX_SB_DEBUGr 271
#define CI1_TX_SB_DEBUGr 272
#define CI2_TX_SB_DEBUGr 273
#define CI3_TX_SB_DEBUGr 274
#define CI4_TX_SB_DEBUGr 275
#define CI5_TX_SB_DEBUGr 276
#define CI6_TX_SB_DEBUGr 277
#define CI7_TX_SB_DEBUGr 278
#define CI8_TX_SB_DEBUGr 279
#define CI9_TX_SB_DEBUGr 280
#define CI_CONFIG0r 281
#define CI_CONFIG1r 282
#define CI_CONFIG2r 283
#define CI_CONFIG3r 284
#define CI_CONFIG4r 285
#define CI_CONFIG6r 286
#define CI_CONFIG7r 287
#define CI_DDR_AUTOINITr 288
#define CI_DDR_BURSTr 289
#define CI_DDR_CALIBRATIONr 290
#define CI_DDR_ITERr 291
#define CI_DDR_MR0r 292
#define CI_DDR_MR1r 293
#define CI_DDR_MR2r 294
#define CI_DDR_MR3r 295
#define CI_DDR_PHY_BISTr 296
#define CI_DDR_PHY_BIST_SEEDr 297
#define CI_DDR_PHY_REG_CTRLr 298
#define CI_DDR_PHY_REG_DATAr 299
#define CI_DDR_STARTr 300
#define CI_DDR_STEPr 301
#define CI_DDR_TESTr 302
#define CI_DEBUGr 303
#define CI_DEBUG_RD_LINESr 304
#define CI_DEBUG_SKID_BUFr 305
#define CI_DEBUG_TRACE_RB_CONTROLr 306
#define CI_DEBUG_TRACE_RB_COUNTERr 307
#define CI_DEBUG_TRACE_RB_FIELD_CAPT0r 308
#define CI_DEBUG_TRACE_RB_FIELD_CAPT1r 309
#define CI_DEBUG_TRACE_RB_FIELD_MASK0r 310
#define CI_DEBUG_TRACE_RB_FIELD_MASK1r 311
#define CI_DEBUG_TRACE_RB_FIELD_VALUE0r 312
#define CI_DEBUG_TRACE_RB_FIELD_VALUE1r 313
#define CI_DEBUG_TRACE_STATUSr 314
#define CI_DEBUG_TRACE_STATUS_MASKr 315
#define CI_DEBUG_TRACE_TX_CONTROLr 316
#define CI_DEBUG_TRACE_TX_COUNTERr 317
#define CI_DEBUG_TRACE_TX_FIELD_CAPT0r 318
#define CI_DEBUG_TRACE_TX_FIELD_CAPT1r 319
#define CI_DEBUG_TRACE_TX_FIELD_MASK0r 320
#define CI_DEBUG_TRACE_TX_FIELD_MASK1r 321
#define CI_DEBUG_TRACE_TX_FIELD_VALUE0r 322
#define CI_DEBUG_TRACE_TX_FIELD_VALUE1r 323
#define CI_DEBUG_WR_LINESr 324
#define CI_ECC_DEBUGr 325
#define CI_ECC_STATUSr 326
#define CI_ERRORr 327
#define CI_ERROR_MASKr 328
#define CI_FAILED_ADDRr 329
#define CI_FAILED_DATA0r 330
#define CI_FAILED_DATA1r 331
#define CI_FAILED_DATA2r 332
#define CI_FAILED_DATA3r 333
#define CI_FAILED_DATA4r 334
#define CI_FAILED_DATA5r 335
#define CI_FAILED_DATA6r 336
#define CI_FAILED_DATA7r 337
#define CI_MEM_ACC_CTRLr 338
#define CI_MEM_ACC_DATA0r 339
#define CI_MEM_ACC_DATA1r 340
#define CI_MEM_ACC_DATA2r 341
#define CI_MEM_ACC_DATA3r 342
#define CI_MEM_ACC_DATA4r 343
#define CI_MEM_ACC_DATA5r 344
#define CI_MEM_ACC_DATA6r 345
#define CI_MEM_ACC_DATA7r 346
#define CI_MEM_DEBUGr 347
#define CI_MRS_CMDr 348
#define CI_RB_RBTAG_SB_DEBUGr 349
#define CI_RESETr 350
#define CI_TEST_ALT_DATA0r 351
#define CI_TEST_ALT_DATA1r 352
#define CI_TEST_ALT_DATA2r 353
#define CI_TEST_ALT_DATA3r 354
#define CI_TEST_ALT_DATA4r 355
#define CI_TEST_ALT_DATA5r 356
#define CI_TEST_ALT_DATA6r 357
#define CI_TEST_ALT_DATA7r 358
#define CI_TEST_DATA0r 359
#define CI_TEST_DATA1r 360
#define CI_TEST_DATA2r 361
#define CI_TEST_DATA3r 362
#define CI_TEST_DATA4r 363
#define CI_TEST_DATA5r 364
#define CI_TEST_DATA6r 365
#define CI_TEST_DATA7r 366
#define CMDWORD_SHADOW_BSEr 367
#define CMDWORD_SHADOW_CSEr 368
#define CMDWORD_SHADOW_HSEr 369
#define CMICMINTIMERr 370
#define CMICTXCOSMASKr 371
#define CMIC_1000_BASE_X_MODEr 372
#define CMIC_64BIT_STATS_CFGr 373
#define CMIC_ARL_DMA_ADDRr 374
#define CMIC_ARL_DMA_CNTr 375
#define CMIC_ARL_MBUF0r 376
#define CMIC_ARL_MBUF1r 377
#define CMIC_ARL_MBUF2r 378
#define CMIC_ARL_MBUF3r 379
#define CMIC_BS_CAPTURE_CTRLr 380
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_0r 381
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_1r 382
#define CMIC_BS_CAPTURE_STATUSr 383
#define CMIC_BS_CAPTURE_SYNC_TIME_0r 384
#define CMIC_BS_CAPTURE_SYNC_TIME_1r 385
#define CMIC_BS_CAPTURE_SYNT_TIME_0r 386
#define CMIC_BS_CAPTURE_SYNT_TIME_1r 387
#define CMIC_BS_CLK_CTRL_0r 388
#define CMIC_BS_CLK_CTRL_1r 389
#define CMIC_BS_CLK_TOGGLE_TIME_0r 390
#define CMIC_BS_CLK_TOGGLE_TIME_1r 391
#define CMIC_BS_CLK_TOGGLE_TIME_2r 392
#define CMIC_BS_CONFIGr 393
#define CMIC_BS_DRIFT_RATEr 394
#define CMIC_BS_HEARTBEAT_CTRLr 395
#define CMIC_BS_INITIAL_CRCr 396
#define CMIC_BS_INPUT_TIME_0r 397
#define CMIC_BS_INPUT_TIME_1r 398
#define CMIC_BS_INPUT_TIME_2r 399
#define CMIC_BS_OFFSET_ADJUST_0r 400
#define CMIC_BS_OFFSET_ADJUST_1r 401
#define CMIC_CHIP_MODE_CONTROLr 402
#define CMIC_CHIP_PARITY_INTR_ENABLEr 403
#define CMIC_CHIP_PARITY_INTR_STATUSr 404
#define CMIC_CLK_ENABLEr 405
#define CMIC_CLK_GATE_RESET_CONTROLr 406
#define CMIC_CMICE_BISR_REG_RD_DATAr 407
#define CMIC_CONFIGr 408
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 409
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 410
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 411
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 412
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 413
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 414
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 415
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 416
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 417
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 418
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 419
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 420
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 421
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 422
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 423
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 424
#define CMIC_COS_AVAILABLEr 425
#define CMIC_COS_AVAILABLE0r 426
#define CMIC_COS_AVAILABLE1r 427
#define CMIC_COS_AVAILABLE2r 428
#define CMIC_COS_AVAILABLE3r 429
#define CMIC_COS_AVAILABLE4r 430
#define CMIC_COS_AVAILABLE5r 431
#define CMIC_COS_AVAILABLE6r 432
#define CMIC_COS_AVAILABLE7r 433
#define CMIC_COS_CTRL_RXr 434
#define CMIC_COS_CTRL_RX_0r 435
#define CMIC_COS_CTRL_RX_1r 436
#define CMIC_COS_CTRL_RX_2r 437
#define CMIC_COS_CTRL_RX_3r 438
#define CMIC_COS_CTRL_RX_4r 439
#define CMIC_COS_CTRL_RX_5r 440
#define CMIC_COS_CTRL_RX_6r 441
#define CMIC_COS_CTRL_RX_7r 442
#define CMIC_COS_CTRL_RX_HIr 443
#define CMIC_DEVICE_IDr 444
#define CMIC_DEV_REV_IDr 445
#define CMIC_DMA_CTRLr 446
#define CMIC_DMA_DESC0r 447
#define CMIC_DMA_DESC1r 448
#define CMIC_DMA_DESC2r 449
#define CMIC_DMA_DESC3r 450
#define CMIC_DMA_STATr 451
#define CMIC_ENDIANESS_SELr 452
#define CMIC_FIFO_CH0_RD_DMA_CFGr 453
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 454
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 455
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 456
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 457
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 458
#define CMIC_FIFO_CH1_RD_DMA_CFGr 459
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 460
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 461
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 462
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 463
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 464
#define CMIC_FIFO_CH2_RD_DMA_CFGr 465
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 466
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 467
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 468
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 469
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 470
#define CMIC_FIFO_CH3_RD_DMA_CFGr 471
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 472
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 473
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 474
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 475
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 476
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 477
#define CMIC_FIFO_RD_DMA_DEBUGr 478
#define CMIC_GFPORT_CLOCK_CONFIGr 479
#define CMIC_HGTX_CTRLr 480
#define CMIC_HGTX_CTRL1r 481
#define CMIC_HGTX_CTRL2r 482
#define CMIC_HOL0_AVAILABLE_MOD0r 483
#define CMIC_HOL0_AVAILABLE_MOD1r 484
#define CMIC_HOL1_AVAILABLE_MOD0r 485
#define CMIC_HOL1_AVAILABLE_MOD1r 486
#define CMIC_HOL2_AVAILABLE_MOD0r 487
#define CMIC_HOL2_AVAILABLE_MOD1r 488
#define CMIC_HOL3_AVAILABLE_MOD0r 489
#define CMIC_HOL3_AVAILABLE_MOD1r 490
#define CMIC_HOL4_AVAILABLE_MOD0r 491
#define CMIC_HOL4_AVAILABLE_MOD1r 492
#define CMIC_HOL5_AVAILABLE_MOD0r 493
#define CMIC_HOL5_AVAILABLE_MOD1r 494
#define CMIC_HOL6_AVAILABLE_MOD0r 495
#define CMIC_HOL6_AVAILABLE_MOD1r 496
#define CMIC_HOL7_AVAILABLE_MOD0r 497
#define CMIC_HOL7_AVAILABLE_MOD1r 498
#define CMIC_HOL_STATr 499
#define CMIC_I2C_CTRLr 500
#define CMIC_I2C_DATAr 501
#define CMIC_I2C_RESETr 502
#define CMIC_I2C_SLAVE_ADDRr 503
#define CMIC_I2C_SLAVE_XADDRr 504
#define CMIC_I2C_STATr 505
#define CMIC_IGBP_DISCARDr 506
#define CMIC_IGBP_DISCARD_MOD0r 507
#define CMIC_IGBP_DISCARD_MOD1r 508
#define CMIC_IGBP_WARNr 509
#define CMIC_IGBP_WARN_MOD0r 510
#define CMIC_IGBP_WARN_MOD1r 511
#define CMIC_INTR_WAIT_CYCLESr 512
#define CMIC_INT_PHY_SCANr 513
#define CMIC_IPIC_STATS_CFGr 514
#define CMIC_IRQ_MASKr 515
#define CMIC_IRQ_MASK_1r 516
#define CMIC_IRQ_MASK_2r 517
#define CMIC_IRQ_STATr 518
#define CMIC_IRQ_STAT_1r 519
#define CMIC_IRQ_STAT_2r 520
#define CMIC_JTAGr 521
#define CMIC_LEDCLK_PARAMSr 522
#define CMIC_LEDUP_CTRLr 523
#define CMIC_LEDUP_DATA_RAMr 524
#define CMIC_LEDUP_PROGRAM_RAMr 525
#define CMIC_LEDUP_STATUSr 526
#define CMIC_LED_CONTROLr 527
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 528
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 529
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 530
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 531
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 532
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 533
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 534
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 535
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 536
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 537
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 538
#define CMIC_LED_STATUSr 539
#define CMIC_LINK_STATr 540
#define CMIC_LINK_STATUS_CHANGE_STICKYr 541
#define CMIC_LINK_STAT_HIr 542
#define CMIC_LINK_STAT_MOD0r 543
#define CMIC_LINK_STAT_MOD1r 544
#define CMIC_MEM_FAILr 545
#define CMIC_MIIM_ADDRESSr 546
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 547
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 548
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 549
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 550
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 551
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 552
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 553
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 554
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 555
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 556
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 557
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 558
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 559
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 560
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 561
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 562
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 563
#define CMIC_MIIM_INT_SEL_MAPr 564
#define CMIC_MIIM_INT_SEL_MAP_HIr 565
#define CMIC_MIIM_PARAMr 566
#define CMIC_MIIM_PORT_TYPE_MAPr 567
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 568
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 569
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 570
#define CMIC_MIIM_PROTOCOL_MAPr 571
#define CMIC_MIIM_PROTOCOL_MAP_HIr 572
#define CMIC_MIIM_READ_DATAr 573
#define CMIC_MIRRORED_PORTS_TXr 574
#define CMIC_MIRRORED_PORTS_TX_MOD0r 575
#define CMIC_MIRRORED_PORTS_TX_MOD1r 576
#define CMIC_MIRROR_TO_PORTSr 577
#define CMIC_MIRROR_TO_PORTS_MOD0r 578
#define CMIC_MIRROR_TO_PORTS_MOD1r 579
#define CMIC_MISC_CONTROLr 580
#define CMIC_MISC_STATUSr 581
#define CMIC_MMUIRQ_MASKr 582
#define CMIC_MMUIRQ_STATr 583
#define CMIC_MMU_COSLC_COUNT_ADDRr 584
#define CMIC_MMU_COSLC_COUNT_DATAr 585
#define CMIC_PAUSE_MIIM_ADDRESSr 586
#define CMIC_PAUSE_SCAN_PORTSr 587
#define CMIC_PCIE_ERROR_STATUSr 588
#define CMIC_PCIE_MISCELr 589
#define CMIC_PEAK_THERMAL_MON_RESULTr 590
#define CMIC_PIO_WAIT_CYCLESr 591
#define CMIC_PKT_COSr 592
#define CMIC_PKT_COS_HIr 593
#define CMIC_PKT_COUNT_FROMCPUr 594
#define CMIC_PKT_COUNT_FROMCPU_MHr 595
#define CMIC_PKT_COUNT_SCHANr 596
#define CMIC_PKT_COUNT_SCHAN_REPr 597
#define CMIC_PKT_COUNT_TOCPUDr 598
#define CMIC_PKT_COUNT_TOCPUDMr 599
#define CMIC_PKT_COUNT_TOCPUEr 600
#define CMIC_PKT_COUNT_TOCPUEMr 601
#define CMIC_PKT_COUNT_TOCPUNr 602
#define CMIC_PKT_CTRLr 603
#define CMIC_PKT_ETHER_SIGr 604
#define CMIC_PKT_HEADERr 605
#define CMIC_PKT_LMAC0_HIr 606
#define CMIC_PKT_LMAC0_LOr 607
#define CMIC_PKT_LMAC1_HIr 608
#define CMIC_PKT_LMAC1_LOr 609
#define CMIC_PKT_PORTSr 610
#define CMIC_PKT_PORTS_HIr 611
#define CMIC_PKT_PRI_MAP_TABLEr 612
#define CMIC_PKT_REASONr 613
#define CMIC_PKT_REASON_DIRECTr 614
#define CMIC_PKT_REASON_DIRECT_HIr 615
#define CMIC_PKT_REASON_HIr 616
#define CMIC_PKT_REASON_MINIr 617
#define CMIC_PKT_REASON_MINI_HIr 618
#define CMIC_PKT_RMACr 619
#define CMIC_PKT_RMAC_HIr 620
#define CMIC_PKT_RMH0r 621
#define CMIC_PKT_RMH1r 622
#define CMIC_PKT_RMH2r 623
#define CMIC_PKT_RMH3r 624
#define CMIC_PKT_VLANr 625
#define CMIC_QGPHY_QSGMII_CONTROLr 626
#define CMIC_RATE_ADJUSTr 627
#define CMIC_RATE_ADJUST_I2Cr 628
#define CMIC_RATE_ADJUST_INT_MDIOr 629
#define CMIC_RATE_ADJUST_STDMAr 630
#define CMIC_RX_PAUSE_CAPABILITYr 631
#define CMIC_RX_PAUSE_OVERRIDE_CONTROLr 632
#define CMIC_RX_PAUSE_STATr 633
#define CMIC_SBUS_RING_MAPr 634
#define CMIC_SBUS_RING_MAP_0r 635
#define CMIC_SBUS_RING_MAP_1r 636
#define CMIC_SBUS_RING_MAP_2r 637
#define CMIC_SBUS_RING_MAP_3r 638
#define CMIC_SBUS_RING_MAP_4r 639
#define CMIC_SBUS_RING_MAP_5r 640
#define CMIC_SBUS_RING_MAP_6r 641
#define CMIC_SBUS_RING_MAP_7r 642
#define CMIC_SBUS_TIMEOUTr 643
#define CMIC_SCAN_PORTSr 644
#define CMIC_SCAN_PORTS_HIr 645
#define CMIC_SCAN_PORTS_MOD0r 646
#define CMIC_SCAN_PORTS_MOD1r 647
#define CMIC_SCHAN_CTRLr 648
#define CMIC_SCHAN_ERRr 649
#define CMIC_SCHAN_MESSAGEr 650
#define CMIC_SCHAN_MESSAGE_EXTr 651
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 652
#define CMIC_SER_END_ADDR_0r 653
#define CMIC_SER_END_ADDR_1r 654
#define CMIC_SER_END_ADDR_2r 655
#define CMIC_SER_END_ADDR_3r 656
#define CMIC_SER_END_ADDR_4r 657
#define CMIC_SER_END_ADDR_5r 658
#define CMIC_SER_END_ADDR_6r 659
#define CMIC_SER_END_ADDR_7r 660
#define CMIC_SER_END_ADDR_8r 661
#define CMIC_SER_END_ADDR_9r 662
#define CMIC_SER_END_ADDR_10r 663
#define CMIC_SER_END_ADDR_11r 664
#define CMIC_SER_END_ADDR_12r 665
#define CMIC_SER_END_ADDR_13r 666
#define CMIC_SER_END_ADDR_14r 667
#define CMIC_SER_END_ADDR_15r 668
#define CMIC_SER_FAIL_CNTr 669
#define CMIC_SER_FAIL_ENTRYr 670
#define CMIC_SER_MEM_ADDRr 671
#define CMIC_SER_MEM_ADDR_0r 672
#define CMIC_SER_MEM_ADDR_1r 673
#define CMIC_SER_MEM_ADDR_2r 674
#define CMIC_SER_MEM_ADDR_3r 675
#define CMIC_SER_MEM_ADDR_4r 676
#define CMIC_SER_MEM_ADDR_5r 677
#define CMIC_SER_MEM_ADDR_6r 678
#define CMIC_SER_MEM_ADDR_7r 679
#define CMIC_SER_MEM_ADDR_8r 680
#define CMIC_SER_MEM_ADDR_9r 681
#define CMIC_SER_MEM_ADDR_10r 682
#define CMIC_SER_MEM_ADDR_11r 683
#define CMIC_SER_MEM_ADDR_12r 684
#define CMIC_SER_MEM_ADDR_13r 685
#define CMIC_SER_MEM_ADDR_14r 686
#define CMIC_SER_MEM_ADDR_15r 687
#define CMIC_SER_MEM_DATAr 688
#define CMIC_SER_PARITY_MODE_SELr 689
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr 690
#define CMIC_SER_START_ADDR_0r 691
#define CMIC_SER_START_ADDR_1r 692
#define CMIC_SER_START_ADDR_2r 693
#define CMIC_SER_START_ADDR_3r 694
#define CMIC_SER_START_ADDR_4r 695
#define CMIC_SER_START_ADDR_5r 696
#define CMIC_SER_START_ADDR_6r 697
#define CMIC_SER_START_ADDR_7r 698
#define CMIC_SER_START_ADDR_8r 699
#define CMIC_SER_START_ADDR_9r 700
#define CMIC_SER_START_ADDR_10r 701
#define CMIC_SER_START_ADDR_11r 702
#define CMIC_SER_START_ADDR_12r 703
#define CMIC_SER_START_ADDR_13r 704
#define CMIC_SER_START_ADDR_14r 705
#define CMIC_SER_START_ADDR_15r 706
#define CMIC_SKIP_STATS_CFGr 707
#define CMIC_SLAM_DMA_CFGr 708
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 709
#define CMIC_SLAM_DMA_ENTRY_COUNTr 710
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 711
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 712
#define CMIC_SOFT_RESET_REGr 713
#define CMIC_SOFT_RESET_REG_2r 714
#define CMIC_SPARE1r 715
#define CMIC_SPARE2r 716
#define CMIC_SRAM_TM_CONTROLr 717
#define CMIC_STAT_DMA_ADDRr 718
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r 719
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 720
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r 721
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 722
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r 723
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r 724
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 725
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r 726
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 727
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r 728
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r 729
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 730
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r 731
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r 732
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r 733
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 734
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r 735
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 736
#define CMIC_STAT_DMA_BLKNUM_MAP_63_60r 737
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 738
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r 739
#define CMIC_STAT_DMA_CURRENTr 740
#define CMIC_STAT_DMA_EGR_STATS_CFGr 741
#define CMIC_STAT_DMA_ING_STATS_CFGr 742
#define CMIC_STAT_DMA_MAC_STATS_CFGr 743
#define CMIC_STAT_DMA_MMU_PORTS0r 744
#define CMIC_STAT_DMA_MMU_PORTS1r 745
#define CMIC_STAT_DMA_MMU_SETUPr 746
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 747
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 748
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 749
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 750
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 751
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 752
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 753
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 754
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 755
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 756
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 757
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 758
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 759
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 760
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 761
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 762
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 763
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 764
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 765
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 766
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 767
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 768
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 769
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 770
#define CMIC_STAT_DMA_PORTSr 771
#define CMIC_STAT_DMA_PORTS_HIr 772
#define CMIC_STAT_DMA_PORTS_MOD0r 773
#define CMIC_STAT_DMA_PORTS_MOD1r 774
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 775
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 776
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 777
#define CMIC_STAT_DMA_SETUPr 778
#define CMIC_STRAP_OPTIONSr 779
#define CMIC_SWITCH_FEATURE_ENABLEr 780
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 781
#define CMIC_TABLE_DMA_CFGr 782
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 783
#define CMIC_TABLE_DMA_ENTRY_COUNTr 784
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 785
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 786
#define CMIC_TABLE_DMA_STARTr 787
#define CMIC_TAP_CONTROLr 788
#define CMIC_THERMAL_MON_CALIBRATIONr 789
#define CMIC_THERMAL_MON_CTRLr 790
#define CMIC_THERMAL_MON_RESULTr 791
#define CMIC_TIMESYNC_CONTROLr 792
#define CMIC_TIMESYNC_TIMERr 793
#define CMIC_TO_CORE_PLL_CONTROL_1r 794
#define CMIC_TO_CORE_PLL_CONTROL_2r 795
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 796
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 797
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 798
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 799
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 800
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 801
#define CMIC_TX_PAUSE_CAPABILITYr 802
#define CMIC_TX_PAUSE_OVERRIDE_CONTROLr 803
#define CMIC_TX_PAUSE_STATr 804
#define CMIC_XGXS0_PLL_CONTROL_1r 805
#define CMIC_XGXS0_PLL_CONTROL_2r 806
#define CMIC_XGXS0_PLL_CONTROL_3r 807
#define CMIC_XGXS0_PLL_CONTROL_4r 808
#define CMIC_XGXS0_PLL_STATUSr 809
#define CMIC_XGXS1_PLL_CONTROL_1r 810
#define CMIC_XGXS1_PLL_CONTROL_2r 811
#define CMIC_XGXS1_PLL_CONTROL_3r 812
#define CMIC_XGXS1_PLL_CONTROL_4r 813
#define CMIC_XGXS1_PLL_STATUSr 814
#define CMIC_XGXS2_PLL_CONTROL_1r 815
#define CMIC_XGXS2_PLL_CONTROL_2r 816
#define CMIC_XGXS2_PLL_CONTROL_3r 817
#define CMIC_XGXS2_PLL_CONTROL_4r 818
#define CMIC_XGXS2_PLL_STATUSr 819
#define CMIC_XGXS_MDIO_CONFIG_0r 820
#define CMIC_XGXS_MDIO_CONFIG_1r 821
#define CMIC_XGXS_MDIO_CONFIG_2r 822
#define CMIC_XGXS_MDIO_CONFIG_3r 823
#define CMIC_XGXS_MDIO_CONFIG_4r 824
#define CMIC_XGXS_MDIO_CONFIG_5r 825
#define CMIC_XGXS_MDIO_CONFIG_6r 826
#define CMIC_XGXS_MDIO_CONFIG_7r 827
#define CMIC_XGXS_MDIO_CONFIG_8r 828
#define CMIC_XGXS_MDIO_CONFIG_9r 829
#define CMIC_XGXS_MDIO_CONFIG_10r 830
#define CMIC_XGXS_MDIO_CONFIG_11r 831
#define CMIC_XGXS_MDIO_CONFIG_12r 832
#define CMIC_XGXS_MDIO_CONFIG_13r 833
#define CMIC_XGXS_MDIO_CONFIG_14r 834
#define CMIC_XGXS_MDIO_CONFIG_15r 835
#define CMIC_XGXS_MDIO_CONFIG_16r 836
#define CMIC_XGXS_MDIO_CONFIG_17r 837
#define CMIC_XGXS_MDIO_CONFIG_18r 838
#define CMIC_XGXS_MDIO_CONFIG_19r 839
#define CMIC_XGXS_MDIO_CONFIG_20r 840
#define CMIC_XGXS_MDIO_CONFIG_21r 841
#define CMIC_XGXS_MDIO_CONFIG_22r 842
#define CMIC_XGXS_MDIO_CONFIG_23r 843
#define CMIC_XGXS_MDIO_CONFIG_24r 844
#define CMIC_XGXS_PLL_CONTROL_1r 845
#define CMIC_XGXS_PLL_CONTROL_2r 846
#define CMIC_XGXS_PLL_CONTROL_3r 847
#define CMIC_XGXS_PLL_CONTROL_4r 848
#define CMIC_XGXS_PLL_STATUSr 849
#define CNG0COSDROPRATEr 850
#define CNG1COSDROPRATEr 851
#define CNGCOSCELLLIMIT0r 852
#define CNGCOSCELLLIMIT1r 853
#define CNGCOSPKTLIMITr 854
#define CNGCOSPKTLIMIT0r 855
#define CNGCOSPKTLIMIT1r 856
#define CNGDROPCOUNTr 857
#define CNGDROPCOUNT0r 858
#define CNGDROPCOUNT1r 859
#define CNGDYNCELLLIMIT0r 860
#define CNGDYNCELLLIMIT1r 861
#define CNGPORTPKTLIMIT0r 862
#define CNGPORTPKTLIMIT1r 863
#define CNGTOTALDYNCELLLIMIT0r 864
#define CNGTOTALDYNCELLLIMIT1r 865
#define CNG_MAPr 866
#define CNTX_AGING_LIMITr 867
#define CNTX_LRU_ENr 868
#define COLOR_AWAREr 869
#define COMMAND_CONFIGr 870
#define CONFIGr 871
#define CONFIG_EVENT_FIFOr 872
#define CONFIG_QPP_EVENT_BLOCKr 873
#define CONFIG_QPP_PUP_BPr 874
#define CONFIG_QPP_TS_BPr 875
#define COPYCOUNTCTLr 876
#define COPYCOUNT_PARITYr 877
#define COSARBSELr 878
#define COSLCCOUNTr 879
#define COSMASKr 880
#define COSMASK_CPUr 881
#define COSMASK_CPU1r 882
#define COSPKTCOUNTr 883
#define COSWEIGHTSr 884
#define COS_MAP_SELr 885
#define COS_MODEr 886
#define COS_SELr 887
#define COS_SEL_2r 888
#define CPATHBISRDBGRDDATAr 889
#define CPUMAXBUCKETr 890
#define CPUMAXBUCKETCONFIG_64r 891
#define CPUPKTMAXBUCKETr 892
#define CPUPKTMAXBUCKETCONFIGr 893
#define CPUPKTPORTMAXBUCKETr 894
#define CPUPKTPORTMAXBUCKETCONFIGr 895
#define CPUPORTMAXBUCKETr 896
#define CPUPORTMAXBUCKETCONFIG_64r 897
#define CPUSLOTMINTIMERr 898
#define CPU_BWr 899
#define CPU_CONTROLr 900
#define CPU_CONTROL_0r 901
#define CPU_CONTROL_1r 902
#define CPU_CONTROL_2r 903
#define CPU_CONTROL_3r 904
#define CPU_CONTROL_4r 905
#define CPU_CONTROL_Mr 906
#define CPU_COS_CAM_BIST_CONFIGr 907
#define CPU_COS_CAM_BIST_DBG_DATAr 908
#define CPU_COS_CAM_BIST_STATUSr 909
#define CPU_COS_CAM_DBGCTRLr 910
#define CPU_COS_SELr 911
#define CPU_COS_SEL_2r 912
#define CPU_PRIORITY_SELr 913
#define CPU_PRIORITY_SEL_2r 914
#define CPU_SLOT_COUNTr 915
#define CPU_TS_PARITY_CONTROLr 916
#define CPU_TS_PARITY_STATUS_INTRr 917
#define CPU_TS_PARITY_STATUS_NACKr 918
#define CSE_CONFIGr 919
#define CSE_DTU_ATE_STS0r 920
#define CSE_DTU_ATE_STS1r 921
#define CSE_DTU_ATE_STS2r 922
#define CSE_DTU_ATE_TMODEr 923
#define CSE_DTU_LTE_ADR0r 924
#define CSE_DTU_LTE_ADR1r 925
#define CSE_DTU_LTE_D0F_0r 926
#define CSE_DTU_LTE_D0F_1r 927
#define CSE_DTU_LTE_D0R_0r 928
#define CSE_DTU_LTE_D0R_1r 929
#define CSE_DTU_LTE_D1F_0r 930
#define CSE_DTU_LTE_D1F_1r 931
#define CSE_DTU_LTE_D1R_0r 932
#define CSE_DTU_LTE_D1R_1r 933
#define CSE_DTU_LTE_STS_DONEr 934
#define CSE_DTU_LTE_STS_ERR_ADRr 935
#define CSE_DTU_LTE_STS_ERR_DF_0r 936
#define CSE_DTU_LTE_STS_ERR_DF_1r 937
#define CSE_DTU_LTE_STS_ERR_DR_0r 938
#define CSE_DTU_LTE_STS_ERR_DR_1r 939
#define CSE_DTU_LTE_TMODE0r 940
#define CSE_DTU_LTE_TMODE1r 941
#define CSE_DTU_MODEr 942
#define CS_ACE_BYTE_THRESHOLDr 943
#define CS_ACE_CTRLr 944
#define CS_ACE_EVENT_THRESHOLDr 945
#define CS_ACE_RANDOM_SEEDr 946
#define CS_BRICK_TMr 947
#define CS_COLLISION_ERRORr 948
#define CS_COLLISION_ERROR_MASKr 949
#define CS_CONFIG0r 950
#define CS_CONFIG_BACKGROUND_ENABLEr 951
#define CS_CONFIG_BACKGROUND_RATEr 952
#define CS_CONFIG_SHIFT_SEG15_TO_SEG0r 953
#define CS_CONFIG_SHIFT_SEG31_TO_SEG16r 954
#define CS_DEBUGr 955
#define CS_DEBUG_CNTR0_ADDRr 956
#define CS_DEBUG_CNTR0_AMOUNT_HIGHr 957
#define CS_DEBUG_CNTR0_AMOUNT_LOWr 958
#define CS_DEBUG_CNTR0_EVENT_HIGHr 959
#define CS_DEBUG_CNTR0_EVENT_LOWr 960
#define CS_DEBUG_CNTR1_ADDRr 961
#define CS_DEBUG_CNTR1_AMOUNT_HIGHr 962
#define CS_DEBUG_CNTR1_AMOUNT_LOWr 963
#define CS_DEBUG_CNTR1_EVENT_HIGHr 964
#define CS_DEBUG_CNTR1_EVENT_LOWr 965
#define CS_DEBUG_CNTR2_ADDRr 966
#define CS_DEBUG_CNTR2_AMOUNT_HIGHr 967
#define CS_DEBUG_CNTR2_AMOUNT_LOWr 968
#define CS_DEBUG_CNTR2_EVENT_HIGHr 969
#define CS_DEBUG_CNTR2_EVENT_LOWr 970
#define CS_DEBUG_CNTR3_ADDRr 971
#define CS_DEBUG_CNTR3_AMOUNT_HIGHr 972
#define CS_DEBUG_CNTR3_AMOUNT_LOWr 973
#define CS_DEBUG_CNTR3_EVENT_HIGHr 974
#define CS_DEBUG_CNTR3_EVENT_LOWr 975
#define CS_DEBUG_CNTR_HALTr 976
#define CS_DEBUG_CNTR_INJECTr 977
#define CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr 978
#define CS_DEBUG_CNTR_INJECT_VALUESr 979
#define CS_DEBUG_CNTR_UPDATEr 980
#define CS_DMA_FIFO_CONFIGr 981
#define CS_DMA_FIFO_CTRLr 982
#define CS_DMA_FIFO_TMr 983
#define CS_DMA_MESSAGE_SIZEr 984
#define CS_DROP_ERRORr 985
#define CS_DROP_ERROR_MASKr 986
#define CS_ECC_DEBUG0r 987
#define CS_ECC_ERRORr 988
#define CS_ECC_STATUS0r 989
#define CS_ECC_STATUS1r 990
#define CS_ECC_STATUS2r 991
#define CS_ECC_STATUS3r 992
#define CS_ECC_STATUS4r 993
#define CS_ECC_STATUS5r 994
#define CS_ECC_STATUS6r 995
#define CS_ECC_STATUS7r 996
#define CS_ECC_STATUS8r 997
#define CS_ECC_STATUS9r 998
#define CS_ECC_STATUS10r 999
#define CS_ECC_STATUS11r 1000
#define CS_ECC_STATUS12r 1001
#define CS_ECC_STATUS13r 1002
#define CS_ECC_STATUS14r 1003
#define CS_ECC_STATUS15r 1004
#define CS_ECC_STATUS16r 1005
#define CS_ECC_STATUS17r 1006
#define CS_EJECT_OVERFLOW_ERRORr 1007
#define CS_EJECT_OVERFLOW_ERROR_MASKr 1008
#define CS_EJECT_THRESH_ERRORr 1009
#define CS_EJECT_THRESH_ERROR_MASKr 1010
#define CS_MANUAL_EJECT_COMMIT_TIMERr 1011
#define CS_MANUAL_EJECT_CONFIG0r 1012
#define CS_MANUAL_EJECT_CONFIG1r 1013
#define CS_MANUAL_EJECT_CONFIG2r 1014
#define CS_MANUAL_EJECT_CONFIG3r 1015
#define CS_MANUAL_EJECT_CTRLr 1016
#define CS_MESSAGE_READYr 1017
#define CS_MESSAGE_READY_MASKr 1018
#define CS_PARITY_DEBUG0r 1019
#define CS_PARITY_DEBUG1r 1020
#define CS_PARITY_ERRORr 1021
#define CS_PARITY_ERROR_MASKr 1022
#define CS_THRESHOLD_EVENTr 1023
#define CS_THRESHOLD_EVENT_MASKr 1024
#define CS_UNMAPPED_ERRORr 1025
#define CS_UNMAPPED_ERROR_MASKr 1026
#define DDR72_CONFIG_REG1_ISr 1027
#define DDR72_CONFIG_REG2_ISr 1028
#define DDR72_CONFIG_REG3_ISr 1029
#define DDR72_STATUS_REG1_ISr 1030
#define DDR72_STATUS_REG2_ISr 1031
#define DEBUG0r 1032
#define DEBUG1r 1033
#define DEBUGCONFIGr 1034
#define DEBUG_BSEr 1035
#define DEBUG_CSEr 1036
#define DEBUG_HSEr 1037
#define DEFERAL_QUEUE_DEBUGr 1038
#define DEF_VLAN_CONTROLr 1039
#define DEQ_AGINGMASKr 1040
#define DEQ_AGINGMASK_64r 1041
#define DEQ_AGINGMASK_CPU_PORTr 1042
#define DEQ_BYPASSMMUr 1043
#define DEQ_CBPERRPTRr 1044
#define DEQ_LENGTHERRPTRr 1045
#define DEQ_PKTHDR0ERRPTRr 1046
#define DEQ_PKTHDR2ERRPTRr 1047
#define DEQ_PKTHDRCPUERRPTRr 1048
#define DEQ_RDEHDRERRPTRr 1049
#define DEQ_SPAREr 1050
#define DLFBC_RATE_CONTROLr 1051
#define DLFBC_RATE_CONTROL_M0r 1052
#define DLFBC_RATE_CONTROL_M1r 1053
#define DLFBC_STORM_CONTROLr 1054
#define DLF_RATE_CONTROLr 1055
#define DLF_TRUNK_BLOCK_MASKr 1056
#define DMUX_TRUNKSELr 1057
#define DOS_CONTROLr 1058
#define DOS_CONTROL_2r 1059
#define DPATHBISRDBGRDDATAr 1060
#define DROPPEDCELLCOUNTr 1061
#define DROPPEDPKTCOUNTr 1062
#define DROP_BYTE_CNTr 1063
#define DROP_BYTE_CNT_INGr 1064
#define DROP_CBPr 1065
#define DROP_CONTROL_0r 1066
#define DROP_PKT_CNTr 1067
#define DROP_PKT_CNT_INGr 1068
#define DROP_PKT_CNT_REDr 1069
#define DROP_PKT_CNT_YELr 1070
#define DROP_PORT_EGRPKTUSECOSr 1071
#define DROP_XQ_PARITYr 1072
#define DSCP_CONTROLr 1073
#define DSCP_DBGCTRLr 1074
#define DSCP_TABLE_PARITY_CONTROLr 1075
#define DSCP_TABLE_PARITY_STATUSr 1076
#define DSCP_TABLE_PARITY_STATUS_INTRr 1077
#define DSCP_TABLE_PARITY_STATUS_NACKr 1078
#define DT_CONFIG1r 1079
#define DYNCELLCOUNTr 1080
#define DYNCELLLIMITr 1081
#define DYNPKTCNTPORTr 1082
#define DYNRESETLIMPORTr 1083
#define DYNXQCNTPORTr 1084
#define E2ECC_HOL_ENr 1085
#define E2ECC_HOL_PBMr 1086
#define E2ECC_MAX_TX_TIMERr 1087
#define E2ECC_MIN_TX_TIMERr 1088
#define E2ECC_PORT_MAPPINGr 1089
#define E2ECC_PORT_MAPPING_CONFIGr 1090
#define E2ECONFIGr 1091
#define E2EFC_CNT_ATTRr 1092
#define E2EFC_CNT_DISC_LIMITr 1093
#define E2EFC_CNT_RESET_LIMITr 1094
#define E2EFC_CNT_SET_LIMITr 1095
#define E2EFC_CNT_VALr 1096
#define E2EFC_CONFIGr 1097
#define E2EFC_HG_MAX_TX_TIMERr 1098
#define E2EFC_HG_MIN_TX_TIMERr 1099
#define E2EFC_IBP_ENr 1100
#define E2EFC_IBP_HG_RMODr 1101
#define E2EFC_PARITYERRORPTRr 1102
#define E2EFC_PORT_MAPPINGr 1103
#define E2EFC_PORT_MAPPING_CONFIGr 1104
#define E2EFC_RX_RMODIDr 1105
#define E2EFC_RX_RMT_IBP0r 1106
#define E2EFC_RX_RMT_IBP1r 1107
#define E2EFC_RX_RMT_TIMEOUTr 1108
#define E2EFC_TX_RMODIDr 1109
#define E2EFC_TX_RMT_DISC0r 1110
#define E2EFC_TX_RMT_DISC1r 1111
#define E2EFC_TX_RMT_IBP0r 1112
#define E2EFC_TX_RMT_IBP1r 1113
#define E2EHOLCCDEBUG0r 1114
#define E2EHOLCCDEBUG1r 1115
#define E2EHOLCCDEBUG2r 1116
#define E2EHOLCCDEBUG3r 1117
#define E2EIBPBKPSTATUSr 1118
#define E2EIBPCELLCOUNTr 1119
#define E2EIBPCELLCOUNT1r 1120
#define E2EIBPCELLCOUNT2r 1121
#define E2EIBPCELLCOUNT3r 1122
#define E2EIBPCELLRESETLIMIT1r 1123
#define E2EIBPCELLRESETLIMIT2r 1124
#define E2EIBPCELLRESETLIMIT3r 1125
#define E2EIBPCELLSETLIMITr 1126
#define E2EIBPCELLSETLIMIT1r 1127
#define E2EIBPCELLSETLIMIT2r 1128
#define E2EIBPCELLSETLIMIT3r 1129
#define E2EIBPDISCARDSETLIMITr 1130
#define E2EIBPDISCSTATUSr 1131
#define E2EIBPFCBITMAP1r 1132
#define E2EIBPFCBITMAP2r 1133
#define E2EIBPFCBITMAP3r 1134
#define E2EIBPFCDEBUGr 1135
#define E2EIBPPKTCOUNTr 1136
#define E2EIBPPKTCOUNT1r 1137
#define E2EIBPPKTCOUNT2r 1138
#define E2EIBPPKTCOUNT3r 1139
#define E2EIBPPKTRESETLIMIT1r 1140
#define E2EIBPPKTRESETLIMIT2r 1141
#define E2EIBPPKTRESETLIMIT3r 1142
#define E2EIBPPKTSETLIMITr 1143
#define E2EIBPPKTSETLIMIT1r 1144
#define E2EIBPPKTSETLIMIT2r 1145
#define E2EIBPPKTSETLIMIT3r 1146
#define E2E_DROP_COUNTr 1147
#define E2E_HOL_ENr 1148
#define E2E_HOL_PBMr 1149
#define E2E_HOL_RX_DA_LSr 1150
#define E2E_HOL_RX_DA_MSr 1151
#define E2E_HOL_RX_LENGTH_TYPEr 1152
#define E2E_HOL_RX_OPCODEr 1153
#define E2E_HOL_STATUS_1_PARITY_CONTROLr 1154
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr 1155
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr 1156
#define E2E_HOL_STATUS_PARITY_CONTROLr 1157
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr 1158
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr 1159
#define E2E_IBP_RX_DA_LSr 1160
#define E2E_IBP_RX_DA_MSr 1161
#define E2E_IBP_RX_LENGTH_TYPEr 1162
#define E2E_IBP_RX_OPCODEr 1163
#define E2E_LOCAL_BMPr 1164
#define E2E_MAX_TX_TIMERr 1165
#define E2E_MIN_TX_TIMERr 1166
#define E2E_MODULE_CONFIGr 1167
#define E2E_RX_BP_STATUSr 1168
#define E2E_XQ_CTRLr 1169
#define EAVBUCKETCONFIG_EXTr 1170
#define EAV_ENABLE_BMAPr 1171
#define EAV_MAXBUCKET_64r 1172
#define EAV_MAXBUCKET_24Qr 1173
#define EAV_MINBUCKET_64r 1174
#define EAV_MINBUCKET_24Qr 1175
#define EB_AGING_DFT_CNTr 1176
#define EB_AGING_MASK0r 1177
#define EB_AGING_MASK1r 1178
#define EB_AGING_MASK2r 1179
#define EB_AGING_MASK3r 1180
#define EB_AGING_MASK4r 1181
#define EB_AGING_MASK5r 1182
#define EB_AGING_MASK6r 1183
#define EB_AGING_MASK7r 1184
#define EB_AGING_MASK8r 1185
#define EB_AGING_MASK9r 1186
#define EB_AGING_MASK10r 1187
#define EB_AGING_MASK11r 1188
#define EB_AGING_MASK12r 1189
#define EB_AGING_MASK13r 1190
#define EB_AGING_MASK14r 1191
#define EB_AGING_MASK15r 1192
#define EB_AGING_MASK16r 1193
#define EB_CCP_ECC_STATUSr 1194
#define EB_CELL_DATA_ECC_STATUSr 1195
#define EB_CELL_HDR_ECC_STATUSr 1196
#define EB_CFAP_CONFIGr 1197
#define EB_CFAP_ECC_STATUSr 1198
#define EB_CFAP_RD_PTRr 1199
#define EB_CONFIGr 1200
#define EB_CTR_PARITY_STATUSr 1201
#define EB_ECCP_DEBUG0r 1202
#define EB_ECCP_DEBUG1r 1203
#define EB_ERRORr 1204
#define EB_ERROR_MASKr 1205
#define EB_EXP_PARITY_STATUSr 1206
#define EB_SW_AGINGr 1207
#define EB_TRACE_IF_CAPT_0r 1208
#define EB_TRACE_IF_CONTROLr 1209
#define EB_TRACE_IF_COUNTERr 1210
#define EB_TRACE_IF_FIELD_MASK0r 1211
#define EB_TRACE_IF_FIELD_MASK1r 1212
#define EB_TRACE_IF_FIELD_MASK2r 1213
#define EB_TRACE_IF_FIELD_MASK3r 1214
#define EB_TRACE_IF_FIELD_MASK4r 1215
#define EB_TRACE_IF_FIELD_MASK5r 1216
#define EB_TRACE_IF_FIELD_MASK6r 1217
#define EB_TRACE_IF_FIELD_MASK7r 1218
#define EB_TRACE_IF_FIELD_VALUE0r 1219
#define EB_TRACE_IF_FIELD_VALUE1r 1220
#define EB_TRACE_IF_FIELD_VALUE2r 1221
#define EB_TRACE_IF_FIELD_VALUE3r 1222
#define EB_TRACE_IF_FIELD_VALUE4r 1223
#define EB_TRACE_IF_FIELD_VALUE5r 1224
#define EB_TRACE_IF_FIELD_VALUE6r 1225
#define EB_TRACE_IF_FIELD_VALUE7r 1226
#define EB_TRACE_IF_STATUSr 1227
#define EB_TRACE_IF_STATUS_MASKr 1228
#define ECCP_1B_ERR_INT_CTRr 1229
#define ECCP_1B_ERR_INT_STATr 1230
#define ECC_SINGLE_BIT_ERRORSr 1231
#define ECN_CONFIGr 1232
#define ECRCr 1233
#define ECRC_LIMITr 1234
#define EDATABUF_DBG_SFT_RESETr 1235
#define EDATABUF_MIN_STARTCNTr 1236
#define EDATABUF_PARITY_CONTROLr 1237
#define EDATABUF_RAM_CONTROLr 1238
#define EDATABUF_RAM_CONTROL2r 1239
#define EDATABUF_RAM_CONTROL3r 1240
#define EDATABUF_RAM_CONTROL4r 1241
#define EDATABUF_RAM_CONTROL5r 1242
#define EDATABUF_RAM_CONTROL6r 1243
#define EDATABUF_RAM_CONTROL7r 1244
#define EDATABUF_RAM_CONTROL8r 1245
#define EDATABUF_RAM_CONTROL9r 1246
#define EDATABUF_RAM_CONTROL10r 1247
#define EDATABUF_RAM_CONTROL11r 1248
#define EDATABUF_RAM_DBGCTRLr 1249
#define EDATABUF_XQP_FLEXPORT_CONFIGr 1250
#define EFP_CAM_BIST_CONFIGr 1251
#define EFP_CAM_BIST_CONTROLr 1252
#define EFP_CAM_BIST_DBG_DATAr 1253
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 1254
#define EFP_CAM_BIST_DEBUG_SENDr 1255
#define EFP_CAM_BIST_ENABLEr 1256
#define EFP_CAM_BIST_S10_STATUSr 1257
#define EFP_CAM_BIST_S12_STATUSr 1258
#define EFP_CAM_BIST_S14_STATUSr 1259
#define EFP_CAM_BIST_S15_STATUSr 1260
#define EFP_CAM_BIST_S2_STATUSr 1261
#define EFP_CAM_BIST_S3_STATUSr 1262
#define EFP_CAM_BIST_S5_STATUSr 1263
#define EFP_CAM_BIST_S6_STATUSr 1264
#define EFP_CAM_BIST_S8_STATUSr 1265
#define EFP_CAM_BIST_STATUSr 1266
#define EFP_CAM_CONTROL_3_THRU_0r 1267
#define EFP_CAM_DEBUG_DATA_0r 1268
#define EFP_CAM_DEBUG_DATA_1r 1269
#define EFP_CAM_DEBUG_DATA_2r 1270
#define EFP_CAM_DEBUG_DATA_3r 1271
#define EFP_CAM_DEBUG_DATA_4r 1272
#define EFP_CAM_DEBUG_DATA_5r 1273
#define EFP_CAM_DEBUG_GLOBAL_MASKr 1274
#define EFP_CAM_DEBUG_SENDr 1275
#define EFP_METER_CONTROLr 1276
#define EFP_METER_CONTROL_2r 1277
#define EFP_METER_PARITY_CONTROLr 1278
#define EFP_METER_PARITY_STATUS_INTRr 1279
#define EFP_METER_PARITY_STATUS_NACKr 1280
#define EFP_POLICY_PARITY_CONTROLr 1281
#define EFP_POLICY_PARITY_STATUS_INTRr 1282
#define EFP_POLICY_PARITY_STATUS_NACKr 1283
#define EFP_RAM_CONTROLr 1284
#define EFP_SLICE_CONTROLr 1285
#define EFP_SLICE_MAPr 1286
#define EGRCELLLIMITCG0COSr 1287
#define EGRCELLLIMITCG1COSr 1288
#define EGRCELLLIMITCOSr 1289
#define EGRCELLLIMIT_E2Er 1290
#define EGRDROPPKTCOUNTr 1291
#define EGRESSCELLREQUESTCOUNTr 1292
#define EGRFREEPTRr 1293
#define EGRMETERINGBUCKETr 1294
#define EGRMETERINGCONFIGr 1295
#define EGRMETERINGCONFIG1r 1296
#define EGRMETERINGCONFIG_64r 1297
#define EGRPKTLIMITCNGCOSr 1298
#define EGRPKTLIMITCOSr 1299
#define EGRPKTRESETCOSr 1300
#define EGRPOINTERCOSr 1301
#define EGRSHAPEPARITYERRORPTRr 1302
#define EGRTXPKTCTRr 1303
#define EGRTXPKTCTR0r 1304
#define EGRTXPKTCTR1r 1305
#define EGRTXPKTCTR2r 1306
#define EGRTXPKTCTR3r 1307
#define EGRTXPKTCTR4r 1308
#define EGRTXPKTCTR5r 1309
#define EGRTXPKTCTR6r 1310
#define EGRTXPKTCTR7r 1311
#define EGRTXPKTCTRCONFIGr 1312
#define EGRTXPKTCTRCONFIG0r 1313
#define EGRTXPKTCTRCONFIG1r 1314
#define EGRTXPKTCTRCONFIG2r 1315
#define EGRTXPKTCTRCONFIG3r 1316
#define EGRTXPKTCTRCONFIG4r 1317
#define EGRTXPKTCTRCONFIG5r 1318
#define EGRTXPKTCTRCONFIG6r 1319
#define EGRTXPKTCTRCONFIG7r 1320
#define EGR_ACCU_8BEATSr 1321
#define EGR_ARB_TIMEOUT_CONTROLr 1322
#define EGR_BUCKET_COUNT_READr 1323
#define EGR_BUFFER_PARITYr 1324
#define EGR_BYPASS_CTRLr 1325
#define EGR_CAPWAP_FRAG_CONTROLr 1326
#define EGR_CM_DBUF_PARITY_CONTROLr 1327
#define EGR_CM_DBUF_PARITY_STATUSr 1328
#define EGR_CONFIGr 1329
#define EGR_CONFIG2r 1330
#define EGR_CONFIG3r 1331
#define EGR_CONFIG_1r 1332
#define EGR_COUNTER_CONTROLr 1333
#define EGR_CPU_CONTROLr 1334
#define EGR_CPU_COS_CONTROL_2r 1335
#define EGR_CPU_COS_CONTROL_1_64r 1336
#define EGR_DATAPATH_STATUS_INTR_0r 1337
#define EGR_DATAPATH_STATUS_INTR_1r 1338
#define EGR_DBGr 1339
#define EGR_DROP_VECTORr 1340
#define EGR_DROP_VECTOR_Xr 1341
#define EGR_DROP_VECTOR_Yr 1342
#define EGR_DROP_VEC_DBGr 1343
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr 1344
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr 1345
#define EGR_EAV_CLASSr 1346
#define EGR_ECC_CONTROLr 1347
#define EGR_ECC_STATUSr 1348
#define EGR_EHCPM_ECC_PARITY_CONTROLr 1349
#define EGR_EHCPM_RAM_CONTROLr 1350
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr 1351
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr 1352
#define EGR_EIPT_ECC_CONTROLr 1353
#define EGR_EIPT_RAM_CONTROLr 1354
#define EGR_EL3_PARITY_CONTROLr 1355
#define EGR_EL3_RAM_CONTROLr 1356
#define EGR_EMOP_BUFFER_ECC_STATUS_INTRr 1357
#define EGR_EM_MTP_INDEXr 1358
#define EGR_ENABLEr 1359
#define EGR_ENABLE_SELECTr 1360
#define EGR_EPMOD_ECC_CONTROLr 1361
#define EGR_EPMOD_RAM_CONTROLr 1362
#define EGR_EVENT_DEBUGr 1363
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 1364
#define EGR_FLOWCTL_BUCKET_COUNTr 1365
#define EGR_FLOWCTL_CFGr 1366
#define EGR_FLOWCTL_COUNTr 1367
#define EGR_FP_COUNTER_PARITY_CONTROLr 1368
#define EGR_FP_COUNTER_PARITY_STATUSr 1369
#define EGR_FP_COUNTER_TABLE_DEBUGr 1370
#define EGR_FP_COUNTER_TABLE_STATUS_INTRr 1371
#define EGR_FP_COUNTER_TABLE_STATUS_NACKr 1372
#define EGR_FRAGMENT_ID_ECC_STATUS_INTRr 1373
#define EGR_FRAGMENT_ID_ECC_STATUS_NACKr 1374
#define EGR_FRAG_HEADER_ECC_STATUS_INTRr 1375
#define EGR_FRAG_PACKET_ECC_STATUS_INTRr 1376
#define EGR_FUSE_REGS_ADDRr 1377
#define EGR_FUSE_REGS_DATAr 1378
#define EGR_GP0_DBUF_PARITY_CONTROLr 1379
#define EGR_GP0_DBUF_PARITY_STATUSr 1380
#define EGR_GP1_DBUF_PARITY_CONTROLr 1381
#define EGR_GP1_DBUF_PARITY_STATUSr 1382
#define EGR_GP2_DBUF_PARITY_CONTROLr 1383
#define EGR_GP2_DBUF_PARITY_STATUSr 1384
#define EGR_GRE_VERr 1385
#define EGR_HW_RESET_CONTROL_0r 1386
#define EGR_HW_RESET_CONTROL_1r 1387
#define EGR_IM_MTP_INDEXr 1388
#define EGR_INGRESS_PORT_TPID_SELECTr 1389
#define EGR_INITBUF_ECC_CONTROLr 1390
#define EGR_INITBUF_ECC_STATUS_DBEr 1391
#define EGR_INITBUF_ECC_STATUS_INTRr 1392
#define EGR_INITBUF_ECC_STATUS_SBEr 1393
#define EGR_INT_LOOPBACK_MAX_FRr 1394
#define EGR_IPFIX_AGE_CONTROLr 1395
#define EGR_IPFIX_CONFIGr 1396
#define EGR_IPFIX_CURRENT_TIMEr 1397
#define EGR_IPFIX_EOP_BUF_PARITY_CONTROLr 1398
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 1399
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 1400
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 1401
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 1402
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 1403
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 1404
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 1405
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 1406
#define EGR_IPFIX_HASH_CONTROLr 1407
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 1408
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr 1409
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 1410
#define EGR_IPFIX_MIRROR_CONTROL_64r 1411
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 1412
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 1413
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 1414
#define EGR_IPFIX_PORT_CONFIGr 1415
#define EGR_IPFIX_PORT_LIMIT_STATUSr 1416
#define EGR_IPFIX_PORT_RECORD_COUNTr 1417
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 1418
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 1419
#define EGR_IPFIX_RAM_CONTROLr 1420
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 1421
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 1422
#define EGR_IPFIX_SESSION_PARITY_STATUSr 1423
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r 1424
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r 1425
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r 1426
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r 1427
#define EGR_IPMC_CFG0r 1428
#define EGR_IPMC_CFG1r 1429
#define EGR_IPMC_CFG2r 1430
#define EGR_IPMC_PARITY_STATUS_INTRr 1431
#define EGR_IPMC_PARITY_STATUS_NACKr 1432
#define EGR_IP_TUNNEL_PARITY_CONTROLr 1433
#define EGR_IP_TUNNEL_PARITY_STATUSr 1434
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr 1435
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr 1436
#define EGR_L1_CLK_RECOVERY_CTRLr 1437
#define EGR_L3_INTF_PARITY_CONTROLr 1438
#define EGR_L3_INTF_PARITY_STATUSr 1439
#define EGR_L3_INTF_PARITY_STATUS_INTRr 1440
#define EGR_L3_INTF_PARITY_STATUS_NACKr 1441
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 1442
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 1443
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr 1444
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr 1445
#define EGR_L3_TUNNEL_PFM_VIDr 1446
#define EGR_LP_DBUF_PARITY_CONTROLr 1447
#define EGR_LP_DBUF_PARITY_STATUSr 1448
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr 1449
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr 1450
#define EGR_MAP_MH_PRI0r 1451
#define EGR_MAP_MH_PRI1r 1452
#define EGR_MASK_PARITY_CONTROLr 1453
#define EGR_MASK_PARITY_STATUSr 1454
#define EGR_MASK_PARITY_STATUS_INTRr 1455
#define EGR_MASK_PARITY_STATUS_NACKr 1456
#define EGR_MC_CONTROL_1r 1457
#define EGR_MC_CONTROL_2r 1458
#define EGR_MIM_ETHERTYPEr 1459
#define EGR_MIP_HDRr 1460
#define EGR_MIRROR_SELECTr 1461
#define EGR_MMU_REQUESTSr 1462
#define EGR_MODMAP_CTRLr 1463
#define EGR_MOD_MAP_PARITY_STATUS_INTRr 1464
#define EGR_MOD_MAP_PARITY_STATUS_NACKr 1465
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr 1466
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr 1467
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr 1468
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr 1469
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 1470
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 1471
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr 1472
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr 1473
#define EGR_MTU_SIZEr 1474
#define EGR_NEW_MODID_PORTr 1475
#define EGR_NEXT_HOP_PARITY_CONTROLr 1476
#define EGR_NEXT_HOP_PARITY_STATUSr 1477
#define EGR_OUTER_TPIDr 1478
#define EGR_OUTER_TPID_0r 1479
#define EGR_OUTER_TPID_1r 1480
#define EGR_OUTER_TPID_2r 1481
#define EGR_OUTER_TPID_3r 1482
#define EGR_PERQ_COUNTER_PARITY_CONTROLr 1483
#define EGR_PERQ_COUNTER_PARITY_STATUSr 1484
#define EGR_PERQ_XMT_COUNTERSr 1485
#define EGR_PERQ_XMT_COUNTERS_STATUS_INTRr 1486
#define EGR_PERQ_XMT_COUNTERS_STATUS_NACKr 1487
#define EGR_PKT_MODS_CONTROLr 1488
#define EGR_PORTr 1489
#define EGR_PORT_1r 1490
#define EGR_PORT_64r 1491
#define EGR_PORT_L3UC_MODSr 1492
#define EGR_PORT_L3UC_MODS_TABLEr 1493
#define EGR_PORT_MTUr 1494
#define EGR_PORT_REQUESTSr 1495
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr 1496
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr 1497
#define EGR_PVLAN_EPORT_CONTROLr 1498
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 1499
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 1500
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr 1501
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr 1502
#define EGR_Q_BEGINr 1503
#define EGR_Q_ENDr 1504
#define EGR_RSPANr 1505
#define EGR_RSPAN_VLAN_TAGr 1506
#define EGR_SBS_CONTROLr 1507
#define EGR_SD_TAG_CONTROLr 1508
#define EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr 1509
#define EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr 1510
#define EGR_SF_SRC_MODID_CHECKr 1511
#define EGR_SHAPING_CONTROLr 1512
#define EGR_SPARE_REG0r 1513
#define EGR_SRC_PORTr 1514
#define EGR_STATS_COUNTER_TABLE_STATUS_INTRr 1515
#define EGR_STATS_COUNTER_TABLE_STATUS_NACKr 1516
#define EGR_SYS_RSVD_VIDr 1517
#define EGR_TUNNEL_CONTROLr 1518
#define EGR_TUNNEL_ID_MASKr 1519
#define EGR_TUNNEL_PIMDR1_CFG0r 1520
#define EGR_TUNNEL_PIMDR1_CFG1r 1521
#define EGR_TUNNEL_PIMDR2_CFG0r 1522
#define EGR_TUNNEL_PIMDR2_CFG1r 1523
#define EGR_UDP_TUNNELr 1524
#define EGR_VFI_PARITY_STATUS_INTRr 1525
#define EGR_VFI_PARITY_STATUS_NACKr 1526
#define EGR_VINTF_COUNTER_TABLE_STATUS_INTRr 1527
#define EGR_VINTF_COUNTER_TABLE_STATUS_NACKr 1528
#define EGR_VLAN_CONTROLr 1529
#define EGR_VLAN_CONTROL_1r 1530
#define EGR_VLAN_CONTROL_2r 1531
#define EGR_VLAN_CONTROL_3r 1532
#define EGR_VLAN_PARITY_CONTROLr 1533
#define EGR_VLAN_PARITY_STATUSr 1534
#define EGR_VLAN_PARITY_STATUS_INTRr 1535
#define EGR_VLAN_PARITY_STATUS_NACKr 1536
#define EGR_VLAN_RAM_CONTROL_1r 1537
#define EGR_VLAN_RAM_CONTROL_2r 1538
#define EGR_VLAN_STG_ADDR_MASKr 1539
#define EGR_VLAN_STG_PARITY_CONTROLr 1540
#define EGR_VLAN_STG_PARITY_STATUSr 1541
#define EGR_VLAN_STG_PARITY_STATUS_INTRr 1542
#define EGR_VLAN_STG_PARITY_STATUS_NACKr 1543
#define EGR_VLAN_TABLE_PARITY_CONTROLr 1544
#define EGR_VLAN_TABLE_PARITY_STATUSr 1545
#define EGR_VLAN_XLATE_HASH_CONTROLr 1546
#define EGR_VLAN_XLATE_PARITY_CONTROLr 1547
#define EGR_VLAN_XLATE_PARITY_STATUSr 1548
#define EGR_VLAN_XLATE_PARITY_STATUS_0r 1549
#define EGR_VLAN_XLATE_PARITY_STATUS_1r 1550
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r 1551
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r 1552
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r 1553
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r 1554
#define EGR_VXLT_CAM_BIST_CONFIGr 1555
#define EGR_VXLT_CAM_BIST_CONTROLr 1556
#define EGR_VXLT_CAM_BIST_DBG_DATAr 1557
#define EGR_VXLT_CAM_BIST_S10_STATUSr 1558
#define EGR_VXLT_CAM_BIST_S2_STATUSr 1559
#define EGR_VXLT_CAM_BIST_S3_STATUSr 1560
#define EGR_VXLT_CAM_BIST_S5_STATUSr 1561
#define EGR_VXLT_CAM_BIST_S6_STATUSr 1562
#define EGR_VXLT_CAM_BIST_S8_STATUSr 1563
#define EGR_VXLT_CAM_BIST_STATUSr 1564
#define EGR_VXLT_CAM_CONTROLr 1565
#define EGR_WLAN_DVP_PARITY_STATUS_INTRr 1566
#define EGR_WLAN_DVP_PARITY_STATUS_NACKr 1567
#define EGR_XQ0_DBUF_PARITY_CONTROLr 1568
#define EGR_XQ0_DBUF_PARITY_STATUSr 1569
#define EGR_XQ0_PFC_CONTROLr 1570
#define EGR_XQ1_DBUF_PARITY_CONTROLr 1571
#define EGR_XQ1_DBUF_PARITY_STATUSr 1572
#define EGR_XQ1_PFC_CONTROLr 1573
#define EGR_XQ2_DBUF_PARITY_CONTROLr 1574
#define EGR_XQ2_DBUF_PARITY_STATUSr 1575
#define EGR_XQ2_PFC_CONTROLr 1576
#define EGR_XQ3_DBUF_PARITY_CONTROLr 1577
#define EGR_XQ3_DBUF_PARITY_STATUSr 1578
#define EGR_XQ3_PFC_CONTROLr 1579
#define EHCPM_RAM_DBGCTRLr 1580
#define EHG_RX_CONTROLr 1581
#define EHG_RX_PKT_DROPr 1582
#define EHG_TPIDr 1583
#define EHG_TX_CONTROLr 1584
#define EHG_TX_IPV4IDr 1585
#define EL3_RAM_CONTROLr 1586
#define EL3_RAM_DBGCTRLr 1587
#define EL3_TM_REG_1r 1588
#define EMIRROR_CONTROLr 1589
#define EMIRROR_CONTROL1r 1590
#define EMIRROR_CONTROL1_64r 1591
#define EMIRROR_CONTROL1_PARITY_CONTROLr 1592
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr 1593
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr 1594
#define EMIRROR_CONTROL2_64r 1595
#define EMIRROR_CONTROL2_PARITY_CONTROLr 1596
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr 1597
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr 1598
#define EMIRROR_CONTROL3_64r 1599
#define EMIRROR_CONTROL3_PARITY_CONTROLr 1600
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr 1601
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr 1602
#define EMIRROR_CONTROL_64r 1603
#define EMIRROR_CONTROL_HIr 1604
#define EMIRROR_CONTROL_PARITY_CONTROLr 1605
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr 1606
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr 1607
#define EMMU_FUSE_DEBUG0r 1608
#define EMMU_FUSE_DEBUG1r 1609
#define EMMU_FUSE_DEBUG2r 1610
#define EM_MTP_INDEXr 1611
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 1612
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 1613
#define EPC_EGR_DBGr 1614
#define EPC_EGR_PKT_DROP_CTLr 1615
#define EPC_EGR_SNGL_OUTr 1616
#define EPC_EGR_SNGL_PKTr 1617
#define EPC_FFP_CONFIGr 1618
#define EPC_INGRESS_DEBUGr 1619
#define EPC_LINKr 1620
#define EPC_LINK_BMAPr 1621
#define EPC_LINK_BMAP_64r 1622
#define EPC_LINK_BMAP_HIr 1623
#define EPC_VLAN_FWD_STATEr 1624
#define EP_BISRr 1625
#define EP_BUFFER_WATER_MARKr 1626
#define EP_CLASS_RESOLUTION_ECC_STATUSr 1627
#define EP_CM_BUFFER_ECC_STATUSr 1628
#define EP_CONFIGr 1629
#define EP_DATAPATH_INTR_ENABLEr 1630
#define EP_DEBUGr 1631
#define EP_DEST_PORT_MAP_ECC_STATUSr 1632
#define EP_DROP_STICKYr 1633
#define EP_ECC_DEBUGr 1634
#define EP_ECC_ERRORr 1635
#define EP_ECC_ERROR_MASKr 1636
#define EP_ERROR_DROPr 1637
#define EP_ERROR_PKT_XMTr 1638
#define EP_FLUSH_DROPr 1639
#define EP_INTERFACE0_AGED_DROPr 1640
#define EP_INTERFACE0_CONFIGr 1641
#define EP_INTERFACE0_PKT_XMT_BYTEr 1642
#define EP_INTERFACE0_PKT_XMT_CTRLr 1643
#define EP_INTERFACE0_PKT_XMT_PKTr 1644
#define EP_INTERFACE0_REQUEST_STATUSr 1645
#define EP_INTERFACE1_AGED_DROPr 1646
#define EP_INTERFACE1_CONFIGr 1647
#define EP_INTERFACE1_PKT_XMT_BYTEr 1648
#define EP_INTERFACE1_PKT_XMT_CTRLr 1649
#define EP_INTERFACE1_PKT_XMT_PKTr 1650
#define EP_INTERFACE1_REQUEST_STATUSr 1651
#define EP_INTERFACE2_AGED_DROPr 1652
#define EP_INTERFACE2_CONFIGr 1653
#define EP_INTERFACE2_PKT_XMT_BYTEr 1654
#define EP_INTERFACE2_PKT_XMT_CTRLr 1655
#define EP_INTERFACE2_PKT_XMT_PKTr 1656
#define EP_INTERFACE2_REQUEST_STATUSr 1657
#define EP_INTERFACE3_AGED_DROPr 1658
#define EP_INTERFACE3_CONFIGr 1659
#define EP_INTERFACE3_PKT_XMT_BYTEr 1660
#define EP_INTERFACE3_PKT_XMT_CTRLr 1661
#define EP_INTERFACE3_PKT_XMT_PKTr 1662
#define EP_INTERFACE3_REQUEST_STATUSr 1663
#define EP_INTERFACE4_AGED_DROPr 1664
#define EP_INTERFACE4_CONFIGr 1665
#define EP_INTERFACE4_PKT_XMT_BYTEr 1666
#define EP_INTERFACE4_PKT_XMT_CTRLr 1667
#define EP_INTERFACE4_PKT_XMT_PKTr 1668
#define EP_INTERFACE4_REQUEST_STATUSr 1669
#define EP_INTERFACE5_AGED_DROPr 1670
#define EP_INTERFACE5_CONFIGr 1671
#define EP_INTERFACE5_PKT_XMT_BYTEr 1672
#define EP_INTERFACE5_PKT_XMT_CTRLr 1673
#define EP_INTERFACE5_PKT_XMT_PKTr 1674
#define EP_INTERFACE5_REQUEST_STATUSr 1675
#define EP_INTERFACE6_AGED_DROPr 1676
#define EP_INTERFACE6_CONFIGr 1677
#define EP_INTERFACE6_PKT_XMT_BYTEr 1678
#define EP_INTERFACE6_PKT_XMT_CTRLr 1679
#define EP_INTERFACE6_PKT_XMT_PKTr 1680
#define EP_INTERFACE6_REQUEST_STATUSr 1681
#define EP_INTR0_ENABLEr 1682
#define EP_INTR0_STATUSr 1683
#define EP_INTR1_ENABLEr 1684
#define EP_INTR1_STATUSr 1685
#define EP_INTR_ENABLEr 1686
#define EP_INTR_STATUSr 1687
#define EP_MEM_DEBUG0r 1688
#define EP_OI2QB_MAP_ECC_STATUSr 1689
#define EP_PARITY_INTR_STATUSr 1690
#define EP_REQP_BUFFER_ECC_STATUSr 1691
#define EP_STATS_CTRL_ECC_STATUSr 1692
#define EP_TRACE_IF_CONTROLr 1693
#define EP_TRACE_IF_COUNTERr 1694
#define EP_TRACE_IF_FIELD_MASK0r 1695
#define EP_TRACE_IF_FIELD_MASK1r 1696
#define EP_TRACE_IF_FIELD_MASK2r 1697
#define EP_TRACE_IF_FIELD_MASK3r 1698
#define EP_TRACE_IF_FIELD_MASK4r 1699
#define EP_TRACE_IF_FIELD_VALUE0r 1700
#define EP_TRACE_IF_FIELD_VALUE1r 1701
#define EP_TRACE_IF_FIELD_VALUE2r 1702
#define EP_TRACE_IF_FIELD_VALUE3r 1703
#define EP_TRACE_IF_FIELD_VALUE4r 1704
#define EP_TRACE_IF_STATUSr 1705
#define EP_TRACE_IF_STATUS_MASKr 1706
#define EP_XMT_FIFO_FULLr 1707
#define EP_XMT_FIFO_FULL_MASKr 1708
#define EP_XP_BUFFER_ECC_STATUSr 1709
#define ERBFIFO_STATUSr 1710
#define ERB_CTLr 1711
#define ERB_INTR_CLEARr 1712
#define ERB_INTR_ENABLEr 1713
#define ERB_INTR_STATUSr 1714
#define ERB_IPCF_PTR_MISMATCH_INFOr 1715
#define ERROR_CCM_DEFECT_STATUSr 1716
#define ES01C_ERB_CTLr 1717
#define ES01C_EXTFP_POLICY_DED_INFOr 1718
#define ES01C_EXTFP_POLICY_SEC_INFOr 1719
#define ES01C_FP0RSPFIFO_RS_CTLr 1720
#define ES01C_FP0RSPFIFO_RS_STATUSr 1721
#define ES01C_FP1RSPFIFO_RS_CTLr 1722
#define ES01C_FP1RSPFIFO_RS_STATUSr 1723
#define ES01C_FPCREQFIFO_WS_STATUSr 1724
#define ES01C_INTR_CLEARr 1725
#define ES01C_INTR_ENABLEr 1726
#define ES01C_INTR_STATUSr 1727
#define ES01C_L2L3RSPFIFO_RS_CTLr 1728
#define ES01C_L2L3RSPFIFO_RS_STATUSr 1729
#define ES01_ADFPCNTR_DED_INFOr 1730
#define ES01_ADFPCNTR_SEC_INFOr 1731
#define ES01_ADL2DST_DED_INFOr 1732
#define ES01_ADL2DST_SEC_INFOr 1733
#define ES01_ADL2SRC_DED_INFOr 1734
#define ES01_ADL2SRC_SEC_INFOr 1735
#define ES01_ADL3DST_DED_INFOr 1736
#define ES01_ADL3DST_SEC_INFOr 1737
#define ES01_ADL3SRC_DED_INFOr 1738
#define ES01_ADL3SRC_SEC_INFOr 1739
#define ES01_ADREQ0FIFO_RS_CTLr 1740
#define ES01_ADREQ0FIFO_RS_STATUSr 1741
#define ES01_ADREQ1FIFO_RS_CTLr 1742
#define ES01_ADREQ1FIFO_RS_STATUSr 1743
#define ES01_BYT_CNT_WRAP_INFOr 1744
#define ES01_INTR_CLEARr 1745
#define ES01_INTR_ENABLEr 1746
#define ES01_INTR_STATUSr 1747
#define ES01_MISC_CTLr 1748
#define ES01_MISC_STATUSr 1749
#define ES01_PKT_CNT_WRAP_INFOr 1750
#define ES0_DDR36_CONFIG_REG1_ISr 1751
#define ES0_DDR36_CONFIG_REG2_ISr 1752
#define ES0_DDR36_CONFIG_REG3_ISr 1753
#define ES0_DDR36_STATUS_REG1_ISr 1754
#define ES0_DDR36_STATUS_REG2_ISr 1755
#define ES0_DTU_ATE_STS0r 1756
#define ES0_DTU_ATE_STS1r 1757
#define ES0_DTU_ATE_STS2r 1758
#define ES0_DTU_ATE_STS3r 1759
#define ES0_DTU_ATE_STS4r 1760
#define ES0_DTU_ATE_TMODEr 1761
#define ES0_DTU_LTE_ADR0r 1762
#define ES0_DTU_LTE_ADR1r 1763
#define ES0_DTU_LTE_D0F_0r 1764
#define ES0_DTU_LTE_D0F_1r 1765
#define ES0_DTU_LTE_D0R_0r 1766
#define ES0_DTU_LTE_D0R_1r 1767
#define ES0_DTU_LTE_D1F_0r 1768
#define ES0_DTU_LTE_D1F_1r 1769
#define ES0_DTU_LTE_D1R_0r 1770
#define ES0_DTU_LTE_D1R_1r 1771
#define ES0_DTU_LTE_STS_DONEr 1772
#define ES0_DTU_LTE_STS_ERR_ADRr 1773
#define ES0_DTU_LTE_STS_ERR_DF_0r 1774
#define ES0_DTU_LTE_STS_ERR_DF_1r 1775
#define ES0_DTU_LTE_STS_ERR_DR_0r 1776
#define ES0_DTU_LTE_STS_ERR_DR_1r 1777
#define ES0_DTU_LTE_TMODE0r 1778
#define ES0_DTU_LTE_TMODE1r 1779
#define ES0_DTU_MODEr 1780
#define ES0_MCU_ENr 1781
#define ES0_MCU_STATUSr 1782
#define ES0_SRAM_CTLr 1783
#define ES1_DDR36_CONFIG_REG1_ISr 1784
#define ES1_DDR36_CONFIG_REG2_ISr 1785
#define ES1_DDR36_CONFIG_REG3_ISr 1786
#define ES1_DDR36_STATUS_REG1_ISr 1787
#define ES1_DDR36_STATUS_REG2_ISr 1788
#define ES1_DTU_ATE_STS0r 1789
#define ES1_DTU_ATE_STS1r 1790
#define ES1_DTU_ATE_STS2r 1791
#define ES1_DTU_ATE_STS3r 1792
#define ES1_DTU_ATE_STS4r 1793
#define ES1_DTU_ATE_TMODEr 1794
#define ES1_DTU_LTE_ADR0r 1795
#define ES1_DTU_LTE_ADR1r 1796
#define ES1_DTU_LTE_D0F_0r 1797
#define ES1_DTU_LTE_D0F_1r 1798
#define ES1_DTU_LTE_D0R_0r 1799
#define ES1_DTU_LTE_D0R_1r 1800
#define ES1_DTU_LTE_D1F_0r 1801
#define ES1_DTU_LTE_D1F_1r 1802
#define ES1_DTU_LTE_D1R_0r 1803
#define ES1_DTU_LTE_D1R_1r 1804
#define ES1_DTU_LTE_STS_DONEr 1805
#define ES1_DTU_LTE_STS_ERR_ADRr 1806
#define ES1_DTU_LTE_STS_ERR_DF_0r 1807
#define ES1_DTU_LTE_STS_ERR_DF_1r 1808
#define ES1_DTU_LTE_STS_ERR_DR_0r 1809
#define ES1_DTU_LTE_STS_ERR_DR_1r 1810
#define ES1_DTU_LTE_TMODE0r 1811
#define ES1_DTU_LTE_TMODE1r 1812
#define ES1_DTU_MODEr 1813
#define ES1_MCU_ENr 1814
#define ES1_MCU_STATUSr 1815
#define ES1_SRAM_CTLr 1816
#define ESA0r 1817
#define ESA1r 1818
#define ESA2r 1819
#define ESCONFIGr 1820
#define ESM_AGE_CNTr 1821
#define ESM_CTLr 1822
#define ESM_ERR_CTLr 1823
#define ESM_KEYGEN_CTLr 1824
#define ESM_L2_AGE_CTLr 1825
#define ESM_L2_AGE_STATUSr 1826
#define ESM_MISC_STATUSr 1827
#define ESM_MODE_PER_PORTr 1828
#define ESM_PER_PORT_AGE_CONTROLr 1829
#define ESM_PER_PORT_REPL_CONTROLr 1830
#define ESM_PPA_STATUSr 1831
#define ESTDMCONFIGr 1832
#define ES_BYPASSMMUr 1833
#define ES_CONFIGr 1834
#define ES_CPU_SCHEDULERr 1835
#define ES_DEBUG3r 1836
#define ES_DEBUG4r 1837
#define ES_ECC_DEBUG0r 1838
#define ES_ECC_DEBUG1r 1839
#define ES_ECC_ERRORr 1840
#define ES_ECC_ERROR_MASKr 1841
#define ES_ECC_STATUS0r 1842
#define ES_ECC_STATUS1r 1843
#define ES_ECC_STATUS2r 1844
#define ES_ECC_STATUS3r 1845
#define ES_ECC_STATUS4r 1846
#define ES_ECC_STATUS5r 1847
#define ES_ECC_STATUS6r 1848
#define ES_ECC_STATUS7r 1849
#define ES_ECC_STATUS8r 1850
#define ES_ECC_STATUS9r 1851
#define ES_ECC_STATUS10r 1852
#define ES_LL_FC_CONFIGr 1853
#define ES_PURGEQ_PORT_ENABLEr 1854
#define ES_QUEUE_TO_PRIOr 1855
#define ES_QUEUE_TO_PRIO_P54r 1856
#define ES_TM_ENABLE_DEBUG2r 1857
#define ES_TRACE_IF_CONTROLr 1858
#define ES_TRACE_IF_COUNTERr 1859
#define ES_TRACE_IF_FIELD_MASK0r 1860
#define ES_TRACE_IF_FIELD_VALUE0r 1861
#define ES_TRACE_IF_STATUSr 1862
#define ES_TRACE_IF_STATUS_MASKr 1863
#define ETC_CTLr 1864
#define ETU_ATE_CONFIG_REG2_ISr 1865
#define ETU_BKGND_PROC_ERR_INFOr 1866
#define ETU_BKGND_PROC_SEC_INFOr 1867
#define ETU_DDR72_CONFIG_REG1_ISr 1868
#define ETU_DDR72_CONFIG_REG2_ISr 1869
#define ETU_DDR72_CONFIG_REG3_ISr 1870
#define ETU_DDR72_STATUS_REG1_ISr 1871
#define ETU_DDR72_STATUS_REG2_ISr 1872
#define ETU_DDR72_STATUS_REG3_ISr 1873
#define ETU_DFT_CTLr 1874
#define ETU_DFT_CTL2r 1875
#define ETU_DTU_ATE_CAPT_DATr 1876
#define ETU_DTU_ATE_CONFIG_REG1_ISr 1877
#define ETU_DTU_ATE_EXP_DATr 1878
#define ETU_DTU_ATE_STS1r 1879
#define ETU_ET_INST_REQr 1880
#define ETU_ET_INST_STATUSr 1881
#define ETU_INST_OPCr 1882
#define ETU_INTR_CLEARr 1883
#define ETU_INTR_ENABLEr 1884
#define ETU_INTR_STATUSr 1885
#define ETU_INT_MEM_RSTr 1886
#define ETU_L2MODFIFO_STATUSr 1887
#define ETU_L2SEARCH72_INSTr 1888
#define ETU_LTE_BIST_CTLr 1889
#define ETU_LTE_BIST_REF_SEARCH0r 1890
#define ETU_LTE_BIST_REF_SEARCH1r 1891
#define ETU_LTE_BIST_STATUSr 1892
#define ETU_LUREQFIFO_RS_CTLr 1893
#define ETU_LUREQFIFO_RS_STATUSr 1894
#define ETU_RDDATA72_INSTr 1895
#define ETU_RDMASK72_INSTr 1896
#define ETU_RSLT_DAT0r 1897
#define ETU_RSLT_DAT1r 1898
#define ETU_RSLT_DAT2r 1899
#define ETU_S0_RBUS_PERR_INFOr 1900
#define ETU_S1_RBUS_PERR_INFOr 1901
#define ETU_SBUS_CMD_ERR_INFO1r 1902
#define ETU_SBUS_CMD_ERR_INFO2r 1903
#define ETU_SBUS_CMD_SEC_INFOr 1904
#define ETU_SEARCH0_RESULTr 1905
#define ETU_SEARCH1_RESULTr 1906
#define ETU_WRDM72_INSTr 1907
#define EVLAN_RAM_DBGCTRLr 1908
#define EVLAN_TM_REG_1r 1909
#define EVLAN_WW_REG_1r 1910
#define EVTX_ENTRY_SRCH_AVAILr 1911
#define EVXLT_RAM_CONTROL_1r 1912
#define EVXLT_RAM_CONTROL_2r 1913
#define EVXLT_RAM_DBGCTRLr 1914
#define EVXLT_TM_REG_1r 1915
#define EVXLT_WW_REG_1r 1916
#define EXT_IFP_ACT_PARITY_CONTROLr 1917
#define EXT_IFP_ACT_PARITY_STATUS_INTRr 1918
#define EXT_IFP_ACT_PARITY_STATUS_NACKr 1919
#define EXT_TCAM_ATTRr 1920
#define EXT_TCAM_CONFIG_0r 1921
#define FAST_TX_FLUSHr 1922
#define FD_BAD_MVR_DROP_COUNTr 1923
#define FD_CFAPFULLTHRESHOLDr 1924
#define FD_CFAPPOOLSIZEr 1925
#define FD_CONFIGr 1926
#define FD_ECC_DEBUGr 1927
#define FD_ECC_ERRORr 1928
#define FD_ECC_ERROR_MASKr 1929
#define FD_FCT_ECC_STATUSr 1930
#define FD_GMT_ECC_STATUSr 1931
#define FD_LAG0_0r 1932
#define FD_LAG0_1r 1933
#define FD_LAG0_2r 1934
#define FD_LAG0_3r 1935
#define FD_LAG0_4r 1936
#define FD_LAG1_0r 1937
#define FD_LAG1_1r 1938
#define FD_LAG1_2r 1939
#define FD_LAG1_3r 1940
#define FD_LAG1_4r 1941
#define FD_MDB_A_ECC_STATUSr 1942
#define FD_MDB_B_ECC_STATUSr 1943
#define FD_NULL_MVR_DROP_COUNTr 1944
#define FD_PACKET_DROP_COUNTr 1945
#define FD_PACKET_DROP_COUNT_REDr 1946
#define FD_PACKET_DROP_COUNT_YELLOWr 1947
#define FD_PORT_ENABLE_0r 1948
#define FD_PORT_ENABLE_1r 1949
#define FD_PORT_ENABLE_2r 1950
#define FD_PORT_ENABLE_3r 1951
#define FD_PORT_ENABLE_4r 1952
#define FD_SVT_ECC_STATUSr 1953
#define FD_TMr 1954
#define FD_TOTAL_BUFFER_COUNTr 1955
#define FD_TOTAL_BUFFER_LIMITr 1956
#define FD_TOTAL_BUFFER_LIMIT_REDr 1957
#define FD_TOTAL_BUFFER_LIMIT_YELLOWr 1958
#define FD_TRACE_IF_CAPT_0r 1959
#define FD_TRACE_IF_CAPT_1r 1960
#define FD_TRACE_IF_CAPT_2r 1961
#define FD_TRACE_IF_CONTROLr 1962
#define FD_TRACE_IF_COUNTERr 1963
#define FD_TRACE_IF_FIELD_MASK0r 1964
#define FD_TRACE_IF_FIELD_MASK1r 1965
#define FD_TRACE_IF_FIELD_MASK2r 1966
#define FD_TRACE_IF_FIELD_MASK3r 1967
#define FD_TRACE_IF_FIELD_VALUE0r 1968
#define FD_TRACE_IF_FIELD_VALUE1r 1969
#define FD_TRACE_IF_FIELD_VALUE2r 1970
#define FD_TRACE_IF_FIELD_VALUE3r 1971
#define FD_TRACE_IF_STATUSr 1972
#define FD_TRACE_IF_STATUS_MASKr 1973
#define FE_CLRTr 1974
#define FE_EXCESSIVE_DEFER_LIMITr 1975
#define FE_IPGRr 1976
#define FE_IPGTr 1977
#define FE_MAC1r 1978
#define FE_MAC2r 1979
#define FE_MAXFr 1980
#define FE_SUPPr 1981
#define FE_TESTr 1982
#define FFM_ECC_DEBUG0r 1983
#define FFM_ECC_DEBUG1r 1984
#define FFM_ECC_ERRORr 1985
#define FFM_ECC_ERROR_MASKr 1986
#define FFM_ECC_STATUS0r 1987
#define FFM_ECC_STATUS1r 1988
#define FFM_ECC_STATUS2r 1989
#define FFM_ECC_STATUS3r 1990
#define FFM_ECC_STATUS4r 1991
#define FFM_ECC_STATUS5r 1992
#define FFM_ECC_STATUS6r 1993
#define FFM_ECC_STATUS7r 1994
#define FFM_ECC_STATUS8r 1995
#define FFM_ECC_STATUS9r 1996
#define FFM_ECC_STATUS10r 1997
#define FFM_ECC_STATUS11r 1998
#define FFM_ECC_STATUS12r 1999
#define FFP_CAMBIST_EFSTAT_S2r 2000
#define FFP_CAMBIST_EFSTAT_S3r 2001
#define FFP_CAMBIST_EFSTAT_S5r 2002
#define FFP_CAMBIST_EFSTAT_S6r 2003
#define FFP_CAMBIST_EPSTAT_S2r 2004
#define FFP_CAMBIST_EPSTAT_S3r 2005
#define FFP_CAMBIST_EPSTAT_S5r 2006
#define FFP_CAMBIST_EPSTAT_S6r 2007
#define FFP_CAMBIST_OFSTAT_S2r 2008
#define FFP_CAMBIST_OFSTAT_S3r 2009
#define FFP_CAMBIST_OFSTAT_S5r 2010
#define FFP_CAMBIST_OFSTAT_S6r 2011
#define FFP_CAMBIST_OPSTAT_S2r 2012
#define FFP_CAMBIST_OPSTAT_S3r 2013
#define FFP_CAMBIST_OPSTAT_S5r 2014
#define FFP_CAMBIST_OPSTAT_S6r 2015
#define FFP_IRULERESULTr 2016
#define FFP_TEST_CTRLr 2017
#define FF_CONFIGr 2018
#define FF_DEF_POINTERSr 2019
#define FF_FC_CTRL_NUMBERr 2020
#define FF_FC_CTRL_POINTERSr 2021
#define FF_FC_UNDERFLOWr 2022
#define FF_FC_UNDERFLOW_STATUSr 2023
#define FF_FC_UNDERFLOW_STATUS_MASKr 2024
#define FF_FLUSHr 2025
#define FF_TRACE_IF_CAPT_0r 2026
#define FF_TRACE_IF_CONTROLr 2027
#define FF_TRACE_IF_COUNTERr 2028
#define FF_TRACE_IF_FIELD_MASK0r 2029
#define FF_TRACE_IF_FIELD_MASK1r 2030
#define FF_TRACE_IF_FIELD_MASK2r 2031
#define FF_TRACE_IF_FIELD_MASK3r 2032
#define FF_TRACE_IF_FIELD_MASK4r 2033
#define FF_TRACE_IF_FIELD_MASK5r 2034
#define FF_TRACE_IF_FIELD_VALUE0r 2035
#define FF_TRACE_IF_FIELD_VALUE1r 2036
#define FF_TRACE_IF_FIELD_VALUE2r 2037
#define FF_TRACE_IF_FIELD_VALUE3r 2038
#define FF_TRACE_IF_FIELD_VALUE4r 2039
#define FF_TRACE_IF_FIELD_VALUE5r 2040
#define FF_TRACE_IF_STATUSr 2041
#define FF_TRACE_IF_STATUS_MASKr 2042
#define FIFO_CACHE_DEBUGr 2043
#define FIRST_FRAGMENT_DROP_STATE_CELLr 2044
#define FIRST_FRAGMENT_DROP_STATE_PACKETr 2045
#define FLEXIBLE_IPV6_EXT_HDRr 2046
#define FLUSH_CONTROLr 2047
#define FORCE_LINK_ENABLE_Ar 2048
#define FORCE_LINK_ENABLE_Br 2049
#define FP_CAM_BIST_CONFIGr 2050
#define FP_CAM_BIST_CONTROLr 2051
#define FP_CAM_BIST_DBG_DATAr 2052
#define FP_CAM_BIST_DBG_DATA_VALIDr 2053
#define FP_CAM_BIST_DEBUG_SENDr 2054
#define FP_CAM_BIST_ENABLEr 2055
#define FP_CAM_BIST_ENABLE_LOWERr 2056
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 2057
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 2058
#define FP_CAM_BIST_ENABLE_UPPERr 2059
#define FP_CAM_BIST_S10_STATUSr 2060
#define FP_CAM_BIST_S12_STATUSr 2061
#define FP_CAM_BIST_S14_STATUSr 2062
#define FP_CAM_BIST_S15_STATUSr 2063
#define FP_CAM_BIST_S2_STATUSr 2064
#define FP_CAM_BIST_S3_STATUSr 2065
#define FP_CAM_BIST_S5_STATUSr 2066
#define FP_CAM_BIST_S6_STATUSr 2067
#define FP_CAM_BIST_S8_STATUSr 2068
#define FP_CAM_BIST_STATUSr 2069
#define FP_CAM_CONTROLr 2070
#define FP_CAM_CONTROL_15r 2071
#define FP_CAM_CONTROL_14_THRU_10r 2072
#define FP_CAM_CONTROL_4_THRU_0r 2073
#define FP_CAM_CONTROL_9_THRU_5r 2074
#define FP_CAM_CONTROL_LOWERr 2075
#define FP_CAM_CONTROL_SLICE_11_8r 2076
#define FP_CAM_CONTROL_SLICE_15_8r 2077
#define FP_CAM_CONTROL_SLICE_7_0r 2078
#define FP_CAM_CONTROL_TM_7_THRU_0r 2079
#define FP_CAM_CONTROL_UPPERr 2080
#define FP_CAM_DEBUG_CONTROLr 2081
#define FP_CAM_DEBUG_DATAr 2082
#define FP_CAM_DEBUG_DATA_0r 2083
#define FP_CAM_DEBUG_DATA_1r 2084
#define FP_CAM_DEBUG_DATA_2r 2085
#define FP_CAM_DEBUG_DATA_3r 2086
#define FP_CAM_DEBUG_DATA_4r 2087
#define FP_CAM_DEBUG_DATA_5r 2088
#define FP_CAM_DEBUG_GLOBAL_MASKr 2089
#define FP_CAM_DEBUG_SENDr 2090
#define FP_CAM_ENABLEr 2091
#define FP_CAM_SAM_1r 2092
#define FP_CAM_SAM_2r 2093
#define FP_DOUBLE_WIDE_F4_SELECTr 2094
#define FP_ECMP_HASH_CONTROLr 2095
#define FP_F4_SELECTr 2096
#define FP_FIELD_SEL_PARITY_CONTROLr 2097
#define FP_FIELD_SEL_PARITY_STATUS_INTRr 2098
#define FP_FIELD_SEL_PARITY_STATUS_NACKr 2099
#define FP_FORCE_FORWARDING_FIELDr 2100
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 2101
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 2102
#define FP_METER_CONTROLr 2103
#define FP_METER_SELECTr 2104
#define FP_METER_TM_CONTROLr 2105
#define FP_NON_ROTATED_CAM_CONTROLr 2106
#define FP_POLICY_CONTROLr 2107
#define FP_POLICY_PARITY_CONTROLr 2108
#define FP_POLICY_PARITY_STATUSr 2109
#define FP_POLICY_TABLE_TM_CONTROLr 2110
#define FP_POLICY_TM_LOWERr 2111
#define FP_POLICY_TM_UPPERr 2112
#define FP_RAM_DBGCTRLr 2113
#define FP_ROTATED_CAM_CONTROLr 2114
#define FP_SLICE_CONFIGr 2115
#define FP_SLICE_ENABLEr 2116
#define FP_SLICE_INDEX_CONTROLr 2117
#define FP_SLICE_METER_MAP_ENABLEr 2118
#define FP_UDF_PARITY_CONTROLr 2119
#define FP_UDF_PARITY_STATUS_INTRr 2120
#define FP_UDF_PARITY_STATUS_NACKr 2121
#define FREE_CELLPTRS_CG0_CH0r 2122
#define FREE_CELLPTRS_CG0_CH1r 2123
#define FREE_CELLPTRS_CG1_CH0r 2124
#define FREE_CELLPTRS_CG1_CH1r 2125
#define FREE_CELLPTRS_CH0r 2126
#define FREE_CELLPTRS_CH1r 2127
#define FRM_LENGTHr 2128
#define FR_CONFIG0r 2129
#define FR_CONFIG1r 2130
#define FR_CONFIG2r 2131
#define FR_CONFIG3r 2132
#define FR_CONFIG4r 2133
#define FR_CONFIG5r 2134
#define FR_CONFIG6r 2135
#define FR_CONFIG7r 2136
#define FR_CONFIG8r 2137
#define FR_CONFIG9r 2138
#define FR_CONFIG10r 2139
#define FR_CONFIG11r 2140
#define FR_CONFIG12r 2141
#define FR_CONFIG13r 2142
#define FR_CONFIG14r 2143
#define FR_CONFIG15r 2144
#define FR_CONFIG16r 2145
#define FR_CONFIG17r 2146
#define FR_DEBUGr 2147
#define FR_ECC_DEBUGr 2148
#define FR_ECC_ERROR0r 2149
#define FR_ECC_ERROR0_MASKr 2150
#define FR_ECC_STATUS0r 2151
#define FR_ECC_STATUS1r 2152
#define FR_ERROR0r 2153
#define FR_ERROR1r 2154
#define FR_ERROR2r 2155
#define FR_ERROR3r 2156
#define FR_ERROR4r 2157
#define FR_ERROR5r 2158
#define FR_ERROR6r 2159
#define FR_ERROR7r 2160
#define FR_ERROR8r 2161
#define FR_ERROR0_MASKr 2162
#define FR_ERROR1_MASKr 2163
#define FR_ERROR2_MASKr 2164
#define FR_ERROR3_MASKr 2165
#define FR_ERROR4_MASKr 2166
#define FR_ERROR5_MASKr 2167
#define FR_ERROR6_MASKr 2168
#define FR_ERROR7_MASKr 2169
#define FR_ERROR8_MASKr 2170
#define FR_FLOW_CTL_GLOBALr 2171
#define FR_FLOW_CTL_GLOBAL_CNTr 2172
#define FR_FLOW_CTL_UNICASTr 2173
#define FR_FLOW_CTL_UNICAST_CNTr 2174
#define FR_FULL_STATUS_DEBUG0r 2175
#define FR_FULL_STATUS_DEBUG1r 2176
#define FR_FULL_STATUS_DEBUG2r 2177
#define FR_FULL_STATUS_DEBUG3r 2178
#define FR_FULL_STATUS_DEBUG4r 2179
#define FR_FULL_STATUS_DEBUG5r 2180
#define FR_FULL_STATUS_DEBUG6r 2181
#define FR_FULL_STATUS_DEBUG7r 2182
#define FR_FULL_STATUS_DEBUG8r 2183
#define FR_MATRIX_OVERFLOW_STATUS0r 2184
#define FR_MATRIX_OVERFLOW_STATUS1r 2185
#define FR_PARTIAL_PKT_CNT_Ar 2186
#define FR_PARTIAL_PKT_CNT_Br 2187
#define FR_PKT_CNT_Ar 2188
#define FR_PKT_CNT_Br 2189
#define FR_RAM_TM0r 2190
#define FR_SC0_LINK_EN_REMAP0r 2191
#define FR_SC0_LINK_EN_REMAP1r 2192
#define FR_SC0_LINK_EN_REMAP2r 2193
#define FR_SC0_LINK_EN_REMAP3r 2194
#define FR_SC1_LINK_EN_REMAP0r 2195
#define FR_SC1_LINK_EN_REMAP1r 2196
#define FR_SC1_LINK_EN_REMAP2r 2197
#define FR_SC1_LINK_EN_REMAP3r 2198
#define FR_SF_BUFFER_WATER_MARKr 2199
#define FR_SKEW_STATUS0r 2200
#define FR_SKEW_STATUS1r 2201
#define FR_STATUS0r 2202
#define FR_STATUS1r 2203
#define FR_STATUS2r 2204
#define FR_STATUS3r 2205
#define FR_TRACE_IF_CAPT_0r 2206
#define FR_TRACE_IF_CAPT_1r 2207
#define FR_TRACE_IF_CAPT_2r 2208
#define FR_TRACE_IF_CAPT_3r 2209
#define FR_TRACE_IF_CONTROLr 2210
#define FR_TRACE_IF_COUNTERr 2211
#define FR_TRACE_IF_FIELD_MASK0r 2212
#define FR_TRACE_IF_FIELD_VALUE0r 2213
#define FR_TRACE_IF_STATUSr 2214
#define FR_TRACE_IF_STATUS_MASKr 2215
#define FR_TS_TEST_CNT_Ar 2216
#define FR_TS_TEST_CNT_Br 2217
#define FUSE_REGS_FP_TCAM0r 2218
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 2219
#define FUSE_REGS_L2_ENTRY_0r 2220
#define FUSE_REGS_L2_ENTRY_1r 2221
#define FUSE_REGS_VLAN_MAC_0r 2222
#define GE0_GBODE_CELL_CNTr 2223
#define GE0_GBODE_CELL_REQ_CNTr 2224
#define GE0_GBOD_OVRFLWr 2225
#define GE10_GBODE_CELL_CNTr 2226
#define GE10_GBODE_CELL_REQ_CNTr 2227
#define GE10_GBOD_OVRFLWr 2228
#define GE11_GBODE_CELL_CNTr 2229
#define GE11_GBODE_CELL_REQ_CNTr 2230
#define GE11_GBOD_OVRFLWr 2231
#define GE1_GBODE_CELL_CNTr 2232
#define GE1_GBODE_CELL_REQ_CNTr 2233
#define GE1_GBOD_OVRFLWr 2234
#define GE2_GBODE_CELL_CNTr 2235
#define GE2_GBODE_CELL_REQ_CNTr 2236
#define GE2_GBOD_OVRFLWr 2237
#define GE3_GBODE_CELL_CNTr 2238
#define GE3_GBODE_CELL_REQ_CNTr 2239
#define GE3_GBOD_OVRFLWr 2240
#define GE4_GBODE_CELL_CNTr 2241
#define GE4_GBODE_CELL_REQ_CNTr 2242
#define GE4_GBOD_OVRFLWr 2243
#define GE5_GBODE_CELL_CNTr 2244
#define GE5_GBODE_CELL_REQ_CNTr 2245
#define GE5_GBOD_OVRFLWr 2246
#define GE6_GBODE_CELL_CNTr 2247
#define GE6_GBODE_CELL_REQ_CNTr 2248
#define GE6_GBOD_OVRFLWr 2249
#define GE7_GBODE_CELL_CNTr 2250
#define GE7_GBODE_CELL_REQ_CNTr 2251
#define GE7_GBOD_OVRFLWr 2252
#define GE8_GBODE_CELL_CNTr 2253
#define GE8_GBODE_CELL_REQ_CNTr 2254
#define GE8_GBOD_OVRFLWr 2255
#define GE9_GBODE_CELL_CNTr 2256
#define GE9_GBODE_CELL_REQ_CNTr 2257
#define GE9_GBOD_OVRFLWr 2258
#define GEGR_ENABLEr 2259
#define GE_EGR_PKT_DROP_CTLr 2260
#define GE_GBODE_CELL_CNTr 2261
#define GE_GBODE_CELL_REQ_CNTr 2262
#define GE_GBOD_OVRFLWr 2263
#define GE_PORT_CONFIGr 2264
#define GGI_CONFIG0r 2265
#define GGI_CONFIG1r 2266
#define GGI_CONFIG2r 2267
#define GGI_CONFIG3r 2268
#define GGI_CONFIG4r 2269
#define GGI_CONFIG5r 2270
#define GGI_CONFIG6r 2271
#define GGP_NPRI_HI_DEBUGr 2272
#define GGP_NPRI_LO_DEBUGr 2273
#define GGP_PRI_HI_DEBUGr 2274
#define GGP_PRI_LO_DEBUGr 2275
#define GGP_RANK_HI_DEBUGr 2276
#define GGP_RANK_LO_DEBUGr 2277
#define GG_CI_BP_BSAr 2278
#define GG_CI_BP_BSBr 2279
#define GG_CONFIG0r 2280
#define GG_EF_TYPE_DECODEr 2281
#define GG_LOCAL_BSr 2282
#define GG_QM_BP_BSAr 2283
#define GG_QM_BP_BSBr 2284
#define GHOLD0r 2285
#define GHOLD1r 2286
#define GHOLD2r 2287
#define GHOLD3r 2288
#define GHOLD4r 2289
#define GHOLD5r 2290
#define GHOLD6r 2291
#define GHOLD7r 2292
#define GHOLD8r 2293
#define GHOLD9r 2294
#define GHOLD10r 2295
#define GHOLD11r 2296
#define GHOLD12r 2297
#define GHOLD13r 2298
#define GIMBPr 2299
#define GIMRPr 2300
#define GLOBAL_HDRM_COUNTr 2301
#define GLOBAL_HDRM_LIMITr 2302
#define GLOBAL_MPLS_RANGE_1_LOWERr 2303
#define GLOBAL_MPLS_RANGE_1_UPPERr 2304
#define GLOBAL_MPLS_RANGE_2_LOWERr 2305
#define GLOBAL_MPLS_RANGE_2_UPPERr 2306
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 2307
#define GLOBAL_WREDAVGQSIZE_CELLr 2308
#define GLOBAL_WREDAVGQSIZE_PACKETr 2309
#define GLOBAL_WREDCONFIG_CELLr 2310
#define GLOBAL_WREDCONFIG_PACKETr 2311
#define GLOBAL_WREDPARAM_CELLr 2312
#define GLOBAL_WREDPARAM_NONTCP_CELLr 2313
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 2314
#define GLOBAL_WREDPARAM_PACKETr 2315
#define GLOBAL_WREDPARAM_RED_CELLr 2316
#define GLOBAL_WREDPARAM_RED_PACKETr 2317
#define GLOBAL_WREDPARAM_YELLOW_CELLr 2318
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 2319
#define GMACC0r 2320
#define GMACC1r 2321
#define GMACC2r 2322
#define GPCSCr 2323
#define GPC_BPDU0_HIr 2324
#define GPC_BPDU0_LOr 2325
#define GPC_BPDU1_HIr 2326
#define GPC_BPDU1_LOr 2327
#define GPC_BPDU2_HIr 2328
#define GPC_BPDU2_LOr 2329
#define GPC_BPDU3_HIr 2330
#define GPC_BPDU3_LOr 2331
#define GPC_BPDU4_HIr 2332
#define GPC_BPDU4_LOr 2333
#define GPC_BPDU5_HIr 2334
#define GPC_BPDU5_LOr 2335
#define GPC_EGR_DBGr 2336
#define GPC_EGR_PKT_DROP_CTLr 2337
#define GPC_EGR_SNGL_OUTr 2338
#define GPC_EGR_SNGL_PKTr 2339
#define GPC_FFP_CONFIGr 2340
#define GPC_INGRESS_DEBUGr 2341
#define GPC_IO_CONFIGr 2342
#define GPC_VLAN_FWD_STATEr 2343
#define GPDISCr 2344
#define GPORT_CNTMAXSIZEr 2345
#define GPORT_CONFIGr 2346
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 2347
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 2348
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 2349
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 2350
#define GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 2351
#define GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 2352
#define GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 2353
#define GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 2354
#define GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 2355
#define GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 2356
#define GPORT_EXTRA_SERDES_CTLr 2357
#define GPORT_FORCE_DOUBLE_BIT_ERRORr 2358
#define GPORT_FORCE_SINGLE_BIT_ERRORr 2359
#define GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr 2360
#define GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr 2361
#define GPORT_INTR_ENABLEr 2362
#define GPORT_INTR_STATUSr 2363
#define GPORT_MAC_CRS_SELr 2364
#define GPORT_MODE_REGr 2365
#define GPORT_PARITY_CONTROLr 2366
#define GPORT_RSV_MASKr 2367
#define GPORT_SERDES_CTLr 2368
#define GPORT_SGNDET_EARLYCRSr 2369
#define GPORT_SGN_DET_SELr 2370
#define GPORT_SOP_S0r 2371
#define GPORT_SOP_S1r 2372
#define GPORT_SOP_S3r 2373
#define GPORT_SOP_S4r 2374
#define GPORT_STAT_UPDATE_MASKr 2375
#define GPORT_TPIDr 2376
#define GR64r 2377
#define GR127r 2378
#define GR255r 2379
#define GR511r 2380
#define GR1023r 2381
#define GR1518r 2382
#define GR2047r 2383
#define GR4095r 2384
#define GR9216r 2385
#define GRALNr 2386
#define GRBCAr 2387
#define GRBYTr 2388
#define GRCDEr 2389
#define GRDISCr 2390
#define GRDROPr 2391
#define GRFCRr 2392
#define GRFCSr 2393
#define GRFILDRr 2394
#define GRFLRr 2395
#define GRFRGr 2396
#define GRIMDRr 2397
#define GRIPCr 2398
#define GRIPDr 2399
#define GRIPHEr 2400
#define GRJBRr 2401
#define GRMCAr 2402
#define GRMGVr 2403
#define GRMTUEr 2404
#define GROVRr 2405
#define GRPKTr 2406
#define GRPOKr 2407
#define GRPORTDr 2408
#define GRUCr 2409
#define GRUNDr 2410
#define GRXCFr 2411
#define GRXPFr 2412
#define GRXPPr 2413
#define GRXUOr 2414
#define GSA0r 2415
#define GSA1r 2416
#define GT64r 2417
#define GT127r 2418
#define GT255r 2419
#define GT511r 2420
#define GT1023r 2421
#define GT1518r 2422
#define GT2047r 2423
#define GT4095r 2424
#define GT9216r 2425
#define GTABRTr 2426
#define GTAGEr 2427
#define GTBCAr 2428
#define GTBYTr 2429
#define GTCEr 2430
#define GTCFIDRr 2431
#define GTDFRr 2432
#define GTEDFr 2433
#define GTFCSr 2434
#define GTFRGr 2435
#define GTH_ESA0r 2436
#define GTH_ESA1r 2437
#define GTH_ESA2r 2438
#define GTH_FE_CLRTr 2439
#define GTH_FE_IPGRr 2440
#define GTH_FE_IPGTr 2441
#define GTH_FE_MAC1r 2442
#define GTH_FE_MAC2r 2443
#define GTH_FE_MAXFr 2444
#define GTH_FE_SUPPr 2445
#define GTH_FE_TESTr 2446
#define GTIMDRr 2447
#define GTIMTLDr 2448
#define GTIPr 2449
#define GTIPAGEr 2450
#define GTIPDr 2451
#define GTJBRr 2452
#define GTLCLr 2453
#define GTMCAr 2454
#define GTMCLr 2455
#define GTMGVr 2456
#define GTMRPr 2457
#define GTNCLr 2458
#define GTOVRr 2459
#define GTPKTr 2460
#define GTPOKr 2461
#define GTPRGr 2462
#define GTR64r 2463
#define GTR127r 2464
#define GTR255r 2465
#define GTR511r 2466
#define GTR1023r 2467
#define GTR1518r 2468
#define GTR2047r 2469
#define GTR4095r 2470
#define GTR9216r 2471
#define GTRMGVr 2472
#define GTSCLr 2473
#define GTUCr 2474
#define GTVLANr 2475
#define GTXCFr 2476
#define GTXCLr 2477
#define GTXPFr 2478
#define GTXPPr 2479
#define GXPORT_LAG_FAILOVER_CONFIGr 2480
#define GXPORT_LAG_FAILOVER_STATUSr 2481
#define HASH_CONTROLr 2482
#define HASH_OUTPUTr 2483
#define HEAD_PKT_LEN_ERR_QUEUE_CAPTr 2484
#define HEAD_PKT_LEN_ERR_STATUSr 2485
#define HEAD_PKT_LEN_ERR_STATUS_MASKr 2486
#define HG0_INGPKTCELLUSEr 2487
#define HG12_INGPKTCELLUSEr 2488
#define HGOPT0r 2489
#define HGOPT1r 2490
#define HG_BP_CFGr 2491
#define HG_BP_STATUSr 2492
#define HG_COUNTERS_PARITY_CONTROLr 2493
#define HG_COUNTERS_PARITY_STATUS_INTRr 2494
#define HG_COUNTERS_PARITY_STATUS_NACKr 2495
#define HG_LOOKUP_DESTINATIONr 2496
#define HG_TRUNK_BITMAPr 2497
#define HG_TRUNK_BITMAP_64r 2498
#define HG_TRUNK_FAILOVER_ENABLEr 2499
#define HG_TRUNK_FAILOVER_ENABLE_64r 2500
#define HG_TRUNK_GROUPr 2501
#define HG_TRUNK_GROUP_HIr 2502
#define HIGIG_BITMAPr 2503
#define HIGIG_BITMAP_64r 2504
#define HIGIG_SIMPLEX_CONFIGr 2505
#define HIGIG_TRUNK_CONTROLr 2506
#define HIGIG_TRUNK_CONTROL_64r 2507
#define HIGIG_TRUNK_GROUPr 2508
#define HIG_MH_CHKr 2509
#define HOLCELLRESETLIMITr 2510
#define HOLCOS0MINXQCNTr 2511
#define HOLCOS1MINXQCNTr 2512
#define HOLCOS2MINXQCNTr 2513
#define HOLCOS3MINXQCNTr 2514
#define HOLCOSCELLMAXLIMITr 2515
#define HOLCOSCELLSETLIMITr 2516
#define HOLCOSMINXQCNTr 2517
#define HOLCOSPKTRESETLIMITr 2518
#define HOLCOSPKTSETLIMITr 2519
#define HOLCOSSTATUSr 2520
#define HOLCOSSTATUS_HIr 2521
#define HOLDr 2522
#define HOLD12DROPCOUNTr 2523
#define HOLDROP_PKT_CNTr 2524
#define HOLD_COS0r 2525
#define HOLD_COS1r 2526
#define HOLD_COS2r 2527
#define HOLD_COS3r 2528
#define HOLD_COS4r 2529
#define HOLD_COS5r 2530
#define HOLD_COS6r 2531
#define HOLD_COS7r 2532
#define HOLD_COS0_Xr 2533
#define HOLD_COS0_Yr 2534
#define HOLD_COS1_Xr 2535
#define HOLD_COS1_Yr 2536
#define HOLD_COS2_Xr 2537
#define HOLD_COS2_Yr 2538
#define HOLD_COS3_Xr 2539
#define HOLD_COS3_Yr 2540
#define HOLD_COS4_Xr 2541
#define HOLD_COS4_Yr 2542
#define HOLD_COS5_Xr 2543
#define HOLD_COS5_Yr 2544
#define HOLD_COS6_Xr 2545
#define HOLD_COS6_Yr 2546
#define HOLD_COS7_Xr 2547
#define HOLD_COS7_Yr 2548
#define HOLD_COS_PORT_SELECTr 2549
#define HOLD_COS_QMr 2550
#define HOLD_COS_QM_Xr 2551
#define HOLD_COS_QM_Yr 2552
#define HOLD_COS_SCr 2553
#define HOLD_COS_SC_Xr 2554
#define HOLD_COS_SC_Yr 2555
#define HOLD_Xr 2556
#define HOLD_Yr 2557
#define HOLPKTRESETLIMITr 2558
#define HOLSTATUSr 2559
#define HOLSTATUS_E2Er 2560
#define HOL_MIN_TIMEr 2561
#define HOL_STATUS_UPDATE_TIMEr 2562
#define HOL_STAT_BMAPr 2563
#define HOL_STAT_BMAP_HIr 2564
#define HOL_STAT_CPUr 2565
#define HOL_STAT_PORTr 2566
#define HSE_DTU_ATE_STS0r 2567
#define HSE_DTU_ATE_STS1r 2568
#define HSE_DTU_ATE_STS2r 2569
#define HSE_DTU_ATE_TMODEr 2570
#define HSE_DTU_LTE_ADR0r 2571
#define HSE_DTU_LTE_ADR1r 2572
#define HSE_DTU_LTE_D0F_0r 2573
#define HSE_DTU_LTE_D0F_1r 2574
#define HSE_DTU_LTE_D0F_2r 2575
#define HSE_DTU_LTE_D0F_3r 2576
#define HSE_DTU_LTE_D0R_0r 2577
#define HSE_DTU_LTE_D0R_1r 2578
#define HSE_DTU_LTE_D0R_2r 2579
#define HSE_DTU_LTE_D0R_3r 2580
#define HSE_DTU_LTE_D1F_0r 2581
#define HSE_DTU_LTE_D1F_1r 2582
#define HSE_DTU_LTE_D1F_2r 2583
#define HSE_DTU_LTE_D1F_3r 2584
#define HSE_DTU_LTE_D1R_0r 2585
#define HSE_DTU_LTE_D1R_1r 2586
#define HSE_DTU_LTE_D1R_2r 2587
#define HSE_DTU_LTE_D1R_3r 2588
#define HSE_DTU_LTE_STS_DONEr 2589
#define HSE_DTU_LTE_STS_ERR_ADRr 2590
#define HSE_DTU_LTE_STS_ERR_DF_0r 2591
#define HSE_DTU_LTE_STS_ERR_DF_1r 2592
#define HSE_DTU_LTE_STS_ERR_DF_2r 2593
#define HSE_DTU_LTE_STS_ERR_DF_3r 2594
#define HSE_DTU_LTE_STS_ERR_DR_0r 2595
#define HSE_DTU_LTE_STS_ERR_DR_1r 2596
#define HSE_DTU_LTE_STS_ERR_DR_2r 2597
#define HSE_DTU_LTE_STS_ERR_DR_3r 2598
#define HSE_DTU_LTE_TMODE0r 2599
#define HSE_DTU_LTE_TMODE1r 2600
#define HSE_DTU_MODEr 2601
#define HTLS_UPLINK_CONTROLr 2602
#define HTLS_UPLINK_DAr 2603
#define HTLS_UPLINK_SAr 2604
#define HTLS_UPLINK_TUNNELr 2605
#define HTLS_VC_LABELr 2606
#define IARB_HDR_ECC_CONTROLr 2607
#define IARB_HDR_ECC_STATUS_INTRr 2608
#define IARB_LEARN_CONTROLr 2609
#define IARB_PKT_ECC_CONTROLr 2610
#define IARB_PKT_ECC_STATUS_INTRr 2611
#define IARB_SBUS_TIMERr 2612
#define IARB_TDM_CONTROLr 2613
#define IARB_TDM_MAPr 2614
#define IBCASTr 2615
#define IBCAST_BLOCK_MASKr 2616
#define IBCAST_BLOCK_MASK_64r 2617
#define IBCAST_BLOCK_MASK_HIr 2618
#define IBKP_DISCr 2619
#define IBKP_WARNr 2620
#define IBPBKPSTATUSr 2621
#define IBPBKPSTATUS_HIr 2622
#define IBPCELLCOUNTr 2623
#define IBPCELLRESETLIMITr 2624
#define IBPCELLSETLIMITr 2625
#define IBPCOSPKTCOUNTr 2626
#define IBPCOSPKTSETLIMITr 2627
#define IBPDISCARDSETLIMITr 2628
#define IBPDISCSTATUSr 2629
#define IBPDISCSTATUS_HIr 2630
#define IBPPKTCOUNTr 2631
#define IBPPKTRESETLIMITr 2632
#define IBPPKTSETLIMITr 2633
#define IBP_DROP_PKT_CNTr 2634
#define IBP_MIN_TIMEr 2635
#define IBP_STATUS_UPDATE_TIMEr 2636
#define ICBP_FULLr 2637
#define ICONFIGr 2638
#define ICONTROL_OPCODE_BITMAPr 2639
#define ICONTROL_OPCODE_BITMAP_64r 2640
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr 2641
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr 2642
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr 2643
#define ICOS_MAP_SELr 2644
#define ICOS_SELr 2645
#define ICOS_SEL_2r 2646
#define ICPU_CONTROLr 2647
#define ICTRLr 2648
#define IDLF_TRUNK_BLOCK_MASKr 2649
#define IE2E_CONTROLr 2650
#define IE2E_MAX_RATEr 2651
#define IEGRBLKr 2652
#define IEGR_DBGr 2653
#define IEGR_ENABLEr 2654
#define IEGR_PORTr 2655
#define IEGR_PORT_64r 2656
#define IEGR_PORT_L3UC_MODSr 2657
#define IEGR_SNGL_OUTr 2658
#define IEGR_SNGL_PKTr 2659
#define IEMIRROR_CONTROLr 2660
#define IEMIRROR_CONTROL1r 2661
#define IEMIRROR_CONTROL1_64r 2662
#define IEMIRROR_CONTROL2_64r 2663
#define IEMIRROR_CONTROL3_64r 2664
#define IEMIRROR_CONTROL_64r 2665
#define IEMIRROR_CONTROL_HIr 2666
#define IESMIF_CONTROLr 2667
#define IESMIF_CONTROL2r 2668
#define IESMIF_ECB_ECC_STATUS_DBEr 2669
#define IESMIF_ECB_ECC_STATUS_SBEr 2670
#define IESMIF_ECB_SBE_SYNDROME12r 2671
#define IESMIF_INTR_CLEARr 2672
#define IESMIF_INTR_ENABLEr 2673
#define IESMIF_INTR_STATUSr 2674
#define IESMIF_STATUS2r 2675
#define IESMIF_STATUS3r 2676
#define IESMIF_STATUS4r 2677
#define IESMIF_STATUS5r 2678
#define IESMIF_STATUS6r 2679
#define IESMIF_STATUS7r 2680
#define IFP_COUNTER_PARITY_CONTROLr 2681
#define IFP_COUNTER_PARITY_STATUSr 2682
#define IFP_COUNTER_PARITY_STATUS_INTRr 2683
#define IFP_COUNTER_PARITY_STATUS_NACKr 2684
#define IFP_METER_PARITY_CONTROLr 2685
#define IFP_METER_PARITY_STATUSr 2686
#define IFP_METER_PARITY_STATUS_INTRr 2687
#define IFP_METER_PARITY_STATUS_NACKr 2688
#define IFP_POLICY_PARITY_CONTROLr 2689
#define IFP_POLICY_PARITY_STATUSr 2690
#define IFP_POLICY_PARITY_STATUS_INTRr 2691
#define IFP_POLICY_PARITY_STATUS_NACKr 2692
#define IFP_POLICY_TABLE_PARITY_CONTROLr 2693
#define IFP_POLICY_TABLE_PARITY_STATUSr 2694
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr 2695
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr 2696
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr 2697
#define IFP_STORM_CONTROL_PARITY_CONTROLr 2698
#define IFP_STORM_CONTROL_PARITY_STATUSr 2699
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr 2700
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr 2701
#define IGMP_MLD_PKT_CONTROLr 2702
#define IGR_CONFIGr 2703
#define IGR_DEBUGr 2704
#define IGR_IPORTr 2705
#define IGR_PORTr 2706
#define IGR_VLAN_CONTROLr 2707
#define IHG_LOOKUPr 2708
#define IHIGIG_CONTROLr 2709
#define IHOLDr 2710
#define IHOLD0r 2711
#define IHOLD1r 2712
#define IHOLD2r 2713
#define IHOLD3r 2714
#define IHOLD4r 2715
#define IHOLD5r 2716
#define IHOLD6r 2717
#define IHOLD7r 2718
#define IHOLD8r 2719
#define IHOLD9r 2720
#define IHOLD10r 2721
#define IHOLD11r 2722
#define IHOLD12r 2723
#define IHOLD13r 2724
#define IHOLSTATUSr 2725
#define IHOL_D0r 2726
#define IHOL_D1r 2727
#define IHOL_D2r 2728
#define IHOL_D3r 2729
#define IHOL_MH0r 2730
#define IHOL_MH1r 2731
#define IHOL_MH2r 2732
#define IHOL_RX_DA_LSr 2733
#define IHOL_RX_DA_MSr 2734
#define IHOL_RX_LENGTH_TYPEr 2735
#define IHOL_RX_OPCODEr 2736
#define IIBP_D0r 2737
#define IIBP_D1r 2738
#define IIBP_D2r 2739
#define IIBP_D3r 2740
#define IIBP_MH0r 2741
#define IIBP_MH1r 2742
#define IIBP_MH2r 2743
#define IIBP_RX_DA_LSr 2744
#define IIBP_RX_DA_MSr 2745
#define IIBP_RX_LENGTH_TYPEr 2746
#define IIBP_RX_OPCODEr 2747
#define IIF_ENTRY_SRCH_AVAILr 2748
#define IIMBPr 2749
#define IIMRPr 2750
#define IING_DBGr 2751
#define IING_EGRMSKBMAPr 2752
#define IING_EGRMSKBMAP_64r 2753
#define IIPMCr 2754
#define IIPMC_TRUNK_BLOCK_MASKr 2755
#define IIPPKTSr 2756
#define IIRSEL_TM_REG_1r 2757
#define IKNOWN_MCAST_BLOCK_MASKr 2758
#define IKNOWN_MCAST_BLOCK_MASK_64r 2759
#define IL2LU_TM_REG_1r 2760
#define IL2LU_WW_REG_1r 2761
#define IL2MC_TM_REG_1r 2762
#define IL3LU_TM_REG_1r 2763
#define IL3MC_ERBFIFO_STATUSr 2764
#define IL3MC_ERB_CTLr 2765
#define IL3MC_ERB_INTR_CLEARr 2766
#define IL3MC_ERB_INTR_ENABLEr 2767
#define IL3MC_ERB_INTR_STATUSr 2768
#define IL3MC_EXTFP_POLICY_DED_INFOr 2769
#define IL3MC_EXTFP_POLICY_SEC_INFOr 2770
#define IL3MC_FP0RSPFIFO_RS_CTLr 2771
#define IL3MC_FP0RSPFIFO_RS_STATUSr 2772
#define IL3MC_FP1RSPFIFO_RS_CTLr 2773
#define IL3MC_FP1RSPFIFO_RS_STATUSr 2774
#define IL3MC_FPCREQFIFO_WS_STATUSr 2775
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 2776
#define IL3MC_L2L3RSPFIFO_RS_CTLr 2777
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 2778
#define IL3MC_TM_REG_1r 2779
#define ILINKr 2780
#define ILLEGAL_TYPE_CNTr 2781
#define ILLEGAL_TYPE_CNT_CG0r 2782
#define ILLEGAL_TYPE_CNT_CG1r 2783
#define ILNKBLKr 2784
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 2785
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 2786
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 2787
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 2788
#define ILPM_TM_REG_1r 2789
#define ILPM_TM_REG_2r 2790
#define ILTOMCr 2791
#define IMBPr 2792
#define IMC_TRUNK_BLOCK_MASKr 2793
#define IMIRRORr 2794
#define IMIRROR_BITMAPr 2795
#define IMIRROR_BITMAP_64r 2796
#define IMIRROR_BITMAP_PARITY_CONTROLr 2797
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr 2798
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr 2799
#define IMIRROR_CONTROLr 2800
#define IMIRROR_DEST_BITMAPr 2801
#define IMMU_FUSE_DEBUG0r 2802
#define IMMU_FUSE_DEBUG1r 2803
#define IMMU_FUSE_DEBUG2r 2804
#define IMODPORT_15_8r 2805
#define IMODPORT_23_16r 2806
#define IMODPORT_31_24r 2807
#define IMODPORT_39_32r 2808
#define IMODPORT_47_40r 2809
#define IMODPORT_55_48r 2810
#define IMODPORT_63_56r 2811
#define IMODPORT_7_0r 2812
#define IMRPr 2813
#define IMRP4r 2814
#define IMRP6r 2815
#define IM_MTP_INDEXr 2816
#define INGBUFFERTHRESr 2817
#define INGCELLLIMITDISCARDCG0r 2818
#define INGCELLLIMITDISCARDCG1r 2819
#define INGCELLLIMITIBPCG0r 2820
#define INGCELLLIMITIBPCG1r 2821
#define INGLIMITr 2822
#define INGLIMITDISCARDr 2823
#define INGLIMITRESETr 2824
#define INGPKTLIMITSCOSr 2825
#define INGRESS_DEBUGr 2826
#define INGR_METER_CTRLr 2827
#define INGR_METER_STATUSr 2828
#define ING_BYPASS_CTRLr 2829
#define ING_CNTLr 2830
#define ING_CONFIGr 2831
#define ING_CONFIG_64r 2832
#define ING_COS_MAPr 2833
#define ING_COS_MODEr 2834
#define ING_CPUTOBMAPr 2835
#define ING_CTRLr 2836
#define ING_CTRL2r 2837
#define ING_DVP_PARITY_CONTROLr 2838
#define ING_DVP_PARITY_STATUS_INTRr 2839
#define ING_DVP_PARITY_STATUS_NACKr 2840
#define ING_EAV_CLASSr 2841
#define ING_EGRMSKBMAPr 2842
#define ING_EGRMSKBMAP_64r 2843
#define ING_EGRMSKBMAP_PARITY_CONTROLr 2844
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr 2845
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr 2846
#define ING_EN_EFILTER_BITMAPr 2847
#define ING_EN_EFILTER_BITMAP_64r 2848
#define ING_EPC_LNKBMAPr 2849
#define ING_EVENT_DEBUGr 2850
#define ING_EVENT_DEBUG_2r 2851
#define ING_EVENT_DEBUG_2_Xr 2852
#define ING_EVENT_DEBUG_2_Yr 2853
#define ING_EVENT_DEBUG_Xr 2854
#define ING_EVENT_DEBUG_Yr 2855
#define ING_HGTRUNKr 2856
#define ING_HW_RESET_CONTROL_1r 2857
#define ING_HW_RESET_CONTROL_2r 2858
#define ING_HW_RESET_CONTROL_2_Xr 2859
#define ING_HW_RESET_CONTROL_2_Yr 2860
#define ING_IPFIX_CONFIGr 2861
#define ING_IPFIX_CURRENT_TIMEr 2862
#define ING_IPFIX_EOP_BUF_PARITY_CONTROLr 2863
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 2864
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 2865
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 2866
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 2867
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 2868
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 2869
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 2870
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 2871
#define ING_IPFIX_FLOW_PARITY_CONTROLr 2872
#define ING_IPFIX_FLOW_PARITY_STATUS_INTRr 2873
#define ING_IPFIX_FLOW_PARITY_STATUS_NACKr 2874
#define ING_IPFIX_FLOW_RATE_CONTROLr 2875
#define ING_IPFIX_HASH_CONTROLr 2876
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 2877
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr 2878
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 2879
#define ING_IPFIX_MIRROR_CONTROL_64r 2880
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 2881
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 2882
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 2883
#define ING_IPFIX_PORT_CONFIGr 2884
#define ING_IPFIX_PORT_LIMIT_STATUSr 2885
#define ING_IPFIX_PORT_RECORD_COUNTr 2886
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 2887
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 2888
#define ING_IPFIX_RAM_CONTROLr 2889
#define ING_IPFIX_SAMPLING_LIMIT_SETr 2890
#define ING_IPFIX_SESSION_PARITY_CONTROLr 2891
#define ING_IPFIX_SESSION_PARITY_STATUSr 2892
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r 2893
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r 2894
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r 2895
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r 2896
#define ING_IPMC_PTR_CTRLr 2897
#define ING_L3_NEXT_HOP_DBGCTRLr 2898
#define ING_L3_NEXT_HOP_DEBUGr 2899
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 2900
#define ING_L3_NEXT_HOP_PARITY_STATUSr 2901
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 2902
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 2903
#define ING_MIRTOBMAPr 2904
#define ING_MISC_CONFIGr 2905
#define ING_MISC_CONFIG2r 2906
#define ING_MISC_PORT_CONFIGr 2907
#define ING_MODMAP_CTRLr 2908
#define ING_MPLS_INNER_TPIDr 2909
#define ING_MPLS_TPIDr 2910
#define ING_MPLS_TPID_0r 2911
#define ING_MPLS_TPID_1r 2912
#define ING_MPLS_TPID_2r 2913
#define ING_MPLS_TPID_3r 2914
#define ING_OUTER_TPIDr 2915
#define ING_OUTER_TPID_0r 2916
#define ING_OUTER_TPID_1r 2917
#define ING_OUTER_TPID_2r 2918
#define ING_OUTER_TPID_3r 2919
#define ING_PORT_THROTTLE_CFGr 2920
#define ING_PORT_THROTTLE_ENABLE_64r 2921
#define ING_PRI_CNG_MAP_PARITY_CONTROLr 2922
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr 2923
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr 2924
#define ING_PRTTODEVIDr 2925
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr 2926
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr 2927
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr 2928
#define ING_Q_BEGINr 2929
#define ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr 2930
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 2931
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 2932
#define ING_SRCMODFILTERr 2933
#define ING_SYS_RSVD_VIDr 2934
#define ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr 2935
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 2936
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 2937
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 2938
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 2939
#define INITIAL_NHOP_PARITY_CONTROLr 2940
#define INITIAL_NHOP_PARITY_STATUSr 2941
#define INITIAL_NHOP_PARITY_STATUS_INTRr 2942
#define INITIAL_NHOP_PARITY_STATUS_NACKr 2943
#define INIT_DONE_STATUSr 2944
#define INI_ECMP_GRP_PARITY_CONTROLr 2945
#define INI_ECMP_GRP_PARITY_STATUS_INTRr 2946
#define INI_ECMP_GRP_PARITY_STATUS_NACKr 2947
#define INI_L3_ECMP_PARITY_CONTROLr 2948
#define INI_L3_ECMP_PARITY_STATUS_INTRr 2949
#define INI_L3_ECMP_PARITY_STATUS_NACKr 2950
#define INI_PROT_NHI_PARITY_CONTROLr 2951
#define INI_PROT_NHI_PARITY_STATUS_INTRr 2952
#define INI_PROT_NHI_PARITY_STATUS_NACKr 2953
#define INONIPr 2954
#define INPUT_PORT_RX_ENABLEr 2955
#define INPUT_PORT_RX_ENABLE_64r 2956
#define IP0_BISRr 2957
#define IP0_BISR_REGr 2958
#define IP0_EP_BISR_RD_DATAr 2959
#define IP0_INTR_ENABLEr 2960
#define IP0_INTR_STATUSr 2961
#define IP1_BISRr 2962
#define IP1_BISR_RD_DATAr 2963
#define IP1_BISR_REGr 2964
#define IP1_INTR_ENABLEr 2965
#define IP1_INTR_STATUSr 2966
#define IP1_PARITY_INTR_STATUSr 2967
#define IP2_BISRr 2968
#define IP2_BISR_RD_DATAr 2969
#define IP2_BISR_REGr 2970
#define IP2_INTR_ENABLEr 2971
#define IP2_INTR_STATUSr 2972
#define IP2_PARITY_INTR_STATUSr 2973
#define IP3_BISRr 2974
#define IP3_BISR_REGr 2975
#define IP3_INTR_ENABLEr 2976
#define IP3_INTR_ENABLE_1r 2977
#define IP3_INTR_ENABLE_2r 2978
#define IP3_INTR_STATUSr 2979
#define IP3_INTR_STATUS_1r 2980
#define IP3_INTR_STATUS_2r 2981
#define IP3_PARITY_INTR_STATUSr 2982
#define IP4_BISR_REGr 2983
#define IP4_PARITY_STATUSr 2984
#define IPARS_TM_REG_1r 2985
#define IPAUSE_D0r 2986
#define IPAUSE_D1r 2987
#define IPAUSE_D2r 2988
#define IPAUSE_D3r 2989
#define IPAUSE_MH0r 2990
#define IPAUSE_MH1r 2991
#define IPAUSE_MH2r 2992
#define IPAUSE_RX_DA_LSr 2993
#define IPAUSE_RX_DA_MSr 2994
#define IPAUSE_RX_LENGTH_TYPEr 2995
#define IPAUSE_RX_OPCODEr 2996
#define IPAUSE_TX_PKT_XOFF_VALr 2997
#define IPAUSE_WATCHDOG_INIT_VALr 2998
#define IPAUSE_WATCHDOG_THRESHr 2999
#define IPDISCr 3000
#define IPFIX_AGE_CONTROLr 3001
#define IPFIX_RAM_CONTROLr 3002
#define IPG_HD_BKP_CNTLr 3003
#define IPIC_SPARE_REG0r 3004
#define IPIC_SPARE_REG1r 3005
#define IPIC_SPARE_REG2r 3006
#define IPIC_SPARE_REG3r 3007
#define IPIPE_PERR_CONTROLr 3008
#define IPMCGROUPMEMDEBUGr 3009
#define IPMCGROUPTBLMEMDEBUGr 3010
#define IPMCIDXINCACONFIGr 3011
#define IPMCIDXINCAENr 3012
#define IPMCIDXINCAEN_64r 3013
#define IPMCIDXINCBCONFIGr 3014
#define IPMCIDXINCBENr 3015
#define IPMCIDXINCBEN_64r 3016
#define IPMCIDXINCCCONFIGr 3017
#define IPMCIDXINCCENr 3018
#define IPMCIDXINCCEN_64r 3019
#define IPMCIDXINCCONFIGr 3020
#define IPMCINTFTBLMEMDEBUGr 3021
#define IPMCREPLICATIONCFGr 3022
#define IPMCREPLICATIONCFG0r 3023
#define IPMCREPLICATIONCFG1r 3024
#define IPMCREPLICATIONCOUNTr 3025
#define IPMCREPLICATIONCOUNT0r 3026
#define IPMCREPLICATIONCOUNT1r 3027
#define IPMCREPOVERLMTPBMr 3028
#define IPMCREP_SRCHFAILr 3029
#define IPMCREP_SRCHFAIL_64r 3030
#define IPMCVLANMEMDEBUGr 3031
#define IPMC_ENTRY_V6r 3032
#define IPMC_ENTRY_V4_AVAILr 3033
#define IPMC_ENTRY_V4_BLKCNTr 3034
#define IPMC_ENTRY_V6_AVAILr 3035
#define IPMC_ENTRY_V6_BLKCNTr 3036
#define IPMC_ENTRY_VLDr 3037
#define IPMC_L2_MTUr 3038
#define IPMC_L2_MTU_0r 3039
#define IPMC_L2_MTU_1r 3040
#define IPMC_L2_MTU_2r 3041
#define IPMC_L2_MTU_3r 3042
#define IPMC_L2_MTU_4r 3043
#define IPMC_L2_MTU_5r 3044
#define IPMC_L2_MTU_6r 3045
#define IPMC_L2_MTU_7r 3046
#define IPMC_L3_MTUr 3047
#define IPMC_L3_MTU_0r 3048
#define IPMC_L3_MTU_1r 3049
#define IPMC_L3_MTU_2r 3050
#define IPMC_L3_MTU_3r 3051
#define IPMC_L3_MTU_4r 3052
#define IPMC_L3_MTU_5r 3053
#define IPMC_L3_MTU_6r 3054
#define IPMC_L3_MTU_7r 3055
#define IPMC_MTU_CONFIGr 3056
#define IPMC_TRUNK_BLOCK_MASKr 3057
#define IPMC_V4_MAPPING_0r 3058
#define IPMC_V6_MAPPING_0r 3059
#define IPV4IPMCIDXINCCONFIGr 3060
#define IPV6IPMCIDXINCCONFIGr 3061
#define IPV6_MIN_FRAG_SIZEr 3062
#define IP_COUNTERS_PARITY_CONTROLr 3063
#define IP_COUNTERS_PARITY_STATUS_INTRr 3064
#define IP_COUNTERS_PARITY_STATUS_NACKr 3065
#define IR64r 3066
#define IR127r 3067
#define IR255r 3068
#define IR511r 3069
#define IR1023r 3070
#define IR1518r 3071
#define IR2047r 3072
#define IR4095r 3073
#define IR8191r 3074
#define IR9216r 3075
#define IR16383r 3076
#define IRAGEr 3077
#define IRBCAr 3078
#define IRBYTr 3079
#define IRDISCr 3080
#define IRDROPr 3081
#define IRERBYTr 3082
#define IRERPKTr 3083
#define IRFCSr 3084
#define IRFLRr 3085
#define IRFRGr 3086
#define IRHOLr 3087
#define IRIBPr 3088
#define IRJBRr 3089
#define IRJUNKr 3090
#define IRMAXr 3091
#define IRMCAr 3092
#define IRMEBr 3093
#define IRMEGr 3094
#define IROVRr 3095
#define IRPKTr 3096
#define IRPOKr 3097
#define IRPSEr 3098
#define IRSEL_TM_REG_1r 3099
#define IRUCr 3100
#define IRUCAr 3101
#define IRUNDr 3102
#define IRXCFr 3103
#define IRXPFr 3104
#define IRXPPr 3105
#define IRXUOr 3106
#define ISDISCr 3107
#define ISMODBLKr 3108
#define ISTAT_CAUSEr 3109
#define ISW1_TM_REG_1r 3110
#define ISW2_TM_REG_1r 3111
#define IT64r 3112
#define IT127r 3113
#define IT255r 3114
#define IT511r 3115
#define IT1023r 3116
#define IT1518r 3117
#define IT2047r 3118
#define IT4095r 3119
#define IT8191r 3120
#define IT9216r 3121
#define IT16383r 3122
#define ITABRTr 3123
#define ITAGEr 3124
#define ITBCAr 3125
#define ITBYTr 3126
#define ITERRr 3127
#define ITFCSr 3128
#define ITFRGr 3129
#define ITHOLr 3130
#define ITIBPr 3131
#define ITIPr 3132
#define ITIPDr 3133
#define ITMAXr 3134
#define ITMCAr 3135
#define ITOVRr 3136
#define ITPKTr 3137
#define ITPOKr 3138
#define ITPRGr 3139
#define ITPSEr 3140
#define ITR64r 3141
#define ITR127r 3142
#define ITR255r 3143
#define ITR511r 3144
#define ITR1023r 3145
#define ITR1522r 3146
#define ITRMAXr 3147
#define ITUCr 3148
#define ITUCAr 3149
#define ITUFLr 3150
#define ITXPFr 3151
#define ITXPPr 3152
#define IUCASTr 3153
#define IUMC_TRUNK_BLOCK_MASKr 3154
#define IUNHGIr 3155
#define IUNKHDRr 3156
#define IUNKNOWN_MCAST_BLOCK_MASKr 3157
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 3158
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 3159
#define IUNKNOWN_OPCODEr 3160
#define IUNKNOWN_OPCODE_HIr 3161
#define IUNKNOWN_UCAST_BLOCK_MASKr 3162
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 3163
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 3164
#define IUNKOPCr 3165
#define IUSER_TRUNK_HASH_SELECTr 3166
#define IVLAN_CONTROLr 3167
#define IVLAN_TM_REG_1r 3168
#define IVTX_ENTRY_SRCH_AVAILr 3169
#define IVXLT_TM_REG_1r 3170
#define IVXLT_TM_REG_2r 3171
#define KNOWN_MCAST_BLOCK_MASKr 3172
#define KNOWN_MCAST_BLOCK_MASK_64r 3173
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 3174
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 3175
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 3176
#define L2MC_DBGCTRLr 3177
#define L2MC_PARITY_CONTROLr 3178
#define L2MC_PARITY_STATUSr 3179
#define L2MC_PARITY_STATUS_INTRr 3180
#define L2MC_PARITY_STATUS_NACKr 3181
#define L2_AGE_DEBUGr 3182
#define L2_AGE_DEBUG_2r 3183
#define L2_AGE_TIMERr 3184
#define L2_AUX_HASH_CONTROLr 3185
#define L2_ENTRY_ADDR_MASKr 3186
#define L2_ENTRY_CONTROLr 3187
#define L2_ENTRY_DBGCTRL0r 3188
#define L2_ENTRY_DBGCTRL1r 3189
#define L2_ENTRY_DBGCTRL_0r 3190
#define L2_ENTRY_DBGCTRL_1r 3191
#define L2_ENTRY_DBGCTRL_2r 3192
#define L2_ENTRY_DBGCTRL_3r 3193
#define L2_ENTRY_PARITY_CONTROLr 3194
#define L2_ENTRY_PARITY_STATUSr 3195
#define L2_ENTRY_PARITY_STATUS_0r 3196
#define L2_ENTRY_PARITY_STATUS_1r 3197
#define L2_ENTRY_PARITY_STATUS_INTR_0r 3198
#define L2_ENTRY_PARITY_STATUS_INTR_1r 3199
#define L2_ENTRY_PARITY_STATUS_NACK_0r 3200
#define L2_ENTRY_PARITY_STATUS_NACK_1r 3201
#define L2_HITDA_DBGCTRLr 3202
#define L2_HITSA_DBGCTRLr 3203
#define L2_HIT_CONTROLr 3204
#define L2_HIT_DBGCTRLr 3205
#define L2_ISr 3206
#define L2_LEARN_CONTROLr 3207
#define L2_MOD_FIFO_CNTr 3208
#define L2_MOD_FIFO_DBGCTRLr 3209
#define L2_MOD_FIFO_PARITY_CONTROLr 3210
#define L2_MOD_FIFO_PARITY_STATUS_INTRr 3211
#define L2_MOD_FIFO_PARITY_STATUS_NACKr 3212
#define L2_MOD_FIFO_RD_PTRr 3213
#define L2_MOD_FIFO_STATUSr 3214
#define L2_MOD_FIFO_WR_PTRr 3215
#define L2_PP_CTr 3216
#define L2_PP_SAMr 3217
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 3218
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 3219
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 3220
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 3221
#define L2_USER_ENTRY_CAM_BIST_ENABLEr 3222
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 3223
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 3224
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 3225
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 3226
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 3227
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 3228
#define L2_USER_ENTRY_CAM_BIST_STATUSr 3229
#define L2_USER_ENTRY_CAM_CONTROLr 3230
#define L2_USER_ENTRY_CAM_DBGCTRLr 3231
#define L2_USER_ENTRY_DATA_DBGCTRLr 3232
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr 3233
#define L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr 3234
#define L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr 3235
#define L2_USER_ENTRY_DBGCTRLr 3236
#define L2_USER_SAMr 3237
#define L3MC_DBGCTRLr 3238
#define L3MC_PARITY_CONTROLr 3239
#define L3MC_PARITY_STATUSr 3240
#define L3_AUX_HASH_CONTROLr 3241
#define L3_DEFIP_128_CAM_BIST_CONFIGr 3242
#define L3_DEFIP_128_CAM_BIST_CONTROLr 3243
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 3244
#define L3_DEFIP_128_CAM_BIST_STATUSr 3245
#define L3_DEFIP_128_CAM_DBGCTRLr 3246
#define L3_DEFIP_128_CAM_DBGCTRL0r 3247
#define L3_DEFIP_128_CAM_ENABLEr 3248
#define L3_DEFIP_128_DATA_DBGCTRLr 3249
#define L3_DEFIP_128_DATA_PARITY_CONTROLr 3250
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr 3251
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr 3252
#define L3_DEFIP_CAM_BIST_CONFIGr 3253
#define L3_DEFIP_CAM_BIST_CONTROLr 3254
#define L3_DEFIP_CAM_BIST_DBGCTRLr 3255
#define L3_DEFIP_CAM_BIST_DBG_DATAr 3256
#define L3_DEFIP_CAM_BIST_S10_STATUSr 3257
#define L3_DEFIP_CAM_BIST_S12_STATUSr 3258
#define L3_DEFIP_CAM_BIST_S2_STATUSr 3259
#define L3_DEFIP_CAM_BIST_S3_STATUSr 3260
#define L3_DEFIP_CAM_BIST_S5_STATUSr 3261
#define L3_DEFIP_CAM_BIST_S6_STATUSr 3262
#define L3_DEFIP_CAM_BIST_S8_STATUSr 3263
#define L3_DEFIP_CAM_BIST_STATUSr 3264
#define L3_DEFIP_CAM_CONTROL0r 3265
#define L3_DEFIP_CAM_CONTROL1r 3266
#define L3_DEFIP_CAM_DBGCTRL0r 3267
#define L3_DEFIP_CAM_DBGCTRL1r 3268
#define L3_DEFIP_CAM_DBGCTRL2r 3269
#define L3_DEFIP_CAM_DBGCTRL3r 3270
#define L3_DEFIP_CAM_DEBUG_DATA_0r 3271
#define L3_DEFIP_CAM_DEBUG_DATA_1r 3272
#define L3_DEFIP_CAM_DEBUG_DATA_2r 3273
#define L3_DEFIP_CAM_DEBUG_SENDr 3274
#define L3_DEFIP_CAM_ENABLEr 3275
#define L3_DEFIP_DATA_DBGCTRLr 3276
#define L3_DEFIP_DATA_PARITY_CONTROLr 3277
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr 3278
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr 3279
#define L3_DEFIP_PARITY_CONTROLr 3280
#define L3_DEFIP_PARITY_STATUSr 3281
#define L3_DEFIP_RPF_CONTROLr 3282
#define L3_ECMP_DBGCTRLr 3283
#define L3_ECMP_GROUP_PARITY_CONTROLr 3284
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr 3285
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr 3286
#define L3_ECMP_PARITY_CONTROLr 3287
#define L3_ECMP_PARITY_STATUS_INTRr 3288
#define L3_ECMP_PARITY_STATUS_NACKr 3289
#define L3_ENTRY_ADDR_MASKr 3290
#define L3_ENTRY_CONTROLr 3291
#define L3_ENTRY_DBGCTRL0r 3292
#define L3_ENTRY_DBGCTRL1r 3293
#define L3_ENTRY_PARITY_CONTROLr 3294
#define L3_ENTRY_PARITY_STATUSr 3295
#define L3_ENTRY_PARITY_STATUS_0r 3296
#define L3_ENTRY_PARITY_STATUS_1r 3297
#define L3_ENTRY_PARITY_STATUS_INTR_0r 3298
#define L3_ENTRY_PARITY_STATUS_INTR_1r 3299
#define L3_ENTRY_PARITY_STATUS_NACK_0r 3300
#define L3_ENTRY_PARITY_STATUS_NACK_1r 3301
#define L3_HIT_DEBUGr 3302
#define L3_IIF_PARITY_CONTROLr 3303
#define L3_IIF_PARITY_STATUSr 3304
#define L3_IIF_PARITY_STATUS_INTRr 3305
#define L3_IIF_PARITY_STATUS_NACKr 3306
#define L3_IPMC_1_PARITY_CONTROLr 3307
#define L3_IPMC_1_PARITY_STATUS_INTRr 3308
#define L3_IPMC_1_PARITY_STATUS_NACKr 3309
#define L3_IPMC_PARITY_CONTROLr 3310
#define L3_IPMC_PARITY_STATUSr 3311
#define L3_IPMC_PARITY_STATUS_INTRr 3312
#define L3_IPMC_PARITY_STATUS_NACKr 3313
#define L3_IPMC_REMAP_PARITY_CONTROLr 3314
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr 3315
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr 3316
#define L3_MTU_VALUES_PARITY_CONTROLr 3317
#define L3_MTU_VALUES_PARITY_STATUSr 3318
#define L3_MTU_VALUES_PARITY_STATUS_INTRr 3319
#define L3_MTU_VALUES_PARITY_STATUS_NACKr 3320
#define L3_TUNNEL_CAM_BIST_CONFIGr 3321
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 3322
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 3323
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 3324
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 3325
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 3326
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 3327
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 3328
#define L3_TUNNEL_CAM_BIST_STATUSr 3329
#define L3_TUNNEL_CAM_CONTROLr 3330
#define L3_TUNNEL_CAM_DBGCTRLr 3331
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr 3332
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr 3333
#define L3_TUNNEL_PARITY_CONTROLr 3334
#define L3_TUNNEL_PARITY_STATUS_INTRr 3335
#define L3_TUNNEL_PARITY_STATUS_NACKr 3336
#define LINK_STATUSr 3337
#define LINK_STATUS_64r 3338
#define LLC_MATCHr 3339
#define LMEP_COMMON_1r 3340
#define LMEP_COMMON_2r 3341
#define LMEP_PARITY_CONTROLr 3342
#define LMEP_PARITY_STATUSr 3343
#define LMEP_PARITY_STATUS_INTRr 3344
#define LMEP_PARITY_STATUS_NACKr 3345
#define LOCAL_SW_DISABLE_CTRLr 3346
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 3347
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 3348
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 3349
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 3350
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr 3351
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr 3352
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr 3353
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr 3354
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr 3355
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr 3356
#define LPM_DUP_MAPPING_0r 3357
#define LPM_DUP_MAPPING_1r 3358
#define LPM_END_OVRDr 3359
#define LPM_ENTRY_DUPr 3360
#define LPM_ENTRY_DUP_AVAILr 3361
#define LPM_ENTRY_DUP_BLKCNTr 3362
#define LPM_ENTRY_SRCH_AVAILr 3363
#define LPM_ENTRY_SRCH_BLKCNTr 3364
#define LPM_ENTRY_VLDr 3365
#define LPM_SRCH_MAPPING_0r 3366
#define LPM_SRCH_MAPPING_1r 3367
#define LPM_START_OVRDr 3368
#define LPM_TOTAL_OVRDr 3369
#define LPORT_ECC_CONTROLr 3370
#define LPORT_ECC_STATUS_INTRr 3371
#define LPORT_ECC_STATUS_NACKr 3372
#define LWMCOSCELLSETLIMITr 3373
#define MACSEC_CNTRLr 3374
#define MACSEC_PROG_TX_CRCr 3375
#define MAC_0r 3376
#define MAC_1r 3377
#define MAC_BLOCK_TABLEr 3378
#define MAC_BLOCK_TABLE_PARITY_CONTROLr 3379
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr 3380
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr 3381
#define MAC_CNTMAXSZr 3382
#define MAC_CORESPARE0r 3383
#define MAC_CTRLr 3384
#define MAC_HCFC_CTRLr 3385
#define MAC_HCFC_STATUSr 3386
#define MAC_LIMIT_CONFIGr 3387
#define MAC_LIMIT_ENABLEr 3388
#define MAC_LIMIT_RAM_DBGCTRLr 3389
#define MAC_MODEr 3390
#define MAC_PFC_COS0_XOFF_CNTr 3391
#define MAC_PFC_COS10_XOFF_CNTr 3392
#define MAC_PFC_COS11_XOFF_CNTr 3393
#define MAC_PFC_COS12_XOFF_CNTr 3394
#define MAC_PFC_COS13_XOFF_CNTr 3395
#define MAC_PFC_COS14_XOFF_CNTr 3396
#define MAC_PFC_COS15_XOFF_CNTr 3397
#define MAC_PFC_COS1_XOFF_CNTr 3398
#define MAC_PFC_COS2_XOFF_CNTr 3399
#define MAC_PFC_COS3_XOFF_CNTr 3400
#define MAC_PFC_COS4_XOFF_CNTr 3401
#define MAC_PFC_COS5_XOFF_CNTr 3402
#define MAC_PFC_COS6_XOFF_CNTr 3403
#define MAC_PFC_COS7_XOFF_CNTr 3404
#define MAC_PFC_COS8_XOFF_CNTr 3405
#define MAC_PFC_COS9_XOFF_CNTr 3406
#define MAC_PFC_CTRLr 3407
#define MAC_PFC_DAr 3408
#define MAC_PFC_DA_0r 3409
#define MAC_PFC_DA_1r 3410
#define MAC_PFC_FIELDr 3411
#define MAC_PFC_OPCODEr 3412
#define MAC_PFC_REFRESH_CTRLr 3413
#define MAC_PFC_TYPEr 3414
#define MAC_RXCTRLr 3415
#define MAC_RXLLFCMSGCNTr 3416
#define MAC_RXLLFCMSGFLDSr 3417
#define MAC_RXLSSCTRLr 3418
#define MAC_RXLSSSTATr 3419
#define MAC_RXMACSAr 3420
#define MAC_RXMAXSZr 3421
#define MAC_RXMUXCTRLr 3422
#define MAC_RXSPARE0r 3423
#define MAC_TXCTRLr 3424
#define MAC_TXLLFCCTRLr 3425
#define MAC_TXLLFCMSGFLDSr 3426
#define MAC_TXMACSAr 3427
#define MAC_TXMAXSZr 3428
#define MAC_TXMUXCTRLr 3429
#define MAC_TXPPPCTRLr 3430
#define MAC_TXPSETHRr 3431
#define MAC_TXSPARE0r 3432
#define MAC_TXTIMESTAMPFIFOREADr 3433
#define MAC_TXTIMESTAMPFIFOSTATUSr 3434
#define MAC_TX_STATUSr 3435
#define MAC_XGXS_CTRLr 3436
#define MAC_XGXS_STATr 3437
#define MAID_PARITY_CONTROLr 3438
#define MAID_PARITY_STATUS_INTRr 3439
#define MAID_PARITY_STATUS_NACKr 3440
#define MAID_REDUCTION_PARITY_CONTROLr 3441
#define MAID_REDUCTION_PARITY_STATUSr 3442
#define MAXBUCKETr 3443
#define MAXBUCKETCONFIGr 3444
#define MAXBUCKETCONFIG1r 3445
#define MAXBUCKETCONFIG_64r 3446
#define MAXBUCKETMEMDEBUGr 3447
#define MAXBWCOMMITMENTr 3448
#define MAXFRr 3449
#define MA_INDEX_PARITY_CONTROLr 3450
#define MA_INDEX_PARITY_STATUSr 3451
#define MA_INDEX_PARITY_STATUS_INTRr 3452
#define MA_INDEX_PARITY_STATUS_NACKr 3453
#define MA_STATE_PARITY_CONTROLr 3454
#define MA_STATE_PARITY_STATUSr 3455
#define MA_STATE_PARITY_STATUS_INTRr 3456
#define MA_STATE_PARITY_STATUS_NACKr 3457
#define MCAST_RATE_CONTROLr 3458
#define MCAST_RATE_CONTROL_M0r 3459
#define MCAST_RATE_CONTROL_M1r 3460
#define MCAST_STORM_CONTROLr 3461
#define MCU_CHN0_ARB_STATE_1r 3462
#define MCU_CHN0_ARB_STATE_2r 3463
#define MCU_CHN0_AREFr 3464
#define MCU_CHN0_AREF_STATEr 3465
#define MCU_CHN0_ATE_CTRLr 3466
#define MCU_CHN0_ATE_STS1r 3467
#define MCU_CHN0_ATE_STS2r 3468
#define MCU_CHN0_BIST_CTRLr 3469
#define MCU_CHN0_CMDQ_STATEr 3470
#define MCU_CHN0_CONFIGr 3471
#define MCU_CHN0_CONFIG_32r 3472
#define MCU_CHN0_CPUREQ_STATEr 3473
#define MCU_CHN0_CTLr 3474
#define MCU_CHN0_CTL_STATEr 3475
#define MCU_CHN0_CTS_STATEr 3476
#define MCU_CHN0_DDR_REG1r 3477
#define MCU_CHN0_DDR_REG2r 3478
#define MCU_CHN0_DDR_REG3r 3479
#define MCU_CHN0_DDR_STS1r 3480
#define MCU_CHN0_DDR_STS2r 3481
#define MCU_CHN0_DEBUG_CMDQr 3482
#define MCU_CHN0_DEBUG_CTRLr 3483
#define MCU_CHN0_DEBUG_RTQr 3484
#define MCU_CHN0_DEBUG_WDQr 3485
#define MCU_CHN0_DELAY_CTLr 3486
#define MCU_CHN0_EXT_MODEREG_FCr 3487
#define MCU_CHN0_INIT_STATEr 3488
#define MCU_CHN0_MEM_CMDr 3489
#define MCU_CHN0_MODEr 3490
#define MCU_CHN0_MODEREG_FCr 3491
#define MCU_CHN0_MODEREG_RLr 3492
#define MCU_CHN0_MRS_CTRLr 3493
#define MCU_CHN0_PAD_CTLr 3494
#define MCU_CHN0_RDRTNQ_STATE_1r 3495
#define MCU_CHN0_RDRTNQ_STATE_2r 3496
#define MCU_CHN0_RDRTNQ_STATE_3r 3497
#define MCU_CHN0_RDRTNQ_STATE_4r 3498
#define MCU_CHN0_REQ_CMDr 3499
#define MCU_CHN0_REQ_DESCPr 3500
#define MCU_CHN0_TIMINGr 3501
#define MCU_CHN0_TIMING_32r 3502
#define MCU_CHN0_WRDATAQ_STATE_1r 3503
#define MCU_CHN0_WRDATAQ_STATE_2r 3504
#define MCU_CHN1_ARB_STATE_1r 3505
#define MCU_CHN1_ARB_STATE_2r 3506
#define MCU_CHN1_AREFr 3507
#define MCU_CHN1_AREF_STATEr 3508
#define MCU_CHN1_ATE_CTRLr 3509
#define MCU_CHN1_ATE_STS1r 3510
#define MCU_CHN1_ATE_STS2r 3511
#define MCU_CHN1_BIST_CTRLr 3512
#define MCU_CHN1_CMDQ_STATEr 3513
#define MCU_CHN1_CONFIGr 3514
#define MCU_CHN1_CONFIG_32r 3515
#define MCU_CHN1_CPUREQ_STATEr 3516
#define MCU_CHN1_CTLr 3517
#define MCU_CHN1_CTL_STATEr 3518
#define MCU_CHN1_CTS_STATEr 3519
#define MCU_CHN1_DDR_REG1r 3520
#define MCU_CHN1_DDR_REG2r 3521
#define MCU_CHN1_DDR_REG3r 3522
#define MCU_CHN1_DDR_STS1r 3523
#define MCU_CHN1_DDR_STS2r 3524
#define MCU_CHN1_DEBUG_CMDQr 3525
#define MCU_CHN1_DEBUG_CTRLr 3526
#define MCU_CHN1_DEBUG_RTQr 3527
#define MCU_CHN1_DEBUG_WDQr 3528
#define MCU_CHN1_DELAY_CTLr 3529
#define MCU_CHN1_EXT_MODEREG_FCr 3530
#define MCU_CHN1_INIT_STATEr 3531
#define MCU_CHN1_MEM_CMDr 3532
#define MCU_CHN1_MODEr 3533
#define MCU_CHN1_MODEREG_FCr 3534
#define MCU_CHN1_MODEREG_RLr 3535
#define MCU_CHN1_MRS_CTRLr 3536
#define MCU_CHN1_PAD_CTLr 3537
#define MCU_CHN1_RDRTNQ_STATE_1r 3538
#define MCU_CHN1_RDRTNQ_STATE_2r 3539
#define MCU_CHN1_RDRTNQ_STATE_3r 3540
#define MCU_CHN1_RDRTNQ_STATE_4r 3541
#define MCU_CHN1_REQ_CMDr 3542
#define MCU_CHN1_REQ_DESCPr 3543
#define MCU_CHN1_TIMINGr 3544
#define MCU_CHN1_TIMING_32r 3545
#define MCU_CHN1_WRDATAQ_STATE_1r 3546
#define MCU_CHN1_WRDATAQ_STATE_2r 3547
#define MCU_CHN2_ARB_STATE_1r 3548
#define MCU_CHN2_ARB_STATE_2r 3549
#define MCU_CHN2_AREF_STATEr 3550
#define MCU_CHN2_CMDQ_STATEr 3551
#define MCU_CHN2_CONFIGr 3552
#define MCU_CHN2_CPUREQ_STATEr 3553
#define MCU_CHN2_CTLr 3554
#define MCU_CHN2_CTL_STATEr 3555
#define MCU_CHN2_CTS_STATEr 3556
#define MCU_CHN2_DELAY_CTLr 3557
#define MCU_CHN2_INIT_STATEr 3558
#define MCU_CHN2_MEM_CMDr 3559
#define MCU_CHN2_MODEr 3560
#define MCU_CHN2_PAD_CTLr 3561
#define MCU_CHN2_RDRTNQ_STATE_1r 3562
#define MCU_CHN2_RDRTNQ_STATE_2r 3563
#define MCU_CHN2_RDRTNQ_STATE_3r 3564
#define MCU_CHN2_RDRTNQ_STATE_4r 3565
#define MCU_CHN2_TIMINGr 3566
#define MCU_CHN2_WRDATAQ_STATE_1r 3567
#define MCU_CHN2_WRDATAQ_STATE_2r 3568
#define MCU_CHN3_ARB_STATE_1r 3569
#define MCU_CHN3_ARB_STATE_2r 3570
#define MCU_CHN3_AREF_STATEr 3571
#define MCU_CHN3_CMDQ_STATEr 3572
#define MCU_CHN3_CONFIGr 3573
#define MCU_CHN3_CPUREQ_STATEr 3574
#define MCU_CHN3_CTLr 3575
#define MCU_CHN3_CTL_STATEr 3576
#define MCU_CHN3_CTS_STATEr 3577
#define MCU_CHN3_DELAY_CTLr 3578
#define MCU_CHN3_INIT_STATEr 3579
#define MCU_CHN3_MEM_CMDr 3580
#define MCU_CHN3_MODEr 3581
#define MCU_CHN3_PAD_CTLr 3582
#define MCU_CHN3_RDRTNQ_STATE_1r 3583
#define MCU_CHN3_RDRTNQ_STATE_2r 3584
#define MCU_CHN3_RDRTNQ_STATE_3r 3585
#define MCU_CHN3_RDRTNQ_STATE_4r 3586
#define MCU_CHN3_TIMINGr 3587
#define MCU_CHN3_WRDATAQ_STATE_1r 3588
#define MCU_CHN3_WRDATAQ_STATE_2r 3589
#define MCU_DLL_CONTROLr 3590
#define MCU_DLL_STATUSr 3591
#define MCU_ISr 3592
#define MCU_MAIN_CONFIGr 3593
#define MCU_MAIN_CONTROLr 3594
#define MCU_MAIN_STATUSr 3595
#define MCU_PLL_CONTROLr 3596
#define MCU_PLL_STATUSr 3597
#define MC_CONTROL_1r 3598
#define MC_CONTROL_2r 3599
#define MC_CONTROL_3r 3600
#define MC_CONTROL_4r 3601
#define MC_CONTROL_5r 3602
#define MC_TRUNK_BLOCK_MASKr 3603
#define MEM0DLYr 3604
#define MEM1DLYr 3605
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 3606
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 3607
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 3608
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 3609
#define MEMCONFIGr 3610
#define MEMFAILINTMASKr 3611
#define MEMFAILINTSTATUSr 3612
#define MEMFAILMSGBITMAPr 3613
#define MEMFAILMSGCOUNTr 3614
#define MEMORYERRORCNTr 3615
#define MEMORYERRORCNTCHr 3616
#define MEMORYPTRERRORCNTCHr 3617
#define MEM_FAIL_INT_CTRr 3618
#define MEM_FAIL_INT_ENr 3619
#define MEM_FAIL_INT_STATr 3620
#define METER_ATTRIBUTESr 3621
#define METER_CTLr 3622
#define METER_DEF0_0r 3623
#define METER_DEF0_1r 3624
#define METER_DEF1_0r 3625
#define METER_DEF1_1r 3626
#define METER_DEF2_0r 3627
#define METER_DEF2_1r 3628
#define METER_DEF3_0r 3629
#define METER_DEF3_1r 3630
#define METER_DEF4_0r 3631
#define METER_DEF4_1r 3632
#define METER_DEF5_0r 3633
#define METER_DEF5_1r 3634
#define METER_DEF6_0r 3635
#define METER_DEF6_1r 3636
#define METER_DEF7_0r 3637
#define METER_DEF7_1r 3638
#define MIBPSTATr 3639
#define MIM_ETHERTYPEr 3640
#define MIM_LIP_2_LEP_FC_ENr 3641
#define MINBUCKETr 3642
#define MINBUCKETCONFIGr 3643
#define MINBUCKETCONFIG1r 3644
#define MINBUCKETCONFIG_64r 3645
#define MINBUCKETCOS0CONFIGr 3646
#define MINBUCKETCOS1CONFIGr 3647
#define MINBUCKETCOS2CONFIGr 3648
#define MINBUCKETCOS3CONFIGr 3649
#define MINBUCKETMEMDEBUGr 3650
#define MINBWGUARANTEEr 3651
#define MINSPCONFIGr 3652
#define MINSPCONFIG_CPUr 3653
#define MIRROR_CONTROLr 3654
#define MIRROR_DEST_BITMAPr 3655
#define MIRROR_SELECTr 3656
#define MISCCONFIGr 3657
#define MISCCONFIG_2r 3658
#define MMRP_CONTROL_1r 3659
#define MMRP_CONTROL_2r 3660
#define MMU0_FUSE_DEBUGr 3661
#define MMU1_FUSE_DEBUGr 3662
#define MMUBISRDBGRDDATAr 3663
#define MMUEAVENABLEr 3664
#define MMUECCOVERRIDEr 3665
#define MMUFLUSHCONTROLr 3666
#define MMUMBISTENr 3667
#define MMUMBISTSTATUSr 3668
#define MMUPORTENABLEr 3669
#define MMUPORTENABLEMOD0r 3670
#define MMUPORTENABLEMOD1r 3671
#define MMUPORTENABLE_HIr 3672
#define MMUPORTSTOREENABLEr 3673
#define MMUPORTSTOREENABLEMOD0r 3674
#define MMUPORTSTOREENABLEMOD1r 3675
#define MMUPORTTXENABLEr 3676
#define MMUPORTTXENABLE_HIr 3677
#define MMU_CELLCNTCOSr 3678
#define MMU_CELLCNTINGr 3679
#define MMU_CELLCNTTOTALr 3680
#define MMU_CELLLMTCOSr 3681
#define MMU_CELLLMTCOS_LOWERr 3682
#define MMU_CELLLMTCOS_UPPERr 3683
#define MMU_CELLLMTINGr 3684
#define MMU_CELLLMTTOTALr 3685
#define MMU_CELLLMTTOTAL_LOWERr 3686
#define MMU_CELLLMTTOTAL_UPPERr 3687
#define MMU_CFGr 3688
#define MMU_EGR_CTRLr 3689
#define MMU_EGR_PARADr 3690
#define MMU_EGS_PRIMODr 3691
#define MMU_EGS_WGTCOSr 3692
#define MMU_ERRSTATr 3693
#define MMU_ERR_VECTORr 3694
#define MMU_ING_PARADr 3695
#define MMU_INTCLRr 3696
#define MMU_INTCNTLr 3697
#define MMU_INTCTRLr 3698
#define MMU_INTSTATr 3699
#define MMU_LLA_PARADr 3700
#define MMU_LLFC_RX_CONFIGr 3701
#define MMU_LLFC_TX_CONFIG_1r 3702
#define MMU_LLFC_TX_CONFIG_2r 3703
#define MMU_MEMFAILSTATUSr 3704
#define MMU_PARITYERRORr 3705
#define MMU_PARITYERROR_CCPr 3706
#define MMU_PARITYERROR_CFAPr 3707
#define MMU_PARITYERROR_XQ0r 3708
#define MMU_PARITYERROR_XQ1r 3709
#define MMU_PARITYERROR_XQ2r 3710
#define MMU_PKTCNTCOSr 3711
#define MMU_PKTCNTINGr 3712
#define MMU_PKTLMTCOSr 3713
#define MMU_PKTLMTCOS_LOWERr 3714
#define MMU_PKTLMTCOS_UPPERr 3715
#define MMU_PKTLMTINGr 3716
#define MMU_PP_DBE_CNTr 3717
#define MMU_PP_DBE_LOGr 3718
#define MMU_PP_ECC_CNTLr 3719
#define MMU_PP_ECC_CTRLr 3720
#define MMU_PP_SBE_CNTr 3721
#define MMU_PP_SBE_LOGr 3722
#define MMU_SPARE_REG0r 3723
#define MMU_SPARE_REG1r 3724
#define MMU_SPARE_REG2r 3725
#define MMU_SPARE_REG3r 3726
#define MMU_SPARE_REG4r 3727
#define MMU_STATUSr 3728
#define MMU_TO_XPORT_BKPr 3729
#define MMU_UPK_ERRLOGr 3730
#define MMU_XQ_EGRMAXTIMEr 3731
#define MMU_XQ_PARADr 3732
#define MODMAP_CTRLr 3733
#define MODPORT_15_8r 3734
#define MODPORT_23_16r 3735
#define MODPORT_31_24r 3736
#define MODPORT_7_0r 3737
#define MODPORT_MAPr 3738
#define MODPORT_MAP_EM_PARITY_CONTROLr 3739
#define MODPORT_MAP_EM_PARITY_STATUSr 3740
#define MODPORT_MAP_IM_PARITY_CONTROLr 3741
#define MODPORT_MAP_IM_PARITY_STATUSr 3742
#define MODPORT_MAP_MIRROR_1_PARITY_CONTROLr 3743
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr 3744
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr 3745
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr 3746
#define MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr 3747
#define MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr 3748
#define MODPORT_MAP_SELr 3749
#define MODPORT_MAP_SW_PARITY_CONTROLr 3750
#define MODPORT_MAP_SW_PARITY_STATUSr 3751
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr 3752
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr 3753
#define MOD_FIFO_CNTr 3754
#define MOD_MAP_PARITY_CONTROLr 3755
#define MOD_MAP_PARITY_STATUS_INTRr 3756
#define MOD_MAP_PARITY_STATUS_NACKr 3757
#define MOTP_CHECKSUM_STATUSr 3758
#define MPLS_ENTRY_DBGCTRLr 3759
#define MPLS_ENTRY_HASH_CONTROLr 3760
#define MPLS_ENTRY_PARITY_CONTROLr 3761
#define MPLS_ENTRY_PARITY_STATUSr 3762
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r 3763
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r 3764
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r 3765
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r 3766
#define MPLS_MEMORY_DBGCTRLr 3767
#define MPLS_STATION_CAM_BIST_CONFIGr 3768
#define MPLS_STATION_CAM_BIST_CONTROLr 3769
#define MPLS_STATION_CAM_BIST_DBG_DATAr 3770
#define MPLS_STATION_CAM_BIST_STATUSr 3771
#define MPLS_STATION_CAM_DBGCTRLr 3772
#define MRCUSE0r 3773
#define MRCUSE1r 3774
#define MRPCOSr 3775
#define MSYS_FUSE_BITSr 3776
#define MTC0COSr 3777
#define MTC1COSr 3778
#define MTCCOSr 3779
#define MTCREQr 3780
#define MTPCNGDr 3781
#define MTPCNGDRr 3782
#define MTPCNGDYr 3783
#define MTPCOSr 3784
#define MTPCOSDr 3785
#define MTPHOLDr 3786
#define MTRI_CONFIGr 3787
#define MTRI_IFGr 3788
#define MTRO_CONFIGr 3789
#define MULTICAST_FREEPTR_STATUSr 3790
#define MULTIPASS_LOOPBACK_BITMAP_64r 3791
#define MVL_ISr 3792
#define MVR_PTR_MEM_DEBUGr 3793
#define MWRQSIZEr 3794
#define N2NT_00r 3795
#define N2NT_01r 3796
#define N2NT_02r 3797
#define N2NT_03r 3798
#define N2NT_04r 3799
#define N2NT_05r 3800
#define N2NT_06r 3801
#define N2NT_07r 3802
#define N2NT_08r 3803
#define N2NT_09r 3804
#define N2NT_10r 3805
#define N2NT_11r 3806
#define N2NT_12r 3807
#define N2NT_13r 3808
#define N2NT_14r 3809
#define N2NT_15r 3810
#define NODETYPE8B10Br 3811
#define NODETYPEFORCERXPLANEr 3812
#define NODETYPETESTr 3813
#define NONUCAST_TRUNK_BLOCK_MASKr 3814
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr 3815
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr 3816
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr 3817
#define OAM_CCM_COUNT_64r 3818
#define OAM_CURRENT_TIMEr 3819
#define OAM_DROP_CONTROLr 3820
#define OAM_LM_CPU_DATA_CONTROLr 3821
#define OAM_SEC_NS_COUNTER_64r 3822
#define OAM_SEC_NS_COUNTER_ENABLEr 3823
#define OAM_TIMER_CONTROLr 3824
#define OAM_TX_CONTROLr 3825
#define OP_BUFFER_LIMIT_REDr 3826
#define OP_BUFFER_LIMIT_RED_CELLr 3827
#define OP_BUFFER_LIMIT_RED_PACKETr 3828
#define OP_BUFFER_LIMIT_RESUME_REDr 3829
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 3830
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 3831
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 3832
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 3833
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 3834
#define OP_BUFFER_LIMIT_YELLOWr 3835
#define OP_BUFFER_LIMIT_YELLOW_CELLr 3836
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 3837
#define OP_BUFFER_SHARED_COUNTr 3838
#define OP_BUFFER_SHARED_COUNT_CELLr 3839
#define OP_BUFFER_SHARED_COUNT_PACKETr 3840
#define OP_BUFFER_SHARED_LIMITr 3841
#define OP_BUFFER_SHARED_LIMIT_CELLr 3842
#define OP_BUFFER_SHARED_LIMIT_PACKETr 3843
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 3844
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 3845
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 3846
#define OP_BUFFER_TOTAL_COUNTr 3847
#define OP_BUFFER_TOTAL_COUNT_CELLr 3848
#define OP_BUFFER_TOTAL_COUNT_PACKETr 3849
#define OP_PORT_CONFIGr 3850
#define OP_PORT_CONFIG_CELLr 3851
#define OP_PORT_CONFIG_PACKETr 3852
#define OP_PORT_DROP_STATE_BMPr 3853
#define OP_PORT_DROP_STATE_CELL_BMP0r 3854
#define OP_PORT_DROP_STATE_CELL_BMP1r 3855
#define OP_PORT_DROP_STATE_PACKET_BMP0r 3856
#define OP_PORT_DROP_STATE_PACKET_BMP1r 3857
#define OP_PORT_FIRST_FRAGMENT_COUNT_CELLr 3858
#define OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr 3859
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr 3860
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr 3861
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr 3862
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr 3863
#define OP_PORT_LIMIT_REDr 3864
#define OP_PORT_LIMIT_RED_CELLr 3865
#define OP_PORT_LIMIT_RED_PACKETr 3866
#define OP_PORT_LIMIT_RESUME_RED_CELLr 3867
#define OP_PORT_LIMIT_RESUME_RED_PACKETr 3868
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLr 3869
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETr 3870
#define OP_PORT_LIMIT_YELLOWr 3871
#define OP_PORT_LIMIT_YELLOW_CELLr 3872
#define OP_PORT_LIMIT_YELLOW_PACKETr 3873
#define OP_PORT_REDIRECT_COUNT_CELLr 3874
#define OP_PORT_REDIRECT_COUNT_PACKETr 3875
#define OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr 3876
#define OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr 3877
#define OP_PORT_REDIRECT_DISC_SET_THD_CELLr 3878
#define OP_PORT_REDIRECT_DISC_SET_THD_PACKETr 3879
#define OP_PORT_REDIRECT_XQ_COUNT_PACKETr 3880
#define OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr 3881
#define OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr 3882
#define OP_PORT_SHARED_COUNTr 3883
#define OP_PORT_SHARED_COUNT_CELLr 3884
#define OP_PORT_SHARED_COUNT_PACKETr 3885
#define OP_PORT_TOTAL_COUNTr 3886
#define OP_PORT_TOTAL_COUNT_CELLr 3887
#define OP_PORT_TOTAL_COUNT_PACKETr 3888
#define OP_QUEUE_CONFIGr 3889
#define OP_QUEUE_CONFIG1_CELLr 3890
#define OP_QUEUE_CONFIG1_PACKETr 3891
#define OP_QUEUE_CONFIG_CELLr 3892
#define OP_QUEUE_CONFIG_PACKETr 3893
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr 3894
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr 3895
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr 3896
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr 3897
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr 3898
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr 3899
#define OP_QUEUE_LIMIT_REDr 3900
#define OP_QUEUE_LIMIT_RED_CELLr 3901
#define OP_QUEUE_LIMIT_RED_PACKETr 3902
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr 3903
#define OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr 3904
#define OP_QUEUE_LIMIT_YELLOWr 3905
#define OP_QUEUE_LIMIT_YELLOW_CELLr 3906
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 3907
#define OP_QUEUE_MIN_COUNTr 3908
#define OP_QUEUE_MIN_COUNT_CELLr 3909
#define OP_QUEUE_MIN_COUNT_PACKETr 3910
#define OP_QUEUE_REDIRECT_CONFIG_CELLr 3911
#define OP_QUEUE_REDIRECT_CONFIG_PACKETr 3912
#define OP_QUEUE_REDIRECT_COUNT_CELLr 3913
#define OP_QUEUE_REDIRECT_COUNT_PACKETr 3914
#define OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr 3915
#define OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr 3916
#define OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr 3917
#define OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr 3918
#define OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr 3919
#define OP_QUEUE_RESET_OFFSETr 3920
#define OP_QUEUE_RESET_OFFSET_CELLr 3921
#define OP_QUEUE_RESET_OFFSET_PACKETr 3922
#define OP_QUEUE_RESET_VALUEr 3923
#define OP_QUEUE_RESET_VALUE_CELLr 3924
#define OP_QUEUE_RESET_VALUE_PACKETr 3925
#define OP_QUEUE_SHARED_COUNTr 3926
#define OP_QUEUE_SHARED_COUNT_CELLr 3927
#define OP_QUEUE_SHARED_COUNT_PACKETr 3928
#define OP_QUEUE_TOTAL_COUNTr 3929
#define OP_QUEUE_TOTAL_COUNT_CELLr 3930
#define OP_QUEUE_TOTAL_COUNT_PACKETr 3931
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr 3932
#define OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr 3933
#define OP_THR_CONFIGr 3934
#define OTPC_CNTRLr 3935
#define OTPC_CPUADDR_REGr 3936
#define OTPC_CPU_DATAr 3937
#define OTPC_CPU_STATUSr 3938
#define OTPC_CPU_WRITE_REGr 3939
#define OTPC_MODE_REGr 3940
#define OTPC_SOFT_RESET_CNTRLr 3941
#define OUTPUT_PORT_RX_ENABLEr 3942
#define OUTPUT_PORT_RX_ENABLE_64r 3943
#define PACKET_RESET_LIMIT_OFFSET_SPr 3944
#define PACKET_SPAP_RED_OFFSET_SPr 3945
#define PACKET_SPAP_YELLOW_OFFSET_SPr 3946
#define PARITY_ERR_ADDRr 3947
#define PARS_RAM_DBGCTRLr 3948
#define PAR_ADR_EGR_VLAN_XLATEr 3949
#define PAR_ADR_IGR_VLAN_XLATEr 3950
#define PAR_ADR_IPMC_GROUP_V4r 3951
#define PAR_ADR_IPMC_GROUP_V6r 3952
#define PAR_ADR_L2_ENTRYr 3953
#define PAR_ADR_L2_ENTRY_EXTr 3954
#define PAR_ADR_L3_DEFIP_ALGr 3955
#define PAR_ADR_L3_DEFIP_ALG_EXTr 3956
#define PAR_ADR_L3_ENTRY_V4r 3957
#define PAR_ADR_L3_ENTRY_V6r 3958
#define PAR_ADR_L3_INTF_TABLEr 3959
#define PAR_ADR_L3_LPM_HITBITr 3960
#define PAR_ADR_NEXT_HOP_EXTr 3961
#define PAR_ADR_NEXT_HOP_INTr 3962
#define PAR_ADR_VRF_VFI_INTFr 3963
#define PAR_ERR_MASK_BSEr 3964
#define PAR_ERR_MASK_CSEr 3965
#define PAR_ERR_MASK_HSEr 3966
#define PAR_ERR_STATUS_BSEr 3967
#define PAR_ERR_STATUS_CSEr 3968
#define PAR_ERR_STATUS_HSEr 3969
#define PAUSE_CONTROLr 3970
#define PAUSE_QUANTr 3971
#define PBM_ZEROr 3972
#define PERR_PTR_CTRr 3973
#define PERR_PTR_EXPr 3974
#define PERR_STATr 3975
#define PER_PORT_AGE_CONTROLr 3976
#define PER_PORT_REPL_CONTROLr 3977
#define PFAPCONFIGr 3978
#define PFAPDEBUGSCR0r 3979
#define PFAPDEBUGSCR1r 3980
#define PFAPDEBUGSCR2r 3981
#define PFAPFULLTHRESHOLDr 3982
#define PFAPMEMDEBUGr 3983
#define PFAPPARITYERRORPTRr 3984
#define PFAPREADPOINTERr 3985
#define PFC_COS0_XOFF_CNTr 3986
#define PFC_COS10_XOFF_CNTr 3987
#define PFC_COS11_XOFF_CNTr 3988
#define PFC_COS12_XOFF_CNTr 3989
#define PFC_COS13_XOFF_CNTr 3990
#define PFC_COS14_XOFF_CNTr 3991
#define PFC_COS15_XOFF_CNTr 3992
#define PFC_COS1_XOFF_CNTr 3993
#define PFC_COS2_XOFF_CNTr 3994
#define PFC_COS3_XOFF_CNTr 3995
#define PFC_COS4_XOFF_CNTr 3996
#define PFC_COS5_XOFF_CNTr 3997
#define PFC_COS6_XOFF_CNTr 3998
#define PFC_COS7_XOFF_CNTr 3999
#define PFC_COS8_XOFF_CNTr 4000
#define PFC_COS9_XOFF_CNTr 4001
#define PG_COUNTr 4002
#define PG_COUNT_CELLr 4003
#define PG_COUNT_PACKETr 4004
#define PG_GBL_HDRM_COUNTr 4005
#define PG_HDRM_COUNTr 4006
#define PG_HDRM_COUNT_CELLr 4007
#define PG_HDRM_COUNT_PACKETr 4008
#define PG_HDRM_LIMITr 4009
#define PG_HDRM_LIMIT_CELLr 4010
#define PG_HDRM_LIMIT_PACKETr 4011
#define PG_MINr 4012
#define PG_MIN_CELLr 4013
#define PG_MIN_COUNTr 4014
#define PG_MIN_COUNT_CELLr 4015
#define PG_MIN_COUNT_PACKETr 4016
#define PG_MIN_PACKETr 4017
#define PG_PORT_MIN_COUNTr 4018
#define PG_PORT_MIN_COUNT_CELLr 4019
#define PG_PORT_MIN_COUNT_PACKETr 4020
#define PG_RDE_COUNT_PACKETr 4021
#define PG_RDE_MIN_COUNT_PACKETr 4022
#define PG_RDE_MIN_PACKETr 4023
#define PG_RDE_RESET_OFFSET_PACKETr 4024
#define PG_RDE_RESET_VALUE_PACKETr 4025
#define PG_RDE_SHARED_COUNT_PACKETr 4026
#define PG_RDE_THRESH_SEL2r 4027
#define PG_RESET_FLOORr 4028
#define PG_RESET_FLOOR_CELLr 4029
#define PG_RESET_OFFSETr 4030
#define PG_RESET_OFFSET_CELLr 4031
#define PG_RESET_OFFSET_PACKETr 4032
#define PG_RESET_SELr 4033
#define PG_RESET_VALUEr 4034
#define PG_RESET_VALUE_CELLr 4035
#define PG_RESET_VALUE_PACKETr 4036
#define PG_SHARED_COUNTr 4037
#define PG_SHARED_COUNT_CELLr 4038
#define PG_SHARED_COUNT_PACKETr 4039
#define PG_THRESH_SELr 4040
#define PG_THRESH_SEL2r 4041
#define PG_WL_COUNT_CELLr 4042
#define PG_WL_COUNT_PACKETr 4043
#define PG_WL_MIN_CELLr 4044
#define PG_WL_MIN_COUNT_CELLr 4045
#define PG_WL_MIN_COUNT_PACKETr 4046
#define PG_WL_MIN_PACKETr 4047
#define PG_WL_RESET_FLOOR_CELLr 4048
#define PG_WL_RESET_OFFSET_CELLr 4049
#define PG_WL_RESET_OFFSET_PACKETr 4050
#define PG_WL_RESET_VALUE_CELLr 4051
#define PG_WL_RESET_VALUE_PACKETr 4052
#define PG_WL_SHARED_COUNT_CELLr 4053
#define PG_WL_SHARED_COUNT_PACKETr 4054
#define PG_WL_THRESH_SEL2r 4055
#define PKTAGETIMERr 4056
#define PKTAGINGLIMITr 4057
#define PKTAGINGLIMIT0r 4058
#define PKTAGINGLIMIT1r 4059
#define PKTAGINGTIMERr 4060
#define PKTBUF_ESM_DROPCNTr 4061
#define PKTBUF_ESM_OFFSETr 4062
#define PKTLENGTHMEMDEBUGr 4063
#define PKTLINKMEMDEBUGr 4064
#define PKTMAXBUCKETr 4065
#define PKTMAXBUCKETCONFIGr 4066
#define PKTPORTMAXBUCKETr 4067
#define PKTPORTMAXBUCKETCONFIGr 4068
#define PKTSIZEADJUSTr 4069
#define PKTSIZECORRECTIONr 4070
#define PKTS_RECEIVED_LSBr 4071
#define PKTS_RECEIVED_MSBr 4072
#define PKTS_TRANSMITTED_LSBr 4073
#define PKTS_TRANSMITTED_MSBr 4074
#define PKT_DROP_ENABLEr 4075
#define PLANE_CROSSOVERr 4076
#define POL_START_OVRDr 4077
#define PORTARBITER_THRESHOLDr 4078
#define PORTCONFIGr 4079
#define PORTSPEEDMOD0_P0_23r 4080
#define PORTSPEEDMOD0_P24_28r 4081
#define PORTSPEEDMOD1_P0_23r 4082
#define PORT_BRIDGE_BMAPr 4083
#define PORT_BRIDGE_BMAP_64r 4084
#define PORT_BRIDGE_BMAP_HIr 4085
#define PORT_BRIDGE_MIRROR_BMAPr 4086
#define PORT_BRIDGE_MIRROR_BMAP_64r 4087
#define PORT_CBL_PARITY_CONTROLr 4088
#define PORT_CBL_PARITY_STATUS_INTRr 4089
#define PORT_CBL_PARITY_STATUS_NACKr 4090
#define PORT_CBL_TABLE_PARITY_CONTROLr 4091
#define PORT_CBL_TABLE_PARITY_STATUSr 4092
#define PORT_COUNTr 4093
#define PORT_COUNT_CELLr 4094
#define PORT_COUNT_PACKETr 4095
#define PORT_FC_STATUSr 4096
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr 4097
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr 4098
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr 4099
#define PORT_MAX_PKT_SIZEr 4100
#define PORT_MINr 4101
#define PORT_MIN_CELLr 4102
#define PORT_MIN_COUNTr 4103
#define PORT_MIN_COUNT_CELLr 4104
#define PORT_MIN_COUNT_PACKETr 4105
#define PORT_MIN_PACKETr 4106
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr 4107
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr 4108
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr 4109
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr 4110
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr 4111
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr 4112
#define PORT_PAUSE_ENABLEr 4113
#define PORT_PAUSE_ENABLE_64r 4114
#define PORT_PRI_GRPr 4115
#define PORT_PRI_GRP0r 4116
#define PORT_PRI_GRP1r 4117
#define PORT_PRI_GRP2r 4118
#define PORT_PRI_XON_ENABLEr 4119
#define PORT_QM_MINr 4120
#define PORT_QM_MIN_CELLr 4121
#define PORT_QM_MIN_COUNTr 4122
#define PORT_QM_MIN_COUNT_CELLr 4123
#define PORT_QM_MIN_COUNT_PACKETr 4124
#define PORT_QM_MIN_PACKETr 4125
#define PORT_QM_SHARED_COUNTr 4126
#define PORT_QM_SHARED_COUNT_CELLr 4127
#define PORT_QM_SHARED_COUNT_PACKETr 4128
#define PORT_SCHEDULING_SPEEDr 4129
#define PORT_SC_MINr 4130
#define PORT_SC_MIN_CELLr 4131
#define PORT_SC_MIN_COUNTr 4132
#define PORT_SC_MIN_COUNT_CELLr 4133
#define PORT_SC_MIN_COUNT_PACKETr 4134
#define PORT_SC_MIN_PACKETr 4135
#define PORT_SC_SHARED_COUNTr 4136
#define PORT_SC_SHARED_COUNT_CELLr 4137
#define PORT_SC_SHARED_COUNT_PACKETr 4138
#define PORT_SHARED_COUNTr 4139
#define PORT_SHARED_COUNT_CELLr 4140
#define PORT_SHARED_COUNT_PACKETr 4141
#define PORT_SHARED_LIMITr 4142
#define PORT_SHARED_LIMIT_CELLr 4143
#define PORT_SHARED_LIMIT_PACKETr 4144
#define PORT_TABLE_ECC_CONTROLr 4145
#define PORT_TABLE_ECC_STATUS_INTRr 4146
#define PORT_TABLE_ECC_STATUS_NACKr 4147
#define PORT_WREDAVGQSIZE_CELLr 4148
#define PORT_WREDAVGQSIZE_PACKETr 4149
#define PORT_WREDCONFIG_CELLr 4150
#define PORT_WREDCONFIG_PACKETr 4151
#define PORT_WREDPARAM_CELLr 4152
#define PORT_WREDPARAM_NONTCP_CELLr 4153
#define PORT_WREDPARAM_NONTCP_PACKETr 4154
#define PORT_WREDPARAM_PACKETr 4155
#define PORT_WREDPARAM_RED_CELLr 4156
#define PORT_WREDPARAM_RED_PACKETr 4157
#define PORT_WREDPARAM_YELLOW_CELLr 4158
#define PORT_WREDPARAM_YELLOW_PACKETr 4159
#define PPFC_ENr 4160
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 4161
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 4162
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 4163
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 4164
#define PPPEMPTYr 4165
#define PPPEMPTYSTATUSr 4166
#define PPPEMPTYSTATUS_HIr 4167
#define PPP_CTRLr 4168
#define PPP_REFRESH_CTRLr 4169
#define PQEFIFOEMPTY_64r 4170
#define PQEFIFOOVERFLOW_64r 4171
#define PQEFIFOPTREQUAL_64r 4172
#define PQEMEMDEBUGr 4173
#define PQEPARITYERRORADRr 4174
#define PRI2COSr 4175
#define PRI2COS_2r 4176
#define PRILUT_ADDR_DEBUGr 4177
#define PRIO2COSr 4178
#define PRIO2COS_CBFCr 4179
#define PRIO2COS_LLFCr 4180
#define PRIORITY_CONTROLr 4181
#define PROTOCOLERRORSr 4182
#define PROTOCOL_PKT_CONTROLr 4183
#define PROT_DEBUGr 4184
#define PRTABLE_DEFAULTr 4185
#define PRTABLE_ENTRYr 4186
#define PTRCTRLCONFIGr 4187
#define PTR_FIFO_PARITY_CG0_CH0r 4188
#define PTR_FIFO_PARITY_CG0_CH1r 4189
#define PTR_FIFO_PARITY_CG1_CH0r 4190
#define PTR_FIFO_PARITY_CG1_CH1r 4191
#define PTR_FIFO_PARITY_CH0r 4192
#define PTR_FIFO_PARITY_CH1r 4193
#define PT_DEBUGr 4194
#define PUP_CTXT_HIT_ALLOWr 4195
#define PUP_DELAY_CALENDARr 4196
#define PUP_HI_PRI_EVENT_MSKr 4197
#define PUP_HI_PRI_QTYPE_MSKr 4198
#define PUP_MP_PRIORITYr 4199
#define PUP_NMP_PRIORITYr 4200
#define PUP_PRI_UPDATES_PER_TSr 4201
#define PURGE_PKT_CNTr 4202
#define QDR36_CONFIG_REG1_ISr 4203
#define QDR36_CONFIG_REG2_ISr 4204
#define QDR36_CONFIG_REG3_ISr 4205
#define QDR36_STATUS_REG1_ISr 4206
#define QDR36_STATUS_REG2_ISr 4207
#define QE_INTEROP_CONFIGr 4208
#define QE_TYPE_CHANNEL_MASK_A0_HIr 4209
#define QE_TYPE_CHANNEL_MASK_A0_LOr 4210
#define QE_TYPE_CHANNEL_MASK_A1_HIr 4211
#define QE_TYPE_CHANNEL_MASK_A1_LOr 4212
#define QE_TYPE_CHANNEL_MASK_A2_HIr 4213
#define QE_TYPE_CHANNEL_MASK_A2_LOr 4214
#define QE_TYPE_CHANNEL_MASK_A3_HIr 4215
#define QE_TYPE_CHANNEL_MASK_A3_LOr 4216
#define QE_TYPE_CHANNEL_MASK_B0_HIr 4217
#define QE_TYPE_CHANNEL_MASK_B0_LOr 4218
#define QE_TYPE_CHANNEL_MASK_B1_HIr 4219
#define QE_TYPE_CHANNEL_MASK_B1_LOr 4220
#define QE_TYPE_CHANNEL_MASK_B2_HIr 4221
#define QE_TYPE_CHANNEL_MASK_B2_LOr 4222
#define QE_TYPE_CHANNEL_MASK_B3_HIr 4223
#define QE_TYPE_CHANNEL_MASK_B3_LOr 4224
#define QGPORT_CONFIGr 4225
#define QGPORT_MAC_XGXS_CTRLr 4226
#define QGPORT_MAC_XGXS_STAT_GS0r 4227
#define QGPORT_MAC_XGXS_STAT_GS1r 4228
#define QGPORT_MAC_XGXS_STAT_GS2r 4229
#define QGPORT_MAC_XGXS_STAT_GS3r 4230
#define QMA_BP_SYNCr 4231
#define QMA_CONFIG0r 4232
#define QMA_CONFIG1r 4233
#define QMA_DEBUG1r 4234
#define QMA_DEBUG2r 4235
#define QMA_ECC_DEBUG0r 4236
#define QMA_ECC_ERROR0r 4237
#define QMA_ECC_ERROR0_MASKr 4238
#define QMA_ERROR0r 4239
#define QMA_ERROR1r 4240
#define QMA_ERROR2r 4241
#define QMA_ERROR0_MASKr 4242
#define QMA_ERROR1_MASKr 4243
#define QMA_ERROR2_MASKr 4244
#define QMA_HALT_CFGr 4245
#define QMA_IFENQR_DEBUGr 4246
#define QMA_LQ_WRED_PDROP0r 4247
#define QMA_LQ_WRED_PDROP1r 4248
#define QMA_QBUFFSPROFILE_ECC_STATUSr 4249
#define QMA_QS_SB_DEBUGr 4250
#define QMA_Q_MAX_BUFFS_ECC_STATUSr 4251
#define QMA_Q_MIN_BUFFS_ECC_STATUSr 4252
#define QMA_RAM_TM0r 4253
#define QMA_RAM_TM1r 4254
#define QMA_RANDGEN_ECC_STATUSr 4255
#define QMA_RAND_DEBUGr 4256
#define QMA_RBENQR_DEBUGr 4257
#define QMA_RBENQR_FIFO_ECC_STATUSr 4258
#define QMA_RB_SB_DEBUGr 4259
#define QMA_SW_RESETr 4260
#define QMA_TAG_DEBUGr 4261
#define QMA_VOQ_WRED_PDROP0r 4262
#define QMA_VOQ_WRED_PDROP1r 4263
#define QMA_VOQ_WRED_STATE_ECC_STATUSr 4264
#define QMA_WREDCURVE_ECC_STATUSr 4265
#define QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr 4266
#define QMA_WRED_CONFIGr 4267
#define QMB_ALLOCBUFFSCNT_ECC_STATUSr 4268
#define QMB_ARB_DEBUGr 4269
#define QMB_BUFFER_LIST_A_ECC_STATUSr 4270
#define QMB_BUFFER_LIST_B_ECC_STATUSr 4271
#define QMB_BUFFER_LIST_C_ECC_STATUSr 4272
#define QMB_BUFFER_LIST_D_ECC_STATUSr 4273
#define QMB_CONFIG0r 4274
#define QMB_CONFIG1r 4275
#define QMB_CONFIG2r 4276
#define QMB_CONFIG3r 4277
#define QMB_DEBUG0r 4278
#define QMB_DEBUG1r 4279
#define QMB_DEBUG2r 4280
#define QMB_DEBUG_CNT0r 4281
#define QMB_DEBUG_CNT1r 4282
#define QMB_DEBUG_CNT2r 4283
#define QMB_DEBUG_CNT3r 4284
#define QMB_DEBUG_CNT4r 4285
#define QMB_DEBUG_CNT5r 4286
#define QMB_DEBUG_CNT6r 4287
#define QMB_DEBUG_CNT7r 4288
#define QMB_DEQD_SB_DEBUGr 4289
#define QMB_ECC_DEBUG0r 4290
#define QMB_ECC_ERROR0r 4291
#define QMB_ECC_ERROR1r 4292
#define QMB_ECC_ERROR0_MASKr 4293
#define QMB_ECC_ERROR1_MASKr 4294
#define QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr 4295
#define QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr 4296
#define QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr 4297
#define QMB_EMPTY_QUEUE_GRANTr 4298
#define QMB_ENQD_DEBUGr 4299
#define QMB_ENQD_FIFO_ECC_STATUSr 4300
#define QMB_ENQD_SB_DEBUGr 4301
#define QMB_ENQR_DEBUGr 4302
#define QMB_ENQR_FIFO_ECC_STATUSr 4303
#define QMB_ENQ_REQ_DEBUG4r 4304
#define QMB_ERROR0r 4305
#define QMB_ERROR1r 4306
#define QMB_ERROR2r 4307
#define QMB_ERROR3r 4308
#define QMB_ERROR0_MASKr 4309
#define QMB_ERROR1_MASKr 4310
#define QMB_ERROR2_MASKr 4311
#define QMB_ERROR3_MASKr 4312
#define QMB_ETAGS_DEBUG0r 4313
#define QMB_ETAGS_DEBUG1r 4314
#define QMB_FLUSH_PENDING_ECC_STATUSr 4315
#define QMB_FL_DEBUG0r 4316
#define QMB_FL_DEBUG1r 4317
#define QMB_FL_DEBUG2r 4318
#define QMB_FL_DEBUG3r 4319
#define QMB_FL_DEBUG4r 4320
#define QMB_HALT_CFGr 4321
#define QMB_HEAD_LLA_ECC_STATUSr 4322
#define QMB_LLA_TRANS_ECC_STATUSr 4323
#define QMB_PKT_HDR_ADJUST0r 4324
#define QMB_PKT_HDR_ADJUST1r 4325
#define QMB_PKT_HDR_ADJUST2r 4326
#define QMB_PKT_HDR_ADJUST3r 4327
#define QMB_PKT_HDR_ADJUST4r 4328
#define QMB_QUEUE_CONFIG_CTRLr 4329
#define QMB_QUEUE_CONFIG_DATAr 4330
#define QMB_RAM_TM0r 4331
#define QMB_RAM_TM1r 4332
#define QMB_SELECTED_Qr 4333
#define QMB_SLQ_BYTE_CNTr 4334
#define QMB_SLQ_COUNTER_ECC_STATUSr 4335
#define QMB_SLQ_PKT_CNTr 4336
#define QMB_SLQ_PTRr 4337
#define QMB_STATSCFG_ECC_STATUSr 4338
#define QMB_STATUS0r 4339
#define QMB_STATUS1r 4340
#define QMB_SW_RESETr 4341
#define QMB_TAIL_LLA_ECC_STATUSr 4342
#define QMB_TC_FP_ECC_STATUSr 4343
#define QMB_TRACE_IF_STATUSr 4344
#define QMB_TRACE_IF_STATUS_MASKr 4345
#define QMC_AGER_CONFIG0r 4346
#define QMC_AGER_CONFIG1r 4347
#define QMC_BUFFER_AGE_ECC_STATUSr 4348
#define QMC_CONFIG0r 4349
#define QMC_DC_CONFIG0r 4350
#define QMC_DC_CONFIG1r 4351
#define QMC_ECC_DEBUGr 4352
#define QMC_ECC_ERRORr 4353
#define QMC_ECC_ERROR_MASKr 4354
#define QMC_ERROR0r 4355
#define QMC_ERROR0_MASKr 4356
#define QMC_QAVG_CONFIG0r 4357
#define QMC_RAM_TM0r 4358
#define QMC_RATE_DELTA_MAX_ECC_STATUSr 4359
#define QMC_STATUS0r 4360
#define QMC_STATUS1r 4361
#define QMC_SW_RESETr 4362
#define QMC_VOQ_ARRIVALS_ECC_STATUSr 4363
#define QMC_VOQ_CONFIG_ECC_STATUSr 4364
#define QM_CS_CONFIG0r 4365
#define QM_CS_CONFIG1r 4366
#define QM_CS_QSTATSLKUP0r 4367
#define QM_CS_QSTATSLKUP1r 4368
#define QM_QSB_RAND_SB_DEBUGr 4369
#define QM_QSB_RATE_SB_DEBUGr 4370
#define QM_TAIL_DROP_CONFIGr 4371
#define QM_TX_DEQREQ_SB_DEBUGr 4372
#define QPORT_CNTMAXSIZEr 4373
#define QPORT_CONFIGr 4374
#define QPORT_RSV_MASKr 4375
#define QPORT_SGNDET_EARLYCRSr 4376
#define QPORT_STAT_UPDATE_MASKr 4377
#define QPORT_TPIDr 4378
#define QPP_BP_MONITOR_DEBUGr 4379
#define QSA_AGEEVENT_ECC_STATUSr 4380
#define QSA_AGEFLAGS_ECC_STATUSr 4381
#define QSA_AGEH_ECC_STATUSr 4382
#define QSA_AGEL_ECC_STATUSr 4383
#define QSA_AGETHRESH_ECC_STATUSr 4384
#define QSA_BSE_ECC_STATUSr 4385
#define QSA_BSN_ECC_STATUSr 4386
#define QSA_CALENDAR_AGER_ECC_DEBUGr 4387
#define QSA_CALENDAR_AGER_ECC_ERRORr 4388
#define QSA_CALENDAR_AGER_ECC_ERROR_MASKr 4389
#define QSA_CALENDAR_ECC_STATUSr 4390
#define QSA_E2NT_ECC_STATUSr 4391
#define QSA_ENQDEQD_SB_DEBUGr 4392
#define QSA_ERRORr 4393
#define QSA_ERROR_MASKr 4394
#define QSA_HALT_CFGr 4395
#define QSA_INITr 4396
#define QSA_MEM_DEBUG_AGEFLAGSr 4397
#define QSA_MEM_DEBUG_AGEHr 4398
#define QSA_MEM_DEBUG_AGELr 4399
#define QSA_MEM_DEBUG_ASSORTED0r 4400
#define QSA_MEM_DEBUG_ASSORTED1r 4401
#define QSA_MEM_DEBUG_ASSORTED2r 4402
#define QSA_Q2SC0_ECC_STATUSr 4403
#define QSA_Q2SC1_ECC_STATUSr 4404
#define QSA_QPARAMS_ECC_STATUSr 4405
#define QSA_QPP_ECC_DEBUGr 4406
#define QSA_QPP_ECC_ERRORr 4407
#define QSA_QPP_ECC_ERROR_MASKr 4408
#define QSA_QSTATE_ECC_STATUSr 4409
#define QSA_QTHRESH_ECC_STATUSr 4410
#define QSA_S2N_ECC_STATUSr 4411
#define QSA_SOFT_RESETr 4412
#define QSA_TRACE_IF_STATUSr 4413
#define QSA_TRACE_IF_STATUS_MASKr 4414
#define QSA_TREX2_DEBUG_ENABLEr 4415
#define QSA_TSTB_ECC_STATUSr 4416
#define QSB_BAA0_ECC_STATUSr 4417
#define QSB_BAA1_ECC_STATUSr 4418
#define QSB_BAA2_ECC_STATUSr 4419
#define QSB_BAA3_ECC_STATUSr 4420
#define QSB_BAA4_ECC_STATUSr 4421
#define QSB_BAA5_ECC_STATUSr 4422
#define QSB_BAA6_ECC_STATUSr 4423
#define QSB_BAA_ECC_DEBUGr 4424
#define QSB_BAA_ECC_ERRORr 4425
#define QSB_BAA_ECC_ERROR_MASKr 4426
#define QSB_ENABLEr 4427
#define QSB_GEN_ERROR_FLAGSr 4428
#define QSB_GEN_ERROR_FLAGS_MASKr 4429
#define QSB_GGP_ECC_STATUSr 4430
#define QSB_HALT_CFGr 4431
#define QSB_INITr 4432
#define QSB_MEM_DEBUG_ASSORTED0r 4433
#define QSB_MEM_DEBUG_ASSORTED1r 4434
#define QSB_MEM_DEBUG_BAA0r 4435
#define QSB_MEM_DEBUG_BAA1r 4436
#define QSB_MEM_DEBUG_BAA2r 4437
#define QSB_MEM_DEBUG_SHAPER0r 4438
#define QSB_MEM_DEBUG_SHAPER1r 4439
#define QSB_PLUT_ECC_STATUSr 4440
#define QSB_PUP0_ECC_STATUSr 4441
#define QSB_PUP1_ECC_STATUSr 4442
#define QSB_PUP_ERROR_FLAGSr 4443
#define QSB_PUP_ERROR_FLAGS_MASKr 4444
#define QSB_SHAPER0_ECC_STATUSr 4445
#define QSB_SHAPER1_ECC_STATUSr 4446
#define QSB_SHAPER2_ECC_STATUSr 4447
#define QSB_SHAPER3_ECC_STATUSr 4448
#define QSB_SHAPER4_ECC_STATUSr 4449
#define QSB_SHAPER_ECC_DEBUGr 4450
#define QSB_SHAPER_ECC_ERRORr 4451
#define QSB_SHAPER_ECC_ERROR_MASKr 4452
#define QSB_SOFT_RESETr 4453
#define QSB_SPP_ECC_STATUSr 4454
#define QSB_SPP_GGP_PUP_ECC_ERRORr 4455
#define QSB_SPP_GGP_PUP_ECC_ERROR_MASKr 4456
#define QSB_SPP_PUP_GGP_ECC_DEBUGr 4457
#define QSB_TRACE_IF_STATUSr 4458
#define QSB_TRACE_IF_STATUS_MASKr 4459
#define QSB_TREX2_DEBUG_ENABLEr 4460
#define QS_CALENDAR_TYPE_DECODEr 4461
#define QS_CONFIG0r 4462
#define QS_CONFIG1r 4463
#define QS_RATE_SB_DEBUGr 4464
#define QS_TS_HI_PRI_MSKr 4465
#define QS_TX_GRANT_SB_DEBUGr 4466
#define QUEUE_SRC_DEBUGr 4467
#define Q_DEPTH_THRESH0r 4468
#define Q_DEPTH_THRESH1r 4469
#define Q_DEPTH_THRESH2r 4470
#define Q_DEPTH_THRESH3r 4471
#define Q_DEPTH_THRESH4r 4472
#define Q_DEPTH_THRESH5r 4473
#define Q_DEPTH_THRESH6r 4474
#define Q_DEPTH_THRESH7r 4475
#define Q_DEPTH_THRESH8r 4476
#define Q_DEPTH_THRESH9r 4477
#define Q_DEPTH_THRESH10r 4478
#define Q_DEPTH_THRESH11r 4479
#define Q_DEPTH_THRESH12r 4480
#define Q_DEPTH_THRESH13r 4481
#define Q_DEPTH_THRESH14r 4482
#define Q_DEPTH_THRESH15r 4483
#define RALNr 4484
#define RBCAr 4485
#define RBYTr 4486
#define RB_CI_CONFIGr 4487
#define RB_CONFIGr 4488
#define RB_COS_MAP_TABLE_0r 4489
#define RB_COS_MAP_TABLE_1r 4490
#define RB_COS_MAP_TABLE_2r 4491
#define RB_COS_MAP_TABLE_3r 4492
#define RB_COS_MAP_TABLE_4r 4493
#define RB_COS_MAP_TABLE_5r 4494
#define RB_COS_MAP_TABLE_6r 4495
#define RB_COS_MAP_TABLE_7r 4496
#define RB_DEBUG_BAD_Q_IFH_0r 4497
#define RB_DEBUG_BAD_Q_IFH_1r 4498
#define RB_DEBUG_BAD_Q_IFH_2r 4499
#define RB_DEBUG_BAD_Q_IRH_0r 4500
#define RB_DEBUG_BAD_Q_IRH_1r 4501
#define RB_DEBUG_EDC_LINE_COUNTr 4502
#define RB_DEBUG_ERESP_BYTE_CNTr 4503
#define RB_DEBUG_ERESP_PCKT_CNTr 4504
#define RB_DEBUG_ERESP_TEST_BYTE_CNTr 4505
#define RB_DEBUG_ERESP_TEST_MESSAGE_0r 4506
#define RB_DEBUG_ERESP_TEST_MESSAGE_1r 4507
#define RB_DEBUG_ERESP_TEST_MESSAGE_2r 4508
#define RB_DEBUG_ERESP_TEST_MESSAGE_3r 4509
#define RB_DEBUG_ERESP_TEST_PCKT_CNTr 4510
#define RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr 4511
#define RB_DEBUG_ERROR_INJECT0r 4512
#define RB_DEBUG_ERROR_INJECT1r 4513
#define RB_DEBUG_ERROR_INJECT2r 4514
#define RB_DEBUG_ERROR_INJECT3r 4515
#define RB_DEBUG_ERROR_INJECT4r 4516
#define RB_DEBUG_ERROR_INJECT5r 4517
#define RB_DEBUG_ERROR_INJECT6r 4518
#define RB_DEBUG_ERROR_INJECT7r 4519
#define RB_DEBUG_ERROR_INJECT8r 4520
#define RB_DEBUG_IF0_BYTE_CNTr 4521
#define RB_DEBUG_IF0_DROP_COUNTr 4522
#define RB_DEBUG_IF0_PCKT_CNTr 4523
#define RB_DEBUG_IF0_TEST_BYTE_CNTr 4524
#define RB_DEBUG_IF0_TEST_IRH_0r 4525
#define RB_DEBUG_IF0_TEST_IRH_1r 4526
#define RB_DEBUG_IF0_TEST_PCKT_CNTr 4527
#define RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr 4528
#define RB_DEBUG_IF1_BYTE_CNTr 4529
#define RB_DEBUG_IF1_DROP_COUNTr 4530
#define RB_DEBUG_IF1_PCKT_CNTr 4531
#define RB_DEBUG_IF1_TEST_BYTE_CNTr 4532
#define RB_DEBUG_IF1_TEST_IRH_0r 4533
#define RB_DEBUG_IF1_TEST_IRH_1r 4534
#define RB_DEBUG_IF1_TEST_PCKT_CNTr 4535
#define RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr 4536
#define RB_DEBUG_IF2_BYTE_CNTr 4537
#define RB_DEBUG_IF2_DROP_COUNTr 4538
#define RB_DEBUG_IF2_PCKT_CNTr 4539
#define RB_DEBUG_IF2_TEST_BYTE_CNTr 4540
#define RB_DEBUG_IF2_TEST_IRH_0r 4541
#define RB_DEBUG_IF2_TEST_IRH_1r 4542
#define RB_DEBUG_IF2_TEST_PCKT_CNTr 4543
#define RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr 4544
#define RB_DEBUG_IF3_BYTE_CNTr 4545
#define RB_DEBUG_IF3_DROP_COUNTr 4546
#define RB_DEBUG_IF3_PCKT_CNTr 4547
#define RB_DEBUG_IF3_TEST_BYTE_CNTr 4548
#define RB_DEBUG_IF3_TEST_IRH_0r 4549
#define RB_DEBUG_IF3_TEST_IRH_1r 4550
#define RB_DEBUG_IF3_TEST_PCKT_CNTr 4551
#define RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr 4552
#define RB_DEBUG_IF4_BYTE_CNTr 4553
#define RB_DEBUG_IF4_DROP_COUNTr 4554
#define RB_DEBUG_IF4_PCKT_CNTr 4555
#define RB_DEBUG_IF4_TEST_BYTE_CNTr 4556
#define RB_DEBUG_IF4_TEST_IRH_0r 4557
#define RB_DEBUG_IF4_TEST_IRH_1r 4558
#define RB_DEBUG_IF4_TEST_PCKT_CNTr 4559
#define RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr 4560
#define RB_DEBUG_IF5_BYTE_CNTr 4561
#define RB_DEBUG_IF5_DROP_COUNTr 4562
#define RB_DEBUG_IF5_PCKT_CNTr 4563
#define RB_DEBUG_IF5_TEST_BYTE_CNTr 4564
#define RB_DEBUG_IF5_TEST_IRH_0r 4565
#define RB_DEBUG_IF5_TEST_IRH_1r 4566
#define RB_DEBUG_IF5_TEST_PCKT_CNTr 4567
#define RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr 4568
#define RB_DEBUG_IF6_BYTE_CNTr 4569
#define RB_DEBUG_IF6_DROP_COUNTr 4570
#define RB_DEBUG_IF6_PCKT_CNTr 4571
#define RB_DEBUG_IF6_TEST_BYTE_CNTr 4572
#define RB_DEBUG_IF6_TEST_IRH_0r 4573
#define RB_DEBUG_IF6_TEST_IRH_1r 4574
#define RB_DEBUG_IF6_TEST_PCKT_CNTr 4575
#define RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr 4576
#define RB_DEBUG_TEST_CONFIGr 4577
#define RB_DEF_Q_IX_0r 4578
#define RB_DEF_Q_IX_1r 4579
#define RB_DEF_Q_IX_2r 4580
#define RB_DEF_Q_IX_3r 4581
#define RB_DRR_CONFIG0r 4582
#define RB_DRR_CONFIG1r 4583
#define RB_DRR_CONFIG2r 4584
#define RB_ECC_DEBUGr 4585
#define RB_ECC_ERROR_0r 4586
#define RB_ECC_ERROR_1r 4587
#define RB_ECC_ERROR_0_MASKr 4588
#define RB_ECC_ERROR_1_MASKr 4589
#define RB_ECC_STATUS0r 4590
#define RB_ECC_STATUS1r 4591
#define RB_ECC_STATUS2r 4592
#define RB_ECC_STATUS3r 4593
#define RB_ECC_STATUS4r 4594
#define RB_ECC_STATUS5r 4595
#define RB_ECC_STATUS6r 4596
#define RB_ECC_STATUS7r 4597
#define RB_ENQRESP_SB_DEBUGr 4598
#define RB_ERROR_0r 4599
#define RB_ERROR_1r 4600
#define RB_ERROR_2r 4601
#define RB_ERROR_0_MASKr 4602
#define RB_ERROR_1_MASKr 4603
#define RB_ERROR_2_MASKr 4604
#define RB_ERROR_HALT_MASK_0r 4605
#define RB_ERROR_HALT_MASK_1r 4606
#define RB_ERROR_HALT_MASK_2r 4607
#define RB_FC_E2ECC_CONFIGr 4608
#define RB_FC_E2ECC_HCFC_CONFIGr 4609
#define RB_FC_FORCE_MESSAGEr 4610
#define RB_FIRST_CI_LOOKUP0r 4611
#define RB_FIRST_CI_LOOKUP1r 4612
#define RB_FIRST_CI_LOOKUP2r 4613
#define RB_FIRST_CI_LOOKUP3r 4614
#define RB_FIRST_CI_LOOKUP4r 4615
#define RB_FIRST_CI_LOOKUP5r 4616
#define RB_IF0_BP_CONFIGr 4617
#define RB_IF0_BP_STATUSr 4618
#define RB_IF0_DATA_FIFO_RESOURCEr 4619
#define RB_IF0_DFIFO_CONFIGr 4620
#define RB_IF0_EREQFIFO_CONFIGr 4621
#define RB_IF0_EREQ_FIFO_RESOURCEr 4622
#define RB_IF0_ERESPFIFO_CONFIGr 4623
#define RB_IF0_ERESP_FIFO_RESOURCEr 4624
#define RB_IF0_NOHEAD_FIELDS_0r 4625
#define RB_IF0_NOHEAD_FIELDS_1r 4626
#define RB_IF1_BP_CONFIGr 4627
#define RB_IF1_BP_STATUSr 4628
#define RB_IF1_DATA_FIFO_RESOURCEr 4629
#define RB_IF1_DFIFO_CONFIGr 4630
#define RB_IF1_EREQFIFO_CONFIGr 4631
#define RB_IF1_EREQ_FIFO_RESOURCEr 4632
#define RB_IF1_ERESPFIFO_CONFIGr 4633
#define RB_IF1_ERESP_FIFO_RESOURCEr 4634
#define RB_IF1_NOHEAD_FIELDS_0r 4635
#define RB_IF1_NOHEAD_FIELDS_1r 4636
#define RB_IF2_BP_CONFIGr 4637
#define RB_IF2_BP_STATUSr 4638
#define RB_IF2_DATA_FIFO_RESOURCEr 4639
#define RB_IF2_DFIFO_CONFIGr 4640
#define RB_IF2_EREQFIFO_CONFIGr 4641
#define RB_IF2_EREQ_FIFO_RESOURCEr 4642
#define RB_IF2_ERESPFIFO_CONFIGr 4643
#define RB_IF2_ERESP_FIFO_RESOURCEr 4644
#define RB_IF2_NOHEAD_FIELDS_0r 4645
#define RB_IF2_NOHEAD_FIELDS_1r 4646
#define RB_IF3_BP_CONFIGr 4647
#define RB_IF3_BP_STATUSr 4648
#define RB_IF3_DATA_FIFO_RESOURCEr 4649
#define RB_IF3_DFIFO_CONFIGr 4650
#define RB_IF3_EREQFIFO_CONFIGr 4651
#define RB_IF3_EREQ_FIFO_RESOURCEr 4652
#define RB_IF3_ERESPFIFO_CONFIGr 4653
#define RB_IF3_ERESP_FIFO_RESOURCEr 4654
#define RB_IF3_NOHEAD_FIELDS_0r 4655
#define RB_IF3_NOHEAD_FIELDS_1r 4656
#define RB_IF4_BP_CONFIGr 4657
#define RB_IF4_BP_STATUSr 4658
#define RB_IF4_DATA_FIFO_RESOURCEr 4659
#define RB_IF4_DFIFO_CONFIGr 4660
#define RB_IF4_EREQFIFO_CONFIGr 4661
#define RB_IF4_EREQ_FIFO_RESOURCEr 4662
#define RB_IF4_ERESPFIFO_CONFIGr 4663
#define RB_IF4_ERESP_FIFO_RESOURCEr 4664
#define RB_IF4_NOHEAD_FIELDS_0r 4665
#define RB_IF4_NOHEAD_FIELDS_1r 4666
#define RB_IF5_BP_CONFIGr 4667
#define RB_IF5_BP_STATUSr 4668
#define RB_IF5_DATA_FIFO_RESOURCEr 4669
#define RB_IF5_DFIFO_CONFIGr 4670
#define RB_IF5_EREQFIFO_CONFIGr 4671
#define RB_IF5_EREQ_FIFO_RESOURCEr 4672
#define RB_IF5_ERESPFIFO_CONFIGr 4673
#define RB_IF5_ERESP_FIFO_RESOURCEr 4674
#define RB_IF5_NOHEAD_FIELDS_0r 4675
#define RB_IF5_NOHEAD_FIELDS_1r 4676
#define RB_IF6_BP_CONFIGr 4677
#define RB_IF6_BP_STATUSr 4678
#define RB_IF6_DATA_FIFO_RESOURCEr 4679
#define RB_IF6_DFIFO_CONFIGr 4680
#define RB_IF6_EREQFIFO_CONFIGr 4681
#define RB_IF6_EREQ_FIFO_RESOURCEr 4682
#define RB_IF6_ERESPFIFO_CONFIGr 4683
#define RB_IF6_ERESP_FIFO_RESOURCEr 4684
#define RB_IF6_NOHEAD_FIELDS_0r 4685
#define RB_IF6_NOHEAD_FIELDS_1r 4686
#define RB_PRED_CONFIG0r 4687
#define RB_PRED_CONFIG1r 4688
#define RB_PRED_CONFIG2r 4689
#define RB_PRED_CONFIG3r 4690
#define RB_PRED_CONFIG4r 4691
#define RB_PRED_CONFIG5r 4692
#define RB_PRED_CONFIG6r 4693
#define RB_PRED_CONFIG7r 4694
#define RB_PRED_CONFIG8r 4695
#define RB_PRED_CONFIG9r 4696
#define RB_PRED_CONFIG10r 4697
#define RB_PRED_CONFIG11r 4698
#define RB_PRED_CONFIG12r 4699
#define RB_RAM_TM0r 4700
#define RB_SEG_BASE_7r 4701
#define RB_SEG_BASE_1_2r 4702
#define RB_SEG_BASE_3_4r 4703
#define RB_SEG_BASE_5_6r 4704
#define RB_SW_RESETr 4705
#define RB_TWO_BYTE_DROP_CONFIG0r 4706
#define RB_TWO_BYTE_DROP_CONFIG1r 4707
#define RB_XP0_FC_HCFC_MESSAGE_0r 4708
#define RB_XP0_FC_HCFC_MESSAGE_1r 4709
#define RB_XP0_FC_HCFC_MESSAGE_2r 4710
#define RB_XP0_FC_HCFC_MESSAGE_3r 4711
#define RB_XP1_FC_HCFC_MESSAGE_0r 4712
#define RB_XP1_FC_HCFC_MESSAGE_1r 4713
#define RB_XP1_FC_HCFC_MESSAGE_2r 4714
#define RB_XP1_FC_HCFC_MESSAGE_3r 4715
#define RB_XP2_FC_HCFC_MESSAGE_0r 4716
#define RB_XP2_FC_HCFC_MESSAGE_1r 4717
#define RB_XP2_FC_HCFC_MESSAGE_2r 4718
#define RB_XP2_FC_HCFC_MESSAGE_3r 4719
#define RB_XP3_FC_HCFC_MESSAGE_0r 4720
#define RB_XP3_FC_HCFC_MESSAGE_1r 4721
#define RB_XP3_FC_HCFC_MESSAGE_2r 4722
#define RB_XP3_FC_HCFC_MESSAGE_3r 4723
#define RCDEr 4724
#define RDBGC0r 4725
#define RDBGC1r 4726
#define RDBGC2r 4727
#define RDBGC3r 4728
#define RDBGC4r 4729
#define RDBGC5r 4730
#define RDBGC6r 4731
#define RDBGC7r 4732
#define RDBGC8r 4733
#define RDBGC0_SELECTr 4734
#define RDBGC1_SELECTr 4735
#define RDBGC2_SELECTr 4736
#define RDBGC3_SELECTr 4737
#define RDBGC4_SELECTr 4738
#define RDBGC5_SELECTr 4739
#define RDBGC6_SELECTr 4740
#define RDBGC7_SELECTr 4741
#define RDBGC8_SELECTr 4742
#define RDBGC_MEM_INST0_PARITY_CONTROLr 4743
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr 4744
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr 4745
#define RDBGC_MEM_INST1_PARITY_CONTROLr 4746
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr 4747
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr 4748
#define RDBGC_MEM_INST2_PARITY_CONTROLr 4749
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr 4750
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr 4751
#define RDBGC_SELECT_2r 4752
#define RDEECCPDROPCNTr 4753
#define RDEERRORCODEr 4754
#define RDEHDRMEMDEBUGr 4755
#define RDEMEMDEBUGr 4756
#define RDEOVERLIMITDROPCNTr 4757
#define RDEPARITYERRORPTRr 4758
#define RDEPGMAPPINGr 4759
#define RDEQEMPTYr 4760
#define RDEQFULLDROPCNTr 4761
#define RDEQPKTCNTr 4762
#define RDEQRSTr 4763
#define RDERDLIMITr 4764
#define RDETHDIDROPCNTr 4765
#define RDETHDODROPCNTr 4766
#define RDE_PORT_COUNT_PACKETr 4767
#define RDE_PORT_SHARED_COUNT_PACKETr 4768
#define RDE_PORT_SHARED_LIMIT_PACKETr 4769
#define RDISCr 4770
#define RDROPr 4771
#define REDIRECT_DROP_STATE_CELLr 4772
#define REDIRECT_DROP_STATE_PACKETr 4773
#define REDIRECT_XQ_DROP_STATE_PACKETr 4774
#define RED_CNG_DROP_CNTr 4775
#define REMOTE_CPU_DA_LSr 4776
#define REMOTE_CPU_DA_MSr 4777
#define REMOTE_CPU_LENGTH_TYPEr 4778
#define RESETLIMITSr 4779
#define RESURRECTr 4780
#define RESURRECTMOD0r 4781
#define RESURRECTMOD1r 4782
#define REVCDr 4783
#define RFCRr 4784
#define RFCSr 4785
#define RFILDRr 4786
#define RFLRr 4787
#define RFRGr 4788
#define RHTLSDr 4789
#define RILNRr 4790
#define RILRTr 4791
#define RIMDRr 4792
#define RIPCr 4793
#define RIPC4r 4794
#define RIPC6r 4795
#define RIPDr 4796
#define RIPD4r 4797
#define RIPD6r 4798
#define RIPHEr 4799
#define RIPHE4r 4800
#define RIPHE6r 4801
#define RJBRr 4802
#define RMCAr 4803
#define RMEP_PARITY_CONTROLr 4804
#define RMEP_PARITY_STATUSr 4805
#define RMEP_PARITY_STATUS_INTRr 4806
#define RMEP_PARITY_STATUS_NACKr 4807
#define RM_START_OVRDr 4808
#define ROVRr 4809
#define RPDISCr 4810
#define RPKTr 4811
#define RPORTDr 4812
#define RRBYTr 4813
#define RRPKTr 4814
#define RSEL1_RAM_CONTROLr 4815
#define RSEL1_RAM_DBGCTRLr 4816
#define RSEL1_RAM_DBGCTRL_2r 4817
#define RSEL2_RAM_CONTROLr 4818
#define RSEL2_RAM_CONTROL_2r 4819
#define RSEL2_RAM_DBGCTRLr 4820
#define RSV_MASKr 4821
#define RSV_READr 4822
#define RTAG7_HASH_CONTROLr 4823
#define RTAG7_HASH_ECMPr 4824
#define RTAG7_HASH_FIELD_BMAP_1r 4825
#define RTAG7_HASH_FIELD_BMAP_2r 4826
#define RTAG7_HASH_FIELD_BMAP_3r 4827
#define RTAG7_HASH_FIELD_BMAP_4r 4828
#define RTAG7_HASH_FIELD_BMAP_5r 4829
#define RTAG7_HASH_HG_TRUNKr 4830
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 4831
#define RTAG7_HASH_LBIDr 4832
#define RTAG7_HASH_PLFSr 4833
#define RTAG7_HASH_SEED_Ar 4834
#define RTAG7_HASH_SEED_Br 4835
#define RTAG7_HASH_TRUNKr 4836
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr 4837
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr 4838
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr 4839
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 4840
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 4841
#define RUCr 4842
#define RUNDr 4843
#define RU_CONFIG1r 4844
#define RU_CONFIG2r 4845
#define RXCFr 4846
#define RXE2EIBPBKPSTATUSr 4847
#define RXFIFO_STATr 4848
#define RXPFr 4849
#define RXUOr 4850
#define S1V_CONFIGr 4851
#define S1V_COSMASKr 4852
#define S1V_COSWEIGHTSr 4853
#define S1V_MINSPCONFIGr 4854
#define S1V_WDRRCOUNTr 4855
#define SAFC_PRI2COS_MAPPING_1r 4856
#define SAFC_PRI2COS_MAPPING_2r 4857
#define SAFC_RX_CONFIG_XPORT0r 4858
#define SAFC_RX_CONFIG_XPORT1r 4859
#define SAFC_RX_CONFIG_XPORT2r 4860
#define SAFC_RX_CONFIG_XPORT3r 4861
#define SBS_CONTROLr 4862
#define SB_DEBUG_QS_CIr 4863
#define SB_DEBUG_RB_CIr 4864
#define SB_DEBUG_TX_CIr 4865
#define SCHEDULERCONFIGMOD0_P24r 4866
#define SCHEDULERCONFIGMOD0_P25r 4867
#define SCHEDULERCONFIGMOD0_P26r 4868
#define SCHEDULERCONFIGMOD0_P27r 4869
#define SCHEDULERCONFIGMOD0_P28r 4870
#define SCHEDULERCONFIGMOD0_P0_7r 4871
#define SCHEDULERCONFIGMOD0_P16_23r 4872
#define SCHEDULERCONFIGMOD0_P8_15r 4873
#define SCHEDULERCONFIGMOD1_P24r 4874
#define SCHEDULERCONFIGMOD1_P0_7r 4875
#define SCHEDULERCONFIGMOD1_P16_23r 4876
#define SCHEDULERCONFIGMOD1_P8_15r 4877
#define SC_BYTE_METER_CONFIGr 4878
#define SC_CMD_INJECT_CTRL0r 4879
#define SC_CMD_INJECT_CTRL1r 4880
#define SC_CMD_INJECT_CTRL2r 4881
#define SC_CMD_INJECT_DATA0r 4882
#define SC_CMD_INJECT_DATA1r 4883
#define SC_CMD_INJECT_DATA2r 4884
#define SC_CMD_INJECT_DATA3r 4885
#define SC_CMD_INJECT_DATA4r 4886
#define SC_CMD_INJECT_DATA5r 4887
#define SC_CMD_INJECT_DATA6r 4888
#define SC_CMD_INJECT_DATA7r 4889
#define SC_CMD_INJECT_DATA8r 4890
#define SC_CMD_INJECT_DATA9r 4891
#define SC_CONFIG0r 4892
#define SC_CONFIG1r 4893
#define SC_CONFIG2r 4894
#define SC_CONFIG3r 4895
#define SC_CONFIG_TDMCALSWAPr 4896
#define SC_DEBUG_CMD_CODE0r 4897
#define SC_DEBUG_CMD_CODE1r 4898
#define SC_DEBUG_CMD_CODE2r 4899
#define SC_ECC_DEBUGr 4900
#define SC_ECC_ERROR0r 4901
#define SC_ECC_ERROR0_MASKr 4902
#define SC_ECC_STATUS0r 4903
#define SC_ERROR0r 4904
#define SC_ERROR1r 4905
#define SC_ERROR2r 4906
#define SC_ERROR0_MASKr 4907
#define SC_ERROR1_MASKr 4908
#define SC_ERROR2_MASKr 4909
#define SC_LINK_ENABLE_REMAP0r 4910
#define SC_LINK_ENABLE_REMAP1r 4911
#define SC_LINK_ENABLE_REMAP2r 4912
#define SC_LINK_ENABLE_REMAP3r 4913
#define SC_LINK_STATUS_REMAP0r 4914
#define SC_LINK_STATUS_REMAP1r 4915
#define SC_LINK_STATUS_REMAP2r 4916
#define SC_LINK_STATUS_REMAP3r 4917
#define SC_LINK_STATUS_REMAP4r 4918
#define SC_LINK_STATUS_REMAP5r 4919
#define SC_SFI_PAUSE_STATUS0r 4920
#define SC_SFI_PAUSE_STATUS1r 4921
#define SC_STATUS0r 4922
#define SC_STATUS1r 4923
#define SC_STATUS_TDMCALSWAP0r 4924
#define SC_STATUS_TDMCALSWAP1r 4925
#define SC_SW_RESETr 4926
#define SC_TOP_SFI_ERROR0r 4927
#define SC_TOP_SFI_ERROR0_MASKr 4928
#define SC_TOP_SFI_NUM_REMAP0r 4929
#define SC_TOP_SFI_PORT_CONFIG0r 4930
#define SC_TOP_SFI_RX_SOT_CNTr 4931
#define SC_TOP_SFI_RX_TEST_CNTr 4932
#define SC_TOP_SFI_TX_TEST_CNTr 4933
#define SC_TOP_SI_CONFIG0r 4934
#define SC_TOP_SI_CONFIG1r 4935
#define SC_TOP_SI_CONFIG2r 4936
#define SC_TOP_SI_CONFIG3r 4937
#define SC_TOP_SI_DEBUG0r 4938
#define SC_TOP_SI_DEBUG1r 4939
#define SC_TOP_SI_ECC_DEBUGr 4940
#define SC_TOP_SI_ECC_ERRORr 4941
#define SC_TOP_SI_ECC_ERROR_MASKr 4942
#define SC_TOP_SI_ECC_STATUSr 4943
#define SC_TOP_SI_ERROR0r 4944
#define SC_TOP_SI_ERROR1r 4945
#define SC_TOP_SI_ERROR0_MASKr 4946
#define SC_TOP_SI_ERROR1_MASKr 4947
#define SC_TOP_SI_MEM_DEBUGr 4948
#define SC_TOP_SI_PRBS_STATUSr 4949
#define SC_TOP_SI_SD_CONFIGr 4950
#define SC_TOP_SI_SD_PLL_CONFIGr 4951
#define SC_TOP_SI_SD_RESETr 4952
#define SC_TOP_SI_SD_STATUSr 4953
#define SC_TOP_SI_STATEr 4954
#define SC_TOP_SI_STATUS0r 4955
#define SC_TOP_SI_STICKY_STATEr 4956
#define SC_TRACE_IF_QS_SC_PU_CAPT_0r 4957
#define SC_TRACE_IF_QS_SC_PU_CONTROLr 4958
#define SC_TRACE_IF_QS_SC_PU_COUNTERr 4959
#define SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr 4960
#define SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr 4961
#define SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r 4962
#define SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr 4963
#define SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr 4964
#define SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr 4965
#define SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr 4966
#define SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r 4967
#define SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr 4968
#define SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr 4969
#define SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr 4970
#define SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr 4971
#define SC_TRACE_IF_STATUSr 4972
#define SC_TRACE_IF_STATUS_MASKr 4973
#define SEER_CONFIGr 4974
#define SEER_HG_L2_LOOKUP_CONFIGr 4975
#define SFD_OFFSETr 4976
#define SFI_ERROR0r 4977
#define SFI_ERROR0_MASKr 4978
#define SFI_NUM_REMAP0r 4979
#define SFI_PAUSE_STATUS0r 4980
#define SFI_PAUSE_STATUS1r 4981
#define SFI_PORT_CONFIG0r 4982
#define SFI_RX_SOT_CNTr 4983
#define SFI_RX_TEST_CNTr 4984
#define SFI_TOP_CONFIG0r 4985
#define SFI_TX_TEST_CNTr 4986
#define SFLOW_EGR_RAND_SEEDr 4987
#define SFLOW_EGR_THRESHOLDr 4988
#define SFLOW_ING_RAND_SEEDr 4989
#define SFLOW_ING_THRESHOLDr 4990
#define SF_TRACE_IF_CAPT_0r 4991
#define SF_TRACE_IF_CAPT_1r 4992
#define SF_TRACE_IF_CAPT_2r 4993
#define SF_TRACE_IF_CONTROLr 4994
#define SF_TRACE_IF_COUNTERr 4995
#define SF_TRACE_IF_FIELD_MASK0r 4996
#define SF_TRACE_IF_FIELD_VALUE0r 4997
#define SF_TRACE_IF_STATUSr 4998
#define SF_TRACE_IF_STATUS_MASKr 4999
#define SHAPERMAXBWCOSr 5000
#define SHAPERMAXBWPORTr 5001
#define SHAPER_EVENT_BLOCKr 5002
#define SHAPER_LOOP_SIZEr 5003
#define SHAPER_QUEUE_FABRIC_RANGE_ENDr 5004
#define SHAPER_QUEUE_FABRIC_RANGE_STARTr 5005
#define SHAPER_QUEUE_LOCAL_RANGE_ENDr 5006
#define SHAPER_QUEUE_LOCAL_RANGE_STARTr 5007
#define SHAPING_MODEr 5008
#define SHAPING_MODE_24Qr 5009
#define SIMPLEREDCONFIGr 5010
#define SI_CONFIG0r 5011
#define SI_CONFIG1r 5012
#define SI_CONFIG2r 5013
#define SI_CONFIG3r 5014
#define SI_DEBUG0r 5015
#define SI_DEBUG1r 5016
#define SI_ECC_DEBUGr 5017
#define SI_ECC_ERRORr 5018
#define SI_ECC_ERROR_MASKr 5019
#define SI_ECC_STATUSr 5020
#define SI_ERROR0r 5021
#define SI_ERROR1r 5022
#define SI_ERROR0_MASKr 5023
#define SI_ERROR1_MASKr 5024
#define SI_MEM_DEBUGr 5025
#define SI_PRBS_STATUSr 5026
#define SI_SD_CONFIGr 5027
#define SI_SD_PLL_CONFIGr 5028
#define SI_SD_RESETr 5029
#define SI_SD_STATUSr 5030
#define SI_STATEr 5031
#define SI_STATUS0r 5032
#define SI_STICKY_STATEr 5033
#define SMALLINGBUFFERTHRESr 5034
#define SMII_DLL_CONTROLr 5035
#define SOFTRESETPBMr 5036
#define SOFTRESETPBM_HIr 5037
#define SOME_RDI_DEFECT_STATUSr 5038
#define SOME_RMEP_CCM_DEFECT_STATUSr 5039
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr 5040
#define SOURCE_TRUNK_MAP_PARITY_STATUSr 5041
#define SOURCE_VP_PARITY_CONTROLr 5042
#define SOURCE_VP_PARITY_STATUSr 5043
#define SOURCE_VP_PARITY_STATUS_INTRr 5044
#define SOURCE_VP_PARITY_STATUS_NACKr 5045
#define SP0_POOL_MODEr 5046
#define SPORT_CTL_REGr 5047
#define SPORT_ECC_CONTROLr 5048
#define SPORT_FORCE_DOUBLE_BIT_ERRORr 5049
#define SPORT_FORCE_SINGLE_BIT_ERRORr 5050
#define SPORT_INTR_ENABLEr 5051
#define SPORT_INTR_STATUSr 5052
#define SPORT_RX_FIFO_MEM_ECC_STATUSr 5053
#define SPORT_TX_FIFO_MEM_ECC_STATUSr 5054
#define SPP_CFG_FIFO_THRESHr 5055
#define SPP_CFG_NO_OVERRIDEr 5056
#define SPP_PRIORITY0r 5057
#define SPP_PRIORITY1r 5058
#define SRCMOD2IBPr 5059
#define SRC_MODID_BLOCK_PARITY_CONTROLr 5060
#define SRC_MODID_BLOCK_PARITY_STATUSr 5061
#define SRC_MODID_EGRESS_PARITY_CONTROLr 5062
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr 5063
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr 5064
#define SRC_MODID_EGRESS_SELr 5065
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr 5066
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr 5067
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr 5068
#define SRC_TRUNK_ECC_CONTROLr 5069
#define SRC_TRUNK_ECC_STATUS_INTRr 5070
#define SRC_TRUNK_ECC_STATUS_NACKr 5071
#define SRC_TRUNK_PARITY_CONTROLr 5072
#define SRC_TRUNK_PARITY_STATUSr 5073
#define SRP_CONTROL_1r 5074
#define SRP_CONTROL_2r 5075
#define START_BY_START_ERRORr 5076
#define START_BY_START_ERROR_64r 5077
#define START_BY_START_ERR_STATr 5078
#define STATUS_BSEr 5079
#define STATUS_CSEr 5080
#define STATUS_HSEr 5081
#define STAT_CAUSEr 5082
#define STORM_CONTROL_METER_CONFIGr 5083
#define STORM_CONTROL_METER_MAPPINGr 5084
#define SUBNET_VLAN_CAM_BIST_ENABLEr 5085
#define SUBNET_VLAN_CAM_BIST_S10_STATUSr 5086
#define SUBNET_VLAN_CAM_BIST_S2_STATUSr 5087
#define SUBNET_VLAN_CAM_BIST_S3_STATUSr 5088
#define SUBNET_VLAN_CAM_BIST_S5_STATUSr 5089
#define SUBNET_VLAN_CAM_BIST_S6_STATUSr 5090
#define SUBNET_VLAN_CAM_BIST_S8_STATUSr 5091
#define SUBNET_VLAN_CAM_BIST_STATUSr 5092
#define SUBNET_VLAN_SAMr 5093
#define SW1_RAM_DBGCTRLr 5094
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr 5095
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr 5096
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr 5097
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr 5098
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr 5099
#define SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr 5100
#define SW2_FP_DST_ACTION_CONTROLr 5101
#define SW2_HW_CONTROLr 5102
#define SW2_RAM_CONTROL_1r 5103
#define SW2_RAM_CONTROL_2r 5104
#define SW2_RAM_CONTROL_3r 5105
#define SW2_RAM_CONTROL_4r 5106
#define SW2_RAM_CONTROL_5r 5107
#define SYSTEM_CONFIG_PARITY_CONTROLr 5108
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr 5109
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr 5110
#define SYS_CONTROLr 5111
#define SYS_MAC_ACTIONr 5112
#define SYS_MAC_COUNTr 5113
#define SYS_MAC_LIMITr 5114
#define SYS_MAC_LIMIT_CONTROLr 5115
#define TABRTr 5116
#define TAGEr 5117
#define TAG_0r 5118
#define TAG_1r 5119
#define TBCAr 5120
#define TBYTr 5121
#define TCAM_TYPE1_IP_0r 5122
#define TCAM_TYPE1_IP_1r 5123
#define TCAM_TYPE1_IP_2r 5124
#define TCAM_TYPE2_T144_CONFIGr 5125
#define TCAM_TYPE2_T72_CONFIGr 5126
#define TCAM_TYPE2_UD_CONFIGr 5127
#define TCEr 5128
#define TCFIDRr 5129
#define TDBGC0r 5130
#define TDBGC1r 5131
#define TDBGC2r 5132
#define TDBGC3r 5133
#define TDBGC4r 5134
#define TDBGC5r 5135
#define TDBGC6r 5136
#define TDBGC7r 5137
#define TDBGC8r 5138
#define TDBGC9r 5139
#define TDBGC10r 5140
#define TDBGC11r 5141
#define TDBGC12r 5142
#define TDBGC13r 5143
#define TDBGC14r 5144
#define TDBGC0_SELECTr 5145
#define TDBGC10_SELECTr 5146
#define TDBGC11_SELECTr 5147
#define TDBGC1_SELECTr 5148
#define TDBGC2_SELECTr 5149
#define TDBGC3_SELECTr 5150
#define TDBGC4_SELECTr 5151
#define TDBGC5_SELECTr 5152
#define TDBGC6_SELECTr 5153
#define TDBGC7_SELECTr 5154
#define TDBGC8_SELECTr 5155
#define TDBGC9_SELECTr 5156
#define TDBGC_SELECTr 5157
#define TDFRr 5158
#define TDM_ENr 5159
#define TEDFr 5160
#define TEST2r 5161
#define TFCSr 5162
#define TFRGr 5163
#define THDI_BYPASSr 5164
#define THDO_BYPASSr 5165
#define THRESHOLD_CONTROLr 5166
#define TIMDRr 5167
#define TIMTLDr 5168
#define TIPr 5169
#define TIPAGEr 5170
#define TIPDr 5171
#define TJBRr 5172
#define TLCLr 5173
#define TMCAr 5174
#define TMCLr 5175
#define TNCLr 5176
#define TNL_PROT_CHKr 5177
#define TNL_PROT_VALr 5178
#define TOQEMPTYr 5179
#define TOQEMPTY_64r 5180
#define TOQEMPTY_CPU_PORT_0r 5181
#define TOQEMPTY_CPU_PORT_1r 5182
#define TOQ_ACTIVATEQr 5183
#define TOQ_ACTIVATEQ_64r 5184
#define TOQ_ACTIVATEQ_CPU_PORT_0r 5185
#define TOQ_ACTIVATEQ_CPU_PORT_1r 5186
#define TOQ_CELLHDRERRPTRr 5187
#define TOQ_CELLLINKERRPTRr 5188
#define TOQ_CONFIGr 5189
#define TOQ_CONFIG_64r 5190
#define TOQ_DIS_IPMC_REPLICATIONr 5191
#define TOQ_DIS_IPMC_REPLICATION_64r 5192
#define TOQ_ENQIPMCGRPERRPTR0r 5193
#define TOQ_ENQIPMCGRPERRPTR1r 5194
#define TOQ_EP_CREDITr 5195
#define TOQ_ERRINTRr 5196
#define TOQ_ERRINTR0r 5197
#define TOQ_ERRINTR1r 5198
#define TOQ_ERRINTR0_64r 5199
#define TOQ_FAST_FLUSHr 5200
#define TOQ_IPMCERRINTRr 5201
#define TOQ_IPMCGRPERRPTR0r 5202
#define TOQ_IPMCGRPERRPTR1r 5203
#define TOQ_IPMCVLANERRPTRr 5204
#define TOQ_IPMC_FAST_FLUSHr 5205
#define TOQ_IPMC_FAST_FLUSH_64r 5206
#define TOQ_IPMC_REPLICATION_STATr 5207
#define TOQ_IPMC_REPLICATION_STAT_64r 5208
#define TOQ_PKTHDR1ERRPTRr 5209
#define TOQ_PKTLINKERRINTRr 5210
#define TOQ_PKTLINKERRPTRr 5211
#define TOQ_QUEUESTATr 5212
#define TOQ_QUEUESTAT_64r 5213
#define TOQ_QUEUESTAT_CPU_PORT_0r 5214
#define TOQ_QUEUESTAT_CPU_PORT_1r 5215
#define TOQ_RDEFIFOERRPTRr 5216
#define TOQ_RDE_THRESHOLDr 5217
#define TOQ_SPAREr 5218
#define TOQ_WLP_THROTTLEr 5219
#define TOS_FN_PARITY_CONTROLr 5220
#define TOS_FN_PARITY_STATUS_INTRr 5221
#define TOS_FN_PARITY_STATUS_NACKr 5222
#define TOTALDYNCELLLIMITr 5223
#define TOTALDYNCELLRESETLIMITr 5224
#define TOTALDYNCELLSETLIMITr 5225
#define TOTALDYNCELLUSEDr 5226
#define TOTAL_BUFFER_COUNTr 5227
#define TOTAL_BUFFER_COUNT_CELLr 5228
#define TOTAL_BUFFER_COUNT_CELL_SPr 5229
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 5230
#define TOTAL_BUFFER_COUNT_PACKETr 5231
#define TOTAL_BUFFER_COUNT_PACKET_SPr 5232
#define TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr 5233
#define TOTAL_SHARED_COUNTr 5234
#define TOTAL_SHARED_COUNT_CELLr 5235
#define TOTAL_SHARED_COUNT_PACKETr 5236
#define TOTAL_SHARED_LIMITr 5237
#define TOTAL_SHARED_LIMIT_CELLr 5238
#define TOTAL_SHARED_LIMIT_PACKETr 5239
#define TOVRr 5240
#define TPCEr 5241
#define TPKTr 5242
#define TR64r 5243
#define TR127r 5244
#define TR255r 5245
#define TR511r 5246
#define TR1023r 5247
#define TR1518r 5248
#define TR2047r 5249
#define TR4095r 5250
#define TR9216r 5251
#define TRACE_IF_DEQDONE_CAPT_0r 5252
#define TRACE_IF_DEQDONE_CAPT_1r 5253
#define TRACE_IF_DEQDONE_CAPT_2r 5254
#define TRACE_IF_DEQDONE_CONTROLr 5255
#define TRACE_IF_DEQDONE_COUNTERr 5256
#define TRACE_IF_DEQDONE_MASK0_FIELDr 5257
#define TRACE_IF_DEQDONE_MASK1_FIELDr 5258
#define TRACE_IF_DEQDONE_MASK2_FIELDr 5259
#define TRACE_IF_DEQDONE_VALUE0_FIELDr 5260
#define TRACE_IF_DEQDONE_VALUE1_FIELDr 5261
#define TRACE_IF_DEQDONE_VALUE2_FIELDr 5262
#define TRACE_IF_DEQD_CAPT_0r 5263
#define TRACE_IF_DEQD_CAPT_1r 5264
#define TRACE_IF_DEQD_CONTROLr 5265
#define TRACE_IF_DEQD_COUNTERr 5266
#define TRACE_IF_DEQD_MASK_FIELDr 5267
#define TRACE_IF_DEQD_VALUE_FIELDr 5268
#define TRACE_IF_DEQR_CONTROLr 5269
#define TRACE_IF_DEQR_COUNTERr 5270
#define TRACE_IF_DEQR_MASK_FIELDr 5271
#define TRACE_IF_DEQR_VALUE_FIELDr 5272
#define TRACE_IF_ENQDONE_CAPT_0r 5273
#define TRACE_IF_ENQDONE_CAPT_1r 5274
#define TRACE_IF_ENQDONE_CONTROLr 5275
#define TRACE_IF_ENQDONE_COUNTERr 5276
#define TRACE_IF_ENQDONE_MASK0_FIELDr 5277
#define TRACE_IF_ENQDONE_MASK1_FIELDr 5278
#define TRACE_IF_ENQDONE_VALUE0_FIELDr 5279
#define TRACE_IF_ENQDONE_VALUE1_FIELDr 5280
#define TRACE_IF_ENQD_CONTROLr 5281
#define TRACE_IF_ENQD_COUNTERr 5282
#define TRACE_IF_ENQD_MASK_FIELDr 5283
#define TRACE_IF_ENQD_VALUE_FIELDr 5284
#define TRACE_IF_ENQR_CONTROLr 5285
#define TRACE_IF_ENQR_COUNTERr 5286
#define TRACE_IF_ENQR_MASK_FIELDr 5287
#define TRACE_IF_ENQR_VALUE_FIELDr 5288
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r 5289
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r 5290
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r 5291
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r 5292
#define TRACE_IF_FABRIC_GRANT_REQ_CONTROLr 5293
#define TRACE_IF_FABRIC_GRANT_REQ_COUNTERr 5294
#define TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr 5295
#define TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr 5296
#define TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr 5297
#define TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr 5298
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr 5299
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr 5300
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr 5301
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr 5302
#define TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r 5303
#define TRACE_IF_LOCAL_GRANT_REQ_CONTROLr 5304
#define TRACE_IF_LOCAL_GRANT_REQ_COUNTERr 5305
#define TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr 5306
#define TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr 5307
#define TRACE_IF_QM_QS_RATE_READ_CAPT_0r 5308
#define TRACE_IF_QM_QS_RATE_READ_CONTROLr 5309
#define TRACE_IF_QM_QS_RATE_READ_COUNTERr 5310
#define TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr 5311
#define TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr 5312
#define TRACE_IF_QS_DEQR_CAPTr 5313
#define TRACE_IF_RB_ENQD_CAPT_0r 5314
#define TRACE_IF_RB_ENQD_CAPT_1r 5315
#define TRACE_IF_RB_ENQR_CAPT_0r 5316
#define TRACE_IF_RB_ENQR_CAPT_1r 5317
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r 5318
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r 5319
#define TRACE_IF_SCI_QS_RATE_UPD_CONTROLr 5320
#define TRACE_IF_SCI_QS_RATE_UPD_COUNTERr 5321
#define TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr 5322
#define TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr 5323
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr 5324
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr 5325
#define TRACE_IF_SCPB_CAPT_0r 5326
#define TRACE_IF_SCPB_CAPT_1r 5327
#define TRACE_IF_SCPB_CONTROLr 5328
#define TRACE_IF_SCPB_COUNTERr 5329
#define TRACE_IF_SCPB_MASK_FIELDr 5330
#define TRACE_IF_SCPB_VALUE_FIELDr 5331
#define TRACE_IF_STATUSr 5332
#define TRACE_IF_STATUS_MASKr 5333
#define TRMGVr 5334
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr 5335
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr 5336
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr 5337
#define TRUNK_EGR_MASK_PARITY_CONTROLr 5338
#define TRUNK_EGR_MASK_PARITY_STATUS_INTRr 5339
#define TRUNK_EGR_MASK_PARITY_STATUS_NACKr 5340
#define TRUNK_GROUP_PARITY_CONTROLr 5341
#define TRUNK_GROUP_PARITY_STATUS_INTRr 5342
#define TRUNK_GROUP_PARITY_STATUS_NACKr 5343
#define TSCLr 5344
#define TSPDRr 5345
#define TS_CONFIG0r 5346
#define TS_CONFIG1r 5347
#define TS_CONFIG2r 5348
#define TS_CONFIG3r 5349
#define TS_CONFIG4r 5350
#define TS_CONFIG5r 5351
#define TS_CONFIG6r 5352
#define TS_CONTROLr 5353
#define TS_CONTROL_1r 5354
#define TS_CONTROL_2r 5355
#define TS_DEBUG_INFOr 5356
#define TS_DEBUG_L1_STATUSr 5357
#define TS_DEBUG_L1_STATUS_MASKr 5358
#define TS_DEBUG_L2_STATUSr 5359
#define TS_DEBUG_L2_STATUS_MASKr 5360
#define TS_DEBUG_L3_STATUSr 5361
#define TS_DEBUG_L3_STATUS_MASKr 5362
#define TS_DEBUG_L4_STATUSr 5363
#define TS_DEBUG_L4_STATUS_MASKr 5364
#define TS_DEBUG_L5_STATUSr 5365
#define TS_DEBUG_L5_STATUS_MASKr 5366
#define TS_DEBUG_L6_STATUSr 5367
#define TS_DEBUG_L6_STATUS_MASKr 5368
#define TS_DEBUG_L7_STATUSr 5369
#define TS_DEBUG_L7_STATUS_MASKr 5370
#define TS_DEBUG_LEAF_STATUSr 5371
#define TS_DEBUG_LEAF_STATUS_MASKr 5372
#define TS_DEBUG_TRACE_GRANT_CAPT0r 5373
#define TS_DEBUG_TRACE_GRANT_CONTROLr 5374
#define TS_DEBUG_TRACE_GRANT_COUNTERr 5375
#define TS_DEBUG_TRACE_GRANT_FIELD_MASK0r 5376
#define TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r 5377
#define TS_DEBUG_TRACE_PRI_CAPT0r 5378
#define TS_DEBUG_TRACE_PRI_CAPT1r 5379
#define TS_DEBUG_TRACE_PRI_CONTROLr 5380
#define TS_DEBUG_TRACE_PRI_COUNTERr 5381
#define TS_DEBUG_TRACE_PRI_FIELD_MASK0r 5382
#define TS_DEBUG_TRACE_PRI_FIELD_MASK1r 5383
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE0r 5384
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE1r 5385
#define TS_DEBUG_TRACE_STATUSr 5386
#define TS_DEBUG_TRACE_STATUS_MASKr 5387
#define TS_ECC_DEBUG0r 5388
#define TS_ECC_DEBUG1r 5389
#define TS_ECC_DEBUG2r 5390
#define TS_ECC_ERROR0r 5391
#define TS_ECC_ERROR1r 5392
#define TS_ECC_ERROR2r 5393
#define TS_ECC_ERROR0_MASKr 5394
#define TS_ECC_ERROR1_MASKr 5395
#define TS_ECC_ERROR2_MASKr 5396
#define TS_ECC_STATUS0r 5397
#define TS_ECC_STATUS1r 5398
#define TS_ECC_STATUS2r 5399
#define TS_ECC_STATUS3r 5400
#define TS_ECC_STATUS4r 5401
#define TS_ECC_STATUS5r 5402
#define TS_ECC_STATUS6r 5403
#define TS_ECC_STATUS7r 5404
#define TS_ECC_STATUS8r 5405
#define TS_ECC_STATUS9r 5406
#define TS_ECC_STATUS10r 5407
#define TS_ECC_STATUS11r 5408
#define TS_ECC_STATUS12r 5409
#define TS_ECC_STATUS13r 5410
#define TS_LEVEL1_CONFIG0r 5411
#define TS_LEVEL2_CONFIG0r 5412
#define TS_LEVEL3_CONFIG0r 5413
#define TS_LEVEL4_CONFIG0r 5414
#define TS_LEVEL5_CONFIG0r 5415
#define TS_LEVEL6_CONFIG0r 5416
#define TS_LEVEL7_CONFIG0r 5417
#define TS_MEM_DEBUG0r 5418
#define TS_MEM_DEBUG1r 5419
#define TS_MEM_DEBUG2r 5420
#define TS_MEM_DEBUG3r 5421
#define TS_MEM_DEBUG4r 5422
#define TS_PRI_SB_DEBUGr 5423
#define TS_QSB_RATE_SB_DEBUGr 5424
#define TS_STATUS_CNTRLr 5425
#define TTL_FN_PARITY_CONTROLr 5426
#define TTL_FN_PARITY_STATUS_INTRr 5427
#define TTL_FN_PARITY_STATUS_NACKr 5428
#define TUNNEL_CAM_BIST_ENABLEr 5429
#define TUNNEL_CAM_BIST_S2_STATUSr 5430
#define TUNNEL_CAM_BIST_S3_STATUSr 5431
#define TUNNEL_CAM_BIST_S5_STATUSr 5432
#define TUNNEL_CAM_BIST_S6_STATUSr 5433
#define TUNNEL_CAM_BIST_S8_STATUSr 5434
#define TUNNEL_CAM_BIST_STATUSr 5435
#define TUNNEL_SAMr 5436
#define TVLANr 5437
#define TXCFr 5438
#define TXCLr 5439
#define TXFIFO_STATr 5440
#define TXLLFCMSGCNTr 5441
#define TXPFr 5442
#define TX_CI_CONFIGr 5443
#define TX_CNT_CONFIGr 5444
#define TX_CONFIG0r 5445
#define TX_CONFIG1r 5446
#define TX_CONFIG2r 5447
#define TX_CONFIG3r 5448
#define TX_CONFIG4r 5449
#define TX_CONFIG5r 5450
#define TX_CONFIG6r 5451
#define TX_DEBUG_CAPTURE_CONFIGr 5452
#define TX_DEBUG_CRC_ERROR_CNTr 5453
#define TX_DEBUG_DEQUEUE_REQUEST_0r 5454
#define TX_DEBUG_DEQUEUE_REQUEST_1r 5455
#define TX_DEBUG_DEQUEUE_REQUEST_2r 5456
#define TX_DEBUG_DEQUEUE_REQUEST_3r 5457
#define TX_DEBUG_DEQUEUE_REQUEST_4r 5458
#define TX_DEBUG_DEQUEUE_REQUEST_5r 5459
#define TX_DEBUG_GRANT_TO_DEQr 5460
#define TX_DEBUG_HEC_CORR_ERROR_CNTr 5461
#define TX_DEBUG_HEC_UNCORR_ERROR_CNTr 5462
#define TX_DEBUG_INFO_0r 5463
#define TX_DEBUG_INFO_1r 5464
#define TX_DEBUG_TEST_BYTE_CNTr 5465
#define TX_DEBUG_TEST_PCKT_CNTr 5466
#define TX_DEBUG_TEST_PCKT_THRESHOLDr 5467
#define TX_ECC_DEBUGr 5468
#define TX_ECC_ERROR_0r 5469
#define TX_ECC_ERROR_0_MASKr 5470
#define TX_ECC_STATUS0r 5471
#define TX_ERROR_0r 5472
#define TX_ERROR_0_MASKr 5473
#define TX_ERROR_HALT_MASK_0r 5474
#define TX_FIRST_CI_LOOKUP0r 5475
#define TX_FIRST_CI_LOOKUP1r 5476
#define TX_FIRST_CI_LOOKUP2r 5477
#define TX_FIRST_CI_LOOKUP3r 5478
#define TX_FIRST_CI_LOOKUP4r 5479
#define TX_FIRST_CI_LOOKUP5r 5480
#define TX_IPG_LENGTHr 5481
#define TX_PKT_CNTr 5482
#define TX_PKT_HDR_ADJUST0r 5483
#define TX_PKT_HDR_ADJUST1r 5484
#define TX_PKT_HDR_ADJUST2r 5485
#define TX_PKT_HDR_ADJUST3r 5486
#define TX_PKT_HDR_ADJUST4r 5487
#define TX_RAM_TM0r 5488
#define TX_SW_RESETr 5489
#define TX_TEST_IFH_0r 5490
#define TX_TEST_IFH_1r 5491
#define TX_TEST_IFH_2r 5492
#define TX_TS_DATAr 5493
#define UDF_CAM_BIST_CONFIGr 5494
#define UDF_CAM_BIST_DBG_DATAr 5495
#define UDF_CAM_BIST_STATUSr 5496
#define UDF_CAM_DBGCTRLr 5497
#define UDF_CONFIGr 5498
#define UDF_ETHERTYPE_MATCHr 5499
#define UDF_IPPROTO_MATCHr 5500
#define UMAN_EP_FLSH_WAIT_CNTRr 5501
#define UMAN_IP_FLSH_WAIT_CNTRr 5502
#define UMAN_LINKUP_DLY_CNTRr 5503
#define UNIMAC_PFC_CTRLr 5504
#define UNKNOWN_HGI_BITMAPr 5505
#define UNKNOWN_HGI_BITMAP_64r 5506
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr 5507
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr 5508
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr 5509
#define UNKNOWN_MCAST_BLOCK_MASKr 5510
#define UNKNOWN_MCAST_BLOCK_MASK_64r 5511
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 5512
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 5513
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 5514
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 5515
#define UNKNOWN_UCAST_BLOCK_MASKr 5516
#define UNKNOWN_UCAST_BLOCK_MASK_64r 5517
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 5518
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr 5519
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr 5520
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr 5521
#define USER_TRUNK_HASH_SELECTr 5522
#define USE_EGRESS_PKT_SIZEr 5523
#define USE_SP_SHAREDr 5524
#define VFI_1_PARITY_CONTROLr 5525
#define VFI_1_PARITY_STATUS_INTRr 5526
#define VFI_1_PARITY_STATUS_NACKr 5527
#define VFI_PARITY_CONTROLr 5528
#define VFI_PARITY_STATUS_INTRr 5529
#define VFI_PARITY_STATUS_NACKr 5530
#define VFP_CAM_BIST_CONFIGr 5531
#define VFP_CAM_BIST_CONTROLr 5532
#define VFP_CAM_BIST_DBG_DATAr 5533
#define VFP_CAM_BIST_S10_STATUSr 5534
#define VFP_CAM_BIST_S12_STATUSr 5535
#define VFP_CAM_BIST_S14_STATUSr 5536
#define VFP_CAM_BIST_S15_STATUSr 5537
#define VFP_CAM_BIST_S2_STATUSr 5538
#define VFP_CAM_BIST_S3_STATUSr 5539
#define VFP_CAM_BIST_S5_STATUSr 5540
#define VFP_CAM_BIST_S6_STATUSr 5541
#define VFP_CAM_BIST_S8_STATUSr 5542
#define VFP_CAM_BIST_STATUSr 5543
#define VFP_CAM_CONTROL_3_THRU_0r 5544
#define VFP_CAM_CONTROL_SLICE_3_0r 5545
#define VFP_CAM_CONTROL_TM_7_THRU_0r 5546
#define VFP_CAM_DEBUG_DATA_0r 5547
#define VFP_CAM_DEBUG_DATA_1r 5548
#define VFP_CAM_DEBUG_DATA_2r 5549
#define VFP_CAM_DEBUG_DATA_3r 5550
#define VFP_CAM_DEBUG_DATA_4r 5551
#define VFP_CAM_DEBUG_DATA_5r 5552
#define VFP_CAM_DEBUG_GLOBAL_MASKr 5553
#define VFP_CAM_DEBUG_SENDr 5554
#define VFP_KEY_CONTROLr 5555
#define VFP_KEY_CONTROL_2r 5556
#define VFP_POLICY_PARITY_CONTROLr 5557
#define VFP_POLICY_PARITY_STATUS_INTRr 5558
#define VFP_POLICY_PARITY_STATUS_NACKr 5559
#define VFP_POLICY_TABLE_PARITY_CONTROLr 5560
#define VFP_POLICY_TABLE_PARITY_STATUSr 5561
#define VFP_POLICY_TABLE_RAM_CONTROLr 5562
#define VFP_SLICE_CONTROLr 5563
#define VFP_SLICE_MAPr 5564
#define VIRT_PORT_EGRPKTUSECOSr 5565
#define VIRT_XQ_PARITYr 5566
#define VLAN_CONTROLr 5567
#define VLAN_COS_MAP_PARITY_CONTROLr 5568
#define VLAN_COS_MAP_PARITY_STATUS_INTRr 5569
#define VLAN_COS_MAP_PARITY_STATUS_NACKr 5570
#define VLAN_CTRLr 5571
#define VLAN_DBGCTRLr 5572
#define VLAN_DEFAULTr 5573
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 5574
#define VLAN_MAC_AUX_HASH_CONTROLr 5575
#define VLAN_MAC_DBGCTRLr 5576
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 5577
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 5578
#define VLAN_MEMORY_DBGCTRLr 5579
#define VLAN_MPLS_PARITY_CONTROLr 5580
#define VLAN_MPLS_PARITY_STATUS_INTRr 5581
#define VLAN_MPLS_PARITY_STATUS_NACKr 5582
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr 5583
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr 5584
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr 5585
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr 5586
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr 5587
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr 5588
#define VLAN_PARITY_CONTROLr 5589
#define VLAN_PARITY_STATUSr 5590
#define VLAN_PARITY_STATUS_INTRr 5591
#define VLAN_PARITY_STATUS_NACKr 5592
#define VLAN_PROFILE_2_PARITY_CONTROLr 5593
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr 5594
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr 5595
#define VLAN_PROTOCOLr 5596
#define VLAN_PROTOCOL_DATAr 5597
#define VLAN_PROTOCOL_DATA_DBGCTRLr 5598
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr 5599
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr 5600
#define VLAN_PROT_PARITY_CONTROLr 5601
#define VLAN_PROT_PARITY_STATUS_INTRr 5602
#define VLAN_PROT_PARITY_STATUS_NACKr 5603
#define VLAN_RANGE_PARITY_CONTROLr 5604
#define VLAN_RANGE_PARITY_STATUS_INTRr 5605
#define VLAN_RANGE_PARITY_STATUS_NACKr 5606
#define VLAN_STG_ADDR_MASKr 5607
#define VLAN_STG_DBGCTRLr 5608
#define VLAN_STG_PARITY_CONTROLr 5609
#define VLAN_STG_PARITY_STATUSr 5610
#define VLAN_STG_PARITY_STATUS_INTRr 5611
#define VLAN_STG_PARITY_STATUS_NACKr 5612
#define VLAN_SUBNET_CAM_BIST_CONFIGr 5613
#define VLAN_SUBNET_CAM_BIST_CONTROLr 5614
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 5615
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 5616
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 5617
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 5618
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 5619
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 5620
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 5621
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 5622
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 5623
#define VLAN_SUBNET_CAM_BIST_STATUSr 5624
#define VLAN_SUBNET_CAM_CONTROLr 5625
#define VLAN_SUBNET_CAM_DBGCTRLr 5626
#define VLAN_SUBNET_DATA_DBGCTRLr 5627
#define VLAN_SUBNET_DATA_PARITY_CONTROLr 5628
#define VLAN_SUBNET_DATA_PARITY_STATUSr 5629
#define VLAN_SUBNET_PARITY_CONTROLr 5630
#define VLAN_SUBNET_PARITY_STATUS_INTRr 5631
#define VLAN_SUBNET_PARITY_STATUS_NACKr 5632
#define VLAN_XLATE_CAM_BIST_CONFIGr 5633
#define VLAN_XLATE_CAM_BIST_CONTROLr 5634
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 5635
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 5636
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 5637
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 5638
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 5639
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 5640
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 5641
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 5642
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 5643
#define VLAN_XLATE_CAM_BIST_STATUSr 5644
#define VLAN_XLATE_CAM_CONTROLr 5645
#define VLAN_XLATE_CAM_DBGCTRLr 5646
#define VLAN_XLATE_DATA_DBGCTRLr 5647
#define VLAN_XLATE_DATA_DBGCTRL_0r 5648
#define VLAN_XLATE_DATA_DBGCTRL_1r 5649
#define VLAN_XLATE_DBGCTRLr 5650
#define VLAN_XLATE_HASH_CONTROLr 5651
#define VLAN_XLATE_PARITY_CONTROLr 5652
#define VLAN_XLATE_PARITY_STATUSr 5653
#define VLAN_XLATE_PARITY_STATUS_0r 5654
#define VLAN_XLATE_PARITY_STATUS_1r 5655
#define VLAN_XLATE_PARITY_STATUS_INTR_0r 5656
#define VLAN_XLATE_PARITY_STATUS_INTR_1r 5657
#define VLAN_XLATE_PARITY_STATUS_NACK_0r 5658
#define VLAN_XLATE_PARITY_STATUS_NACK_1r 5659
#define VRF_MASKr 5660
#define VRF_PARITY_CONTROLr 5661
#define VRF_PARITY_STATUS_INTRr 5662
#define VRF_PARITY_STATUS_NACKr 5663
#define WAMUDROPCNT2BERRr 5664
#define WAMUDROPCNTAGINGr 5665
#define WAMUDROPCNTLENr 5666
#define WAMUDROPCNTLENBYTEr 5667
#define WAMUDROPCNTLRUr 5668
#define WAMUDROPCNTNOLRUr 5669
#define WAMUDROPCNTNOLRUBYTEr 5670
#define WAMUDROPCNTTHDr 5671
#define WAMUDROPCNTTHDBYTEr 5672
#define WAMUDROPCNTTYPEr 5673
#define WAMUMEMDEBUGr 5674
#define WAMUNONFRAGMCNTr 5675
#define WAMUPARITYERRADRr 5676
#define WAMUREASMBCNTr 5677
#define WAMUSTATUSr 5678
#define WAMUTBFRAGMCNTr 5679
#define WDRRCOUNTr 5680
#define WFQCONFIGMOD0_P24r 5681
#define WFQCONFIGMOD0_P25r 5682
#define WFQCONFIGMOD0_P26r 5683
#define WFQCONFIGMOD0_P27r 5684
#define WFQCONFIGMOD0_P28r 5685
#define WFQCONFIGMOD0_P0_7r 5686
#define WFQCONFIGMOD0_P16_23r 5687
#define WFQCONFIGMOD0_P8_15r 5688
#define WFQCONFIGMOD1_P24r 5689
#define WFQCONFIGMOD1_P0_7r 5690
#define WFQCONFIGMOD1_P16_23r 5691
#define WFQCONFIGMOD1_P8_15r 5692
#define WFQCONFIG_GENERALr 5693
#define WFQCONFIG_MASKSr 5694
#define WFQMINBWCOSr 5695
#define WFQWEIGHTSr 5696
#define WLAN_SVP_ECC_CONTROLr 5697
#define WLAN_SVP_ECC_STATUS_INTRr 5698
#define WLAN_SVP_ECC_STATUS_NACKr 5699
#define WL_DROP_POLICYr 5700
#define WL_PORT_COUNT_CELLr 5701
#define WL_PORT_COUNT_PACKETr 5702
#define WL_PORT_SHARED_COUNT_CELLr 5703
#define WL_PORT_SHARED_COUNT_PACKETr 5704
#define WL_PORT_SHARED_LIMIT_CELLr 5705
#define WL_PORT_SHARED_LIMIT_PACKETr 5706
#define WREDAVERAGINGTIMEr 5707
#define WREDAVGQSIZE_CELLr 5708
#define WREDAVGQSIZE_PACKETr 5709
#define WREDCNGPARAMETERCOSr 5710
#define WREDCONFIG_CELLr 5711
#define WREDCONFIG_PACKETr 5712
#define WREDFUNCTIONr 5713
#define WREDMEMDEBUG_CFG_CELLr 5714
#define WREDMEMDEBUG_CFG_PACKETr 5715
#define WREDMEMDEBUG_THD_0_CELLr 5716
#define WREDMEMDEBUG_THD_0_PACKETr 5717
#define WREDMEMDEBUG_THD_1_CELLr 5718
#define WREDMEMDEBUG_THD_1_PACKETr 5719
#define WREDPARAMCOSr 5720
#define WREDPARAMETERCOSr 5721
#define WREDPARAMREDCOSr 5722
#define WREDPARAMYELCOSr 5723
#define WREDPARAM_CELLr 5724
#define WREDPARAM_NONTCP_CELLr 5725
#define WREDPARAM_NONTCP_PACKETr 5726
#define WREDPARAM_PACKETr 5727
#define WREDPARAM_RED_CELLr 5728
#define WREDPARAM_RED_PACKETr 5729
#define WREDPARAM_YELLOW_CELLr 5730
#define WREDPARAM_YELLOW_PACKETr 5731
#define WRED_PARITY_ERROR_BITMAPr 5732
#define WRED_PARITY_ERROR_INFOr 5733
#define WRRWEIGHTSr 5734
#define WRRWEIGHT_COSr 5735
#define XBOD_OVRFLWr 5736
#define XCON_CCM_DEFECT_STATUSr 5737
#define XEGR_ENABLEr 5738
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 5739
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 5740
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 5741
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 5742
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 5743
#define XGPORT_MODE_REGr 5744
#define XGPORT_SERDES_CTLr 5745
#define XGPORT_XGXS_CTRLr 5746
#define XGPORT_XGXS_NEWCTL_REGr 5747
#define XGPORT_XGXS_NEWSTATUS0_REGr 5748
#define XGPORT_XGXS_NEWSTATUS1_REGr 5749
#define XGPORT_XGXS_NEWSTATUS2_REGr 5750
#define XGPORT_XGXS_NEWSTATUS3_REGr 5751
#define XGPORT_XGXS_STATr 5752
#define XHBADE2Er 5753
#define XHOLD0r 5754
#define XHOLD1r 5755
#define XHOLD2r 5756
#define XHOL_D0r 5757
#define XHOL_D1r 5758
#define XHOL_D2r 5759
#define XHOL_D3r 5760
#define XHOL_MH0r 5761
#define XHOL_MH1r 5762
#define XHOL_MH2r 5763
#define XHOL_MH3r 5764
#define XHOL_RX_MH_DATA0r 5765
#define XHOL_RX_MH_DATA1r 5766
#define XHOL_RX_MH_DATA2r 5767
#define XHOL_RX_MH_DATA3r 5768
#define XHOL_RX_MH_MASK0r 5769
#define XHOL_RX_MH_MASK1r 5770
#define XHOL_RX_MH_MASK2r 5771
#define XHOL_RX_MH_MASK3r 5772
#define XHOL_RX_PKT_DATA0r 5773
#define XHOL_RX_PKT_DATA1r 5774
#define XHOL_RX_PKT_DATA2r 5775
#define XHOL_RX_PKT_DATA3r 5776
#define XHOL_RX_PKT_MASK0r 5777
#define XHOL_RX_PKT_MASK1r 5778
#define XHOL_RX_PKT_MASK2r 5779
#define XHOL_RX_PKT_MASK3r 5780
#define XH_E2E_CONTROLr 5781
#define XIBP_D0r 5782
#define XIBP_D1r 5783
#define XIBP_D2r 5784
#define XIBP_D3r 5785
#define XIBP_MH0r 5786
#define XIBP_MH1r 5787
#define XIBP_MH2r 5788
#define XIBP_MH3r 5789
#define XIMBPr 5790
#define XIMRPr 5791
#define XLBADE2Er 5792
#define XL_E2E_CONTROLr 5793
#define XMODIDr 5794
#define XMODID_ENr 5795
#define XPAUSE_CTRL_RX_DA_LSr 5796
#define XPAUSE_CTRL_RX_DA_MSr 5797
#define XPAUSE_CTRL_RX_LENGTH_TYPEr 5798
#define XPAUSE_CTRL_RX_OPCODEr 5799
#define XPAUSE_D0r 5800
#define XPAUSE_D1r 5801
#define XPAUSE_D2r 5802
#define XPAUSE_D3r 5803
#define XPAUSE_MH0r 5804
#define XPAUSE_MH1r 5805
#define XPAUSE_MH2r 5806
#define XPAUSE_MH3r 5807
#define XPAUSE_RX_DA_LSr 5808
#define XPAUSE_RX_DA_MSr 5809
#define XPAUSE_RX_LENGTH_TYPEr 5810
#define XPAUSE_RX_OPCODEr 5811
#define XPAUSE_TX_PKT_XOFF_VALr 5812
#define XPAUSE_WATCHDOG_INIT_VALr 5813
#define XPAUSE_WATCHDOG_THRESHr 5814
#define XPC_PARERRr 5815
#define XPC_PARERR_ADDR0r 5816
#define XPC_PARERR_ADDR1r 5817
#define XPC_PARERR_ADDR2r 5818
#define XPC_PARERR_ADDR3r 5819
#define XPC_PARERR_ADDR4r 5820
#define XPC_PARERR_ADDR5r 5821
#define XPC_PARERR_ADDR6r 5822
#define XPC_PARERR_ADDR7r 5823
#define XPC_PARERR_ADDR8r 5824
#define XPC_PARERR_ADDR9r 5825
#define XPC_PARERR_ADDR10r 5826
#define XPC_PARITY_DIAGr 5827
#define XPC_SPARE_REG0r 5828
#define XPC_SPARE_REG1r 5829
#define XPC_SPARE_REG2r 5830
#define XPC_SPARE_REG3r 5831
#define XPDISCr 5832
#define XPORT_CONFIGr 5833
#define XPORT_ECC_CONTROLr 5834
#define XPORT_FORCE_DOUBLE_BIT_ERRORr 5835
#define XPORT_FORCE_SINGLE_BIT_ERRORr 5836
#define XPORT_INTR_ENABLEr 5837
#define XPORT_INTR_STATUSr 5838
#define XPORT_MEMORY_CONTROLr 5839
#define XPORT_MODE_REGr 5840
#define XPORT_RX_FIFO_MEM_ECC_STATUSr 5841
#define XPORT_TO_MMU_BKPr 5842
#define XPORT_TO_MMU_BKP_HGr 5843
#define XPORT_TX_FIFO_MEM_ECC_STATUSr 5844
#define XPORT_XGXS_NEWCTL_REGr 5845
#define XPORT_XGXS_NEWSTATUS0_REGr 5846
#define XPORT_XGXS_NEWSTATUS1_REGr 5847
#define XPORT_XGXS_NEWSTATUS2_REGr 5848
#define XPORT_XGXS_NEWSTATUS3_REGr 5849
#define XP_EGR_PKT_DROP_CTLr 5850
#define XP_XBODE_CELL_CNTr 5851
#define XP_XBODE_CELL_REQ_CNTr 5852
#define XQCOSARBSELr 5853
#define XQCOSENTRIES0_3r 5854
#define XQCOSENTRIES4_7r 5855
#define XQCOSPTRr 5856
#define XQCOSRANGE1_0r 5857
#define XQCOSRANGE3_0r 5858
#define XQCOSRANGE3_2r 5859
#define XQCOSRANGE5_4r 5860
#define XQCOSRANGE7_4r 5861
#define XQCOSRANGE7_6r 5862
#define XQEMPTYr 5863
#define XQMEMDEBUGr 5864
#define XQPARITYr 5865
#define XQPARITYERRORPBMr 5866
#define XQPARITYERRORPBM_HIr 5867
#define XQPARITYERRORPTRr 5868
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 5869
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 5870
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 5871
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 5872
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 5873
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 5874
#define XQPORT_FORCE_DOUBLE_BIT_ERRORr 5875
#define XQPORT_FORCE_SINGLE_BIT_ERRORr 5876
#define XQPORT_INTR_ENABLEr 5877
#define XQPORT_INTR_STATUSr 5878
#define XQPORT_MODE_REGr 5879
#define XQPORT_PARITY_CONTROLr 5880
#define XQPORT_XGXS_NEWCTL_REGr 5881
#define XQPORT_XGXS_NEWSTATUS0_REGr 5882
#define XQPORT_XGXS_NEWSTATUS1_REGr 5883
#define XQPORT_XGXS_NEWSTATUS2_REGr 5884
#define XQPORT_XGXS_NEWSTATUS3_REGr 5885
#define XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr 5886
#define XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr 5887
#define XQREADPOINTERr 5888
#define XQ_CTRLr 5889
#define XQ_MEM_FUSEr 5890
#define XQ_MISCr 5891
#define XQ_PARITYr 5892
#define XRDISCr 5893
#define XRDROPr 5894
#define XRFILDRr 5895
#define XRIMDRr 5896
#define XRIPCr 5897
#define XRIPDr 5898
#define XRIPHEr 5899
#define XRITPIDr 5900
#define XRPORTDr 5901
#define XRSTPIDr 5902
#define XRTPIDr 5903
#define XRUCr 5904
#define XRV0r 5905
#define XRV1r 5906
#define XTABRTr 5907
#define XTAGEr 5908
#define XTCEr 5909
#define XTCFIDRr 5910
#define XTHOLr 5911
#define XTIBPr 5912
#define XTIMDRr 5913
#define XTIMTLDr 5914
#define XTIPr 5915
#define XTIPAGEr 5916
#define XTIPDr 5917
#define XTIPREPr 5918
#define XTMSTDRr 5919
#define XTPSEr 5920
#define XTSTPIDr 5921
#define XTV0r 5922
#define XTV1r 5923
#define XTVLANr 5924
#define X_CPU_SLOT_COUNTr 5925
#define X_TDM_ENr 5926
#define YELLOW_CNG_DROP_CNTr 5927
#define Y_CPU_SLOT_COUNTr 5928
#define Y_TDM_ENr 5929
#define NUM_SOC_REG 5930

typedef int soc_mem_t;

#define INVALIDm -1
#define AGER_EVENTm 0
#define AGER_FLAGSm 1
#define AGER_THRESHOLDm 2
#define AGER_TS_0_HIm 3
#define AGER_TS_0_LOm 4
#define AGER_TS_1_HIm 5
#define AGER_TS_1_LOm 6
#define AGING_CTR_MEMm 7
#define AGING_EXP_MEMm 8
#define ALLOCBUFFSCNTm 9
#define ALTERNATE_EMIRROR_BITMAPm 10
#define ARB_TDM_TABLEm 11
#define BAA_BUCKET_0m 12
#define BAA_BUCKET_1m 13
#define BAA_BUCKET_2m 14
#define BAA_BUCKET_3m 15
#define BAA_EVENTm 16
#define BAA_LEAK_A0m 17
#define BAA_LEAK_A1m 18
#define BAA_LEAK_A2m 19
#define BAA_LEAK_A3m 20
#define BAA_LEAK_B0m 21
#define BAA_LEAK_B1m 22
#define BAA_LEAK_B2m 23
#define BAA_LEAK_B3m 24
#define BAA_STATE_HUNGRYm 25
#define BAA_STATE_STARVINGm 26
#define BSAFE_CMD_DATA_INm 27
#define BSAFE_CMD_DATA_OUTm 28
#define BUFFER_AGEm 29
#define BUFFER_LISTm 30
#define BURST_SIZE_PER_ESETm 31
#define BURST_SIZE_PER_NODEm 32
#define C0_CELLm 33
#define C0_CPU_RQm 34
#define C0_CPU_WQm 35
#define C0_RQm 36
#define C0_WQm 37
#define C1_CELLm 38
#define C1_CPU_RQm 39
#define C1_CPU_WQm 40
#define C1_RQm 41
#define C1_WQm 42
#define C2_CELLm 43
#define C2_RQm 44
#define C2_WQm 45
#define C3_RQm 46
#define C3_WQm 47
#define CALENDARm 48
#define CALENDAR0m 49
#define CALENDAR1m 50
#define CBLOCK_MOD_LOOKUPm 51
#define CCP_MEMm 52
#define CELL_BUFm 53
#define CELL_CHK_MEMm 54
#define CELL_DATA0_MEMm 55
#define CELL_DATA10_MEMm 56
#define CELL_DATA11_MEMm 57
#define CELL_DATA12_MEMm 58
#define CELL_DATA13_MEMm 59
#define CELL_DATA14_MEMm 60
#define CELL_DATA15_MEMm 61
#define CELL_DATA1_MEMm 62
#define CELL_DATA2_MEMm 63
#define CELL_DATA3_MEMm 64
#define CELL_DATA4_MEMm 65
#define CELL_DATA5_MEMm 66
#define CELL_DATA6_MEMm 67
#define CELL_DATA7_MEMm 68
#define CELL_DATA8_MEMm 69
#define CELL_DATA9_MEMm 70
#define CELL_HDR_MEMm 71
#define CFAP_MEMm 72
#define CHANNEL_MAP_TABLEm 73
#define CHANNEL_SHAPER_TABLEm 74
#define CHANNEL_WERR_TABLEm 75
#define COMMAND_MEMORY_BSEm 76
#define COMMAND_MEMORY_CSEm 77
#define COMMAND_MEMORY_HSEm 78
#define CPU_COS_MAPm 79
#define CPU_COS_MAP_DATA_ONLYm 80
#define CPU_COS_MAP_ONLYm 81
#define CPU_TS_MAPm 82
#define CS_BRICK_CONFIG_TABLEm 83
#define CS_EJECTION_MESSAGE_TABLEm 84
#define DC_MEMm 85
#define DEFIPm 86
#define DEFIP_ALLm 87
#define DEFIP_ENTRYm 88
#define DEFIP_HIm 89
#define DEFIP_HITm 90
#define DEFIP_HIT_HIm 91
#define DEFIP_HIT_LOm 92
#define DEFIP_HI_ALLm 93
#define DEFIP_LOm 94
#define DEFIP_LO_ALLm 95
#define DISCARD_COUNTER_TABm 96
#define DMT_MEMm 97
#define DSCPm 98
#define DSCP_PRIORITY_TABLEm 99
#define DSCP_TABLEm 100
#define DT_MEMm 101
#define E2E_HOL_STATUSm 102
#define E2E_HOL_STATUS_1m 103
#define ECONTEXT_ALLOCBUFFSCNTm 104
#define ECONTEXT_INFLIGHTBUFFCNTm 105
#define ECONTEXT_TAIL_LLAm 106
#define EDC_LOOKUPm 107
#define EFP_COUNTER_TABLEm 108
#define EFP_COUNTER_TABLE_Xm 109
#define EFP_COUNTER_TABLE_Ym 110
#define EFP_METER_TABLEm 111
#define EFP_METER_TABLE_Xm 112
#define EFP_METER_TABLE_Ym 113
#define EFP_POLICY_TABLEm 114
#define EFP_TCAMm 115
#define EGRESS_ADJACENT_MACm 116
#define EGRESS_DSCP_EXPm 117
#define EGRESS_IPMC_LSm 118
#define EGRESS_IPMC_MSm 119
#define EGRESS_IP_TUNNELm 120
#define EGRESS_SPVLAN_IDm 121
#define EGRESS_VLAN_STGm 122
#define EGR_COS_MAPm 123
#define EGR_CPU_COS_MAPm 124
#define EGR_DSCP_ECN_MAPm 125
#define EGR_DSCP_TABLEm 126
#define EGR_EHG_QOS_MAPPING_TABLEm 127
#define EGR_EM_MTP_INDEXm 128
#define EGR_EP_REDIRECT_EM_MTP_INDEXm 129
#define EGR_ERSPANm 130
#define EGR_FRAGMENT_ID_TABLEm 131
#define EGR_IM_MTP_INDEXm 132
#define EGR_IPFIX_DSCP_XLATE_TABLEm 133
#define EGR_IPFIX_EOP_BUFFERm 134
#define EGR_IPFIX_EXPORT_FIFOm 135
#define EGR_IPFIX_IPV4_MASK_SET_Am 136
#define EGR_IPFIX_IPV6_MASK_SET_Am 137
#define EGR_IPFIX_PROFILEm 138
#define EGR_IPFIX_SESSION_TABLEm 139
#define EGR_IPMCm 140
#define EGR_IP_TUNNELm 141
#define EGR_IP_TUNNEL_IPV6m 142
#define EGR_IP_TUNNEL_MPLSm 143
#define EGR_L3_INTFm 144
#define EGR_L3_NEXT_HOPm 145
#define EGR_MAC_DA_PROFILEm 146
#define EGR_MASKm 147
#define EGR_MOD_MAP_TABLEm 148
#define EGR_MPLS_EXP_MAPPING_1m 149
#define EGR_MPLS_EXP_MAPPING_2m 150
#define EGR_MPLS_EXP_PRI_MAPPINGm 151
#define EGR_MPLS_PRI_MAPPINGm 152
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 153
#define EGR_PBE_DEBUGm 154
#define EGR_PERQ_XMT_COUNTERSm 155
#define EGR_PRI_CNG_MAPm 156
#define EGR_PW_INIT_COUNTERSm 157
#define EGR_SERVICE_COUNTER_TABLEm 158
#define EGR_VFIm 159
#define EGR_VINTF_COUNTER_TABLEm 160
#define EGR_VLANm 161
#define EGR_VLAN_STGm 162
#define EGR_VLAN_TAG_ACTION_PROFILEm 163
#define EGR_VLAN_XLATEm 164
#define EGR_VLAN_XLATE_DATA_ONLYm 165
#define EGR_VLAN_XLATE_MASKm 166
#define EGR_VLAN_XLATE_ONLYm 167
#define EGR_VLAN_XLATE_SCRATCHm 168
#define EGR_WLAN_DVPm 169
#define EG_FDM_PORT_REGSm 170
#define EG_FD_FCTm 171
#define EG_FD_FIFO_COUNTm 172
#define EG_FD_FIFO_THRESHm 173
#define EG_FD_FIFO_THRESH_OFFSET_REDm 174
#define EG_FD_FIFO_THRESH_OFFSET_YELLOWm 175
#define EG_FD_FIFO_THRESH_RESET_OFFSETm 176
#define EG_FD_GMTm 177
#define EG_FD_MDBm 178
#define EG_FD_PER_PORT_DROP_COUNT1m 179
#define EG_FD_PER_PORT_DROP_COUNT2m 180
#define EG_FD_SVTm 181
#define EM_MTP_INDEXm 182
#define EP_CLASS_RESOLUTIONm 183
#define EP_DEST_PORT_MAPm 184
#define EP_HDR_PARSING_CTRLm 185
#define EP_LENGTH_ADJ_MAPm 186
#define EP_OI2QB_MAPm 187
#define EP_PREDICTIVE_RANGINGm 188
#define EP_REDIRECT_EM_MTP_INDEXm 189
#define EP_STATS_CTRLm 190
#define ESET_TO_NODE_TYPEm 191
#define ESET_TYPE_TABm 192
#define ESM_RANGE_CHECKm 193
#define ET_INST_OPC_TABLEm 194
#define ET_PA_XLATm 195
#define ET_UINST_MEMm 196
#define EXT_ACL144_TCAMm 197
#define EXT_ACL144_TCAM_IPV4m 198
#define EXT_ACL144_TCAM_IPV6m 199
#define EXT_ACL144_TCAM_L2m 200
#define EXT_ACL288_TCAMm 201
#define EXT_ACL288_TCAM_IPV4m 202
#define EXT_ACL288_TCAM_L2m 203
#define EXT_ACL360_TCAM_DATAm 204
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 205
#define EXT_ACL360_TCAM_MASKm 206
#define EXT_ACL432_TCAM_DATAm 207
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 208
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 209
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 210
#define EXT_ACL432_TCAM_MASKm 211
#define EXT_DEFIP_DATAm 212
#define EXT_DEFIP_DATA_IPV4m 213
#define EXT_DEFIP_DATA_IPV6_64m 214
#define EXT_DEFIP_DATA_IPV6_128m 215
#define EXT_DST_HIT_BITSm 216
#define EXT_DST_HIT_BITS_IPV4m 217
#define EXT_DST_HIT_BITS_IPV6_64m 218
#define EXT_DST_HIT_BITS_IPV6_128m 219
#define EXT_DST_HIT_BITS_L2m 220
#define EXT_FP_CNTRm 221
#define EXT_FP_CNTR8m 222
#define EXT_FP_CNTR8_ACL144_IPV4m 223
#define EXT_FP_CNTR8_ACL144_IPV6m 224
#define EXT_FP_CNTR8_ACL144_L2m 225
#define EXT_FP_CNTR8_ACL288_IPV4m 226
#define EXT_FP_CNTR8_ACL288_L2m 227
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 228
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 229
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 230
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 231
#define EXT_FP_CNTR_ACL144_IPV4m 232
#define EXT_FP_CNTR_ACL144_IPV6m 233
#define EXT_FP_CNTR_ACL144_L2m 234
#define EXT_FP_CNTR_ACL288_IPV4m 235
#define EXT_FP_CNTR_ACL288_L2m 236
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 237
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 238
#define EXT_FP_CNTR_ACL432_L2_IPV4m 239
#define EXT_FP_CNTR_ACL432_L2_IPV6m 240
#define EXT_FP_POLICYm 241
#define EXT_FP_POLICY_ACL144_IPV4m 242
#define EXT_FP_POLICY_ACL144_IPV6m 243
#define EXT_FP_POLICY_ACL144_L2m 244
#define EXT_FP_POLICY_ACL288_IPV4m 245
#define EXT_FP_POLICY_ACL288_L2m 246
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 247
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 248
#define EXT_FP_POLICY_ACL432_L2_IPV4m 249
#define EXT_FP_POLICY_ACL432_L2_IPV6m 250
#define EXT_IFP_ACTION_PROFILEm 251
#define EXT_IPV4_DEFIPm 252
#define EXT_IPV4_DEFIP_TCAMm 253
#define EXT_IPV6_128_DEFIPm 254
#define EXT_IPV6_128_DEFIP_TCAMm 255
#define EXT_IPV6_64_DEFIPm 256
#define EXT_IPV6_64_DEFIP_TCAMm 257
#define EXT_L2_ENTRYm 258
#define EXT_L2_ENTRY_DATAm 259
#define EXT_L2_ENTRY_TCAMm 260
#define EXT_L2_MOD_FIFOm 261
#define EXT_SRC_HIT_BITSm 262
#define EXT_SRC_HIT_BITS_IPV4m 263
#define EXT_SRC_HIT_BITS_IPV6_64m 264
#define EXT_SRC_HIT_BITS_IPV6_128m 265
#define EXT_SRC_HIT_BITS_L2m 266
#define FC_CREDITSm 267
#define FE_IPMC_VECm 268
#define FE_IPMC_VLANm 269
#define FF_FC_CONFIGm 270
#define FF_FC_MEM_CONFIGm 271
#define FIFO_GROUP_MAP_TABLEm 272
#define FIFO_MAP_TABLEm 273
#define FIFO_SHAPER_TABLE_0m 274
#define FIFO_SHAPER_TABLE_1m 275
#define FIFO_SHAPER_TABLE_2m 276
#define FIFO_SHAPER_TABLE_3m 277
#define FIFO_WERR_TABLEm 278
#define FILTER_IMASKm 279
#define FILTER_IRULEm 280
#define FLOW_CONTROL_BASE_TABLEm 281
#define FLOW_CONTROL_MAP_TABLEm 282
#define FLOW_CONTROL_STATE_TABLEm 283
#define FLOW_CONTROL_TRANSLATE_TABLEm 284
#define FLUSH_PENDINGm 285
#define FP_COUNTER_EXTm 286
#define FP_COUNTER_INTm 287
#define FP_COUNTER_TABLEm 288
#define FP_COUNTER_TABLE_Xm 289
#define FP_COUNTER_TABLE_Ym 290
#define FP_EXTERNALm 291
#define FP_GLOBAL_MASK_TCAMm 292
#define FP_INTERNALm 293
#define FP_METER_TABLEm 294
#define FP_METER_TABLE_EXTm 295
#define FP_METER_TABLE_INTm 296
#define FP_METER_TABLE_Xm 297
#define FP_METER_TABLE_Ym 298
#define FP_POLICY_EXTERNALm 299
#define FP_POLICY_INTERNALm 300
#define FP_POLICY_TABLEm 301
#define FP_PORT_FIELD_SELm 302
#define FP_PORT_METER_MAPm 303
#define FP_RANGE_CHECKm 304
#define FP_SC_BCAST_METER_TABLEm 305
#define FP_SC_DLF_METER_TABLEm 306
#define FP_SC_MCAST_METER_TABLEm 307
#define FP_SC_METER_TABLEm 308
#define FP_SLICE_ENTRY_PORT_SELm 309
#define FP_SLICE_KEY_CONTROLm 310
#define FP_SLICE_MAPm 311
#define FP_STORM_CONTROL_METERSm 312
#define FP_TCAMm 313
#define FP_TCAM_EXTERNALm 314
#define FP_TCAM_INTERNALm 315
#define FP_TCAM_PLUS_POLICYm 316
#define FP_TCAM_Xm 317
#define FP_TCAM_Ym 318
#define FP_TCP_UDP_PORT_RANGEm 319
#define FP_UDF_OFFSETm 320
#define FP_UDF_TCAMm 321
#define FRAME_PARSINGm 322
#define GE_IPMC_VECm 323
#define GE_IPMC_VLANm 324
#define GFILTER_FFPCOUNTERSm 325
#define GFILTER_FFPPACKETCOUNTERSm 326
#define GFILTER_FFP_IN_PROFILE_COUNTERSm 327
#define GFILTER_FFP_OUT_PROFILE_COUNTERSm 328
#define GFILTER_IMASKm 329
#define GFILTER_IRULEm 330
#define GFILTER_IRULELOOKUPm 331
#define GFILTER_IRULE_TEST0m 332
#define GFILTER_IRULE_TEST1m 333
#define GFILTER_IRULE_TEST2m 334
#define GFILTER_IRULE_TEST3m 335
#define GFILTER_METERINGm 336
#define GLOBAL_STATSm 337
#define GPORT_EHG_RX_TUNNEL_DATAm 338
#define GPORT_EHG_RX_TUNNEL_MASKm 339
#define GPORT_EHG_TX_TUNNEL_DATAm 340
#define GROUP_MAX_SHAPER_TABLEm 341
#define GROUP_MEMBER_TABLEm 342
#define HASHINPUTm 343
#define HASH_TRAP_INFOm 344
#define HEAD_LLAm 345
#define HG_PORT_TABLEm 346
#define HG_TRUNK_FAILOVER_SETm 347
#define IARB_TDM_TABLEm 348
#define IDP0_DFIFO_0m 349
#define IDP0_DFIFO_1m 350
#define IDP0_EREQFIFOm 351
#define IDP0_ERESPFIFOm 352
#define IDP1_DFIFO_0m 353
#define IDP1_DFIFO_1m 354
#define IDP1_EREQFIFOm 355
#define IDP1_ERESPFIFOm 356
#define IFP_PORT_FIELD_SELm 357
#define IFP_REDIRECTION_PROFILEm 358
#define IGR_VLAN_RANGE_TBLm 359
#define IGR_VLAN_XLATEm 360
#define IM_MTP_INDEXm 361
#define ING_DVP_TABLEm 362
#define ING_IPFIX_DSCP_XLATE_TABLEm 363
#define ING_IPFIX_EOP_BUFFERm 364
#define ING_IPFIX_EXPORT_FIFOm 365
#define ING_IPFIX_FLOW_RATE_METER_TABLEm 366
#define ING_IPFIX_IPV4_MASK_SET_Am 367
#define ING_IPFIX_IPV4_MASK_SET_Bm 368
#define ING_IPFIX_IPV6_MASK_SET_Am 369
#define ING_IPFIX_IPV6_MASK_SET_Bm 370
#define ING_IPFIX_PROFILEm 371
#define ING_IPFIX_SESSION_TABLEm 372
#define ING_L3_NEXT_HOPm 373
#define ING_L3_NEXT_HOP_Am 374
#define ING_L3_NEXT_HOP_Bm 375
#define ING_MOD_MAP_TABLEm 376
#define ING_MPLS_EXP_MAPPINGm 377
#define ING_PRI_CNG_MAPm 378
#define ING_PW_TERM_COUNTERSm 379
#define ING_PW_TERM_SEQ_NUMm 380
#define ING_SERVICE_COUNTER_TABLEm 381
#define ING_SERVICE_PRI_MAPm 382
#define ING_VINTF_COUNTER_TABLEm 383
#define ING_VLAN_RANGEm 384
#define ING_VLAN_TAG_ACTION_PROFILEm 385
#define INITIAL_ING_L3_NEXT_HOPm 386
#define INITIAL_L3_ECMPm 387
#define INITIAL_L3_ECMP_COUNTm 388
#define INITIAL_PROT_GROUP_TABLEm 389
#define INITIAL_PROT_NHI_TABLEm 390
#define INTERFACE_MAX_SHAPER_TABLEm 391
#define IPMC_GROUP_V4m 392
#define IPMC_GROUP_V6m 393
#define IPORT_TABLEm 394
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 395
#define IPV6_PROXY_ENABLE_TABLEm 396
#define L1_BKm 397
#define L1_BPm 398
#define L1_LAm 399
#define L1_N0m 400
#define L1_N1m 401
#define L1_N2m 402
#define L1_NGm 403
#define L1_NMm 404
#define L1_NPm 405
#define L2MCm 406
#define L2MC_TABLEm 407
#define L2Xm 408
#define L2X_BASEm 409
#define L2X_HITm 410
#define L2X_MCm 411
#define L2X_PARITYm 412
#define L2X_STATICm 413
#define L2X_VALIDm 414
#define L2_BKm 415
#define L2_BPm 416
#define L2_ENTRY_EXTERNALm 417
#define L2_ENTRY_INTERNALm 418
#define L2_ENTRY_ONLYm 419
#define L2_ENTRY_OVERFLOWm 420
#define L2_ENTRY_SCRATCHm 421
#define L2_HITDA_ONLYm 422
#define L2_HITSA_ONLYm 423
#define L2_LAm 424
#define L2_MBm 425
#define L2_MOD_FIFOm 426
#define L2_N0m 427
#define L2_N1m 428
#define L2_N2m 429
#define L2_NGm 430
#define L2_NMm 431
#define L2_NPm 432
#define L2_USER_ENTRYm 433
#define L2_USER_ENTRY_DATAm 434
#define L2_USER_ENTRY_DATA_ONLYm 435
#define L2_USER_ENTRY_ONLYm 436
#define L2_USER_ENTRY_TCAMm 437
#define L3INTFm 438
#define L3INTF_EGR_FILTER_LISTm 439
#define L3INTF_IGR_FILTER_LISTm 440
#define L3INTF_QOSm 441
#define L3Xm 442
#define L3X_BASEm 443
#define L3X_HITm 444
#define L3X_PARITYm 445
#define L3X_VALIDm 446
#define L3_BKm 447
#define L3_BPm 448
#define L3_DEFIPm 449
#define L3_DEFIP_128m 450
#define L3_DEFIP_128_DATA_ONLYm 451
#define L3_DEFIP_128_HIT_ONLYm 452
#define L3_DEFIP_128_ONLYm 453
#define L3_DEFIP_ALGm 454
#define L3_DEFIP_CAMm 455
#define L3_DEFIP_DATAm 456
#define L3_DEFIP_DATA_ONLYm 457
#define L3_DEFIP_HIT_ONLYm 458
#define L3_DEFIP_ONLYm 459
#define L3_DEFIP_TCAMm 460
#define L3_ECMPm 461
#define L3_ECMP_COUNTm 462
#define L3_ENTRY_HIT_ONLYm 463
#define L3_ENTRY_IPV4_MULTICASTm 464
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 465
#define L3_ENTRY_IPV4_UNICASTm 466
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 467
#define L3_ENTRY_IPV6_MULTICASTm 468
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 469
#define L3_ENTRY_IPV6_UNICASTm 470
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 471
#define L3_ENTRY_ONLYm 472
#define L3_ENTRY_V4m 473
#define L3_ENTRY_V6m 474
#define L3_ENTRY_VALID_ONLYm 475
#define L3_IIFm 476
#define L3_INTFm 477
#define L3_IPMCm 478
#define L3_IPMC_1m 479
#define L3_IPMC_REMAPm 480
#define L3_LAm 481
#define L3_LPM_HITBITm 482
#define L3_MBm 483
#define L3_MTU_VALUESm 484
#define L3_N0m 485
#define L3_N1m 486
#define L3_N2m 487
#define L3_NGm 488
#define L3_NMm 489
#define L3_NPm 490
#define L3_TUNNELm 491
#define L3_TUNNEL_DATAm 492
#define L3_TUNNEL_TCAMm 493
#define L4_BKm 494
#define L4_BPm 495
#define L4_FLm 496
#define L4_FSm 497
#define L4_LAm 498
#define L4_MBm 499
#define L4_N0m 500
#define L4_N1m 501
#define L4_N2m 502
#define L4_NGm 503
#define L4_NMm 504
#define L4_NPm 505
#define L5_BKm 506
#define L5_BPm 507
#define L5_FLm 508
#define L5_FSm 509
#define L5_MBm 510
#define L5_N0m 511
#define L5_N1m 512
#define L5_N2m 513
#define L5_NGm 514
#define L5_NMm 515
#define L5_NPm 516
#define L6_BKm 517
#define L6_BPm 518
#define L6_FLm 519
#define L6_FSm 520
#define L6_MBm 521
#define L6_N0m 522
#define L6_N1m 523
#define L6_N2m 524
#define L6_NGm 525
#define L6_NMm 526
#define L6_NPm 527
#define L7_BKm 528
#define L7_BPm 529
#define L7_N0m 530
#define L7_N1m 531
#define L7_N2m 532
#define L7_NGm 533
#define L7_NMm 534
#define L7_NPm 535
#define LAST_SENTm 536
#define LEAFNODE_TO_QUEUEm 537
#define LF_QDm 538
#define LF_QPm 539
#define LLA_TRANSm 540
#define LMEPm 541
#define LMEP_1m 542
#define LPORT_TABm 543
#define MAC_BLOCKm 544
#define MAC_LIMIT_PORT_MAP_TABLEm 545
#define MAC_LIMIT_TRUNK_MAP_TABLEm 546
#define MAID_REDUCTIONm 547
#define MA_INDEXm 548
#define MA_STATEm 549
#define MCU_CHANNEL3_DATAm 550
#define MEM_EGR_MODMAPm 551
#define MEM_INGBUFm 552
#define MEM_ING_MODMAPm 553
#define MEM_ING_SRCMODBLKm 554
#define MEM_IPMCm 555
#define MEM_LLAm 556
#define MEM_MCm 557
#define MEM_PPm 558
#define MEM_TRUNK_PORT_POOLm 559
#define MEM_UCm 560
#define MEM_VIDm 561
#define MEM_XQm 562
#define MEM_XQ_PTRSm 563
#define MMU_AGING_CTRm 564
#define MMU_AGING_EXPm 565
#define MMU_CBPCELLHEADERm 566
#define MMU_CBPDATA0m 567
#define MMU_CBPDATA1m 568
#define MMU_CBPDATA2m 569
#define MMU_CBPDATA3m 570
#define MMU_CBPDATA4m 571
#define MMU_CBPDATA5m 572
#define MMU_CBPDATA6m 573
#define MMU_CBPDATA7m 574
#define MMU_CBPDATA8m 575
#define MMU_CBPDATA9m 576
#define MMU_CBPDATA10m 577
#define MMU_CBPDATA11m 578
#define MMU_CBPDATA12m 579
#define MMU_CBPDATA13m 580
#define MMU_CBPDATA14m 581
#define MMU_CBPDATA15m 582
#define MMU_CBPDATA16m 583
#define MMU_CBPDATA17m 584
#define MMU_CBPDATA18m 585
#define MMU_CBPDATA19m 586
#define MMU_CBPDATA20m 587
#define MMU_CBPDATA21m 588
#define MMU_CBPDATA22m 589
#define MMU_CBPDATA23m 590
#define MMU_CBPDATA24m 591
#define MMU_CBPDATA25m 592
#define MMU_CBPDATA26m 593
#define MMU_CBPDATA27m 594
#define MMU_CBPDATA28m 595
#define MMU_CBPDATA29m 596
#define MMU_CBPDATA30m 597
#define MMU_CBPDATA31m 598
#define MMU_CBPPKTHEADER0m 599
#define MMU_CBPPKTHEADER1m 600
#define MMU_CBPPKTHEADER2m 601
#define MMU_CBPPKTHEADER0_MEM0m 602
#define MMU_CBPPKTHEADER0_MEM1m 603
#define MMU_CBPPKTHEADER0_MEM2m 604
#define MMU_CBPPKTHEADER0_MEM3m 605
#define MMU_CBPPKTHEADER1_MEM0m 606
#define MMU_CBPPKTHEADER1_MEM1m 607
#define MMU_CBPPKTHEADER1_MEM2m 608
#define MMU_CBPPKTHEADERCPUm 609
#define MMU_CBPPKTLENGTHm 610
#define MMU_CCPm 611
#define MMU_CCPTRm 612
#define MMU_CCP_MEMm 613
#define MMU_CCP_RELEASE_FIFOm 614
#define MMU_CELLCHKm 615
#define MMU_CELLLINKm 616
#define MMU_CELLPTRSWAP_CG0_CH0_HIm 617
#define MMU_CELLPTRSWAP_CG0_CH0_LOm 618
#define MMU_CELLPTRSWAP_CG0_CH1_HIm 619
#define MMU_CELLPTRSWAP_CG0_CH1_LOm 620
#define MMU_CELLPTRSWAP_CG1_CH0_HIm 621
#define MMU_CELLPTRSWAP_CG1_CH0_LOm 622
#define MMU_CELLPTRSWAP_CG1_CH1_LOm 623
#define MMU_CELLPTRSWAP_CH0_HIm 624
#define MMU_CELLPTRSWAP_CH0_LOm 625
#define MMU_CELLPTRSWAP_CH1_HIm 626
#define MMU_CELLPTRSWAP_CH1_LOm 627
#define MMU_CFAPm 628
#define MMU_CFAP_MEMm 629
#define MMU_FIRSTCELLPTR_CG0m 630
#define MMU_FIRSTCELLPTR_CG1m 631
#define MMU_IBPSTATUSm 632
#define MMU_IBSm 633
#define MMU_IBS_CG0_CH0m 634
#define MMU_IBS_CG0_CH1m 635
#define MMU_IBS_CG1_CH0m 636
#define MMU_IBS_CG1_CH1m 637
#define MMU_INGPKTCELLLIMITIBPm 638
#define MMU_INGPKTCELLUSEm 639
#define MMU_IPMCBITMAP_CG0m 640
#define MMU_IPMCBITMAP_CG1m 641
#define MMU_IPMC_GROUP_TBL0m 642
#define MMU_IPMC_GROUP_TBL1m 643
#define MMU_IPMC_GROUP_TBL2m 644
#define MMU_IPMC_GROUP_TBL3m 645
#define MMU_IPMC_GROUP_TBL4m 646
#define MMU_IPMC_GROUP_TBL5m 647
#define MMU_IPMC_GROUP_TBL6m 648
#define MMU_IPMC_GROUP_TBL7m 649
#define MMU_IPMC_GROUP_TBL8m 650
#define MMU_IPMC_INDEXm 651
#define MMU_IPMC_PTRm 652
#define MMU_IPMC_REP_10G_MEMORYm 653
#define MMU_IPMC_VLAN_TBLm 654
#define MMU_IPMC_VLAN_TBL_MEM0m 655
#define MMU_IPMC_VLAN_TBL_MEM1m 656
#define MMU_MAX_BUCKET_GPORTm 657
#define MMU_MEMORIES1_AGING_CTRm 658
#define MMU_MEMORIES1_AGING_EXPm 659
#define MMU_MEMORIES1_CBPDATA0m 660
#define MMU_MEMORIES1_CBPDATA1m 661
#define MMU_MEMORIES1_CBPDATA2m 662
#define MMU_MEMORIES1_CBPDATA3m 663
#define MMU_MEMORIES1_CBPHEADERm 664
#define MMU_MEMORIES1_CCPm 665
#define MMU_MEMORIES1_CFAPm 666
#define MMU_MEMORIES1_E2EHOL_BM_0m 667
#define MMU_MEMORIES1_E2EHOL_BM_1m 668
#define MMU_MEMORIES1_E2EHOL_BM_2m 669
#define MMU_MEMORIES1_IPMCREPm 670
#define MMU_MEMORIES1_IPMC_GROUP_TBLm 671
#define MMU_MEMORIES1_IPMC_VLAN_TBLm 672
#define MMU_MEMORIES1_MSTP_TBLm 673
#define MMU_MEMORIES1_ST_PORT_TBLm 674
#define MMU_MEMORIES2_EGR_TRUNK_MAPm 675
#define MMU_MEMORIES2_SRC_TRUNK_MAPm 676
#define MMU_MEMORIES2_XQ0m 677
#define MMU_MEMORIES2_XQ1m 678
#define MMU_MEMORIES2_XQ2m 679
#define MMU_MEMORIES2_XQ3m 680
#define MMU_MEMORIES2_XQ4m 681
#define MMU_MEMORIES2_XQ5m 682
#define MMU_MEMORIES2_XQ6m 683
#define MMU_MEMORIES2_XQ7m 684
#define MMU_MEMORIES2_XQ8m 685
#define MMU_MEMORIES2_XQ9m 686
#define MMU_MEMORIES2_XQ10m 687
#define MMU_MEMORIES2_XQ11m 688
#define MMU_MEMORIES2_XQ12m 689
#define MMU_MEMORIES2_XQ13m 690
#define MMU_MIN_BUCKET_GPORTm 691
#define MMU_PBM_COS_CCPTR_STATUS_CG0m 692
#define MMU_PBM_COS_CCPTR_STATUS_CG1m 693
#define MMU_PFAP_MEMm 694
#define MMU_PKTLINK0m 695
#define MMU_PKTLINK1m 696
#define MMU_PKTLINK2m 697
#define MMU_PKTLINK3m 698
#define MMU_PKTLINK4m 699
#define MMU_PKTLINK5m 700
#define MMU_PKTLINK6m 701
#define MMU_PKTLINK7m 702
#define MMU_PKTLINK8m 703
#define MMU_PKTLINK9m 704
#define MMU_PKTLINK10m 705
#define MMU_PKTLINK11m 706
#define MMU_PKTLINK12m 707
#define MMU_PKTLINK13m 708
#define MMU_PKTLINK14m 709
#define MMU_PKTLINK15m 710
#define MMU_PKTLINK16m 711
#define MMU_PKTLINK17m 712
#define MMU_PKTLINK18m 713
#define MMU_PKTLINK19m 714
#define MMU_PKTLINK20m 715
#define MMU_PKTLINK21m 716
#define MMU_PKTLINK22m 717
#define MMU_PKTLINK23m 718
#define MMU_PKTLINK24m 719
#define MMU_PKTLINK25m 720
#define MMU_PKTLINK26m 721
#define MMU_PKTLINK27m 722
#define MMU_PKTLINK28m 723
#define MMU_PKTLINK29m 724
#define MMU_PKTLINK30m 725
#define MMU_PKTLINK31m 726
#define MMU_PKTLINK32m 727
#define MMU_PKTLINK33m 728
#define MMU_PKTLINK34m 729
#define MMU_PKTLINK35m 730
#define MMU_PKTLINK36m 731
#define MMU_PKTLINK37m 732
#define MMU_PKTLINK38m 733
#define MMU_PKTLINK39m 734
#define MMU_PKTLINK40m 735
#define MMU_PKTLINK41m 736
#define MMU_PKTLINK42m 737
#define MMU_PKTLINK43m 738
#define MMU_PKTLINK44m 739
#define MMU_PKTLINK45m 740
#define MMU_PKTLINK46m 741
#define MMU_PKTLINK47m 742
#define MMU_PKTLINK48m 743
#define MMU_PKTLINK49m 744
#define MMU_PKTLINK50m 745
#define MMU_PKTLINK51m 746
#define MMU_PKTLINK52m 747
#define MMU_PKTLINK53m 748
#define MMU_PKTLINK54m 749
#define MMU_PQE_MEMm 750
#define MMU_PTRCACHE_CG0_CH0m 751
#define MMU_PTRCACHE_CG0_CH1m 752
#define MMU_PTRCACHE_CG1_CH0m 753
#define MMU_PTRCACHE_CG1_CH1m 754
#define MMU_PTRCACHE_CH0m 755
#define MMU_PTRCACHE_CH1m 756
#define MMU_RDEHEADER_MEM0m 757
#define MMU_RDEHEADER_MEM1m 758
#define MMU_RDE_COSPCP_MEMm 759
#define MMU_RDE_DESCP_MEMm 760
#define MMU_RDE_FREELIST_MEMm 761
#define MMU_RDE_PKTLINK_MEMm 762
#define MMU_RDE_PRCP_MEMm 763
#define MMU_TOQRDEm 764
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH0m 765
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH1m 766
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH0m 767
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH1m 768
#define MMU_WAIT_QUEUE_CG0_CH0_HIm 769
#define MMU_WAIT_QUEUE_CG0_CH0_LOm 770
#define MMU_WAIT_QUEUE_CG0_CH1_HIm 771
#define MMU_WAIT_QUEUE_CG0_CH1_LOm 772
#define MMU_WAIT_QUEUE_CG1_CH0_HIm 773
#define MMU_WAIT_QUEUE_CG1_CH0_LOm 774
#define MMU_WAIT_QUEUE_CG1_CH1_HIm 775
#define MMU_WAIT_QUEUE_CG1_CH1_LOm 776
#define MMU_WAIT_QUEUE_CH0_HIm 777
#define MMU_WAIT_QUEUE_CH0_LOm 778
#define MMU_WAIT_QUEUE_CH1_HIm 779
#define MMU_WAIT_QUEUE_CH1_LOm 780
#define MMU_WAMU_MEM0m 781
#define MMU_WAMU_MEM1m 782
#define MMU_WAMU_MEM2m 783
#define MMU_WAMU_MEM3m 784
#define MMU_WRED_CFG_CELLm 785
#define MMU_WRED_CFG_PACKETm 786
#define MMU_WRED_PORT_CFG_CELLm 787
#define MMU_WRED_PORT_CFG_PACKETm 788
#define MMU_WRED_PORT_THD_0_CELLm 789
#define MMU_WRED_PORT_THD_0_PACKETm 790
#define MMU_WRED_PORT_THD_1_CELLm 791
#define MMU_WRED_PORT_THD_1_PACKETm 792
#define MMU_WRED_THD_0_CELLm 793
#define MMU_WRED_THD_0_PACKETm 794
#define MMU_WRED_THD_1_CELLm 795
#define MMU_WRED_THD_1_PACKETm 796
#define MMU_XQ0m 797
#define MMU_XQ1m 798
#define MMU_XQ2m 799
#define MMU_XQ3m 800
#define MMU_XQ4m 801
#define MMU_XQ5m 802
#define MMU_XQ6m 803
#define MMU_XQ7m 804
#define MMU_XQ8m 805
#define MMU_XQ9m 806
#define MMU_XQ10m 807
#define MMU_XQ11m 808
#define MMU_XQ12m 809
#define MMU_XQ13m 810
#define MMU_XQ14m 811
#define MMU_XQ15m 812
#define MMU_XQ16m 813
#define MMU_XQ17m 814
#define MMU_XQ18m 815
#define MMU_XQ19m 816
#define MMU_XQ20m 817
#define MMU_XQ21m 818
#define MMU_XQ22m 819
#define MMU_XQ23m 820
#define MMU_XQ24m 821
#define MMU_XQ25m 822
#define MMU_XQ26m 823
#define MMU_XQ27m 824
#define MMU_XQ28m 825
#define MMU_XQ29m 826
#define MMU_XQ30m 827
#define MMU_XQ31m 828
#define MMU_XQ32m 829
#define MMU_XQ33m 830
#define MMU_XQ34m 831
#define MMU_XQ35m 832
#define MMU_XQ36m 833
#define MMU_XQ37m 834
#define MMU_XQ38m 835
#define MMU_XQ39m 836
#define MMU_XQ40m 837
#define MMU_XQ41m 838
#define MMU_XQ42m 839
#define MMU_XQ43m 840
#define MMU_XQ44m 841
#define MMU_XQ45m 842
#define MMU_XQ46m 843
#define MMU_XQ47m 844
#define MMU_XQ48m 845
#define MMU_XQ49m 846
#define MMU_XQ50m 847
#define MMU_XQ51m 848
#define MMU_XQ52m 849
#define MMU_XQ53m 850
#define MMU_XQ54m 851
#define MMU_XQ55m 852
#define MODPORT_MAPm 853
#define MODPORT_MAP_EMm 854
#define MODPORT_MAP_IMm 855
#define MODPORT_MAP_MIRRORm 856
#define MODPORT_MAP_MIRROR_1m 857
#define MODPORT_MAP_SWm 858
#define MPLS_ENTRYm 859
#define MPLS_ENTRY_SCRATCHm 860
#define MPLS_EXPm 861
#define MPLS_STATION_TCAMm 862
#define MY_STATIONm 863
#define NEXT_HOP_EXTm 864
#define NEXT_HOP_INTm 865
#define NONUCAST_TRUNK_BLOCK_MASKm 866
#define OAM_LM_COUNTERSm 867
#define PBI_DEBUG_TABLEm 868
#define PHB2_COS_MAPm 869
#define PORT_CBL_TABLEm 870
#define PORT_COS_MAPm 871
#define PORT_LAG_FAILOVER_SETm 872
#define PORT_OR_TRUNK_MAC_ACTIONm 873
#define PORT_OR_TRUNK_MAC_COUNTm 874
#define PORT_OR_TRUNK_MAC_LIMITm 875
#define PORT_TABm 876
#define PORT_TAB1m 877
#define PRI_LUTm 878
#define PR_TABm 879
#define PUPFIFO_HIm 880
#define PUPFIFO_LOm 881
#define QBUFFSPROFILEm 882
#define QDEPTH_THRESH0m 883
#define QDEPTH_THRESH1m 884
#define QUEUE_MAPm 885
#define QUEUE_PARAMETER_HIm 886
#define QUEUE_PARAMETER_LOm 887
#define QUEUE_STATE_HIm 888
#define QUEUE_STATE_LOm 889
#define QUEUE_TO_SC_0m 890
#define QUEUE_TO_SC_1m 891
#define QUEUE_TO_SC_2m 892
#define QUEUE_TO_SC_3m 893
#define Q_MAX_BUFFSm 894
#define Q_MIN_BUFFSm 895
#define RANDGENm 896
#define RATE_DELTA_MAXm 897
#define RMEPm 898
#define RT_BKm 899
#define RT_FMm 900
#define RT_FSm 901
#define RT_IFm 902
#define RT_STm 903
#define SHAPER_BUCKET_0m 904
#define SHAPER_BUCKET_1m 905
#define SHAPER_BUCKET_2m 906
#define SHAPER_BUCKET_3m 907
#define SHAPER_EVENTm 908
#define SHAPER_LEAK_0m 909
#define SHAPER_LEAK_1m 910
#define SHAPER_LEAK_2m 911
#define SHAPER_LEAK_3m 912
#define SHAPER_STATEm 913
#define SLQ_COUNTERm 914
#define SOURCE_MOD_PROXY_TABLEm 915
#define SOURCE_NODE_TYPE_TABm 916
#define SOURCE_TRUNK_MAP_TABLEm 917
#define SOURCE_VPm 918
#define SPORT_EHG_RX_TUNNEL_DATAm 919
#define SPORT_EHG_RX_TUNNEL_MASKm 920
#define SPORT_EHG_TX_TUNNEL_DATAm 921
#define SRC_MODID_BLOCKm 922
#define SRC_MODID_EGRESSm 923
#define SRC_MODID_INGRESS_BLOCKm 924
#define STATSCFGm 925
#define STG_TABm 926
#define SUBPORT_MAP_TABLEm 927
#define SUBPORT_SHAPER_TABLEm 928
#define SUBPORT_WERR_TABLEm 929
#define SVP_DISABLE_VLAN_CHECKS_TABm 930
#define SYSPORT_PRI_HIm 931
#define SYSPORT_PRI_LOm 932
#define SYSPORT_TO_NODEm 933
#define SYSPORT_TO_QUEUEm 934
#define SYSTEM_CONFIG_TABLEm 935
#define SYS_PORTMAPm 936
#define TAIL_LLAm 937
#define TCP_FNm 938
#define TC_FREE_POOLm 939
#define TDM_TABLEm 940
#define TIMESLOT_BURST_SIZE_BYTESm 941
#define TOS_FNm 942
#define TRNK_DSTm 943
#define TRUNK32_CONFIG_TABLEm 944
#define TRUNK32_PORT_TABLEm 945
#define TRUNK_BITMAPm 946
#define TRUNK_CBL_TABLEm 947
#define TRUNK_EGR_MASKm 948
#define TRUNK_GROUPm 949
#define TRUNK_VLAN_RANGE_IDXm 950
#define TTL_FNm 951
#define TX_SFI_CFIFOm 952
#define TX_SFI_DFIFOm 953
#define TYPE_RESOLUTION_TABLEm 954
#define UDF_OFFSETm 955
#define VFIm 956
#define VFI_1m 957
#define VFI_BITMAPm 958
#define VFP_POLICY_TABLEm 959
#define VFP_TCAMm 960
#define VLAN_COS_MAPm 961
#define VLAN_DATAm 962
#define VLAN_MACm 963
#define VLAN_MAC_ENTRYm 964
#define VLAN_MAC_SCRATCHm 965
#define VLAN_MAC_VALIDm 966
#define VLAN_MPLSm 967
#define VLAN_OR_VFI_MAC_COUNTm 968
#define VLAN_OR_VFI_MAC_LIMITm 969
#define VLAN_PROFILE_2m 970
#define VLAN_PROFILE_TABm 971
#define VLAN_PROTOCOLm 972
#define VLAN_PROTOCOL_DATAm 973
#define VLAN_RANGE_IDXm 974
#define VLAN_SUBNETm 975
#define VLAN_SUBNET_DATAm 976
#define VLAN_SUBNET_DATA_ONLYm 977
#define VLAN_SUBNET_ONLYm 978
#define VLAN_SUBNET_TCAMm 979
#define VLAN_TABm 980
#define VLAN_XLATEm 981
#define VLAN_XLATE_DATA_ONLYm 982
#define VLAN_XLATE_MASKm 983
#define VLAN_XLATE_ONLYm 984
#define VLAN_XLATE_SCRATCHm 985
#define VOQ_ARRIVALSm 986
#define VOQ_CONFIGm 987
#define VPLSTABLEm 988
#define VPLS_BITMAP_TABLEm 989
#define VPLS_LABELm 990
#define VRFm 991
#define VRF_VFI_INTFm 992
#define WLAN_SVP_TABLEm 993
#define WRED_AVG_QUEUE_LENGTHm 994
#define WRED_CURVEm 995
#define WRED_STATEm 996
#define XFILTER_FFPCOUNTERSm 997
#define XFILTER_FFPCOUNTERS_TEST0m 998
#define XFILTER_FFPCOUNTERS_TEST1m 999
#define XFILTER_FFPIPBYTECOUNTERSm 1000
#define XFILTER_FFPIPBYTECOUNTERS_TEST0m 1001
#define XFILTER_FFPIPBYTECOUNTERS_TEST1m 1002
#define XFILTER_FFPIPPACKETCOUNTERSm 1003
#define XFILTER_FFPIPPACKETCOUNTERS_TEST0m 1004
#define XFILTER_FFPIPPACKETCOUNTERS_TEST1m 1005
#define XFILTER_FFPOPBYTECOUNTERSm 1006
#define XFILTER_FFPOPBYTECOUNTERS_TEST0m 1007
#define XFILTER_FFPOPBYTECOUNTERS_TEST1m 1008
#define XFILTER_FFPOPPACKETCOUNTERSm 1009
#define XFILTER_FFPOPPACKETCOUNTERS_TEST0m 1010
#define XFILTER_FFPOPPACKETCOUNTERS_TEST1m 1011
#define XFILTER_METERINGm 1012
#define XFILTER_METERING_TEST0m 1013
#define XFILTER_METERING_TEST1m 1014
#define XFILTER_METERING_TEST2m 1015
#define XFILTER_METERING_TEST3m 1016
#define XPORT_EHG_RX_TUNNEL_DATAm 1017
#define XPORT_EHG_RX_TUNNEL_MASKm 1018
#define XPORT_EHG_TX_TUNNEL_DATAm 1019
#define XQPORT_EHG_RX_TUNNEL_DATAm 1020
#define XQPORT_EHG_RX_TUNNEL_MASKm 1021
#define XQPORT_EHG_TX_TUNNEL_DATAm 1022
#define X_ARB_TDM_TABLEm 1023
#define Y_ARB_TDM_TABLEm 1024
#define NUM_SOC_MEM 1025

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define Af 0
#define A0_DLLBYP_TXDESKf 1
#define A0_TX_DLLDSK_LOCKEDf 2
#define AAAKf 3
#define AARB_ECO_OFFf 4
#define ABORTf 5
#define ABORT_DMA_CH0f 6
#define ABORT_DMA_CH1f 7
#define ABORT_DMA_CH2f 8
#define ABORT_DMA_CH3f 9
#define ABORT_STAT_DMAf 10
#define ABORT_TBL_DMAf 11
#define ACCESS_MODEf 12
#define ACCURACYf 13
#define ACL_END_ADDRf 14
#define ACL_START_ADDRf 15
#define ACR_BLOCK_AFTER_DEQ_DONEf 16
#define ACR_BLOCK_AGER_1_IN_2f 17
#define ACTIONf 18
#define ACTIVATEQf 19
#define ACTIVEf 20
#define ACTIVE_PORT_BITMAPf 21
#define ACTIVE_PORT_BITMAP_HIf 22
#define ACTIVE_PORT_BITMAP_LOf 23
#define ACTUAL_ADDROUTf 24
#define ACTUAL_AINDEXf 25
#define ACTUAL_BITPOSf 26
#define ACT_LOW_INTf 27
#define AD28_TBXf 28
#define ADD144_IPf 29
#define ADD72_IPf 30
#define ADDMUXf 31
#define ADDRf 32
#define ADDRESSf 33
#define ADDRESS_0f 34
#define ADDRESS_1f 35
#define ADDRFAILf 36
#define ADDR_ADJ_DIRf 37
#define ADDR_ADJ_VALf 38
#define ADDR_CLASS_2f 39
#define ADDR_PAD_DRIVEf 40
#define ADDR_PAD_SLEWf 41
#define ADDR_SAMP_ERRf 42
#define ADDR_SM_STATEf 43
#define ADD_DELETE_Nf 44
#define ADD_INNER_TAGf 45
#define ADD_VIDf 46
#define ADFPCNTR_DEDf 47
#define ADFPCNTR_SECf 48
#define ADJf 49
#define ADJ_MAC_INDEXf 50
#define ADL2DST_DEDf 51
#define ADL2DST_SECf 52
#define ADL2SRC_DEDf 53
#define ADL2SRC_SECf 54
#define ADL2_DEDf 55
#define ADL2_SECf 56
#define ADL3DST_DEDf 57
#define ADL3DST_SECf 58
#define ADL3SRC_DEDf 59
#define ADL3SRC_SECf 60
#define ADL3_DEDf 61
#define ADL3_SECf 62
#define ADMIf 63
#define ADOPT_PRI_MAPf 64
#define ADPADf 65
#define ADREQ0FIFOCOUNT_GTE_HITHRf 66
#define ADREQ0FIFO_FULLf 67
#define ADREQ0FIFO_OVERFLOWf 68
#define ADREQ0FIFO_TMf 69
#define ADREQ1FIFOCOUNT_GTE_HITHRf 70
#define ADREQ1FIFO_FULLf 71
#define ADREQ1FIFO_OVERFLOWf 72
#define ADREQ1FIFO_TMf 73
#define ADRSf 74
#define ADR_MODEf 75
#define ADVf 76
#define AD_EXT_CNTRf 77
#define AD_EXT_L2f 78
#define AD_EXT_L3f 79
#define AD_EXT_L4f 80
#define AD_MODEf 81
#define AD_RSVDf 82
#define AD_TBXf 83
#define AFIFO_RSTf 84
#define AGEENf 85
#define AGER_ACKf 86
#define AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf 87
#define AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf 88
#define AGER_ENABLEf 89
#define AGER_EVENTf 90
#define AGER_FILL_THRESH_HITf 91
#define AGER_FILL_THRESH_HIT_DISINTf 92
#define AGER_FILL_THRESH_HIT_HALT_ENf 93
#define AGER_PENDING_FIFO_OVERFLOWf 94
#define AGER_PENDING_FIFO_OVERFLOW_DISINTf 95
#define AGER_PROFILE0_THRESH0f 96
#define AGER_PROFILE0_THRESH1f 97
#define AGER_PROFILE10_THRESH0f 98
#define AGER_PROFILE10_THRESH1f 99
#define AGER_PROFILE11_THRESH0f 100
#define AGER_PROFILE11_THRESH1f 101
#define AGER_PROFILE12_THRESH0f 102
#define AGER_PROFILE12_THRESH1f 103
#define AGER_PROFILE13_THRESH0f 104
#define AGER_PROFILE13_THRESH1f 105
#define AGER_PROFILE14_THRESH0f 106
#define AGER_PROFILE14_THRESH1f 107
#define AGER_PROFILE15_THRESH0f 108
#define AGER_PROFILE15_THRESH1f 109
#define AGER_PROFILE1_THRESH0f 110
#define AGER_PROFILE1_THRESH1f 111
#define AGER_PROFILE2_THRESH0f 112
#define AGER_PROFILE2_THRESH1f 113
#define AGER_PROFILE3_THRESH0f 114
#define AGER_PROFILE3_THRESH1f 115
#define AGER_PROFILE4_THRESH0f 116
#define AGER_PROFILE4_THRESH1f 117
#define AGER_PROFILE5_THRESH0f 118
#define AGER_PROFILE5_THRESH1f 119
#define AGER_PROFILE6_THRESH0f 120
#define AGER_PROFILE6_THRESH1f 121
#define AGER_PROFILE7_THRESH0f 122
#define AGER_PROFILE7_THRESH1f 123
#define AGER_PROFILE8_THRESH0f 124
#define AGER_PROFILE8_THRESH1f 125
#define AGER_PROFILE9_THRESH0f 126
#define AGER_PROFILE9_THRESH1f 127
#define AGER_QMB_FIFO_OVERFLOWf 128
#define AGER_QMB_FIFO_OVERFLOW_DISINTf 129
#define AGER_RD_FIFO_OVERFLOWf 130
#define AGER_RD_FIFO_OVERFLOW_DISINTf 131
#define AGER_REQf 132
#define AGER_SCALING_FACTORf 133
#define AGER_TAIL_BUFFERf 134
#define AGER_TAIL_QUEUEf 135
#define AGER_TICK_TOO_SMALLf 136
#define AGER_TICK_TOO_SMALL_DISINTf 137
#define AGER_TICK_TOO_SMALL_HALT_ENf 138
#define AGER_WR_FIFO_OVERFLOWf 139
#define AGER_WR_FIFO_OVERFLOW_DISINTf 140
#define AGE_CMD_COMPLETEf 141
#define AGE_COUNTf 142
#define AGE_ENf 143
#define AGE_ENAf 144
#define AGE_ENABLEf 145
#define AGE_FLAGS_QUEUE0f 146
#define AGE_FLAGS_QUEUE1f 147
#define AGE_FLAGS_QUEUE10f 148
#define AGE_FLAGS_QUEUE11f 149
#define AGE_FLAGS_QUEUE12f 150
#define AGE_FLAGS_QUEUE13f 151
#define AGE_FLAGS_QUEUE14f 152
#define AGE_FLAGS_QUEUE15f 153
#define AGE_FLAGS_QUEUE16f 154
#define AGE_FLAGS_QUEUE17f 155
#define AGE_FLAGS_QUEUE18f 156
#define AGE_FLAGS_QUEUE19f 157
#define AGE_FLAGS_QUEUE2f 158
#define AGE_FLAGS_QUEUE20f 159
#define AGE_FLAGS_QUEUE21f 160
#define AGE_FLAGS_QUEUE22f 161
#define AGE_FLAGS_QUEUE23f 162
#define AGE_FLAGS_QUEUE24f 163
#define AGE_FLAGS_QUEUE25f 164
#define AGE_FLAGS_QUEUE26f 165
#define AGE_FLAGS_QUEUE27f 166
#define AGE_FLAGS_QUEUE28f 167
#define AGE_FLAGS_QUEUE29f 168
#define AGE_FLAGS_QUEUE3f 169
#define AGE_FLAGS_QUEUE30f 170
#define AGE_FLAGS_QUEUE31f 171
#define AGE_FLAGS_QUEUE4f 172
#define AGE_FLAGS_QUEUE5f 173
#define AGE_FLAGS_QUEUE6f 174
#define AGE_FLAGS_QUEUE7f 175
#define AGE_FLAGS_QUEUE8f 176
#define AGE_FLAGS_QUEUE9f 177
#define AGE_IPFIX_ERRf 178
#define AGE_MAXCNTf 179
#define AGE_PERIODf 180
#define AGE_PROCf 181
#define AGE_PROC_BUSYf 182
#define AGE_QUEUE0f 183
#define AGE_QUEUE1f 184
#define AGE_QUEUE10f 185
#define AGE_QUEUE11f 186
#define AGE_QUEUE12f 187
#define AGE_QUEUE13f 188
#define AGE_QUEUE14f 189
#define AGE_QUEUE15f 190
#define AGE_QUEUE16f 191
#define AGE_QUEUE17f 192
#define AGE_QUEUE18f 193
#define AGE_QUEUE19f 194
#define AGE_QUEUE2f 195
#define AGE_QUEUE20f 196
#define AGE_QUEUE21f 197
#define AGE_QUEUE22f 198
#define AGE_QUEUE23f 199
#define AGE_QUEUE24f 200
#define AGE_QUEUE25f 201
#define AGE_QUEUE26f 202
#define AGE_QUEUE27f 203
#define AGE_QUEUE28f 204
#define AGE_QUEUE29f 205
#define AGE_QUEUE3f 206
#define AGE_QUEUE30f 207
#define AGE_QUEUE31f 208
#define AGE_QUEUE4f 209
#define AGE_QUEUE5f 210
#define AGE_QUEUE6f 211
#define AGE_QUEUE7f 212
#define AGE_QUEUE8f 213
#define AGE_QUEUE9f 214
#define AGE_START_ADDRf 215
#define AGE_TESTf 216
#define AGE_THRESH_QUEUE0f 217
#define AGE_THRESH_QUEUE1f 218
#define AGE_THRESH_QUEUE10f 219
#define AGE_THRESH_QUEUE11f 220
#define AGE_THRESH_QUEUE12f 221
#define AGE_THRESH_QUEUE13f 222
#define AGE_THRESH_QUEUE14f 223
#define AGE_THRESH_QUEUE15f 224
#define AGE_THRESH_QUEUE16f 225
#define AGE_THRESH_QUEUE17f 226
#define AGE_THRESH_QUEUE18f 227
#define AGE_THRESH_QUEUE19f 228
#define AGE_THRESH_QUEUE2f 229
#define AGE_THRESH_QUEUE20f 230
#define AGE_THRESH_QUEUE21f 231
#define AGE_THRESH_QUEUE22f 232
#define AGE_THRESH_QUEUE23f 233
#define AGE_THRESH_QUEUE24f 234
#define AGE_THRESH_QUEUE25f 235
#define AGE_THRESH_QUEUE26f 236
#define AGE_THRESH_QUEUE27f 237
#define AGE_THRESH_QUEUE28f 238
#define AGE_THRESH_QUEUE29f 239
#define AGE_THRESH_QUEUE3f 240
#define AGE_THRESH_QUEUE30f 241
#define AGE_THRESH_QUEUE31f 242
#define AGE_THRESH_QUEUE4f 243
#define AGE_THRESH_QUEUE5f 244
#define AGE_THRESH_QUEUE6f 245
#define AGE_THRESH_QUEUE7f 246
#define AGE_THRESH_QUEUE8f 247
#define AGE_THRESH_QUEUE9f 248
#define AGE_TICK_COUNTf 249
#define AGE_TICK_OVERFLOWf 250
#define AGE_VALf 251
#define AGGRESSIVEf 252
#define AGINGLIMITCOS0f 253
#define AGINGLIMITCOS1f 254
#define AGINGLIMITCOS2f 255
#define AGINGLIMITCOS3f 256
#define AGINGLIMITCOS4f 257
#define AGINGLIMITCOS5f 258
#define AGINGLIMITCOS6f 259
#define AGINGLIMITCOS7f 260
#define AGINGLIMITPRI0f 261
#define AGINGLIMITPRI1f 262
#define AGINGLIMITPRI10f 263
#define AGINGLIMITPRI11f 264
#define AGINGLIMITPRI12f 265
#define AGINGLIMITPRI13f 266
#define AGINGLIMITPRI14f 267
#define AGINGLIMITPRI15f 268
#define AGINGLIMITPRI2f 269
#define AGINGLIMITPRI3f 270
#define AGINGLIMITPRI4f 271
#define AGINGLIMITPRI5f 272
#define AGINGLIMITPRI6f 273
#define AGINGLIMITPRI7f 274
#define AGINGLIMITPRI8f 275
#define AGINGLIMITPRI9f 276
#define AGINGMASKf 277
#define AGINGMBISTDONEf 278
#define AGINGMBISTENf 279
#define AGINGMBISTGOf 280
#define AGINGTICKSELf 281
#define AGING_CTRf 282
#define AGING_CTR_PAR_ERRf 283
#define AGING_CTR_PAR_ERR_ENf 284
#define AGING_EXPf 285
#define AGING_EXP_PAR_ERRf 286
#define AGING_EXP_PAR_ERR_ENf 287
#define AGING_LIMITf 288
#define AINDEXf 289
#define AINDEX_STATUSf 290
#define ALGORITHMf 291
#define ALLOCBUFFCNTf 292
#define ALLOCBUFFSCNTf 293
#define ALLOCBUFFSCNT_A_CORRECTED_ERRORf 294
#define ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf 295
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf 296
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf 297
#define ALLOCBUFFSCNT_B_CORRECTED_ERRORf 298
#define ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf 299
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf 300
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf 301
#define ALLOCBUFFSCNT_ENABLE_ECCf 302
#define ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 303
#define ALLOCBUFFSCNT_MEM_TMf 304
#define ALLOWED_PORT_BITMAPf 305
#define ALLOWED_PORT_BITMAP_HIf 306
#define ALLOWED_PORT_BITMAP_LOf 307
#define ALLOW_GLOBAL_ROUTEf 308
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 309
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 310
#define ALLOW_MOVE_IN_CLASSf 311
#define ALLOW_SRC_MODf 312
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 313
#define ALL_TCAMS_TM_7_0f 314
#define ALTERNATE_EMIRROR_BITMAP_PAR_ERRf 315
#define ALTERNATE_EMIRROR_BITMAP_TMf 316
#define ALTERNATE_EMIRROR_BITMAP_WWf 317
#define ALWAYS_APPLY_CPU_PRI_SELf 318
#define ALWAYS_CRC_REGENf 319
#define ALWAYS_DRIVE_DBUSf 320
#define ALWAYS_SET_HG_HDR_DONOT_LEARNf 321
#define AMOUNT_HIGHf 322
#define AMOUNT_LOWf 323
#define ANACK2f 324
#define ANCPLTf 325
#define AND_ORNf 326
#define ANEMICf 327
#define ANENf 328
#define ANERRf 329
#define ANMSGf 330
#define ANNPf 331
#define ANTOGf 332
#define ANYSTARTf 333
#define ANY_RMEP_TLV_INTERFACE_DOWN_INTRf 334
#define ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf 335
#define ANY_RMEP_TLV_INTERFACE_UP_INTRf 336
#define ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf 337
#define ANY_RMEP_TLV_PORT_DOWN_INTRf 338
#define ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf 339
#define ANY_RMEP_TLV_PORT_UP_INTRf 340
#define ANY_RMEP_TLV_PORT_UP_INT_ENABLEf 341
#define APERIODIC_INTERVALf 342
#define APPLY_EGR_MASK_ON_L2f 343
#define APPLY_EGR_MASK_ON_L3f 344
#define APPLY_EGR_MASK_ON_UC_ONLYf 345
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 346
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 347
#define APRE_BITf 348
#define ARBIT_CNT_CONFIGf 349
#define ARB_FIFO_OVERFLOW_ERR_0f 350
#define ARB_FIFO_OVERFLOW_ERR_0_DINSTf 351
#define ARB_FIFO_OVERFLOW_ERR_1f 352
#define ARB_FIFO_OVERFLOW_ERR_1_DINSTf 353
#define ARB_FIFO_OVERFLOW_ERR_2f 354
#define ARB_FIFO_OVERFLOW_ERR_2_DINSTf 355
#define ARB_FIFO_OVERFLOW_ERR_3f 356
#define ARB_FIFO_OVERFLOW_ERR_3_DINSTf 357
#define ARB_REFRESH_DELAYf 358
#define ARB_STATE_0f 359
#define ARB_STATE_1f 360
#define ARB_STATE_2f 361
#define ARB_STATE_3f 362
#define AREF_COUNTf 363
#define AREF_IDLEf 364
#define AREF_STATE_0f 365
#define AREF_STATE_1f 366
#define AREF_STATE_2f 367
#define AREF_STATE_3f 368
#define AREF_WAIT_TIMEf 369
#define ARESETf 370
#define ARL_BUCKET_OVRf 371
#define ARL_CONFIGf 372
#define ARL_DEFIP_ERRf 373
#define ARL_DMA_CNT0f 374
#define ARL_DMA_DONEf 375
#define ARL_DMA_ENf 376
#define ARL_DMA_XFERf 377
#define ARL_DMA_XFER_DONEf 378
#define ARL_DONE_FAILUREf 379
#define ARL_ERRORf 380
#define ARL_INITf 381
#define ARL_INTERFACE_DONE_FAILUREf 382
#define ARL_IPMC_ERRf 383
#define ARL_L2MC_ERRf 384
#define ARL_L2RAM_1_ERRf 385
#define ARL_L2RAM_2_ERRf 386
#define ARL_L2RAM_3_ERRf 387
#define ARL_L2RAM_4_ERRf 388
#define ARL_L2RAM_5_ERRf 389
#define ARL_L2RAM_6_ERRf 390
#define ARL_L2RAM_7_ERRf 391
#define ARL_L2RAM_8_ERRf 392
#define ARL_L2_PARITY_ERRORf 393
#define ARL_L2_STATIC_ERRf 394
#define ARL_L2_VALID_ERRf 395
#define ARL_L3IF_ERRf 396
#define ARL_L3RAM_1_ERRf 397
#define ARL_L3RAM_2_ERRf 398
#define ARL_L3RAM_3_ERRf 399
#define ARL_L3RAM_4_ERRf 400
#define ARL_L3RAM_5_ERRf 401
#define ARL_L3RAM_6_ERRf 402
#define ARL_L3RAM_7_ERRf 403
#define ARL_L3RAM_8_ERRf 404
#define ARL_L3_PARITY_ERRORf 405
#define ARL_L3_VALID_ERRf 406
#define ARL_LATENCYf 407
#define ARL_LPM_HI_PARITY_ERRORf 408
#define ARL_LPM_LO_PARITY_ERRORf 409
#define ARL_MBUFf 410
#define ARL_MBUF_DROPf 411
#define ARL_MSG_DROPPEDf 412
#define ARL_MSG_RCV_OFFf 413
#define ARL_PHASEf 414
#define ARL_QVLAN_ERRf 415
#define ARL_QVLAN_PARITY_ERRORf 416
#define ARL_RDY_MSG0f 417
#define ARL_RDY_MSG1f 418
#define ARL_RDY_MSG2f 419
#define ARL_RDY_MSG3f 420
#define ARL_REQUESTf 421
#define ARL_SPF_ERRf 422
#define ARL_STG_ERRf 423
#define ARL_TO_FFP_DONE_FAILUREf 424
#define ARP_RARP_TO_FPf 425
#define ARP_REPLY_DROPf 426
#define ARP_REPLY_TO_CPUf 427
#define ARP_REQUEST_DROPf 428
#define ARP_REQUEST_TO_CPUf 429
#define ARP_VALIDATION_ENf 430
#define ARRIVAL_BYTE_CNTf 431
#define ARRIVAL_BYTE_CNT_INVALIDf 432
#define ARRIVAL_UPDATE_ON_DROPf 433
#define ARRIVAL_USAGE_CTRLf 434
#define ASF_CELL_NUMf 435
#define ASF_ENf 436
#define ASF_ENABLEf 437
#define ASF_PKT_SIZEf 438
#define ASF_PORT_SPEEDf 439
#define ASF_QUEUE_SIZEf 440
#define ASMDRf 441
#define ASM_FIFO_ERRf 442
#define ASM_IGMU_ERRf 443
#define ASM_PARITY_ERRf 444
#define ASM_PKTID_ERRf 445
#define ASSOCIATED_DATAf 446
#define ASSUME_MRU_FOR_TAIL_DROPf 447
#define ATE_ERR_THRESHf 448
#define ATE_TEST_ENABLEf 449
#define ATTEN_FREFf 450
#define AUTONEG_COMPLETEf 451
#define AUTOSf 452
#define AUTOZf 453
#define AUTO_CLEAR_ENf 454
#define AUTO_INCRf 455
#define AUTO_PADf 456
#define AUTO_SWITCH_EVENT_CTRLf 457
#define AUTO_SWITCH_EVENT_CTRL_DISINTf 458
#define AUTO_SWITCH_EVENT_DATAf 459
#define AUTO_SWITCH_EVENT_DATA_DISINTf 460
#define AUX_ING_L3_NEXT_HOP_TMf 461
#define AVAIL_RESETf 462
#define AVGIPGf 463
#define AVGQSIZEf 464
#define AVGQSIZE_CELLf 465
#define AVGQSIZE_PACKETf 466
#define BAf 467
#define BAA_ACKf 468
#define BAA_BACKPRESSUREf 469
#define BAA_CHANGE_SOONf 470
#define BAA_CHANGE_SOON_UPDATE_FROM_QPPf 471
#define BAA_EVENT_FIFO_DEPTHf 472
#define BAA_EVENT_FIFO_FULL_HALT_ENf 473
#define BAA_FILL_THRESH_HIT_HALT_ENf 474
#define BAA_FORCE_BACKPRESSURE_FROM_QPPf 475
#define BAA_HUNGRY_FLAGSf 476
#define BAA_LOOP_SIZE_EXP1f 477
#define BAA_LOOP_SIZE_EXP2f 478
#define BAA_NEXT_HUNGRY_MODEf 479
#define BAA_RATE_EXPf 480
#define BAA_RATE_MANTf 481
#define BAA_REQf 482
#define BAA_SATISFIED_FLAGSf 483
#define BAA_WORKINGf 484
#define BACKGROUND_EJECT_ENABLEf 485
#define BACKGROUND_EJECT_RATEf 486
#define BACKGROUND_ESET_REFRESH_RANGEf 487
#define BACKGROUND_SYSPORT_REFRESH_RANGEf 488
#define BACKPRESSUREf 489
#define BACKPRESSURE_ENf 490
#define BADQ_DROP_DEQR_CNTf 491
#define BADQ_DROP_ENQR_CNTf 492
#define BAD_MVR_DROP_COUNTf 493
#define BANKCNTf 494
#define BANKCNT_THRSHf 495
#define BANK_WR_UNAVAILABLEf 496
#define BASEf 497
#define BASE_ADDRESSf 498
#define BASE_CNTRIDf 499
#define BASE_PTRf 500
#define BCAST_BLOCK_MASK_PAR_ERRf 501
#define BCAST_BLOCK_MASK_TMf 502
#define BCAST_ENABLEf 503
#define BCAST_MASK_SELf 504
#define BCAST_METER_INDEXf 505
#define BCM5632_ENf 506
#define BC_IDXf 507
#define BC_INDEXf 508
#define BC_NS_FIFO_OVERFLOWf 509
#define BC_NS_FIFO_OVERFLOW_DISINTf 510
#define BEATSf 511
#define BEAT_COUNTf 512
#define BE_CHECK_ENf 513
#define BIASGEN_DAC_CTRLf 514
#define BIASGEN_DAC_ENf 515
#define BIASGEN_RESETf 516
#define BIASIN_ENf 517
#define BIAS_CTRLf 518
#define BIGMACRSTLf 519
#define BIGMAC_RESETf 520
#define BIG_ICMPV6_PKTf 521
#define BIG_ICMPV6_PKT_SIZEf 522
#define BIG_ICMP_PKTf 523
#define BIG_ICMP_PKT_SIZEf 524
#define BIG_ING_BUF_CELL_OBSf 525
#define BIG_ING_BUF_OVERFLOWf 526
#define BIP_EVEN_ERR_CNTf 527
#define BIP_ODD_ERR_CNTf 528
#define BIP_ON_TS_HDRf 529
#define BISRRDDATAf 530
#define BISR_LOAD_DONEf 531
#define BISR_LOAD_GOf 532
#define BISR_RD_DATAf 533
#define BISR_RD_DATA_HIf 534
#define BISR_RSTNf 535
#define BISTEND_ADDRf 536
#define BISTFAIL_COUNTf 537
#define BIST_DBG_COMPARE_ENf 538
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 539
#define BIST_DBG_DATA_VALIDf 540
#define BIST_DEBUG_COMPARE_ENf 541
#define BIST_DONEf 542
#define BIST_DONE_ALLf 543
#define BIST_ENf 544
#define BIST_EN0f 545
#define BIST_EN1f 546
#define BIST_EN2f 547
#define BIST_EN3f 548
#define BIST_EN4f 549
#define BIST_EN5f 550
#define BIST_EN6f 551
#define BIST_EN7f 552
#define BIST_ENABLEf 553
#define BIST_ERRORf 554
#define BIST_ERR_ANYf 555
#define BIST_ERR_CNTf 556
#define BIST_FAILf 557
#define BIST_GOf 558
#define BIST_MODEf 559
#define BIST_PASSf 560
#define BIST_PASSFAILf 561
#define BIST_SKIP_ERROR_CNTf 562
#define BIST_STATUSf 563
#define BITMAPf 564
#define BITMAP_HIf 565
#define BITMAP_LOf 566
#define BITPOSf 567
#define BITS_TO_CLEARf 568
#define BIT_MASKf 569
#define BIT_MODEf 570
#define BIT_POSf 571
#define BIT_VALf 572
#define BK2BK_ESM_ELIGIBLEf 573
#define BKGND_PROC_ERRf 574
#define BKGND_PROC_SECf 575
#define BKPDISCARD_ACCT_ENf 576
#define BKPDISCARD_ENf 577
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 578
#define BKSCAN_DISABLEf 579
#define BKT_FULL_MIRRORf 580
#define BKT_SIZEf 581
#define BKT_UPDATE_SEL_BMPf 582
#define BKUP_PORT_SELf 583
#define BLf 584
#define BLK_BITMAPf 585
#define BLK_BITMAP_0f 586
#define BLK_BITMAP_1f 587
#define BLK_BITMAP_HIf 588
#define BLK_BITMAP_LOf 589
#define BLOCK01f 590
#define BLOCK23f 591
#define BLOCKCOUNTf 592
#define BLOCKED_PORTS_FP_DISABLEf 593
#define BLOCK_COUNTf 594
#define BLOCK_MASKf 595
#define BLOCK_MASK_0f 596
#define BLOCK_MASK_1f 597
#define BLOCK_MASK_Af 598
#define BLOCK_MASK_A_HIf 599
#define BLOCK_MASK_A_LOf 600
#define BLOCK_MASK_Bf 601
#define BLOCK_MASK_B_HIf 602
#define BLOCK_MASK_B_LOf 603
#define BLOCK_MASK_HIf 604
#define BLOCK_MASK_LOf 605
#define BLOCK_MOP_ALSOf 606
#define BMAPf 607
#define BOND_FEATURE_ENf 608
#define BOND_MAX_QUEUESf 609
#define BOND_THROUGHPUTf 610
#define BOND_TS_HIERARCHYf 611
#define BOUNDARY_MPLS_BITSf 612
#define BPDUf 613
#define BPDU_HIf 614
#define BPDU_INVALID_VLAN_DROPf 615
#define BPDU_LOf 616
#define BPROFILE_MEM_TMf 617
#define BP_NO_BOFFf 618
#define BP_TREX2_DEBUG_ENABLEf 619
#define BRICK0_COLLISION_ERRORf 620
#define BRICK0_COLLISION_ERROR_DISINTf 621
#define BRICK0_EJECT_OVERFLOW_ERRORf 622
#define BRICK0_EJECT_OVERFLOW_ERROR_DISINTf 623
#define BRICK0_EJECT_THRESH_ERRORf 624
#define BRICK0_EJECT_THRESH_ERROR_DISINTf 625
#define BRICK0_PARITY_ERRORf 626
#define BRICK0_PARITY_ERROR_ADDRESSf 627
#define BRICK0_PARITY_ERROR_DISINTf 628
#define BRICK10_COLLISION_ERRORf 629
#define BRICK10_COLLISION_ERROR_DISINTf 630
#define BRICK10_EJECT_OVERFLOW_ERRORf 631
#define BRICK10_EJECT_OVERFLOW_ERROR_DISINTf 632
#define BRICK10_EJECT_THRESH_ERRORf 633
#define BRICK10_EJECT_THRESH_ERROR_DISINTf 634
#define BRICK10_PARITY_ERRORf 635
#define BRICK10_PARITY_ERROR_ADDRESSf 636
#define BRICK10_PARITY_ERROR_DISINTf 637
#define BRICK11_COLLISION_ERRORf 638
#define BRICK11_COLLISION_ERROR_DISINTf 639
#define BRICK11_EJECT_OVERFLOW_ERRORf 640
#define BRICK11_EJECT_OVERFLOW_ERROR_DISINTf 641
#define BRICK11_EJECT_THRESH_ERRORf 642
#define BRICK11_EJECT_THRESH_ERROR_DISINTf 643
#define BRICK11_PARITY_ERRORf 644
#define BRICK11_PARITY_ERROR_ADDRESSf 645
#define BRICK11_PARITY_ERROR_DISINTf 646
#define BRICK12_COLLISION_ERRORf 647
#define BRICK12_COLLISION_ERROR_DISINTf 648
#define BRICK12_EJECT_OVERFLOW_ERRORf 649
#define BRICK12_EJECT_OVERFLOW_ERROR_DISINTf 650
#define BRICK12_EJECT_THRESH_ERRORf 651
#define BRICK12_EJECT_THRESH_ERROR_DISINTf 652
#define BRICK12_PARITY_ERRORf 653
#define BRICK12_PARITY_ERROR_ADDRESSf 654
#define BRICK12_PARITY_ERROR_DISINTf 655
#define BRICK13_COLLISION_ERRORf 656
#define BRICK13_COLLISION_ERROR_DISINTf 657
#define BRICK13_EJECT_OVERFLOW_ERRORf 658
#define BRICK13_EJECT_OVERFLOW_ERROR_DISINTf 659
#define BRICK13_EJECT_THRESH_ERRORf 660
#define BRICK13_EJECT_THRESH_ERROR_DISINTf 661
#define BRICK13_PARITY_ERRORf 662
#define BRICK13_PARITY_ERROR_ADDRESSf 663
#define BRICK13_PARITY_ERROR_DISINTf 664
#define BRICK14_COLLISION_ERRORf 665
#define BRICK14_COLLISION_ERROR_DISINTf 666
#define BRICK14_EJECT_OVERFLOW_ERRORf 667
#define BRICK14_EJECT_OVERFLOW_ERROR_DISINTf 668
#define BRICK14_EJECT_THRESH_ERRORf 669
#define BRICK14_EJECT_THRESH_ERROR_DISINTf 670
#define BRICK14_PARITY_ERRORf 671
#define BRICK14_PARITY_ERROR_ADDRESSf 672
#define BRICK14_PARITY_ERROR_DISINTf 673
#define BRICK15_COLLISION_ERRORf 674
#define BRICK15_COLLISION_ERROR_DISINTf 675
#define BRICK15_EJECT_OVERFLOW_ERRORf 676
#define BRICK15_EJECT_OVERFLOW_ERROR_DISINTf 677
#define BRICK15_EJECT_THRESH_ERRORf 678
#define BRICK15_EJECT_THRESH_ERROR_DISINTf 679
#define BRICK15_PARITY_ERRORf 680
#define BRICK15_PARITY_ERROR_ADDRESSf 681
#define BRICK15_PARITY_ERROR_DISINTf 682
#define BRICK16_COLLISION_ERRORf 683
#define BRICK16_COLLISION_ERROR_DISINTf 684
#define BRICK16_EJECT_OVERFLOW_ERRORf 685
#define BRICK16_EJECT_OVERFLOW_ERROR_DISINTf 686
#define BRICK16_EJECT_THRESH_ERRORf 687
#define BRICK16_EJECT_THRESH_ERROR_DISINTf 688
#define BRICK16_PARITY_ERRORf 689
#define BRICK16_PARITY_ERROR_ADDRESSf 690
#define BRICK16_PARITY_ERROR_DISINTf 691
#define BRICK17_COLLISION_ERRORf 692
#define BRICK17_COLLISION_ERROR_DISINTf 693
#define BRICK17_EJECT_OVERFLOW_ERRORf 694
#define BRICK17_EJECT_OVERFLOW_ERROR_DISINTf 695
#define BRICK17_EJECT_THRESH_ERRORf 696
#define BRICK17_EJECT_THRESH_ERROR_DISINTf 697
#define BRICK17_PARITY_ERRORf 698
#define BRICK17_PARITY_ERROR_ADDRESSf 699
#define BRICK17_PARITY_ERROR_DISINTf 700
#define BRICK18_COLLISION_ERRORf 701
#define BRICK18_COLLISION_ERROR_DISINTf 702
#define BRICK18_EJECT_OVERFLOW_ERRORf 703
#define BRICK18_EJECT_OVERFLOW_ERROR_DISINTf 704
#define BRICK18_EJECT_THRESH_ERRORf 705
#define BRICK18_EJECT_THRESH_ERROR_DISINTf 706
#define BRICK18_PARITY_ERRORf 707
#define BRICK18_PARITY_ERROR_ADDRESSf 708
#define BRICK18_PARITY_ERROR_DISINTf 709
#define BRICK19_COLLISION_ERRORf 710
#define BRICK19_COLLISION_ERROR_DISINTf 711
#define BRICK19_EJECT_OVERFLOW_ERRORf 712
#define BRICK19_EJECT_OVERFLOW_ERROR_DISINTf 713
#define BRICK19_EJECT_THRESH_ERRORf 714
#define BRICK19_EJECT_THRESH_ERROR_DISINTf 715
#define BRICK19_PARITY_ERRORf 716
#define BRICK19_PARITY_ERROR_ADDRESSf 717
#define BRICK19_PARITY_ERROR_DISINTf 718
#define BRICK1_COLLISION_ERRORf 719
#define BRICK1_COLLISION_ERROR_DISINTf 720
#define BRICK1_EJECT_OVERFLOW_ERRORf 721
#define BRICK1_EJECT_OVERFLOW_ERROR_DISINTf 722
#define BRICK1_EJECT_THRESH_ERRORf 723
#define BRICK1_EJECT_THRESH_ERROR_DISINTf 724
#define BRICK1_PARITY_ERRORf 725
#define BRICK1_PARITY_ERROR_ADDRESSf 726
#define BRICK1_PARITY_ERROR_DISINTf 727
#define BRICK20_COLLISION_ERRORf 728
#define BRICK20_COLLISION_ERROR_DISINTf 729
#define BRICK20_EJECT_OVERFLOW_ERRORf 730
#define BRICK20_EJECT_OVERFLOW_ERROR_DISINTf 731
#define BRICK20_EJECT_THRESH_ERRORf 732
#define BRICK20_EJECT_THRESH_ERROR_DISINTf 733
#define BRICK20_PARITY_ERRORf 734
#define BRICK20_PARITY_ERROR_ADDRESSf 735
#define BRICK20_PARITY_ERROR_DISINTf 736
#define BRICK21_COLLISION_ERRORf 737
#define BRICK21_COLLISION_ERROR_DISINTf 738
#define BRICK21_EJECT_OVERFLOW_ERRORf 739
#define BRICK21_EJECT_OVERFLOW_ERROR_DISINTf 740
#define BRICK21_EJECT_THRESH_ERRORf 741
#define BRICK21_EJECT_THRESH_ERROR_DISINTf 742
#define BRICK21_PARITY_ERRORf 743
#define BRICK21_PARITY_ERROR_ADDRESSf 744
#define BRICK21_PARITY_ERROR_DISINTf 745
#define BRICK22_COLLISION_ERRORf 746
#define BRICK22_COLLISION_ERROR_DISINTf 747
#define BRICK22_EJECT_OVERFLOW_ERRORf 748
#define BRICK22_EJECT_OVERFLOW_ERROR_DISINTf 749
#define BRICK22_EJECT_THRESH_ERRORf 750
#define BRICK22_EJECT_THRESH_ERROR_DISINTf 751
#define BRICK22_PARITY_ERRORf 752
#define BRICK22_PARITY_ERROR_ADDRESSf 753
#define BRICK22_PARITY_ERROR_DISINTf 754
#define BRICK23_COLLISION_ERRORf 755
#define BRICK23_COLLISION_ERROR_DISINTf 756
#define BRICK23_EJECT_OVERFLOW_ERRORf 757
#define BRICK23_EJECT_OVERFLOW_ERROR_DISINTf 758
#define BRICK23_EJECT_THRESH_ERRORf 759
#define BRICK23_EJECT_THRESH_ERROR_DISINTf 760
#define BRICK23_PARITY_ERRORf 761
#define BRICK23_PARITY_ERROR_ADDRESSf 762
#define BRICK23_PARITY_ERROR_DISINTf 763
#define BRICK24_COLLISION_ERRORf 764
#define BRICK24_COLLISION_ERROR_DISINTf 765
#define BRICK24_EJECT_OVERFLOW_ERRORf 766
#define BRICK24_EJECT_OVERFLOW_ERROR_DISINTf 767
#define BRICK24_EJECT_THRESH_ERRORf 768
#define BRICK24_EJECT_THRESH_ERROR_DISINTf 769
#define BRICK24_PARITY_ERRORf 770
#define BRICK24_PARITY_ERROR_ADDRESSf 771
#define BRICK24_PARITY_ERROR_DISINTf 772
#define BRICK25_COLLISION_ERRORf 773
#define BRICK25_COLLISION_ERROR_DISINTf 774
#define BRICK25_EJECT_OVERFLOW_ERRORf 775
#define BRICK25_EJECT_OVERFLOW_ERROR_DISINTf 776
#define BRICK25_EJECT_THRESH_ERRORf 777
#define BRICK25_EJECT_THRESH_ERROR_DISINTf 778
#define BRICK25_PARITY_ERRORf 779
#define BRICK25_PARITY_ERROR_ADDRESSf 780
#define BRICK25_PARITY_ERROR_DISINTf 781
#define BRICK26_COLLISION_ERRORf 782
#define BRICK26_COLLISION_ERROR_DISINTf 783
#define BRICK26_EJECT_OVERFLOW_ERRORf 784
#define BRICK26_EJECT_OVERFLOW_ERROR_DISINTf 785
#define BRICK26_EJECT_THRESH_ERRORf 786
#define BRICK26_EJECT_THRESH_ERROR_DISINTf 787
#define BRICK26_PARITY_ERRORf 788
#define BRICK26_PARITY_ERROR_ADDRESSf 789
#define BRICK26_PARITY_ERROR_DISINTf 790
#define BRICK27_COLLISION_ERRORf 791
#define BRICK27_COLLISION_ERROR_DISINTf 792
#define BRICK27_EJECT_OVERFLOW_ERRORf 793
#define BRICK27_EJECT_OVERFLOW_ERROR_DISINTf 794
#define BRICK27_EJECT_THRESH_ERRORf 795
#define BRICK27_EJECT_THRESH_ERROR_DISINTf 796
#define BRICK27_PARITY_ERRORf 797
#define BRICK27_PARITY_ERROR_ADDRESSf 798
#define BRICK27_PARITY_ERROR_DISINTf 799
#define BRICK28_COLLISION_ERRORf 800
#define BRICK28_COLLISION_ERROR_DISINTf 801
#define BRICK28_EJECT_OVERFLOW_ERRORf 802
#define BRICK28_EJECT_OVERFLOW_ERROR_DISINTf 803
#define BRICK28_EJECT_THRESH_ERRORf 804
#define BRICK28_EJECT_THRESH_ERROR_DISINTf 805
#define BRICK28_PARITY_ERRORf 806
#define BRICK28_PARITY_ERROR_ADDRESSf 807
#define BRICK28_PARITY_ERROR_DISINTf 808
#define BRICK29_COLLISION_ERRORf 809
#define BRICK29_COLLISION_ERROR_DISINTf 810
#define BRICK29_EJECT_OVERFLOW_ERRORf 811
#define BRICK29_EJECT_OVERFLOW_ERROR_DISINTf 812
#define BRICK29_EJECT_THRESH_ERRORf 813
#define BRICK29_EJECT_THRESH_ERROR_DISINTf 814
#define BRICK29_PARITY_ERRORf 815
#define BRICK29_PARITY_ERROR_ADDRESSf 816
#define BRICK29_PARITY_ERROR_DISINTf 817
#define BRICK2_COLLISION_ERRORf 818
#define BRICK2_COLLISION_ERROR_DISINTf 819
#define BRICK2_EJECT_OVERFLOW_ERRORf 820
#define BRICK2_EJECT_OVERFLOW_ERROR_DISINTf 821
#define BRICK2_EJECT_THRESH_ERRORf 822
#define BRICK2_EJECT_THRESH_ERROR_DISINTf 823
#define BRICK2_PARITY_ERRORf 824
#define BRICK2_PARITY_ERROR_ADDRESSf 825
#define BRICK2_PARITY_ERROR_DISINTf 826
#define BRICK30_COLLISION_ERRORf 827
#define BRICK30_COLLISION_ERROR_DISINTf 828
#define BRICK30_EJECT_OVERFLOW_ERRORf 829
#define BRICK30_EJECT_OVERFLOW_ERROR_DISINTf 830
#define BRICK30_EJECT_THRESH_ERRORf 831
#define BRICK30_EJECT_THRESH_ERROR_DISINTf 832
#define BRICK30_PARITY_ERRORf 833
#define BRICK30_PARITY_ERROR_ADDRESSf 834
#define BRICK30_PARITY_ERROR_DISINTf 835
#define BRICK31_COLLISION_ERRORf 836
#define BRICK31_COLLISION_ERROR_DISINTf 837
#define BRICK31_EJECT_OVERFLOW_ERRORf 838
#define BRICK31_EJECT_OVERFLOW_ERROR_DISINTf 839
#define BRICK31_EJECT_THRESH_ERRORf 840
#define BRICK31_EJECT_THRESH_ERROR_DISINTf 841
#define BRICK31_PARITY_ERRORf 842
#define BRICK31_PARITY_ERROR_ADDRESSf 843
#define BRICK31_PARITY_ERROR_DISINTf 844
#define BRICK3_COLLISION_ERRORf 845
#define BRICK3_COLLISION_ERROR_DISINTf 846
#define BRICK3_EJECT_OVERFLOW_ERRORf 847
#define BRICK3_EJECT_OVERFLOW_ERROR_DISINTf 848
#define BRICK3_EJECT_THRESH_ERRORf 849
#define BRICK3_EJECT_THRESH_ERROR_DISINTf 850
#define BRICK3_PARITY_ERRORf 851
#define BRICK3_PARITY_ERROR_ADDRESSf 852
#define BRICK3_PARITY_ERROR_DISINTf 853
#define BRICK4_COLLISION_ERRORf 854
#define BRICK4_COLLISION_ERROR_DISINTf 855
#define BRICK4_EJECT_OVERFLOW_ERRORf 856
#define BRICK4_EJECT_OVERFLOW_ERROR_DISINTf 857
#define BRICK4_EJECT_THRESH_ERRORf 858
#define BRICK4_EJECT_THRESH_ERROR_DISINTf 859
#define BRICK4_PARITY_ERRORf 860
#define BRICK4_PARITY_ERROR_ADDRESSf 861
#define BRICK4_PARITY_ERROR_DISINTf 862
#define BRICK5_COLLISION_ERRORf 863
#define BRICK5_COLLISION_ERROR_DISINTf 864
#define BRICK5_EJECT_OVERFLOW_ERRORf 865
#define BRICK5_EJECT_OVERFLOW_ERROR_DISINTf 866
#define BRICK5_EJECT_THRESH_ERRORf 867
#define BRICK5_EJECT_THRESH_ERROR_DISINTf 868
#define BRICK5_PARITY_ERRORf 869
#define BRICK5_PARITY_ERROR_ADDRESSf 870
#define BRICK5_PARITY_ERROR_DISINTf 871
#define BRICK6_COLLISION_ERRORf 872
#define BRICK6_COLLISION_ERROR_DISINTf 873
#define BRICK6_EJECT_OVERFLOW_ERRORf 874
#define BRICK6_EJECT_OVERFLOW_ERROR_DISINTf 875
#define BRICK6_EJECT_THRESH_ERRORf 876
#define BRICK6_EJECT_THRESH_ERROR_DISINTf 877
#define BRICK6_PARITY_ERRORf 878
#define BRICK6_PARITY_ERROR_ADDRESSf 879
#define BRICK6_PARITY_ERROR_DISINTf 880
#define BRICK7_COLLISION_ERRORf 881
#define BRICK7_COLLISION_ERROR_DISINTf 882
#define BRICK7_EJECT_OVERFLOW_ERRORf 883
#define BRICK7_EJECT_OVERFLOW_ERROR_DISINTf 884
#define BRICK7_EJECT_THRESH_ERRORf 885
#define BRICK7_EJECT_THRESH_ERROR_DISINTf 886
#define BRICK7_PARITY_ERRORf 887
#define BRICK7_PARITY_ERROR_ADDRESSf 888
#define BRICK7_PARITY_ERROR_DISINTf 889
#define BRICK8_COLLISION_ERRORf 890
#define BRICK8_COLLISION_ERROR_DISINTf 891
#define BRICK8_EJECT_OVERFLOW_ERRORf 892
#define BRICK8_EJECT_OVERFLOW_ERROR_DISINTf 893
#define BRICK8_EJECT_THRESH_ERRORf 894
#define BRICK8_EJECT_THRESH_ERROR_DISINTf 895
#define BRICK8_PARITY_ERRORf 896
#define BRICK8_PARITY_ERROR_ADDRESSf 897
#define BRICK8_PARITY_ERROR_DISINTf 898
#define BRICK9_COLLISION_ERRORf 899
#define BRICK9_COLLISION_ERROR_DISINTf 900
#define BRICK9_EJECT_OVERFLOW_ERRORf 901
#define BRICK9_EJECT_OVERFLOW_ERROR_DISINTf 902
#define BRICK9_EJECT_THRESH_ERRORf 903
#define BRICK9_EJECT_THRESH_ERROR_DISINTf 904
#define BRICK9_PARITY_ERRORf 905
#define BRICK9_PARITY_ERROR_ADDRESSf 906
#define BRICK9_PARITY_ERROR_DISINTf 907
#define BRICK_0_ENABLE_PARITYf 908
#define BRICK_0_FORCE_PARITY_ERRORf 909
#define BRICK_10_ENABLE_PARITYf 910
#define BRICK_10_FORCE_PARITY_ERRORf 911
#define BRICK_11_ENABLE_PARITYf 912
#define BRICK_11_FORCE_PARITY_ERRORf 913
#define BRICK_12_ENABLE_PARITYf 914
#define BRICK_12_FORCE_PARITY_ERRORf 915
#define BRICK_13_ENABLE_PARITYf 916
#define BRICK_13_FORCE_PARITY_ERRORf 917
#define BRICK_14_ENABLE_PARITYf 918
#define BRICK_14_FORCE_PARITY_ERRORf 919
#define BRICK_15_ENABLE_PARITYf 920
#define BRICK_15_FORCE_PARITY_ERRORf 921
#define BRICK_16_ENABLE_PARITYf 922
#define BRICK_16_FORCE_PARITY_ERRORf 923
#define BRICK_17_ENABLE_PARITYf 924
#define BRICK_17_FORCE_PARITY_ERRORf 925
#define BRICK_18_ENABLE_PARITYf 926
#define BRICK_18_FORCE_PARITY_ERRORf 927
#define BRICK_19_ENABLE_PARITYf 928
#define BRICK_19_FORCE_PARITY_ERRORf 929
#define BRICK_1_ENABLE_PARITYf 930
#define BRICK_1_FORCE_PARITY_ERRORf 931
#define BRICK_20_ENABLE_PARITYf 932
#define BRICK_20_FORCE_PARITY_ERRORf 933
#define BRICK_21_ENABLE_PARITYf 934
#define BRICK_21_FORCE_PARITY_ERRORf 935
#define BRICK_22_ENABLE_PARITYf 936
#define BRICK_22_FORCE_PARITY_ERRORf 937
#define BRICK_23_ENABLE_PARITYf 938
#define BRICK_23_FORCE_PARITY_ERRORf 939
#define BRICK_24_ENABLE_PARITYf 940
#define BRICK_24_FORCE_PARITY_ERRORf 941
#define BRICK_25_ENABLE_PARITYf 942
#define BRICK_25_FORCE_PARITY_ERRORf 943
#define BRICK_26_ENABLE_PARITYf 944
#define BRICK_26_FORCE_PARITY_ERRORf 945
#define BRICK_27_ENABLE_PARITYf 946
#define BRICK_27_FORCE_PARITY_ERRORf 947
#define BRICK_28_ENABLE_PARITYf 948
#define BRICK_28_FORCE_PARITY_ERRORf 949
#define BRICK_29_ENABLE_PARITYf 950
#define BRICK_29_FORCE_PARITY_ERRORf 951
#define BRICK_2_ENABLE_PARITYf 952
#define BRICK_2_FORCE_PARITY_ERRORf 953
#define BRICK_30_ENABLE_PARITYf 954
#define BRICK_30_FORCE_PARITY_ERRORf 955
#define BRICK_31_ENABLE_PARITYf 956
#define BRICK_31_FORCE_PARITY_ERRORf 957
#define BRICK_3_ENABLE_PARITYf 958
#define BRICK_3_FORCE_PARITY_ERRORf 959
#define BRICK_4_ENABLE_PARITYf 960
#define BRICK_4_FORCE_PARITY_ERRORf 961
#define BRICK_5_ENABLE_PARITYf 962
#define BRICK_5_FORCE_PARITY_ERRORf 963
#define BRICK_6_ENABLE_PARITYf 964
#define BRICK_6_FORCE_PARITY_ERRORf 965
#define BRICK_7_ENABLE_PARITYf 966
#define BRICK_7_FORCE_PARITY_ERRORf 967
#define BRICK_8_ENABLE_PARITYf 968
#define BRICK_8_FORCE_PARITY_ERRORf 969
#define BRICK_9_ENABLE_PARITYf 970
#define BRICK_9_FORCE_PARITY_ERRORf 971
#define BRKLINKf 972
#define BROADSYNC_INTERRUPTf 973
#define BSAFE_OP_DONEf 974
#define BSE_CMDMEM_DONEf 975
#define BSIZEf 976
#define BSNVALf 977
#define BSSIDf 978
#define BTf 979
#define BUBBLE_CNTLf 980
#define BUCKETf 981
#define BUCKETAGEf 982
#define BUCKETCOUNTf 983
#define BUCKETSIZEf 984
#define BUCKET_BITMAPf 985
#define BUCKET_COUNTf 986
#define BUCKET_IDXf 987
#define BUCKET_IDX_0f 988
#define BUCKET_IDX_1f 989
#define BUCKET_INDEXf 990
#define BUCKET_MAXf 991
#define BUCKET_MIN_HIGHf 992
#define BUCKET_MIN_LOWf 993
#define BUCKET_TABLE_PTRf 994
#define BUCKET_TYPEf 995
#define BUFFAGE_CORRECTED_ERRORf 996
#define BUFFAGE_CORRECTED_ERROR_DISINTf 997
#define BUFFAGE_ENABLE_ECCf 998
#define BUFFAGE_FORCE_UNCORRECTABLE_ERRORf 999
#define BUFFAGE_MEM_TMf 1000
#define BUFFAGE_UNCORRECTED_ERRORf 1001
#define BUFFAGE_UNCORRECTED_ERROR_DISINTf 1002
#define BUFFERf 1003
#define BUFFERLIST_000_CORRECTED_ERRORf 1004
#define BUFFERLIST_000_CORRECTED_ERROR_DISINTf 1005
#define BUFFERLIST_000_UNCORRECTED_ERRORf 1006
#define BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf 1007
#define BUFFERLIST_001_CORRECTED_ERRORf 1008
#define BUFFERLIST_001_CORRECTED_ERROR_DISINTf 1009
#define BUFFERLIST_001_UNCORRECTED_ERRORf 1010
#define BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf 1011
#define BUFFERLIST_010_CORRECTED_ERRORf 1012
#define BUFFERLIST_010_CORRECTED_ERROR_DISINTf 1013
#define BUFFERLIST_010_UNCORRECTED_ERRORf 1014
#define BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf 1015
#define BUFFERLIST_011_CORRECTED_ERRORf 1016
#define BUFFERLIST_011_CORRECTED_ERROR_DISINTf 1017
#define BUFFERLIST_011_UNCORRECTED_ERRORf 1018
#define BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf 1019
#define BUFFERLIST_100_CORRECTED_ERRORf 1020
#define BUFFERLIST_100_CORRECTED_ERROR_DISINTf 1021
#define BUFFERLIST_100_UNCORRECTED_ERRORf 1022
#define BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf 1023
#define BUFFERLIST_101_CORRECTED_ERRORf 1024
#define BUFFERLIST_101_CORRECTED_ERROR_DISINTf 1025
#define BUFFERLIST_101_UNCORRECTED_ERRORf 1026
#define BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf 1027
#define BUFFERLIST_110_CORRECTED_ERRORf 1028
#define BUFFERLIST_110_CORRECTED_ERROR_DISINTf 1029
#define BUFFERLIST_110_UNCORRECTED_ERRORf 1030
#define BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf 1031
#define BUFFERLIST_111_CORRECTED_ERRORf 1032
#define BUFFERLIST_111_CORRECTED_ERROR_DISINTf 1033
#define BUFFERLIST_111_UNCORRECTED_ERRORf 1034
#define BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf 1035
#define BUFFERLIST_ENABLE_ECCf 1036
#define BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf 1037
#define BUFFER_AGEf 1038
#define BUFFER_LIST_MEM_TMf 1039
#define BUFFER_MEM_CORRECTED_ERRORf 1040
#define BUFFER_MEM_ECC_ERROR_ADDRESSf 1041
#define BUFFER_MEM_ENABLE_ECCf 1042
#define BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf 1043
#define BUFFER_MEM_UNCORRECTED_ERRORf 1044
#define BUFFER_OFFSETf 1045
#define BUFFER_SIZEf 1046
#define BUFFS_TEMPLATEf 1047
#define BUFF_LINESf 1048
#define BUFF_RLS_CNTf 1049
#define BUFF_SIZEf 1050
#define BUFF_TEMPLATEf 1051
#define BURST_SIZE_BYTESf 1052
#define BURST_SIZE_ESETf 1053
#define BURST_SIZE_NODEf 1054
#define BURST_STAT_SELf 1055
#define BUSf 1056
#define BUS0_1_SELf 1057
#define BUS2_SELf 1058
#define BUSYf 1059
#define BUS_ENf 1060
#define BVIDf 1061
#define BWf 1062
#define BW_TIMER_VALUEf 1063
#define BYPASSf 1064
#define BYPASSMMUf 1065
#define BYPASS_AUTOLOADf 1066
#define BYPASS_LEVELf 1067
#define BYPASS_RESET_FILTERf 1068
#define BYPASS_SDMODf 1069
#define BYPASS_VALf 1070
#define BYP_BIASGENf 1071
#define BYTELANE0f 1072
#define BYTELANE1f 1073
#define BYTELANE2f 1074
#define BYTELANE3f 1075
#define BYTESf 1076
#define BYTE_AMOUNTf 1077
#define BYTE_COUNTf 1078
#define BYTE_COUNT0f 1079
#define BYTE_COUNT1f 1080
#define BYTE_COUNT2f 1081
#define BYTE_COUNT3f 1082
#define BYTE_COUNT4f 1083
#define BYTE_COUNT5f 1084
#define BYTE_COUNT6f 1085
#define BYTE_COUNT7f 1086
#define BYTE_COUNTERf 1087
#define BYTE_COUNTER_HIf 1088
#define BYTE_COUNTER_LOf 1089
#define BYTE_DROP_COUNTf 1090
#define BYTE_MODEf 1091
#define BYTE_THRESHOLDf 1092
#define BYTE_VALUEf 1093
#define BYT_CNT_WRAPf 1094
#define C45_SELf 1095
#define CABEB_ENf 1096
#define CALENDAR_ACTIVE_IDf 1097
#define CALENDAR_ENABLEf 1098
#define CALENDAR_GT2_PER_TS_ERRORf 1099
#define CALENDAR_GT2_PER_TS_ERROR_DISINTf 1100
#define CALENDAR_GT2_PER_TS_HALT_ENf 1101
#define CALENDAR_PROFILEf 1102
#define CALENDAR_QUEUE0f 1103
#define CALENDAR_QUEUE1f 1104
#define CALENDAR_SOT_BEFORE_TX_ERRORf 1105
#define CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf 1106
#define CALENDAR_SOT_BEFORE_TX_HALT_ENf 1107
#define CALENDAR_TYPE_DECODEf 1108
#define CAL_ACKf 1109
#define CAL_AGER0_OVERRIDEf 1110
#define CAL_AGER1_OVERRIDEf 1111
#define CAL_EPOCH_MID_CYCLEf 1112
#define CAL_EPOCH_MID_CYCLE_DISINTf 1113
#define CAL_EPOCH_MID_CYCLE_HALT_ENf 1114
#define CAL_QPP_BW_ERRORf 1115
#define CAL_QPP_BW_ERROR_DISINTf 1116
#define CAL_QPP_BW_ERROR_HALT_ENf 1117
#define CAL_REQf 1118
#define CAL_SIZEf 1119
#define CAM0_SAMf 1120
#define CAM0_TMf 1121
#define CAM1_SAMf 1122
#define CAM1_TMf 1123
#define CAM2_SAMf 1124
#define CAM2_TMf 1125
#define CAM3_SAMf 1126
#define CAM3_TMf 1127
#define CAM4_SAMf 1128
#define CAM4_TMf 1129
#define CAM5_SAMf 1130
#define CAM5_TMf 1131
#define CAM6_TMf 1132
#define CAM7_TMf 1133
#define CAMBIST_GOf 1134
#define CAMMBIST_DONEf 1135
#define CAM_0_ENABLEf 1136
#define CAM_1_ENABLEf 1137
#define CAM_2_ENABLEf 1138
#define CAM_3_ENABLEf 1139
#define CAM_4_ENABLEf 1140
#define CAM_5_ENABLEf 1141
#define CAM_6_ENABLEf 1142
#define CAM_7_ENABLEf 1143
#define CAM_BIST_DONEf 1144
#define CAM_BIST_ENf 1145
#define CAM_BIST_ENABLE_SLICE_0f 1146
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 1147
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 1148
#define CAM_BIST_ENABLE_SLICE_1f 1149
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 1150
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 1151
#define CAM_BIST_ENABLE_SLICE_2f 1152
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 1153
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 1154
#define CAM_BIST_ENABLE_SLICE_3f 1155
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 1156
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 1157
#define CAM_BIST_GOf 1158
#define CAM_BIST_SKIP_COUNTf 1159
#define CAM_BIST_STATUSf 1160
#define CAM_BIST_STATUS_DATA_SEL_f 1161
#define CAM_CONTROL_SLICE_0f 1162
#define CAM_CONTROL_SLICE_1f 1163
#define CAM_CONTROL_SLICE_2f 1164
#define CAM_CONTROL_SLICE_3f 1165
#define CAM_CTRLf 1166
#define CAM_DEBUG_ENABLE_SLICE_0f 1167
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 1168
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 1169
#define CAM_DEBUG_ENABLE_SLICE_1f 1170
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 1171
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 1172
#define CAM_DEBUG_ENABLE_SLICE_2f 1173
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 1174
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 1175
#define CAM_DEBUG_ENABLE_SLICE_3f 1176
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 1177
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 1178
#define CAM_S10_STATUSf 1179
#define CAM_S12_STATUSf 1180
#define CAM_S14_STATUSf 1181
#define CAM_S15_STATUSf 1182
#define CAM_S2_STATUSf 1183
#define CAM_S3_STATUSf 1184
#define CAM_S5_STATUSf 1185
#define CAM_S6_STATUSf 1186
#define CAM_S8_STATUSf 1187
#define CAM_SIZEf 1188
#define CAPFORCESLOWDOWNf 1189
#define CAPFORCESLOWDOWN_ENf 1190
#define CAPRESTARTf 1191
#define CAPSELECTM_ENf 1192
#define CAPSELECT_3_0f 1193
#define CAPSELECT_4f 1194
#define CAPTURED_DATAf 1195
#define CAPTURE_DEQUEUE_REQUESTf 1196
#define CAPTURE_SELf 1197
#define CAPTURE_TEST_FRAME_HEADERf 1198
#define CAPT_DATAf 1199
#define CAPWAP_BSSID_ENf 1200
#define CAPWAP_DROPf 1201
#define CAPWAP_IP_PAD_STRIP_ENf 1202
#define CAPWAP_MTU_SELf 1203
#define CAP_AVERAGEf 1204
#define CAP_RETRY_ENf 1205
#define CBI_REQUESTf 1206
#define CBLDROPf 1207
#define CBLOCKSf 1208
#define CBLOCKS_MOD_CORRECTED_ERRORf 1209
#define CBLOCKS_MOD_CORRECTED_ERROR_DISINTf 1210
#define CBLOCKS_MOD_ECC_ERROR_ADDRESSf 1211
#define CBLOCKS_MOD_ENABLE_ECCf 1212
#define CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf 1213
#define CBLOCKS_MOD_UNCORRECTED_ERRORf 1214
#define CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf 1215
#define CBLOCK_MOD_TMf 1216
#define CBL_TMf 1217
#define CBPCELLHDRPARITYERRORf 1218
#define CBPCELLHDRPARITYERRORINTMASKf 1219
#define CBPD0MBISTDONEf 1220
#define CBPD0MBISTENf 1221
#define CBPD0MBISTGOf 1222
#define CBPD1MBISTDONEf 1223
#define CBPD1MBISTENf 1224
#define CBPD1MBISTGOf 1225
#define CBPD2MBISTDONEf 1226
#define CBPD2MBISTENf 1227
#define CBPD2MBISTGOf 1228
#define CBPD3MBISTDONEf 1229
#define CBPD3MBISTENf 1230
#define CBPD3MBISTGOf 1231
#define CBPDATAf 1232
#define CBPDATA0f 1233
#define CBPDATA1f 1234
#define CBPDATA2f 1235
#define CBPDATA3f 1236
#define CBPERRORPOINTERf 1237
#define CBPFULLSTATUSf 1238
#define CBPHEADERf 1239
#define CBPHMBISTDONEf 1240
#define CBPHMBISTENf 1241
#define CBPHMBISTGOf 1242
#define CBPPKTHDRPARITYERRORf 1243
#define CBPPKTHDRPARITYERRORINTMASKf 1244
#define CBP_FULLf 1245
#define CCMf 1246
#define CCM_2f 1247
#define CCM_3f 1248
#define CCM_4f 1249
#define CCM_5f 1250
#define CCM_6f 1251
#define CCM_7f 1252
#define CCPf 1253
#define CCP0_1B_ERRf 1254
#define CCP1_1B_ERRf 1255
#define CCPPARITYERRORf 1256
#define CCPPARITYERRORINTMASKf 1257
#define CCPPARITYERRORPTRf 1258
#define CCPRANGEf 1259
#define CCP_CORRECTED_ERRORf 1260
#define CCP_CORRECTED_ERROR_DISINTf 1261
#define CCP_DATAf 1262
#define CCP_DONEf 1263
#define CCP_EMPTYf 1264
#define CCP_ENABLE_ECCf 1265
#define CCP_FORCE_UNCORRECTABLE_ERRORf 1266
#define CCP_FULLf 1267
#define CCP_NOT_READYf 1268
#define CCP_OVERFLOWf 1269
#define CCP_PARITYf 1270
#define CCP_PAR_ERRf 1271
#define CCP_PAR_ERR_ENf 1272
#define CCP_UNCORRECTED_ERRORf 1273
#define CCP_UNCORRECTED_ERROR_DISINTf 1274
#define CCR_Mf 1275
#define CCR_Nf 1276
#define CELLCOUNTf 1277
#define CELLCRCf 1278
#define CELLCRCCHECKENf 1279
#define CELLCRCERRCOUNTf 1280
#define CELLCRCERRORf 1281
#define CELLCRCERRORSf 1282
#define CELLCRCERRPOINTERf 1283
#define CELLDISCARDSTATUSf 1284
#define CELLDISCARDSTATUS_HG0f 1285
#define CELLDISCARDSTATUS_HG12f 1286
#define CELLHOLSTATUSf 1287
#define CELLIBPSTATUSf 1288
#define CELLIBPSTATUS_HG0f 1289
#define CELLIBPSTATUS_HG12f 1290
#define CELLMAXLIMITf 1291
#define CELLMAXRESUMELIMITf 1292
#define CELLNOTIPERRORf 1293
#define CELLNOTIPINTMASKf 1294
#define CELLNOTIPSHUTDOWNENf 1295
#define CELLPOINTERf 1296
#define CELLPTRf 1297
#define CELLPTR_MISMATCHf 1298
#define CELLREQUESTCOUNTf 1299
#define CELLRESETLIMITf 1300
#define CELLSETLIMITf 1301
#define CELLSIZEf 1302
#define CELL_CNTf 1303
#define CELL_COUNTf 1304
#define CELL_CRC_SUMf 1305
#define CELL_DATA_CORRECTED_ERRORf 1306
#define CELL_DATA_CORRECTED_ERROR_DISINTf 1307
#define CELL_DATA_ENABLE_ECCf 1308
#define CELL_DATA_ERROR_INTRf 1309
#define CELL_DATA_FORCE_UNCORRECTABLE_ERRORf 1310
#define CELL_DATA_UNCORRECTED_ERRORf 1311
#define CELL_DATA_UNCORRECTED_ERROR_DISINTf 1312
#define CELL_DISC_LIMITf 1313
#define CELL_EOPf 1314
#define CELL_HDRf 1315
#define CELL_HDR_CORRECTED_ERRORf 1316
#define CELL_HDR_CORRECTED_ERROR_DISINTf 1317
#define CELL_HDR_ENABLE_ECCf 1318
#define CELL_HDR_FORCE_UNCORRECTABLE_ERRORf 1319
#define CELL_HDR_UNCORRECTED_ERRORf 1320
#define CELL_HDR_UNCORRECTED_ERROR_DISINTf 1321
#define CELL_LENGTHf 1322
#define CELL_PKT_LENGTHf 1323
#define CELL_PORT_BITMAPf 1324
#define CELL_PTRf 1325
#define CELL_RESET_LIMITf 1326
#define CELL_SET_LIMITf 1327
#define CELL_SOPf 1328
#define CFAPf 1329
#define CFAPCCPMBISTDONEf 1330
#define CFAPCCPMBISTENf 1331
#define CFAPCCPMBISTGOf 1332
#define CFAPFAILERRORf 1333
#define CFAPFAILINTMASKf 1334
#define CFAPFAILSHUTDOWNENf 1335
#define CFAPFULLCLEARPOINTf 1336
#define CFAPFULLRESETPOINTf 1337
#define CFAPFULLSETPOINTf 1338
#define CFAPINITf 1339
#define CFAPPARITYERRORf 1340
#define CFAPPARITYERRORINTMASKf 1341
#define CFAPPARITYERRORPTRf 1342
#define CFAPPOOLSIZEf 1343
#define CFAPREADPOINTERf 1344
#define CFAP_1B_ERRf 1345
#define CFAP_CORRECTED_ERRORf 1346
#define CFAP_CORRECTED_ERROR_DISINTf 1347
#define CFAP_DATAf 1348
#define CFAP_ENABLE_ECCf 1349
#define CFAP_FORCE_UNCORRECTABLE_ERRORf 1350
#define CFAP_FULLf 1351
#define CFAP_MEM_FAILf 1352
#define CFAP_MEM_FAIL_DISINTf 1353
#define CFAP_MEM_FAIL_ENf 1354
#define CFAP_PARITYf 1355
#define CFAP_PAR_ERRf 1356
#define CFAP_PAR_ERR_ENf 1357
#define CFAP_UNCORRECTED_ERRORf 1358
#define CFAP_UNCORRECTED_ERROR_DISINTf 1359
#define CFG_PTABLE_TMf 1360
#define CFG_SPP_IDLE_CTXTCLOSEf 1361
#define CFG_SPP_IDLE_CUPDf 1362
#define CFG_SPP_IDLE_DEQf 1363
#define CFIf 1364
#define CFI0_CNGf 1365
#define CFI1_CNGf 1366
#define CFI_0_MAPPINGf 1367
#define CFI_1_MAPPINGf 1368
#define CFI_AS_CNGf 1369
#define CFI_OR_L3DISABLEf 1370
#define CH0_ABORT_DMAf 1371
#define CH0_CHAIN_DONEf 1372
#define CH0_COS_BMPf 1373
#define CH0_COS_BMP_HIf 1374
#define CH0_DESC_DONEf 1375
#define CH0_DIRECTIONf 1376
#define CH0_DMA_ACTIVEf 1377
#define CH0_DMA_ENf 1378
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 1379
#define CH0_DROP_TX_PRTS_ZEROf 1380
#define CH0_NO_MOD_PBMPf 1381
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 1382
#define CH1_ABORT_DMAf 1383
#define CH1_CHAIN_DONEf 1384
#define CH1_COS_BMPf 1385
#define CH1_COS_BMP_HIf 1386
#define CH1_DESC_DONEf 1387
#define CH1_DIRECTIONf 1388
#define CH1_DMA_ACTIVEf 1389
#define CH1_DMA_ENf 1390
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 1391
#define CH1_DROP_TX_PRTS_ZEROf 1392
#define CH1_NO_MOD_PBMPf 1393
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 1394
#define CH2_ABORT_DMAf 1395
#define CH2_CHAIN_DONEf 1396
#define CH2_COS_BMPf 1397
#define CH2_COS_BMP_HIf 1398
#define CH2_DESC_DONEf 1399
#define CH2_DIRECTIONf 1400
#define CH2_DMA_ACTIVEf 1401
#define CH2_DMA_ENf 1402
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 1403
#define CH2_DROP_TX_PRTS_ZEROf 1404
#define CH2_NO_MOD_PBMPf 1405
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 1406
#define CH3_ABORT_DMAf 1407
#define CH3_CHAIN_DONEf 1408
#define CH3_COS_BMPf 1409
#define CH3_COS_BMP_HIf 1410
#define CH3_DESC_DONEf 1411
#define CH3_DIRECTIONf 1412
#define CH3_DMA_ACTIVEf 1413
#define CH3_DMA_ENf 1414
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 1415
#define CH3_DROP_TX_PRTS_ZEROf 1416
#define CH3_NO_MOD_PBMPf 1417
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 1418
#define CHAINf 1419
#define CHAINTYPEf 1420
#define CHAIN_INDEXf 1421
#define CHAIN_VALIDf 1422
#define CHANGE_CNGf 1423
#define CHANGE_CPU_COSf 1424
#define CHANGE_DSCPf 1425
#define CHANGE_DSCP_TOSf 1426
#define CHANGE_ECNf 1427
#define CHANGE_INT_PRIf 1428
#define CHANGE_INT_PRIORITYf 1429
#define CHANGE_PKT_PRIf 1430
#define CHANGE_PKT_PRIORITYf 1431
#define CHANGE_PRIORITYf 1432
#define CHANGE_VLANf 1433
#define CHANNEL_BASEf 1434
#define CHANNEL_DELAY_DDR333f 1435
#define CHANNEL_DELAY_OTHERSf 1436
#define CHANNEL_ENABLE_TYPE0f 1437
#define CHANNEL_ENABLE_TYPE1f 1438
#define CHANNEL_ENABLE_TYPE2f 1439
#define CHANNEL_ENABLE_TYPE3f 1440
#define CHANNEL_MASK_Af 1441
#define CHANNEL_MASK_A0f 1442
#define CHANNEL_MASK_A1f 1443
#define CHANNEL_MASK_Bf 1444
#define CHANNEL_MASK_B0f 1445
#define CHANNEL_MASK_B1f 1446
#define CHANNEL_NUM_SELf 1447
#define CHANNEL_NUM_VALUEf 1448
#define CHANNEL_OFFSET_0_31f 1449
#define CHANNEL_OFFSET_32_63f 1450
#define CHANNEL_OFFSET_64_95f 1451
#define CHECKSUM_ERRORf 1452
#define CHECK_DAf 1453
#define CHERRORPOINTERf 1454
#define CHILD_ALLOWANCEf 1455
#define CHILD_ALLOWANCE0f 1456
#define CHILD_ALLOWANCE1f 1457
#define CHILD_ALLOWANCE2f 1458
#define CHILD_ALLOWANCE3f 1459
#define CHILD_ALLOWANCE4f 1460
#define CHILD_ALLOWANCE5f 1461
#define CHILD_ALLOWANCE6f 1462
#define CHILD_ALLOWANCE7f 1463
#define CHILD_CREDITOR_STATEf 1464
#define CHILD_PRIf 1465
#define CHILD_PRI0f 1466
#define CHILD_PRI1f 1467
#define CHILD_PRI2f 1468
#define CHILD_PRI3f 1469
#define CHILD_PRI4f 1470
#define CHILD_PRI5f 1471
#define CHILD_PRI6f 1472
#define CHILD_PRI7f 1473
#define CHILD_WEIGHT0f 1474
#define CHILD_WEIGHT1f 1475
#define CHILD_WEIGHT2f 1476
#define CHILD_WEIGHT3f 1477
#define CHILD_WEIGHT4f 1478
#define CHILD_WEIGHT5f 1479
#define CHILD_WEIGHT6f 1480
#define CHILD_WEIGHT7f 1481
#define CHIPIDf 1482
#define CHIP_CONFIG_BITSf 1483
#define CHIP_FUNC_INTR_0f 1484
#define CHIP_FUNC_INTR_1f 1485
#define CHIP_FUNC_INTR_2f 1486
#define CHIP_FUNC_INTR_3f 1487
#define CHIP_FUNC_INTR_4f 1488
#define CHIP_FUNC_INTR_5f 1489
#define CHIP_FUNC_INTR_6f 1490
#define CHIP_FUNC_INTR_7f 1491
#define CHIP_IDf 1492
#define CHNf 1493
#define CHN0_INIT_DONEf 1494
#define CHN1_INIT_DONEf 1495
#define CHN2_INIT_DONEf 1496
#define CHN3_INIT_DONEf 1497
#define CHNRESETf 1498
#define CHN_INITf 1499
#define CHN_INIT_DONEf 1500
#define CHN_RESERVEDf 1501
#define CHN_RESETf 1502
#define CHN_SHAPER_CORRECTED_ERRORf 1503
#define CHN_SHAPER_CORRECTED_ERROR_DISINTf 1504
#define CHN_SHAPER_ENABLE_ECCf 1505
#define CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf 1506
#define CHN_SHAPER_TM_ENABLEf 1507
#define CHN_SHAPER_UNCORRECTED_ERRORf 1508
#define CHN_SHAPER_UNCORRECTED_ERROR_DISINTf 1509
#define CHN_WERR_CORRECTED_ERRORf 1510
#define CHN_WERR_CORRECTED_ERROR_DISINTf 1511
#define CHN_WERR_ENABLE_ECCf 1512
#define CHN_WERR_FORCE_UNCORRECTABLE_ERRORf 1513
#define CHN_WERR_TM_ENABLEf 1514
#define CHN_WERR_UNCORRECTED_ERRORf 1515
#define CHN_WERR_UNCORRECTED_ERROR_DISINTf 1516
#define CH_EN_CNT_Af 1517
#define CH_EN_CNT_Bf 1518
#define CH_MODEf 1519
#define CIFf 1520
#define CIF_LOST2_HITHRf 1521
#define CIF_LOST2_HITHR0f 1522
#define CIF_LOST2_HITHR1f 1523
#define CIN_PIN_G_COLORf 1524
#define CIN_PIN_G_DEC_Cf 1525
#define CIN_PIN_G_DEC_Pf 1526
#define CIN_PIN_R_COLORf 1527
#define CIN_PIN_R_DEC_Cf 1528
#define CIN_PIN_R_DEC_Pf 1529
#define CIN_PIN_Y_COLORf 1530
#define CIN_PIN_Y_DEC_Cf 1531
#define CIN_PIN_Y_DEC_Pf 1532
#define CIN_POUT_G_COLORf 1533
#define CIN_POUT_G_DEC_Cf 1534
#define CIN_POUT_G_DEC_Pf 1535
#define CIN_POUT_R_COLORf 1536
#define CIN_POUT_R_DEC_Cf 1537
#define CIN_POUT_R_DEC_Pf 1538
#define CIN_POUT_Y_COLORf 1539
#define CIN_POUT_Y_DEC_Cf 1540
#define CIN_POUT_Y_DEC_Pf 1541
#define CISKEW_SEG_RAM_TMf 1542
#define CI_BP_BURST_SIZEf 1543
#define CI_BUFFER_OVERFLOWf 1544
#define CI_BUFFER_OVERFLOW_DISINTf 1545
#define CI_BUFFER_OVERFLOW_MASKf 1546
#define CI_FIFO_OVERFLOW_STATUSf 1547
#define CI_LOOKUP_0f 1548
#define CI_LOOKUP_1f 1549
#define CI_LOOKUP_10f 1550
#define CI_LOOKUP_11f 1551
#define CI_LOOKUP_12f 1552
#define CI_LOOKUP_13f 1553
#define CI_LOOKUP_14f 1554
#define CI_LOOKUP_15f 1555
#define CI_LOOKUP_16f 1556
#define CI_LOOKUP_17f 1557
#define CI_LOOKUP_18f 1558
#define CI_LOOKUP_19f 1559
#define CI_LOOKUP_2f 1560
#define CI_LOOKUP_20f 1561
#define CI_LOOKUP_21f 1562
#define CI_LOOKUP_22f 1563
#define CI_LOOKUP_23f 1564
#define CI_LOOKUP_24f 1565
#define CI_LOOKUP_25f 1566
#define CI_LOOKUP_26f 1567
#define CI_LOOKUP_27f 1568
#define CI_LOOKUP_28f 1569
#define CI_LOOKUP_29f 1570
#define CI_LOOKUP_3f 1571
#define CI_LOOKUP_30f 1572
#define CI_LOOKUP_31f 1573
#define CI_LOOKUP_32f 1574
#define CI_LOOKUP_33f 1575
#define CI_LOOKUP_34f 1576
#define CI_LOOKUP_35f 1577
#define CI_LOOKUP_36f 1578
#define CI_LOOKUP_37f 1579
#define CI_LOOKUP_38f 1580
#define CI_LOOKUP_39f 1581
#define CI_LOOKUP_4f 1582
#define CI_LOOKUP_40f 1583
#define CI_LOOKUP_5f 1584
#define CI_LOOKUP_6f 1585
#define CI_LOOKUP_7f 1586
#define CI_LOOKUP_8f 1587
#define CI_LOOKUP_9f 1588
#define CI_PHY_CKEf 1589
#define CI_PI_FIFO_OVERFLOWf 1590
#define CI_PI_FIFO_OVERFLOW_DISINTf 1591
#define CI_QS_CONGESTION_HALT_ENf 1592
#define CI_WB_FILL_WATERMARKHf 1593
#define CI_WB_FILL_WATERMARKH_CLRf 1594
#define CKE_INIT_COUNTf 1595
#define CLf 1596
#define CLASS0_LIMITf 1597
#define CLASS1_LIMITf 1598
#define CLASS2_LIMITf 1599
#define CLASS3_LIMITf 1600
#define CLASSA_THD_SEL_6LSBf 1601
#define CLASSB_THD_SEL_6LSBf 1602
#define CLASSIFICATION_TAGf 1603
#define CLASSIFICATION_TAG_HIf 1604
#define CLASSIFICATION_TAG_UPPERf 1605
#define CLASS_Af 1606
#define CLASS_Bf 1607
#define CLASS_BASED_SMf 1608
#define CLASS_BASED_SM_ENABLEf 1609
#define CLASS_BASED_SM_PREVENTED_DROPf 1610
#define CLASS_BASED_SM_PREVENTED_TOCPUf 1611
#define CLASS_IDf 1612
#define CLASS_ID0f 1613
#define CLASS_ID1f 1614
#define CLASS_ID_0f 1615
#define CLASS_ID_1f 1616
#define CLASS_ID_2f 1617
#define CLASS_ID_3f 1618
#define CLASS_TAGf 1619
#define CLAUSE_22_REGADRf 1620
#define CLAUSE_45_DTYPEf 1621
#define CLAUSE_45_REGADRf 1622
#define CLEAR_INCOMING_ECNf 1623
#define CLEAR_LEARN_TRAPf 1624
#define CLEAR_STATUSf 1625
#define CLERRORPOINTERf 1626
#define CLKB_PAD_NDRIVEf 1627
#define CLKB_PAD_NSLEWf 1628
#define CLKB_PAD_PDRIVEf 1629
#define CLKB_PAD_PSLEWf 1630
#define CLKSRCSELf 1631
#define CLKS_BETWEEN_PKTSf 1632
#define CLK_CLASS_2f 1633
#define CLK_DRVf 1634
#define CLK_ENABLEf 1635
#define CLK_GRANf 1636
#define CLK_OUT_ENf 1637
#define CLK_PAD_NDRIVEf 1638
#define CLK_PAD_NSLEWf 1639
#define CLK_PAD_PDRIVEf 1640
#define CLK_PAD_PSLEWf 1641
#define CLOCKSf 1642
#define CLOCKS_PER_EPOCHf 1643
#define CLRCNTf 1644
#define CLRDROPCTRf 1645
#define CLR_CMIC_FIFOf 1646
#define CLR_CNTf 1647
#define CLR_STATUSf 1648
#define CLR_STICKYf 1649
#define CMDf 1650
#define CMDERRf 1651
#define CMDQ_EMPTYf 1652
#define CMDQ_ENTRY0_CELLPTRf 1653
#define CMDQ_ENTRY0_CMDf 1654
#define CMDQ_ENTRY0_DSIBSf 1655
#define CMDQ_ENTRY0_PIDf 1656
#define CMDQ_ENTRY1_CELLPTRf 1657
#define CMDQ_ENTRY1_CMDf 1658
#define CMDQ_ENTRY1_DSIBSf 1659
#define CMDQ_ENTRY1_PIDf 1660
#define CMDQ_FULLf 1661
#define CMDQ_POP_ERRORf 1662
#define CMDQ_PUSH_ERRORf 1663
#define CMDQ_READ_PTRf 1664
#define CMDQ_WRITE_PTRf 1665
#define CMDWORD_SHADOW_BSE_BITSf 1666
#define CMDWORD_SHADOW_CSE_BITSf 1667
#define CMDWORD_SHADOW_HSE_BITSf 1668
#define CMD_DATAf 1669
#define CMD_DINf 1670
#define CMD_DOUTf 1671
#define CMD_IRDYf 1672
#define CMD_ISYNCf 1673
#define CMD_ORDYf 1674
#define CMD_OSYNCf 1675
#define CMD_REQf 1676
#define CMICMINTIMERf 1677
#define CMICSLOTSELf 1678
#define CMICTXCOSMASKf 1679
#define CMIC_BSAFE_CLKGEN_RST_Lf 1680
#define CMIC_BSAFE_RST_Lf 1681
#define CMIC_BUF_ENABLEf 1682
#define CMIC_DDR0_RST_Lf 1683
#define CMIC_DDR1_RST_Lf 1684
#define CMIC_DIAG_MODE_ERRORf 1685
#define CMIC_DIAG_MODE_ERROR_DISINTf 1686
#define CMIC_DIAG_MODE_ERROR_MASKf 1687
#define CMIC_EP_RST_Lf 1688
#define CMIC_ERRORSf 1689
#define CMIC_ESM_RST_Lf 1690
#define CMIC_FP_RST_Lf 1691
#define CMIC_G2P50_RST_Lf 1692
#define CMIC_G2P51_RST_Lf 1693
#define CMIC_G2P52_RST_Lf 1694
#define CMIC_G2P53_RST_Lf 1695
#define CMIC_GP0_RST_Lf 1696
#define CMIC_GP1_RST_Lf 1697
#define CMIC_GP2_RST_Lf 1698
#define CMIC_GP_RST_Lf 1699
#define CMIC_GX12_RST_Lf 1700
#define CMIC_GX2_RST_Lf 1701
#define CMIC_GX4_RST_Lf 1702
#define CMIC_GX8_0_RST_Lf 1703
#define CMIC_GX8_1_RST_Lf 1704
#define CMIC_GX8_2_RST_Lf 1705
#define CMIC_GX8_SERDES_0_RST_Lf 1706
#define CMIC_GX8_SERDES_1_RST_Lf 1707
#define CMIC_GX8_SERDES_2_RST_Lf 1708
#define CMIC_GX9_RST_Lf 1709
#define CMIC_GXP_RST_Lf 1710
#define CMIC_HIG_HDR_UDF20_ENf 1711
#define CMIC_HIG_HDR_UDF21_ENf 1712
#define CMIC_HIG_HDR_UDF22_ENf 1713
#define CMIC_IP_RST_Lf 1714
#define CMIC_LINK_STATUS_CHANGE_STICKYf 1715
#define CMIC_MMU_RST_Lf 1716
#define CMIC_OTPC_RST_Lf 1717
#define CMIC_PVT_RST_Lf 1718
#define CMIC_QGPHY0_RST_Lf 1719
#define CMIC_QGPHY1_RST_Lf 1720
#define CMIC_QSGMII2X0_RST_Lf 1721
#define CMIC_QSGMII2X1_RST_Lf 1722
#define CMIC_REMOVE_HIGIG_HDRf 1723
#define CMIC_SB0_DDR_RST_Lf 1724
#define CMIC_SB1_DDR_RST_Lf 1725
#define CMIC_SP_RST_Lf 1726
#define CMIC_TCAM_RST_Lf 1727
#define CMIC_TDM_CONTROLf 1728
#define CMIC_XG0_PLL_RST_Lf 1729
#define CMIC_XG1_PLL_RST_Lf 1730
#define CMIC_XGP0_RST_Lf 1731
#define CMIC_XGP1_RST_Lf 1732
#define CMIC_XGP2_RST_Lf 1733
#define CMIC_XGP3_RST_Lf 1734
#define CMIC_XGPLL_LOCKf 1735
#define CMIC_XGXS_RST_Lf 1736
#define CMIC_XG_PLL0_RST_Lf 1737
#define CMIC_XG_PLL1_RST_Lf 1738
#define CMIC_XG_PLL_LOCKf 1739
#define CMIC_XG_PLL_RST_Lf 1740
#define CMIC_XP0_RST_Lf 1741
#define CMIC_XP1_RST_Lf 1742
#define CMIC_XP2_RST_Lf 1743
#define CMIC_XP3_RST_Lf 1744
#define CMIC_XP_RST_Lf 1745
#define CMIC_XQP0_RST_Lf 1746
#define CMIC_XQP1_RST_Lf 1747
#define CMIC_XQP2_RST_Lf 1748
#define CMIC_XQP3_RST_Lf 1749
#define CMLf 1750
#define CML_BMAC_MOVEf 1751
#define CML_BMAC_NEWf 1752
#define CML_FLAGS_MOVEf 1753
#define CML_FLAGS_NEWf 1754
#define CMPRf 1755
#define CMP_EM_RDAT_FRf 1756
#define CM_ECC_ENf 1757
#define CM_FIFO_OVERFLOWf 1758
#define CM_FIFO_OVERFLOW_DISINTf 1759
#define CM_FIFO_OVERFLOW_MASKf 1760
#define CM_FIFO_UNDERRUNf 1761
#define CM_FIFO_UNDERRUN_DISINTf 1762
#define CM_FIFO_UNDERRUN_MASKf 1763
#define CM_RESETf 1764
#define CM_STARTCNTf 1765
#define CM_TMf 1766
#define CNf 1767
#define CNGf 1768
#define CNG00TOCFIf 1769
#define CNG01TOCFIf 1770
#define CNG10TOCFIf 1771
#define CNG11TOCFIf 1772
#define CNGCELLSETLIMITf 1773
#define CNGDYNCELLLIMITf 1774
#define CNGPKTSETLIMITf 1775
#define CNGPKTSETLIMIT0f 1776
#define CNGPKTSETLIMIT1f 1777
#define CNGPORTPKTLIMIT0f 1778
#define CNGPORTPKTLIMIT1f 1779
#define CNGTOTALDYNCELLLIMITf 1780
#define CNG_DROP_ENf 1781
#define CNP_ES_COUNT_WRAPf 1782
#define CNP_EXT_SEARCHf 1783
#define CNP_EXT_SEARCH_COUNTf 1784
#define CNTf 1785
#define CNTL_FRM_ENAf 1786
#define CNTMAXSIZEf 1787
#define CNTRIDf 1788
#define CNTWIDTHf 1789
#define CNT_0f 1790
#define CNT_1f 1791
#define CODEf 1792
#define COL_WINf 1793
#define COMBINEf 1794
#define COMMANDf 1795
#define COMMAND_DONEf 1796
#define COMMAND_WORDf 1797
#define COMPARE_VLANf 1798
#define COMPLETEf 1799
#define CONCURRENT_AP_MODEf 1800
#define CONDf 1801
#define CONFIGf 1802
#define CONTEXT_BREAK_PLANE_A_CNTf 1803
#define CONTEXT_BREAK_PLANE_B_CNTf 1804
#define CONTEXT_CLOSE_GT2_PER_TS_ERRORf 1805
#define CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf 1806
#define CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf 1807
#define CONTEXT_CLOSE_NOT_OPEN_ERRORf 1808
#define CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf 1809
#define CONTEXT_CLOSE_NOT_OPEN_HALT_ENf 1810
#define CONTEXT_CLOSE_SAW1_EXP0_ERRORf 1811
#define CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf 1812
#define CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf 1813
#define CONTEXT_CLOSE_SAW2_EXP1_ERRORf 1814
#define CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf 1815
#define CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf 1816
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf 1817
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf 1818
#define CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf 1819
#define CONTEXT_TAGf 1820
#define CONTROL_ERRORf 1821
#define CONTROL_PKT_MIB_COUNTER_MEM0_TMf 1822
#define CONTROL_PKT_MIB_COUNTER_MEM1_TMf 1823
#define COPYCOUNTf 1824
#define COPYCOUNTPOINTERf 1825
#define COPYTO_CPUf 1826
#define COPY_COUNTf 1827
#define COPY_COUNT_0f 1828
#define COPY_COUNT_1f 1829
#define COPY_E2E_TO_CPUf 1830
#define COPY_PSE_TO_CPUf 1831
#define COPY_TO_CPUf 1832
#define CORE_PLL_CMIC_LOCKf 1833
#define COR_1B_ERRf 1834
#define COSf 1835
#define COS0f 1836
#define COS0OR4_HOL_BITMAPf 1837
#define COS0THDMODEf 1838
#define COS0WEIGHTf 1839
#define COS0_23_BMPf 1840
#define COS0_7_BMPf 1841
#define COS0_DROP_STATEf 1842
#define COS0_ENDADDRESSf 1843
#define COS0_HOL_BITMAPf 1844
#define COS0_HOL_BITMAP_HIf 1845
#define COS0_HOL_BITMAP_LOf 1846
#define COS0_IS_SPf 1847
#define COS1f 1848
#define COS10f 1849
#define COS11f 1850
#define COS12f 1851
#define COS13f 1852
#define COS14f 1853
#define COS15f 1854
#define COS15_14_BMPf 1855
#define COS1OR5_HOL_BITMAPf 1856
#define COS1THDMODEf 1857
#define COS1WEIGHTf 1858
#define COS1_DROP_STATEf 1859
#define COS1_ENDADDRESSf 1860
#define COS1_HOL_BITMAPf 1861
#define COS1_HOL_BITMAP_HIf 1862
#define COS1_HOL_BITMAP_LOf 1863
#define COS1_IS_SPf 1864
#define COS2f 1865
#define COS2OR6_HOL_BITMAPf 1866
#define COS2THDMODEf 1867
#define COS2WEIGHTf 1868
#define COS2_DROP_STATEf 1869
#define COS2_ENDADDRESSf 1870
#define COS2_HOL_BITMAPf 1871
#define COS2_HOL_BITMAP_HIf 1872
#define COS2_HOL_BITMAP_LOf 1873
#define COS2_IS_SPf 1874
#define COS3f 1875
#define COS3OR7_HOL_BITMAPf 1876
#define COS3THDMODEf 1877
#define COS3WEIGHTf 1878
#define COS3_DROP_STATEf 1879
#define COS3_ENDADDRESSf 1880
#define COS3_HOL_BITMAPf 1881
#define COS3_HOL_BITMAP_HIf 1882
#define COS3_HOL_BITMAP_LOf 1883
#define COS3_IS_SPf 1884
#define COS4f 1885
#define COS4THDMODEf 1886
#define COS4WEIGHTf 1887
#define COS4_DROP_STATEf 1888
#define COS4_ENDADDRESSf 1889
#define COS4_HOL_BITMAPf 1890
#define COS4_HOL_BITMAP_HIf 1891
#define COS4_HOL_BITMAP_LOf 1892
#define COS4_IS_SPf 1893
#define COS5f 1894
#define COS5THDMODEf 1895
#define COS5WEIGHTf 1896
#define COS5_DROP_STATEf 1897
#define COS5_ENDADDRESSf 1898
#define COS5_HOL_BITMAPf 1899
#define COS5_HOL_BITMAP_HIf 1900
#define COS5_HOL_BITMAP_LOf 1901
#define COS5_IS_SPf 1902
#define COS6f 1903
#define COS6THDMODEf 1904
#define COS6WEIGHTf 1905
#define COS6_DROP_STATEf 1906
#define COS6_ENDADDRESSf 1907
#define COS6_HOL_BITMAPf 1908
#define COS6_HOL_BITMAP_HIf 1909
#define COS6_HOL_BITMAP_LOf 1910
#define COS6_IS_SPf 1911
#define COS7f 1912
#define COS7THDMODEf 1913
#define COS7WEIGHTf 1914
#define COS7_DROP_STATEf 1915
#define COS7_ENDADDRESSf 1916
#define COS7_HOL_BITMAPf 1917
#define COS7_HOL_BITMAP_HIf 1918
#define COS7_HOL_BITMAP_LOf 1919
#define COS7_IS_SPf 1920
#define COS8f 1921
#define COS8_IS_SPf 1922
#define COS9f 1923
#define COS9_IS_SPf 1924
#define COSARBf 1925
#define COSCNT0f 1926
#define COSCNT1f 1927
#define COSCNT2f 1928
#define COSCNT3f 1929
#define COSCNT4f 1930
#define COSCNT5f 1931
#define COSCNT6f 1932
#define COSCNT7f 1933
#define COSLC_COUNTf 1934
#define COSMASKf 1935
#define COSMASKRXENf 1936
#define COSQUEUESTATf 1937
#define COSWEIGHTSf 1938
#define COS_BIT_OFFSETf 1939
#define COS_BYTE_OFFSETf 1940
#define COS_DSTf 1941
#define COS_ENABLEf 1942
#define COS_IS_SPf 1943
#define COS_MAP_0f 1944
#define COS_MAP_1f 1945
#define COS_MAP_10f 1946
#define COS_MAP_11f 1947
#define COS_MAP_12f 1948
#define COS_MAP_13f 1949
#define COS_MAP_14f 1950
#define COS_MAP_15f 1951
#define COS_MAP_16f 1952
#define COS_MAP_17f 1953
#define COS_MAP_18f 1954
#define COS_MAP_19f 1955
#define COS_MAP_2f 1956
#define COS_MAP_20f 1957
#define COS_MAP_21f 1958
#define COS_MAP_22f 1959
#define COS_MAP_23f 1960
#define COS_MAP_24f 1961
#define COS_MAP_25f 1962
#define COS_MAP_26f 1963
#define COS_MAP_27f 1964
#define COS_MAP_28f 1965
#define COS_MAP_29f 1966
#define COS_MAP_3f 1967
#define COS_MAP_30f 1968
#define COS_MAP_31f 1969
#define COS_MAP_32f 1970
#define COS_MAP_33f 1971
#define COS_MAP_34f 1972
#define COS_MAP_35f 1973
#define COS_MAP_36f 1974
#define COS_MAP_37f 1975
#define COS_MAP_38f 1976
#define COS_MAP_39f 1977
#define COS_MAP_4f 1978
#define COS_MAP_40f 1979
#define COS_MAP_41f 1980
#define COS_MAP_42f 1981
#define COS_MAP_43f 1982
#define COS_MAP_44f 1983
#define COS_MAP_45f 1984
#define COS_MAP_46f 1985
#define COS_MAP_47f 1986
#define COS_MAP_48f 1987
#define COS_MAP_49f 1988
#define COS_MAP_5f 1989
#define COS_MAP_50f 1990
#define COS_MAP_51f 1991
#define COS_MAP_52f 1992
#define COS_MAP_53f 1993
#define COS_MAP_54f 1994
#define COS_MAP_55f 1995
#define COS_MAP_56f 1996
#define COS_MAP_57f 1997
#define COS_MAP_58f 1998
#define COS_MAP_59f 1999
#define COS_MAP_6f 2000
#define COS_MAP_60f 2001
#define COS_MAP_61f 2002
#define COS_MAP_62f 2003
#define COS_MAP_63f 2004
#define COS_MAP_7f 2005
#define COS_MAP_8f 2006
#define COS_MAP_9f 2007
#define COS_PRIf 2008
#define COS_PROFILEf 2009
#define COS_RX_ENf 2010
#define COUNTf 2011
#define COUNTAf 2012
#define COUNTBf 2013
#define COUNTERf 2014
#define COUNTER0f 2015
#define COUNTER1f 2016
#define COUNTER2f 2017
#define COUNTER3f 2018
#define COUNTER_ENABLEf 2019
#define COUNTER_IDXf 2020
#define COUNTER_INDEXf 2021
#define COUNTER_MODEf 2022
#define COUNT_GTE_HITHRf 2023
#define COUNT_HI_THRf 2024
#define COUNT_LO_THRf 2025
#define COUNT_MARGINf 2026
#define COUNT_VALUEf 2027
#define COUT_PIN_G_COLORf 2028
#define COUT_PIN_G_DEC_Cf 2029
#define COUT_PIN_G_DEC_Pf 2030
#define COUT_PIN_R_COLORf 2031
#define COUT_PIN_R_DEC_Cf 2032
#define COUT_PIN_R_DEC_Pf 2033
#define COUT_PIN_Y_COLORf 2034
#define COUT_PIN_Y_DEC_Cf 2035
#define COUT_PIN_Y_DEC_Pf 2036
#define COUT_POUT_G_COLORf 2037
#define COUT_POUT_G_DEC_Cf 2038
#define COUT_POUT_G_DEC_Pf 2039
#define COUT_POUT_R_COLORf 2040
#define COUT_POUT_R_DEC_Cf 2041
#define COUT_POUT_R_DEC_Pf 2042
#define COUT_POUT_Y_COLORf 2043
#define COUT_POUT_Y_DEC_Cf 2044
#define COUT_POUT_Y_DEC_Pf 2045
#define CPf 2046
#define CPBUSCHECKOFFf 2047
#define CPBUS_PHASEf 2048
#define CPORT_THRESHOLDf 2049
#define CPUf 2050
#define CPUPKTMETER_FASTCLKf 2051
#define CPUREQ_IDLEf 2052
#define CPUREQ_READYf 2053
#define CPUREQ_READ_RETURN_QUEUEf 2054
#define CPUREQ_STATE_0f 2055
#define CPUREQ_STATE_1f 2056
#define CPUREQ_STATE_2f 2057
#define CPUREQ_STATE_3f 2058
#define CPUREQ_WRITE_DATA_QUEUEf 2059
#define CPUSLOTMINTIMERf 2060
#define CPU_BIST_ENf 2061
#define CPU_CELL_WAIT_COUNTf 2062
#define CPU_COSf 2063
#define CPU_COS_MAP_TCAM_TMf 2064
#define CPU_DEFAULT_PRIORITYf 2065
#define CPU_FPCOPY_PRIORITYf 2066
#define CPU_ICMP_REDIRECT_PRIORITYf 2067
#define CPU_LKUPFAIL_PRIORITYf 2068
#define CPU_MAC_LIMIT_PRIORITYf 2069
#define CPU_MEMBIST_ENf 2070
#define CPU_MH_CONTROL_PRIORITYf 2071
#define CPU_MIRROR_PRIORITYf 2072
#define CPU_MTUFAIL_PRIORITYf 2073
#define CPU_NOTIFIEDf 2074
#define CPU_NOTIFYf 2075
#define CPU_OPCODEf 2076
#define CPU_PORT_BLOCK_MASKf 2077
#define CPU_PROTOCOL_PRIORITYf 2078
#define CPU_PROTO_ARP_PRIORITYf 2079
#define CPU_PROTO_BPDU_PRIORITYf 2080
#define CPU_PROTO_DHCP_PRIORITYf 2081
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 2082
#define CPU_PROTO_IGMP_PRIORITYf 2083
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 2084
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 2085
#define CPU_PROTO_MMRP_PRIORITYf 2086
#define CPU_PROTO_SRP_PRIORITYf 2087
#define CPU_PROTO_TS_PRIORITYf 2088
#define CPU_QUEUE_IDf 2089
#define CPU_SFLOW_PRIORITYf 2090
#define CPU_STATS_PORT_NUMf 2091
#define CPU_TCf 2092
#define CPU_TC_ENABLEf 2093
#define CPU_TS_POLICY_PAR_ERRf 2094
#define CPU_URGENTf 2095
#define CPU_VFPCOPY_PRIORITYf 2096
#define CPU_WR_TO_ACTIVE_TDMCALf 2097
#define CPU_WR_TO_ACTIVE_TDMCAL_DISINTf 2098
#define CP_END_END_FAILUREf 2099
#define CP_START_AND_END_END_FAILUREf 2100
#define CP_START_START_FAILUREf 2101
#define CQ_ACKf 2102
#define CQ_ERRf 2103
#define CQ_REQf 2104
#define CRCf 2105
#define CRCENf 2106
#define CRCERRORINTMASKf 2107
#define CRCGENDISf 2108
#define CRCSKIPRXSOPf 2109
#define CRCSKIPTXSOPf 2110
#define CRC_ENf 2111
#define CRC_ERRORf 2112
#define CRC_ERROR_DISINTf 2113
#define CRC_ERROR_MASKf 2114
#define CRC_ERR_CNT_Af 2115
#define CRC_ERR_CNT_A_DISINTf 2116
#define CRC_ERR_CNT_Bf 2117
#define CRC_ERR_CNT_B_DISINTf 2118
#define CRC_FWDf 2119
#define CRC_MODEf 2120
#define CRC_REGEN_MODEf 2121
#define CREDITf 2122
#define CREDITOR_RATE_EXPf 2123
#define CREDITOR_RATE_MANTf 2124
#define CREDITOR_STATEf 2125
#define CREDITOR_STATE0f 2126
#define CREDITOR_STATE1f 2127
#define CREDITOR_STATE2f 2128
#define CREDITOR_STATE3f 2129
#define CREDITOR_STATE_MAPf 2130
#define CRRU_ARBSELf 2131
#define CSE_CMDMEM_DONEf 2132
#define CSE_SEL_EM_LATENCY7f 2133
#define CS_BOND_MAX_COUNTERf 2134
#define CS_DEQUEUE_HIGH_QUEUE_IDf 2135
#define CS_DEQUEUE_LOW_QUEUE_IDf 2136
#define CS_DEQ_SEGMENTf 2137
#define CS_IF0_FIFO_OVERFLOWf 2138
#define CS_IF0_FIFO_OVERFLOW_DISINTf 2139
#define CS_IF1_FIFO_OVERFLOWf 2140
#define CS_IF1_FIFO_OVERFLOW_DISINTf 2141
#define CS_TREX2_DEBUG_ENABLEf 2142
#define CS_VECTOR_ON_GOOD_PACKET_ONLYf 2143
#define CT0f 2144
#define CT1f 2145
#define CT2f 2146
#define CT3f 2147
#define CTAP_ADJf 2148
#define CTL_STATE_0f 2149
#define CTL_STATE_1f 2150
#define CTL_STATE_2f 2151
#define CTL_STATE_3f 2152
#define CTRL_0f 2153
#define CTRL_1f 2154
#define CTRL_2f 2155
#define CTRL_3f 2156
#define CTRL_4f 2157
#define CTRL_PKTS_TO_CPUf 2158
#define CTRREADCLEARENf 2159
#define CTR_ENABLE_PARITYf 2160
#define CTR_ERRf 2161
#define CTR_FORCE_PARITY_ERRORf 2162
#define CTR_UNCORRECTED_ERRORf 2163
#define CTR_UNCORRECTED_ERROR_DISINTf 2164
#define CTS_IDLEf 2165
#define CTS_READYf 2166
#define CTS_READ_RETURN_QUEUEf 2167
#define CTS_STATE_0f 2168
#define CTS_STATE_1f 2169
#define CTS_STATE_2f 2170
#define CTS_STATE_3f 2171
#define CTS_WRITE_DATA_QUEUEf 2172
#define CTXT_HIT_ALLOWf 2173
#define CTX_ACKf 2174
#define CTX_REQf 2175
#define CT_SLICE0f 2176
#define CT_SLICE1f 2177
#define CT_SLICE2f 2178
#define CT_SLICE3f 2179
#define CT_SLICE4f 2180
#define CT_SLICE5f 2181
#define CT_SLICE6f 2182
#define CT_SLICE7f 2183
#define CUPD40f 2184
#define CUPD_ACKf 2185
#define CUPD_GT2_PER_TS_ERRORf 2186
#define CUPD_GT2_PER_TS_ERROR_DISINTf 2187
#define CUPD_GT2_PER_TS_HALT_ENf 2188
#define CUPD_REQf 2189
#define CUPD_SAW0_ERRORf 2190
#define CUPD_SAW0_ERROR_DISINTf 2191
#define CUPD_SAW0_HALT_ENf 2192
#define CUPD_SAW1_EXP0_ERRORf 2193
#define CUPD_SAW1_EXP0_HALT_ENf 2194
#define CUPD_SAW1_EXP2_ERRORf 2195
#define CUPD_SAW1_EXP2_ERROR_DISINTf 2196
#define CUPD_SAW1_EXP2_HALT_ENf 2197
#define CUPD_SAW2_EXP1_ERRORf 2198
#define CUPD_SAW2_EXP1_ERROR_DISINTf 2199
#define CUPD_SAW2_EXP1_HALT_ENf 2200
#define CUPD_SOT_BEFORE_TX_ERRORf 2201
#define CUPD_SOT_BEFORE_TX_ERROR_DISINTf 2202
#define CUPD_SOT_BEFORE_TX_HALT_ENf 2203
#define CURPCf 2204
#define CURRENT_CHILDf 2205
#define CURRENT_CHILD_ODDf 2206
#define CURRENT_CSf 2207
#define CURRENT_CS_ODDf 2208
#define CURRENT_ERROR_CCM_DEFECTf 2209
#define CURRENT_PRIf 2210
#define CURRENT_PRI_ODDf 2211
#define CURRENT_RMEP_CCM_DEFECTf 2212
#define CURRENT_RMEP_INTERFACE_STATUS_DEFECTf 2213
#define CURRENT_RMEP_LAST_RDIf 2214
#define CURRENT_RMEP_PORT_STATUS_DEFECTf 2215
#define CURRENT_SOME_RDI_DEFECTf 2216
#define CURRENT_SOME_RMEP_CCM_DEFECTf 2217
#define CURRENT_XCON_CCM_DEFECTf 2218
#define CURR_EPOCH_STATEf 2219
#define CURR_FAILOVERf 2220
#define CUR_ENTRY_ADRf 2221
#define CU_BUF0_CORRECTED_ERRORf 2222
#define CU_BUF0_ECC_ERROR_ADDRESSf 2223
#define CU_BUF0_ENABLE_ECCf 2224
#define CU_BUF0_FORCE_UNCORRECTABLE_ERRORf 2225
#define CU_BUF0_UNCORRECTED_ERRORf 2226
#define CU_BUF1_CORRECTED_ERRORf 2227
#define CU_BUF1_ECC_ERROR_ADDRESSf 2228
#define CU_BUF1_ENABLE_ECCf 2229
#define CU_BUF1_FORCE_UNCORRECTABLE_ERRORf 2230
#define CU_BUF1_UNCORRECTED_ERRORf 2231
#define CU_BUF2_CORRECTED_ERRORf 2232
#define CU_BUF2_ECC_ERROR_ADDRESSf 2233
#define CU_BUF2_ENABLE_ECCf 2234
#define CU_BUF2_FORCE_UNCORRECTABLE_ERRORf 2235
#define CU_BUF2_UNCORRECTED_ERRORf 2236
#define CU_BUF3_CORRECTED_ERRORf 2237
#define CU_BUF3_ECC_ERROR_ADDRESSf 2238
#define CU_BUF3_ENABLE_ECCf 2239
#define CU_BUF3_FORCE_UNCORRECTABLE_ERRORf 2240
#define CU_BUF3_UNCORRECTED_ERRORf 2241
#define CVIDf 2242
#define CVLAN_CFI_AS_CNGf 2243
#define CWORDf 2244
#define CW_CHECK_CTRLf 2245
#define CW_INSERT_FLAGf 2246
#define CW_PRESENTf 2247
#define CZf 2248
#define DAf 2249
#define DATf 2250
#define DATAf 2251
#define DATA0f 2252
#define DATA1f 2253
#define DATA10f 2254
#define DATA11f 2255
#define DATA12f 2256
#define DATA13f 2257
#define DATA14f 2258
#define DATA15f 2259
#define DATA16f 2260
#define DATA2f 2261
#define DATA3f 2262
#define DATA4f 2263
#define DATA5f 2264
#define DATA6f 2265
#define DATA7f 2266
#define DATA8f 2267
#define DATA9f 2268
#define DATAOFFSET1f 2269
#define DATAOFFSET2f 2270
#define DATAOFFSET3f 2271
#define DATAOFFSET4f 2272
#define DATAOFFSET5f 2273
#define DATAOFFSET6f 2274
#define DATAOFFSET7f 2275
#define DATAOFFSET8f 2276
#define DATASIZEf 2277
#define DATAWIDTHf 2278
#define DATA_AGRf 2279
#define DATA_BYTES_0_3f 2280
#define DATA_BYTES_12_15f 2281
#define DATA_BYTES_4_7f 2282
#define DATA_BYTES_8_11f 2283
#define DATA_CLASS_2f 2284
#define DATA_FIELDSf 2285
#define DATA_INFOf 2286
#define DATA_KEYf 2287
#define DATA_LENf 2288
#define DATA_MASKf 2289
#define DATA_PAD_DRIVEf 2290
#define DATA_PAD_SLEWf 2291
#define DATA_WIDTHf 2292
#define DA_15_3f 2293
#define DA_47_16f 2294
#define DA_HIf 2295
#define DA_LOf 2296
#define DBAGEEVENT_CORRECTED_ERRORf 2297
#define DBAGEEVENT_CORRECTED_ERROR_DISINTf 2298
#define DBAGEEVENT_ECC_ERROR_ADDRESSf 2299
#define DBAGEEVENT_ENABLE_ECCf 2300
#define DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf 2301
#define DBAGEEVENT_TMAf 2302
#define DBAGEEVENT_TMBf 2303
#define DBAGEEVENT_UNCORRECTED_ERRORf 2304
#define DBAGEEVENT_UNCORRECTED_ERROR_DISINTf 2305
#define DBAGEFLAGS_CORRECTED_ERRORf 2306
#define DBAGEFLAGS_CORRECTED_ERROR_DISINTf 2307
#define DBAGEFLAGS_ECC_ERROR_ADDRESSf 2308
#define DBAGEFLAGS_ENABLE_ECCf 2309
#define DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf 2310
#define DBAGEFLAGS_TMA_MEM0f 2311
#define DBAGEFLAGS_TMA_MEM1f 2312
#define DBAGEFLAGS_TMB_MEM0f 2313
#define DBAGEFLAGS_TMB_MEM1f 2314
#define DBAGEFLAGS_UNCORRECTED_ERRORf 2315
#define DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf 2316
#define DBAGEH0_CORRECTED_ERRORf 2317
#define DBAGEH0_CORRECTED_ERROR_DISINTf 2318
#define DBAGEH0_ECC_ERROR_ADDRESSf 2319
#define DBAGEH0_ENABLE_ECCf 2320
#define DBAGEH0_FORCE_UNCORRECTABLE_ERRORf 2321
#define DBAGEH0_TMA_MEM0_TMf 2322
#define DBAGEH0_TMA_MEM1_TMf 2323
#define DBAGEH0_TMB_MEM0_TMf 2324
#define DBAGEH0_TMB_MEM1_TMf 2325
#define DBAGEH0_UNCORRECTED_ERRORf 2326
#define DBAGEH0_UNCORRECTED_ERROR_DISINTf 2327
#define DBAGEH1_CORRECTED_ERRORf 2328
#define DBAGEH1_CORRECTED_ERROR_DISINTf 2329
#define DBAGEH1_ECC_ERROR_ADDRESSf 2330
#define DBAGEH1_ENABLE_ECCf 2331
#define DBAGEH1_FORCE_UNCORRECTABLE_ERRORf 2332
#define DBAGEH1_TMA_MEM0_TMf 2333
#define DBAGEH1_TMA_MEM1_TMf 2334
#define DBAGEH1_TMB_MEM0_TMf 2335
#define DBAGEH1_TMB_MEM1_TMf 2336
#define DBAGEH1_UNCORRECTED_ERRORf 2337
#define DBAGEH1_UNCORRECTED_ERROR_DISINTf 2338
#define DBAGEL0_CORRECTED_ERRORf 2339
#define DBAGEL0_CORRECTED_ERROR_DISINTf 2340
#define DBAGEL0_ECC_ERROR_ADDRESSf 2341
#define DBAGEL0_ENABLE_ECCf 2342
#define DBAGEL0_FORCE_UNCORRECTABLE_ERRORf 2343
#define DBAGEL0_TMA_MEM0_TMf 2344
#define DBAGEL0_TMA_MEM1_TMf 2345
#define DBAGEL0_TMB_MEM0_TMf 2346
#define DBAGEL0_TMB_MEM1_TMf 2347
#define DBAGEL0_UNCORRECTED_ERRORf 2348
#define DBAGEL0_UNCORRECTED_ERROR_DISINTf 2349
#define DBAGEL1_CORRECTED_ERRORf 2350
#define DBAGEL1_CORRECTED_ERROR_DISINTf 2351
#define DBAGEL1_ECC_ERROR_ADDRESSf 2352
#define DBAGEL1_ENABLE_ECCf 2353
#define DBAGEL1_FORCE_UNCORRECTABLE_ERRORf 2354
#define DBAGEL1_TMA_MEM0_TMf 2355
#define DBAGEL1_TMA_MEM1_TMf 2356
#define DBAGEL1_TMB_MEM0_TMf 2357
#define DBAGEL1_TMB_MEM1_TMf 2358
#define DBAGEL1_UNCORRECTED_ERRORf 2359
#define DBAGEL1_UNCORRECTED_ERROR_DISINTf 2360
#define DBAGETHRESH_CORRECTED_ERRORf 2361
#define DBAGETHRESH_CORRECTED_ERROR_DISINTf 2362
#define DBAGETHRESH_ECC_ERROR_ADDRESSf 2363
#define DBAGETHRESH_ENABLE_ECCf 2364
#define DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf 2365
#define DBAGETHRESH_TMf 2366
#define DBAGETHRESH_UNCORRECTED_ERRORf 2367
#define DBAGETHRESH_UNCORRECTED_ERROR_DISINTf 2368
#define DBBAACRED0_CORRECTED_ERRORf 2369
#define DBBAACRED0_CORRECTED_ERROR_DISINTf 2370
#define DBBAACRED0_ECC_ERROR_ADDRESSf 2371
#define DBBAACRED0_ENABLE_ECCf 2372
#define DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf 2373
#define DBBAACRED0_MEM0_TMf 2374
#define DBBAACRED0_MEM1_TMf 2375
#define DBBAACRED0_UNCORRECTED_ERRORf 2376
#define DBBAACRED0_UNCORRECTED_ERROR_DISINTf 2377
#define DBBAACRED1_CORRECTED_ERRORf 2378
#define DBBAACRED1_CORRECTED_ERROR_DISINTf 2379
#define DBBAACRED1_ECC_ERROR_ADDRESSf 2380
#define DBBAACRED1_ENABLE_ECCf 2381
#define DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf 2382
#define DBBAACRED1_MEM0_TMf 2383
#define DBBAACRED1_MEM1_TMf 2384
#define DBBAACRED1_UNCORRECTED_ERRORf 2385
#define DBBAACRED1_UNCORRECTED_ERROR_DISINTf 2386
#define DBBAACRED2_CORRECTED_ERRORf 2387
#define DBBAACRED2_CORRECTED_ERROR_DISINTf 2388
#define DBBAACRED2_ECC_ERROR_ADDRESSf 2389
#define DBBAACRED2_ENABLE_ECCf 2390
#define DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf 2391
#define DBBAACRED2_MEM0_TMf 2392
#define DBBAACRED2_MEM1_TMf 2393
#define DBBAACRED2_UNCORRECTED_ERRORf 2394
#define DBBAACRED2_UNCORRECTED_ERROR_DISINTf 2395
#define DBBAACRED3_CORRECTED_ERRORf 2396
#define DBBAACRED3_CORRECTED_ERROR_DISINTf 2397
#define DBBAACRED3_ECC_ERROR_ADDRESSf 2398
#define DBBAACRED3_ENABLE_ECCf 2399
#define DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf 2400
#define DBBAACRED3_MEM0_TMf 2401
#define DBBAACRED3_MEM1_TMf 2402
#define DBBAACRED3_UNCORRECTED_ERRORf 2403
#define DBBAACRED3_UNCORRECTED_ERROR_DISINTf 2404
#define DBBAAEVENT_CORRECTED_ERRORf 2405
#define DBBAAEVENT_CORRECTED_ERROR_DISINTf 2406
#define DBBAAEVENT_ECC_ERROR_ADDRESSf 2407
#define DBBAAEVENT_ENABLE_ECCf 2408
#define DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf 2409
#define DBBAAEVENT_TMf 2410
#define DBBAAEVENT_UNCORRECTED_ERRORf 2411
#define DBBAAEVENT_UNCORRECTED_ERROR_DISINTf 2412
#define DBBAALEAKA0_CORRECTED_ERRORf 2413
#define DBBAALEAKA0_CORRECTED_ERROR_DISINTf 2414
#define DBBAALEAKA0_ECC_ERROR_ADDRESSf 2415
#define DBBAALEAKA0_ENABLE_ECCf 2416
#define DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf 2417
#define DBBAALEAKA0_TMf 2418
#define DBBAALEAKA0_UNCORRECTED_ERRORf 2419
#define DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf 2420
#define DBBAALEAKA1_CORRECTED_ERRORf 2421
#define DBBAALEAKA1_CORRECTED_ERROR_DISINTf 2422
#define DBBAALEAKA1_ECC_ERROR_ADDRESSf 2423
#define DBBAALEAKA1_ENABLE_ECCf 2424
#define DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf 2425
#define DBBAALEAKA1_TMf 2426
#define DBBAALEAKA1_UNCORRECTED_ERRORf 2427
#define DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf 2428
#define DBBAALEAKA2_CORRECTED_ERRORf 2429
#define DBBAALEAKA2_CORRECTED_ERROR_DISINTf 2430
#define DBBAALEAKA2_ECC_ERROR_ADDRESSf 2431
#define DBBAALEAKA2_ENABLE_ECCf 2432
#define DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf 2433
#define DBBAALEAKA2_TMf 2434
#define DBBAALEAKA2_UNCORRECTED_ERRORf 2435
#define DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf 2436
#define DBBAALEAKA3_CORRECTED_ERRORf 2437
#define DBBAALEAKA3_CORRECTED_ERROR_DISINTf 2438
#define DBBAALEAKA3_ECC_ERROR_ADDRESSf 2439
#define DBBAALEAKA3_ENABLE_ECCf 2440
#define DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf 2441
#define DBBAALEAKA3_TMf 2442
#define DBBAALEAKA3_UNCORRECTED_ERRORf 2443
#define DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf 2444
#define DBBAALEAKB0_CORRECTED_ERRORf 2445
#define DBBAALEAKB0_CORRECTED_ERROR_DISINTf 2446
#define DBBAALEAKB0_ECC_ERROR_ADDRESSf 2447
#define DBBAALEAKB0_ENABLE_ECCf 2448
#define DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf 2449
#define DBBAALEAKB0_TMf 2450
#define DBBAALEAKB0_UNCORRECTED_ERRORf 2451
#define DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf 2452
#define DBBAALEAKB1_CORRECTED_ERRORf 2453
#define DBBAALEAKB1_CORRECTED_ERROR_DISINTf 2454
#define DBBAALEAKB1_ECC_ERROR_ADDRESSf 2455
#define DBBAALEAKB1_ENABLE_ECCf 2456
#define DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf 2457
#define DBBAALEAKB1_TMf 2458
#define DBBAALEAKB1_UNCORRECTED_ERRORf 2459
#define DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf 2460
#define DBBAALEAKB2_CORRECTED_ERRORf 2461
#define DBBAALEAKB2_CORRECTED_ERROR_DISINTf 2462
#define DBBAALEAKB2_ECC_ERROR_ADDRESSf 2463
#define DBBAALEAKB2_ENABLE_ECCf 2464
#define DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf 2465
#define DBBAALEAKB2_TMf 2466
#define DBBAALEAKB2_UNCORRECTED_ERRORf 2467
#define DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf 2468
#define DBBAALEAKB3_CORRECTED_ERRORf 2469
#define DBBAALEAKB3_CORRECTED_ERROR_DISINTf 2470
#define DBBAALEAKB3_ECC_ERROR_ADDRESSf 2471
#define DBBAALEAKB3_ENABLE_ECCf 2472
#define DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf 2473
#define DBBAALEAKB3_TMf 2474
#define DBBAALEAKB3_UNCORRECTED_ERRORf 2475
#define DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf 2476
#define DBBAASTATEHUNGRY_CORRECTED_ERRORf 2477
#define DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf 2478
#define DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf 2479
#define DBBAASTATEHUNGRY_ENABLE_ECCf 2480
#define DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf 2481
#define DBBAASTATEHUNGRY_TMf 2482
#define DBBAASTATEHUNGRY_UNCORRECTED_ERRORf 2483
#define DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf 2484
#define DBBAASTATESTARVING_CORRECTED_ERRORf 2485
#define DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf 2486
#define DBBAASTATESTARVING_ECC_ERROR_ADDRESSf 2487
#define DBBAASTATESTARVING_ENABLE_ECCf 2488
#define DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf 2489
#define DBBAASTATESTARVING_TMf 2490
#define DBBAASTATESTARVING_UNCORRECTED_ERRORf 2491
#define DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf 2492
#define DBBSE_CORRECTED_ERRORf 2493
#define DBBSE_CORRECTED_ERROR_DISINTf 2494
#define DBBSE_ECC_ERROR_ADDRESSf 2495
#define DBBSE_ENABLE_ECCf 2496
#define DBBSE_FORCE_UNCORRECTABLE_ERRORf 2497
#define DBBSE_TMf 2498
#define DBBSE_UNCORRECTED_ERRORf 2499
#define DBBSE_UNCORRECTED_ERROR_DISINTf 2500
#define DBBSN_CORRECTED_ERRORf 2501
#define DBBSN_CORRECTED_ERROR_DISINTf 2502
#define DBBSN_ECC_ERROR_ADDRESSf 2503
#define DBBSN_ENABLE_ECCf 2504
#define DBBSN_FORCE_UNCORRECTABLE_ERRORf 2505
#define DBBSN_TMf 2506
#define DBBSN_UNCORRECTED_ERRORf 2507
#define DBBSN_UNCORRECTED_ERROR_DISINTf 2508
#define DBCAL0_CORRECTED_ERRORf 2509
#define DBCAL0_CORRECTED_ERROR_DISINTf 2510
#define DBCAL0_ECC_ERROR_ADDRESSf 2511
#define DBCAL0_ENABLE_ECCf 2512
#define DBCAL0_FORCE_UNCORRECTABLE_ERRORf 2513
#define DBCAL0_TMf 2514
#define DBCAL0_UNCORRECTED_ERRORf 2515
#define DBCAL0_UNCORRECTED_ERROR_DISINTf 2516
#define DBCAL1_CORRECTED_ERRORf 2517
#define DBCAL1_CORRECTED_ERROR_DISINTf 2518
#define DBCAL1_ECC_ERROR_ADDRESSf 2519
#define DBCAL1_ENABLE_ECCf 2520
#define DBCAL1_FORCE_UNCORRECTABLE_ERRORf 2521
#define DBCAL1_TMf 2522
#define DBCAL1_UNCORRECTED_ERRORf 2523
#define DBCAL1_UNCORRECTED_ERROR_DISINTf 2524
#define DBE2NT_CORRECTED_ERRORf 2525
#define DBE2NT_CORRECTED_ERROR_DISINTf 2526
#define DBE2NT_ECC_ERROR_ADDRESSf 2527
#define DBE2NT_ENABLE_ECCf 2528
#define DBE2NT_FORCE_UNCORRECTABLE_ERRORf 2529
#define DBE2NT_TMf 2530
#define DBE2NT_UNCORRECTED_ERRORf 2531
#define DBE2NT_UNCORRECTED_ERROR_DISINTf 2532
#define DBG_DATAf 2533
#define DBG_TRIGGERf 2534
#define DBLASTSENT_CORRECTED_ERRORf 2535
#define DBLASTSENT_CORRECTED_ERROR_DISINTf 2536
#define DBLASTSENT_ECC_ERROR_ADDRESSf 2537
#define DBLASTSENT_ENABLE_ECCf 2538
#define DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf 2539
#define DBLASTSENT_TMAf 2540
#define DBLASTSENT_TMBf 2541
#define DBLASTSENT_UNCORRECTED_ERRORf 2542
#define DBLASTSENT_UNCORRECTED_ERROR_DISINTf 2543
#define DBLN2Q_CORRECTED_ERRORf 2544
#define DBLN2Q_CORRECTED_ERROR_DISINTf 2545
#define DBLN2Q_ECC_ERROR_ADDRESSf 2546
#define DBLN2Q_ENABLE_ECCf 2547
#define DBLN2Q_FORCE_UNCORRECTABLE_ERRORf 2548
#define DBLN2Q_TMf 2549
#define DBLN2Q_UNCORRECTED_ERRORf 2550
#define DBLN2Q_UNCORRECTED_ERROR_DISINTf 2551
#define DBPLUT_CORRECTED_ERRORf 2552
#define DBPLUT_CORRECTED_ERROR_DISINTf 2553
#define DBPLUT_ECC_ERROR_ADDRESSf 2554
#define DBPLUT_ENABLE_ECCf 2555
#define DBPLUT_FORCE_UNCORRECTABLE_ERRORf 2556
#define DBPLUT_TMf 2557
#define DBPLUT_UNCORRECTED_ERRORf 2558
#define DBPLUT_UNCORRECTED_ERROR_DISINTf 2559
#define DBPUPFIFO_HI_CORRECTED_ERRORf 2560
#define DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf 2561
#define DBPUPFIFO_HI_ECC_ERROR_ADDRESSf 2562
#define DBPUPFIFO_HI_ENABLE_ECCf 2563
#define DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf 2564
#define DBPUPFIFO_HI_TMf 2565
#define DBPUPFIFO_HI_UNCORRECTED_ERRORf 2566
#define DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf 2567
#define DBPUPFIFO_LO_CORRECTED_ERRORf 2568
#define DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf 2569
#define DBPUPFIFO_LO_ECC_ERROR_ADDRESSf 2570
#define DBPUPFIFO_LO_ENABLE_ECCf 2571
#define DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf 2572
#define DBPUPFIFO_LO_TMf 2573
#define DBPUPFIFO_LO_UNCORRECTED_ERRORf 2574
#define DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf 2575
#define DBQ2SC0_CORRECTED_ERRORf 2576
#define DBQ2SC0_CORRECTED_ERROR_DISINTf 2577
#define DBQ2SC0_ECC_ERROR_ADDRESSf 2578
#define DBQ2SC0_ENABLE_ECCf 2579
#define DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf 2580
#define DBQ2SC0_TMf 2581
#define DBQ2SC0_UNCORRECTED_ERRORf 2582
#define DBQ2SC0_UNCORRECTED_ERROR_DISINTf 2583
#define DBQ2SC1_CORRECTED_ERRORf 2584
#define DBQ2SC1_CORRECTED_ERROR_DISINTf 2585
#define DBQ2SC1_ECC_ERROR_ADDRESSf 2586
#define DBQ2SC1_ENABLE_ECCf 2587
#define DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf 2588
#define DBQ2SC1_TMf 2589
#define DBQ2SC1_UNCORRECTED_ERRORf 2590
#define DBQ2SC1_UNCORRECTED_ERROR_DISINTf 2591
#define DBQ2SC2_CORRECTED_ERRORf 2592
#define DBQ2SC2_CORRECTED_ERROR_DISINTf 2593
#define DBQ2SC2_ECC_ERROR_ADDRESSf 2594
#define DBQ2SC2_ENABLE_ECCf 2595
#define DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf 2596
#define DBQ2SC2_TMf 2597
#define DBQ2SC2_UNCORRECTED_ERRORf 2598
#define DBQ2SC2_UNCORRECTED_ERROR_DISINTf 2599
#define DBQ2SC3_CORRECTED_ERRORf 2600
#define DBQ2SC3_CORRECTED_ERROR_DISINTf 2601
#define DBQ2SC3_ECC_ERROR_ADDRESSf 2602
#define DBQ2SC3_ENABLE_ECCf 2603
#define DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf 2604
#define DBQ2SC3_TMf 2605
#define DBQ2SC3_UNCORRECTED_ERRORf 2606
#define DBQ2SC3_UNCORRECTED_ERROR_DISINTf 2607
#define DBQPARAMS0_CORRECTED_ERRORf 2608
#define DBQPARAMS0_CORRECTED_ERROR_DISINTf 2609
#define DBQPARAMS0_ECC_ERROR_ADDRESSf 2610
#define DBQPARAMS0_ENABLE_ECCf 2611
#define DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf 2612
#define DBQPARAMS0_TMf 2613
#define DBQPARAMS0_UNCORRECTED_ERRORf 2614
#define DBQPARAMS0_UNCORRECTED_ERROR_DISINTf 2615
#define DBQPARAMS1_CORRECTED_ERRORf 2616
#define DBQPARAMS1_CORRECTED_ERROR_DISINTf 2617
#define DBQPARAMS1_ECC_ERROR_ADDRESSf 2618
#define DBQPARAMS1_ENABLE_ECCf 2619
#define DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf 2620
#define DBQPARAMS1_TMf 2621
#define DBQPARAMS1_UNCORRECTED_ERRORf 2622
#define DBQPARAMS1_UNCORRECTED_ERROR_DISINTf 2623
#define DBQSTATE0_CORRECTED_ERRORf 2624
#define DBQSTATE0_CORRECTED_ERROR_DISINTf 2625
#define DBQSTATE0_ECC_ERROR_ADDRESSf 2626
#define DBQSTATE0_ENABLE_ECCf 2627
#define DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf 2628
#define DBQSTATE0_TMf 2629
#define DBQSTATE0_UNCORRECTED_ERRORf 2630
#define DBQSTATE0_UNCORRECTED_ERROR_DISINTf 2631
#define DBQSTATE1_CORRECTED_ERRORf 2632
#define DBQSTATE1_CORRECTED_ERROR_DISINTf 2633
#define DBQSTATE1_ECC_ERROR_ADDRESSf 2634
#define DBQSTATE1_ENABLE_ECCf 2635
#define DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf 2636
#define DBQSTATE1_TMf 2637
#define DBQSTATE1_UNCORRECTED_ERRORf 2638
#define DBQSTATE1_UNCORRECTED_ERROR_DISINTf 2639
#define DBQTHRESH0_CORRECTED_ERRORf 2640
#define DBQTHRESH0_CORRECTED_ERROR_DISINTf 2641
#define DBQTHRESH0_ECC_ERROR_ADDRESSf 2642
#define DBQTHRESH0_ENABLE_ECCf 2643
#define DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf 2644
#define DBQTHRESH0_TMf 2645
#define DBQTHRESH0_UNCORRECTED_ERRORf 2646
#define DBQTHRESH0_UNCORRECTED_ERROR_DISINTf 2647
#define DBQTHRESH1_CORRECTED_ERRORf 2648
#define DBQTHRESH1_CORRECTED_ERROR_DISINTf 2649
#define DBQTHRESH1_ECC_ERROR_ADDRESSf 2650
#define DBQTHRESH1_ENABLE_ECCf 2651
#define DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf 2652
#define DBQTHRESH1_TMf 2653
#define DBQTHRESH1_UNCORRECTED_ERRORf 2654
#define DBQTHRESH1_UNCORRECTED_ERROR_DISINTf 2655
#define DBS2N_CORRECTED_ERRORf 2656
#define DBS2N_CORRECTED_ERROR_DISINTf 2657
#define DBS2N_ECC_ERROR_ADDRESSf 2658
#define DBS2N_ENABLE_ECCf 2659
#define DBS2N_FORCE_UNCORRECTABLE_ERRORf 2660
#define DBS2N_TMf 2661
#define DBS2N_UNCORRECTED_ERRORf 2662
#define DBS2N_UNCORRECTED_ERROR_DISINTf 2663
#define DBS2Q_CORRECTED_ERRORf 2664
#define DBS2Q_CORRECTED_ERROR_DISINTf 2665
#define DBS2Q_ECC_ERROR_ADDRESSf 2666
#define DBS2Q_ENABLE_ECCf 2667
#define DBS2Q_FORCE_UNCORRECTABLE_ERRORf 2668
#define DBS2Q_TMf 2669
#define DBS2Q_UNCORRECTED_ERRORf 2670
#define DBS2Q_UNCORRECTED_ERROR_DISINTf 2671
#define DBSHAPERCRED0_CORRECTED_ERRORf 2672
#define DBSHAPERCRED0_CORRECTED_ERROR_DISINTf 2673
#define DBSHAPERCRED0_ECC_ERROR_ADDRESSf 2674
#define DBSHAPERCRED0_ENABLE_ECCf 2675
#define DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf 2676
#define DBSHAPERCRED0_TMf 2677
#define DBSHAPERCRED0_UNCORRECTED_ERRORf 2678
#define DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf 2679
#define DBSHAPERCRED1_CORRECTED_ERRORf 2680
#define DBSHAPERCRED1_CORRECTED_ERROR_DISINTf 2681
#define DBSHAPERCRED1_ECC_ERROR_ADDRESSf 2682
#define DBSHAPERCRED1_ENABLE_ECCf 2683
#define DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf 2684
#define DBSHAPERCRED1_TMf 2685
#define DBSHAPERCRED1_UNCORRECTED_ERRORf 2686
#define DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf 2687
#define DBSHAPERCRED2_CORRECTED_ERRORf 2688
#define DBSHAPERCRED2_CORRECTED_ERROR_DISINTf 2689
#define DBSHAPERCRED2_ECC_ERROR_ADDRESSf 2690
#define DBSHAPERCRED2_ENABLE_ECCf 2691
#define DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf 2692
#define DBSHAPERCRED2_TMf 2693
#define DBSHAPERCRED2_UNCORRECTED_ERRORf 2694
#define DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf 2695
#define DBSHAPERCRED3_CORRECTED_ERRORf 2696
#define DBSHAPERCRED3_CORRECTED_ERROR_DISINTf 2697
#define DBSHAPERCRED3_ECC_ERROR_ADDRESSf 2698
#define DBSHAPERCRED3_ENABLE_ECCf 2699
#define DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf 2700
#define DBSHAPERCRED3_TMf 2701
#define DBSHAPERCRED3_UNCORRECTED_ERRORf 2702
#define DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf 2703
#define DBSHAPEREVENT_CORRECTED_ERRORf 2704
#define DBSHAPEREVENT_CORRECTED_ERROR_DISINTf 2705
#define DBSHAPEREVENT_ECC_ERROR_ADDRESSf 2706
#define DBSHAPEREVENT_ENABLE_ECCf 2707
#define DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf 2708
#define DBSHAPEREVENT_TMf 2709
#define DBSHAPEREVENT_UNCORRECTED_ERRORf 2710
#define DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf 2711
#define DBSHAPERLEAK0_CORRECTED_ERRORf 2712
#define DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf 2713
#define DBSHAPERLEAK0_ECC_ERROR_ADDRESSf 2714
#define DBSHAPERLEAK0_ENABLE_ECCf 2715
#define DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf 2716
#define DBSHAPERLEAK0_TMf 2717
#define DBSHAPERLEAK0_UNCORRECTED_ERRORf 2718
#define DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf 2719
#define DBSHAPERLEAK1_CORRECTED_ERRORf 2720
#define DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf 2721
#define DBSHAPERLEAK1_ECC_ERROR_ADDRESSf 2722
#define DBSHAPERLEAK1_ENABLE_ECCf 2723
#define DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf 2724
#define DBSHAPERLEAK1_TMf 2725
#define DBSHAPERLEAK1_UNCORRECTED_ERRORf 2726
#define DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf 2727
#define DBSHAPERLEAK2_CORRECTED_ERRORf 2728
#define DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf 2729
#define DBSHAPERLEAK2_ECC_ERROR_ADDRESSf 2730
#define DBSHAPERLEAK2_ENABLE_ECCf 2731
#define DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf 2732
#define DBSHAPERLEAK2_TMf 2733
#define DBSHAPERLEAK2_UNCORRECTED_ERRORf 2734
#define DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf 2735
#define DBSHAPERLEAK3_CORRECTED_ERRORf 2736
#define DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf 2737
#define DBSHAPERLEAK3_ECC_ERROR_ADDRESSf 2738
#define DBSHAPERLEAK3_ENABLE_ECCf 2739
#define DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf 2740
#define DBSHAPERLEAK3_TMf 2741
#define DBSHAPERLEAK3_UNCORRECTED_ERRORf 2742
#define DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf 2743
#define DBSHAPERSTATE_CORRECTED_ERRORf 2744
#define DBSHAPERSTATE_CORRECTED_ERROR_DISINTf 2745
#define DBSHAPERSTATE_ECC_ERROR_ADDRESSf 2746
#define DBSHAPERSTATE_ENABLE_ECCf 2747
#define DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf 2748
#define DBSHAPERSTATE_TMf 2749
#define DBSHAPERSTATE_UNCORRECTED_ERRORf 2750
#define DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf 2751
#define DBSPPH_CORRECTED_ERRORf 2752
#define DBSPPH_CORRECTED_ERROR_DISINTf 2753
#define DBSPPH_ECC_ERROR_ADDRESSf 2754
#define DBSPPH_ENABLE_ECCf 2755
#define DBSPPH_FORCE_UNCORRECTABLE_ERRORf 2756
#define DBSPPH_TM_MEM0f 2757
#define DBSPPH_TM_MEM1f 2758
#define DBSPPH_UNCORRECTED_ERRORf 2759
#define DBSPPL_CORRECTED_ERRORf 2760
#define DBSPPL_CORRECTED_ERROR_DISINTf 2761
#define DBSPPL_ECC_ERROR_ADDRESSf 2762
#define DBSPPL_ENABLE_ECCf 2763
#define DBSPPL_FORCE_UNCORRECTABLE_ERRORf 2764
#define DBSPPL_TM_MEM0f 2765
#define DBSPPL_TM_MEM1f 2766
#define DBSPPL_UNCORRECTED_ERRORf 2767
#define DBSPPL_UNCORRECTED_ERROR_DISINTf 2768
#define DBTSBSB_CORRECTED_ERRORf 2769
#define DBTSBSB_CORRECTED_ERROR_DISINTf 2770
#define DBTSBSB_ECC_ERROR_ADDRESSf 2771
#define DBTSBSB_ENABLE_ECCf 2772
#define DBTSBSB_FORCE_UNCORRECTABLE_ERRORf 2773
#define DBTSBSB_TMf 2774
#define DBTSBSB_UNCORRECTED_ERRORf 2775
#define DBTSBSB_UNCORRECTED_ERROR_DISINTf 2776
#define DBUS0f 2777
#define DBUS1f 2778
#define DCBS_FIFO_OVERFLOWf 2779
#define DCBS_FIFO_UNDERFLOWf 2780
#define DCRC12f 2781
#define DC_BRATE_FIFO_OVERFLOWf 2782
#define DC_BRATE_FIFO_OVERFLOW_DISINTf 2783
#define DC_CMD_FIFO_OVERFLOWf 2784
#define DC_CMD_FIFO_OVERFLOW_DISINTf 2785
#define DC_LEN_FIFO_OVERFLOWf 2786
#define DC_LEN_FIFO_OVERFLOW_DISINTf 2787
#define DC_QLEN_FIFO_OVERFLOWf 2788
#define DC_QLEN_FIFO_OVERFLOW_DISINTf 2789
#define DC_SRATE_FIFO_OVERFLOWf 2790
#define DC_SRATE_FIFO_OVERFLOW_DISINTf 2791
#define DDR0_ECHO_IN_SELf 2792
#define DDR1_ECHO_IN_SELf 2793
#define DDR2_CKE_Nf 2794
#define DDR_ADDRf 2795
#define DDR_BURSTf 2796
#define DDR_ITERf 2797
#define DDR_RESET_Nf 2798
#define DDR_SPEEDf 2799
#define DEBUG_DATAf 2800
#define DEBUG_EGRESS_TABLES_INITf 2801
#define DEBUG_ENf 2802
#define DEBUG_EN0f 2803
#define DEBUG_EN1f 2804
#define DEBUG_EN2f 2805
#define DEBUG_EN3f 2806
#define DEBUG_EN4f 2807
#define DEBUG_EN5f 2808
#define DEBUG_EN6f 2809
#define DEBUG_EN7f 2810
#define DEBUG_ENABLEf 2811
#define DEBUG_ENQR_FIFO_BPf 2812
#define DEBUG_ENQR_FLIST_BPf 2813
#define DEBUG_ENQR_TAG_BPf 2814
#define DEBUG_HOLD_RPTRf 2815
#define DEBUG_ONf 2816
#define DEBUG_REDUCED_INIT_MODEf 2817
#define DEBUG_RESERVEDf 2818
#define DEBUG_RESERVED_BIT0f 2819
#define DEBUG_RESERVED_BIT15TO14f 2820
#define DEBUG_RPTRf 2821
#define DEBUG_RULE_INIT_DONT_USEf 2822
#define DEBUG_SELf 2823
#define DEBUG_SLOW_CORE_MODEf 2824
#define DEBUG_TAP_SELf 2825
#define DEBUG_USE_DEBUG_TAL_SELf 2826
#define DEBUG_USE_DEBUG_TAP_SELf 2827
#define DEBUG_WPTRf 2828
#define DECAP_FCSf 2829
#define DECAP_IPTUNNELf 2830
#define DECAP_USE_EXP_FOR_INNERf 2831
#define DECAP_USE_EXP_FOR_PRIf 2832
#define DECAP_USE_TTLf 2833
#define DEFAULTROUTEf 2834
#define DEFAULTROUTE0f 2835
#define DEFAULTROUTE1f 2836
#define DEFAULT_BMf 2837
#define DEFAULT_COS_PROFILEf 2838
#define DEFAULT_COUNTf 2839
#define DEFAULT_DPf 2840
#define DEFAULT_ECNf 2841
#define DEFAULT_MISSf 2842
#define DEFAULT_PRIf 2843
#define DEFAULT_ROUTEf 2844
#define DEFAULT_VIDf 2845
#define DEFER_QOS_MARKINGSf 2846
#define DEFIP_CAM_BIST_SKIP_COUNTf 2847
#define DEFIP_HITf 2848
#define DEFIP_HIT_CT0f 2849
#define DEFIP_HIT_CT1f 2850
#define DEFIP_HIT_CT2f 2851
#define DEFIP_HIT_SAMf 2852
#define DEFIP_PARITYf 2853
#define DEFIP_RPF_ENABLEf 2854
#define DEFIP_TABLE_HI_MBIST_DONEf 2855
#define DEFIP_TABLE_HI_MBIST_ENf 2856
#define DEFIP_TABLE_HI_MBIST_GOf 2857
#define DEFIP_TABLE_LO_MBIST_DONEf 2858
#define DEFIP_TABLE_LO_MBIST_ENf 2859
#define DEFIP_TABLE_LO_MBIST_GOf 2860
#define DEFIP_TMf 2861
#define DELAY_CALENDARf 2862
#define DELETED_ENQR_DROP_CNTf 2863
#define DELETE_OR_REPL_BMf 2864
#define DEL_CRCf 2865
#define DEMAND_ENABLEf 2866
#define DEMAND_FIFO_OVERFLOWf 2867
#define DEMAND_FIFO_OVERFLOW_DISINTf 2868
#define DEMAND_FIFO_UNDERRUNf 2869
#define DEMAND_FIFO_UNDERRUN_DISINTf 2870
#define DEQ0_CELLCRC_ERRf 2871
#define DEQ0_CELLCRC_ERR_ENf 2872
#define DEQ0_LENGTH_PAR_ERRf 2873
#define DEQ0_LENGTH_PAR_ERR_ENf 2874
#define DEQ0_NOT_IP_ERRf 2875
#define DEQ0_NOT_IP_ERR_ENf 2876
#define DEQ1_CELLCRC_ERRf 2877
#define DEQ1_CELLCRC_ERR_ENf 2878
#define DEQ1_LENGTH_PAR_ERRf 2879
#define DEQ1_LENGTH_PAR_ERR_ENf 2880
#define DEQ1_NOT_IP_ERRf 2881
#define DEQ1_NOT_IP_ERR_ENf 2882
#define DEQCONTEXT_PLANE_A_OVERLOADf 2883
#define DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf 2884
#define DEQCONTEXT_PLANE_B_OVERLOADf 2885
#define DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf 2886
#define DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf 2887
#define DEQCONTEXT_PLANE_SWITCH_ERRORf 2888
#define DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf 2889
#define DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf 2890
#define DEQDONE_STATUSf 2891
#define DEQDONE_STATUS_DISINTf 2892
#define DEQD_ADJ_BYTESf 2893
#define DEQD_ADJ_BYTES_MASKf 2894
#define DEQD_ADJ_BYTES_VALUEf 2895
#define DEQD_MOLE_INGRESSf 2896
#define DEQD_MOLE_QUEUEf 2897
#define DEQD_PIPELINE_ACTIVEf 2898
#define DEQD_STATUSf 2899
#define DEQD_STATUS_DISINTf 2900
#define DEQR_DISABLED_QUEUE_DETECTf 2901
#define DEQR_DISABLED_QUEUE_DETECT_DISINTf 2902
#define DEQR_PIPELINE_ACTIVEf 2903
#define DEQR_SLOT_DELAYf 2904
#define DEQR_STATUSf 2905
#define DEQR_STATUS_DISINTf 2906
#define DEQR_TAG_CREDIT_UNDERRUNf 2907
#define DEQR_TAG_CREDIT_UNDERRUN_DISINTf 2908
#define DEQR_TAG_UNDERRUN_HALT_ENf 2909
#define DEQUEUE_CONTEXT_FULLf 2910
#define DEQUEUE_CONTEXT_FULL_DISINTf 2911
#define DEQUEUE_CONTEXT_FULL_HALT_ENf 2912
#define DEQUEUE_PLANE_MODEf 2913
#define DEQ_A_INVALID_Q_CNTf 2914
#define DEQ_A_INVALID_Q_CNT_DISINTf 2915
#define DEQ_BUFFERPTR1f 2916
#define DEQ_BUFFERPTR1_VALf 2917
#define DEQ_BUFFERPTR2f 2918
#define DEQ_BUFFERPTR2_VALf 2919
#define DEQ_BUFFERPTR3f 2920
#define DEQ_BUFFERPTR3_VALf 2921
#define DEQ_BUFFERPTR4f 2922
#define DEQ_BUFFERPTR4_VALf 2923
#define DEQ_B_INVALID_Q_CNTf 2924
#define DEQ_B_INVALID_Q_CNT_DISINTf 2925
#define DEQ_CONTINUATIONf 2926
#define DEQ_CS_STATS_ENf 2927
#define DEQ_ECC_REPAIR_ENf 2928
#define DEQ_FIRSTf 2929
#define DEQ_HEAD_LLAf 2930
#define DEQ_HEAD_MISMATCHf 2931
#define DEQ_HEAD_MISMATCH_DISINTf 2932
#define DEQ_HEAD_MISMATCH_HALT_ENf 2933
#define DEQ_IDLEf 2934
#define DEQ_INFO_ERRORf 2935
#define DEQ_LASTf 2936
#define DEQ_ONE_EXTRA_LINEf 2937
#define DEQ_PKTHDR0_ERRf 2938
#define DEQ_PKTHDR0_ERR_ENf 2939
#define DEQ_PKTHDR2_ERR_ENf 2940
#define DEQ_PKTHDR2_PAR_ERRf 2941
#define DEQ_PKTHDR_CPU_ERRf 2942
#define DEQ_PKTHDR_CPU_ERR_ENf 2943
#define DEQ_PLANEf 2944
#define DEQ_QUEUEf 2945
#define DEQ_RDEHDR_ERRf 2946
#define DEQ_RDEHDR_ERR_ENf 2947
#define DEQ_REQf 2948
#define DESTf 2949
#define DESTINATIONf 2950
#define DESTINATION0f 2951
#define DESTINATION1f 2952
#define DESTINATION2f 2953
#define DESTINATION3f 2954
#define DESTINATION_1f 2955
#define DESTINATION_MSBf 2956
#define DEST_ADDRf 2957
#define DEST_ADDR_HIf 2958
#define DEST_ADDR_LOf 2959
#define DEST_ADDR_LOWERf 2960
#define DEST_ADDR_UPPERf 2961
#define DEST_BITMAPf 2962
#define DEST_BITMAP_0f 2963
#define DEST_BITMAP_1f 2964
#define DEST_PORT_MAP_TMf 2965
#define DEST_TYPEf 2966
#define DET_2BIT_ERRf 2967
#define DEVICE_IDf 2968
#define DEV_IDf 2969
#define DFIFO_END_ADDRf 2970
#define DFIFO_START_ADDRf 2971
#define DGLPf 2972
#define DGLP_MASKf 2973
#define DHCP_PKT_DROPf 2974
#define DHCP_PKT_TO_CPUf 2975
#define DICf 2976
#define DIFFCLKf 2977
#define DIFFSERVf 2978
#define DIPf 2979
#define DIP_MASKf 2980
#define DIRECTIONf 2981
#define DISABLEf 2982
#define DISABLECRCMSGSf 2983
#define DISABLELOCKLOSSMSGSf 2984
#define DISABLEPARITYMSGSf 2985
#define DISABLE_ALLf 2986
#define DISABLE_CELL_SEQUENCE_PTR_DROPf 2987
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 2988
#define DISABLE_CRC_REGENf 2989
#define DISABLE_DOS_CHECKS_ON_HIGIGf 2990
#define DISABLE_E2E_HOL_CHECKf 2991
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 2992
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 2993
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 2994
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 2995
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 2996
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 2997
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 2998
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 2999
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 3000
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 3001
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 3002
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 3003
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 3004
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 3005
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 3006
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 3007
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 3008
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 3009
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 3010
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 3011
#define DISABLE_HASH_IPV4_Af 3012
#define DISABLE_HASH_IPV4_Bf 3013
#define DISABLE_HASH_IPV6_Af 3014
#define DISABLE_HASH_IPV6_Bf 3015
#define DISABLE_HASH_MIM_Af 3016
#define DISABLE_HASH_MIM_Bf 3017
#define DISABLE_HASH_MPLS_Af 3018
#define DISABLE_HASH_MPLS_Bf 3019
#define DISABLE_MCU_SIZE_PTR_DROPf 3020
#define DISABLE_MIRROR_CHANGEf 3021
#define DISABLE_MIRROR_CHECKSf 3022
#define DISABLE_MIRROR_SRCMODBLKf 3023
#define DISABLE_PPD0_PRESERVE_QOSf 3024
#define DISABLE_PPD2_PRESERVE_QOSf 3025
#define DISABLE_PPD3_PRESERVE_QOSf 3026
#define DISABLE_QM_CONTINUATIONf 3027
#define DISABLE_QM_REORDERf 3028
#define DISABLE_RAND_RANKf 3029
#define DISABLE_REORDERf 3030
#define DISABLE_S3MII_REF_CLKf 3031
#define DISABLE_SA_REPLACEf 3032
#define DISABLE_SCBf 3033
#define DISABLE_STATIC_MOVE_DROPf 3034
#define DISABLE_TTL_CHECKf 3035
#define DISABLE_TTL_DECREMENTf 3036
#define DISABLE_VLAN_CHECKSf 3037
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 3038
#define DISCARDf 3039
#define DISCARDED_FLOWS_MODEf 3040
#define DISCARDLIMITf 3041
#define DISCARDSETLIMITf 3042
#define DISCARD_NULL_XCONFIG_SOTf 3043
#define DISCARD_PKTLIMITf 3044
#define DISCARD_RESUME_THD_CELLf 3045
#define DISCARD_RESUME_THD_PACKETf 3046
#define DISCARD_SET_THD_CELLf 3047
#define DISCARD_SET_THD_PACKETf 3048
#define DISCARD_STATUS_VECTORf 3049
#define DISCARD_THDf 3050
#define DISCARD_TIMERf 3051
#define DISC_STAGEf 3052
#define DIS_RLD_STAT_UPDATEf 3053
#define DIVf 3054
#define DIVIDENDf 3055
#define DIVISORf 3056
#define DIV_BY_2f 3057
#define DLFBC_ENABLEf 3058
#define DLFBC_METER_INDEXf 3059
#define DLF_AS_UNICASTf 3060
#define DLL90_OFFSET0_QKf 3061
#define DLL90_OFFSET1f 3062
#define DLL90_OFFSET2f 3063
#define DLL90_OFFSET3f 3064
#define DLL90_OFFSET_QKf 3065
#define DLL90_OFFSET_QK4f 3066
#define DLL90_OFFSET_QKBf 3067
#define DLL90_OFFSET_QKB4f 3068
#define DLL90_OFFSET_TXf 3069
#define DLL90_OFFSET_TX4f 3070
#define DLLBYP_QK90f 3071
#define DLLBYP_QKB90f 3072
#define DLLBYP_QKBDESKf 3073
#define DLLBYP_QKDESKf 3074
#define DLLBYP_TX90f 3075
#define DLLBYP_TXDESKf 3076
#define DLLRESETf 3077
#define DLL_BIASGEN_LOCKf 3078
#define DLL_BIAS_BYPASSf 3079
#define DLL_BIAS_GEN_LOCKEDf 3080
#define DLL_DELAYf 3081
#define DLL_ENABLEf 3082
#define DLL_LOCKEDf 3083
#define DLL_LOCK_CNTf 3084
#define DLL_LOCK_STATUS_SELf 3085
#define DLL_MON_SELf 3086
#define DLL_PHASEf 3087
#define DLL_TEST_MODEf 3088
#define DLY_CH1f 3089
#define DLY_CH2f 3090
#define DLY_CH3f 3091
#define DMA_FIFO0_CORRECTED_ERRORf 3092
#define DMA_FIFO0_ECC_ERROR_ADDRESSf 3093
#define DMA_FIFO0_ENABLE_ECCf 3094
#define DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf 3095
#define DMA_FIFO0_UNCORRECTED_ERRORf 3096
#define DMA_FIFO1_CORRECTED_ERRORf 3097
#define DMA_FIFO1_ECC_ERROR_ADDRESSf 3098
#define DMA_FIFO1_ENABLE_ECCf 3099
#define DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf 3100
#define DMA_FIFO1_UNCORRECTED_ERRORf 3101
#define DMA_FIFO_BACKPRESSURE_ENf 3102
#define DMA_FIFO_FORCE_BACKPRESSUREf 3103
#define DMA_FIFO_RESETf 3104
#define DMA_FIFO_STALE_TIMERf 3105
#define DMA_FIFO_THRESHOLDf 3106
#define DMA_GARBAGE_COLLECT_ENf 3107
#define DMA_NUM_PADSf 3108
#define DMA_RESETf 3109
#define DMT_MEM_TMf 3110
#define DMUX_ENABLEf 3111
#define DM_CNTf 3112
#define DOE0f 3113
#define DOE1f 3114
#define DOMAINf 3115
#define DOMAIN_NUMBER0f 3116
#define DOMAIN_NUMBER1f 3117
#define DONEf 3118
#define DONOT_CHANGE_INNER_HDR_DSCPf 3119
#define DONTKILL_SBUSCMDf 3120
#define DONT_PRUNE_VLANf 3121
#define DONT_REGEN_CRCf 3122
#define DOSATTACK_TOCPUf 3123
#define DOT1P_MAPPING_PTRf 3124
#define DOT1P_PRI_SELECTf 3125
#define DOUBLE_BIT_ERRf 3126
#define DOUBLE_BIT_ERR0f 3127
#define DOUBLE_BIT_ERR1f 3128
#define DOUBLE_BIT_ERR2f 3129
#define DOUBLE_BIT_ERR3f 3130
#define DOUBLE_WIDE_KEY_SELECTf 3131
#define DOUBLE_WIDE_MODEf 3132
#define DOUBLE_WIDE_MODE_MASKf 3133
#define DOUTf 3134
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 3135
#define DO_NOT_CHANGE_TTLf 3136
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 3137
#define DO_NOT_LEARNf 3138
#define DO_NOT_LEARN_DHCPf 3139
#define DO_NOT_LEARN_ENABLEf 3140
#define DO_NOT_LEARN_MACSAf 3141
#define DO_NOT_MOD_TPID_ENABLEf 3142
#define DO_NOT_URPFf 3143
#define DPf 3144
#define DPEO_ERR_CNTf 3145
#define DPEO_ERR_FALLf 3146
#define DPEO_ERR_RISEf 3147
#define DPEO_FALLf 3148
#define DPEO_RISEf 3149
#define DPEO_SYNC_DLYf 3150
#define DPR0f 3151
#define DPR1f 3152
#define DPRERR0f 3153
#define DPRERR1f 3154
#define DP_MAPPING_0f 3155
#define DP_MAPPING_1f 3156
#define DP_MAPPING_2f 3157
#define DP_MAPPING_3f 3158
#define DP_MASKf 3159
#define DP_VALUEf 3160
#define DP_WCURVE_TRANS_ENf 3161
#define DP_WSTATE_TRANS_ENf 3162
#define DQf 3163
#define DQI_ADJ_DIRf 3164
#define DQI_ADJ_VALf 3165
#define DQS_PINSf 3166
#define DQ_BYTESf 3167
#define DQ_FIFO_OVERFLOWf 3168
#define DQ_FIFO_OVERFLOW_DISINTf 3169
#define DRACO1_5_MIRRORf 3170
#define DRACOMODEENf 3171
#define DRACO_1_5_MIRRORING_MODE_ENf 3172
#define DRAM_PAGE_SIZEf 3173
#define DRESETf 3174
#define DROPf 3175
#define DROPCNT2BERRf 3176
#define DROPCNTAGINGf 3177
#define DROPCNTLENf 3178
#define DROPCNTLENBYTEf 3179
#define DROPCNTLRUf 3180
#define DROPCNTNOLRUf 3181
#define DROPCNTNOLRUBYTEf 3182
#define DROPCNTTHDf 3183
#define DROPCNTTHDBYTEf 3184
#define DROPCNTTYPEf 3185
#define DROPENDPOINTf 3186
#define DROPPEDCELLCOUNTf 3187
#define DROPPEDPKTCOUNTf 3188
#define DROPPED_CELLf 3189
#define DROPPKTCOUNTf 3190
#define DROPRATEf 3191
#define DROPSTARTPOINTf 3192
#define DROP_BAA_EVENT_DEQHITf 3193
#define DROP_BPDUf 3194
#define DROP_EAV_PKT_ON_NONEAV_PORTf 3195
#define DROP_ENf 3196
#define DROP_ENABLEf 3197
#define DROP_ERRORf 3198
#define DROP_ERROR_DISINTf 3199
#define DROP_IF_SIP_EQUALS_DIPf 3200
#define DROP_INDICATORf 3201
#define DROP_MASKf 3202
#define DROP_ON_WRONG_SOP_EN_S0f 3203
#define DROP_ON_WRONG_SOP_EN_S1f 3204
#define DROP_ON_WRONG_SOP_EN_S3f 3205
#define DROP_ON_WRONG_SOP_EN_S4f 3206
#define DROP_PACKET_ON_PARITY_ERRORf 3207
#define DROP_PG0_1ST_FRAGMENTf 3208
#define DROP_PG0_ANY_FRAGMENTf 3209
#define DROP_PG0_NON_FRAGMENTf 3210
#define DROP_PG1_1ST_FRAGMENTf 3211
#define DROP_PG1_ANY_FRAGMENTf 3212
#define DROP_PG1_NON_FRAGMENTf 3213
#define DROP_PRECEDENCEf 3214
#define DROP_RESERVEDf 3215
#define DROP_SHAPED_EVENT_DEQHITf 3216
#define DROP_STATEf 3217
#define DROP_THRESHOLDf 3218
#define DROP_TX_PRT_BITS0_CH0f 3219
#define DROP_TX_PRT_BITS0_CH1f 3220
#define DROP_TX_PRT_BITS0_CH2f 3221
#define DROP_TX_PRT_BITS0_CH3f 3222
#define DROP_VECTORf 3223
#define DRRDf 3224
#define DRV_STR_0f 3225
#define DRV_STR_1f 3226
#define DSf 3227
#define DSCPf 3228
#define DSCP_KEYf 3229
#define DSCP_MAPPING_PTRf 3230
#define DSCP_PAR_ERRf 3231
#define DSCP_SELf 3232
#define DSCP_TMf 3233
#define DSCP_WWf 3234
#define DSE_MODEf 3235
#define DSFRAGf 3236
#define DSICMPf 3237
#define DSL2HEf 3238
#define DSL3HEf 3239
#define DSL4HEf 3240
#define DSTDISCf 3241
#define DST_CONTAINER_MODEf 3242
#define DST_DISCARDf 3243
#define DST_DISCARD0f 3244
#define DST_DISCARD1f 3245
#define DST_DISCARD_0f 3246
#define DST_DISCARD_1f 3247
#define DST_DISCARD_2f 3248
#define DST_DISCARD_3f 3249
#define DST_HBIT_TMf 3250
#define DST_HBIT_WWf 3251
#define DST_HG_LOOKUP_BITMAPf 3252
#define DST_HITf 3253
#define DST_MODIDf 3254
#define DST_PORTf 3255
#define DST_PORTIDf 3256
#define DST_PORT_MASKf 3257
#define DST_PORT_NUMf 3258
#define DTRDf 3259
#define DTU_ENf 3260
#define DTU_LTE_ADR0f 3261
#define DTU_LTE_ADR1f 3262
#define DTU_LTE_D0F_0f 3263
#define DTU_LTE_D0F_1f 3264
#define DTU_LTE_D0F_2f 3265
#define DTU_LTE_D0F_3f 3266
#define DTU_LTE_D0R_0f 3267
#define DTU_LTE_D0R_1f 3268
#define DTU_LTE_D0R_2f 3269
#define DTU_LTE_D0R_3f 3270
#define DTU_LTE_D1F_0f 3271
#define DTU_LTE_D1F_1f 3272
#define DTU_LTE_D1F_2f 3273
#define DTU_LTE_D1F_3f 3274
#define DTU_LTE_D1R_0f 3275
#define DTU_LTE_D1R_1f 3276
#define DTU_LTE_D1R_2f 3277
#define DTU_LTE_D1R_3f 3278
#define DT_ITAG_ACTIONf 3279
#define DT_MODEf 3280
#define DT_OTAG_ACTIONf 3281
#define DT_PITAG_ACTIONf 3282
#define DT_POTAG_ACTIONf 3283
#define DUAL_MODID_ENf 3284
#define DUAL_MODID_ENABLEf 3285
#define DUMMYf 3286
#define DUMMYTAG_ENABLEf 3287
#define DUMMY_0f 3288
#define DUMMY_1f 3289
#define DUMMY_2f 3290
#define DUMMY_3f 3291
#define DUMMY_BITSf 3292
#define DUMMY_INDEXf 3293
#define DUMMY_VALf 3294
#define DUPf 3295
#define DUPLEX_STATUSf 3296
#define DURATIONSELECTf 3297
#define DVPf 3298
#define DVP_IS_NETWORK_PORTf 3299
#define DVP_RES_INFOf 3300
#define DVP_TMf 3301
#define DWF1f 3302
#define DWF1_MASKf 3303
#define DWF2f 3304
#define DWF2_MASKf 3305
#define DWF3f 3306
#define DWF3_MASKf 3307
#define DWF4f 3308
#define DWF4_MASKf 3309
#define DWORDf 3310
#define DWRESERVEDf 3311
#define DWRESERVED_MASKf 3312
#define DW_CNTf 3313
#define DW_DOUBLE_WIDE_MODEf 3314
#define DW_DOUBLE_WIDE_MODE_MASKf 3315
#define DYNAMICf 3316
#define DYNAMICCELLCOUNTf 3317
#define DYNAMIC_MEMORY_ENf 3318
#define DYNAMIC_MODEf 3319
#define DYNCELLLIMITf 3320
#define DYNCELLRESETLIMITf 3321
#define DYNCELLRESETLIMITSELf 3322
#define DYNCELLSETLIMITf 3323
#define DYNPKTCNTPORTf 3324
#define DYNRESETLIMPORTf 3325
#define DYNXQCNTPORTf 3326
#define DYN_XQ_ENf 3327
#define D_BYTES_0_3f 3328
#define D_BYTES_12_15f 3329
#define D_BYTES_4_7f 3330
#define D_BYTES_8_11f 3331
#define E2ECC_HCFC_TIMERf 3332
#define E2ECNT_PTRf 3333
#define E2EFC_ERR_ENf 3334
#define E2EFC_PAR_ERRf 3335
#define E2EFC_PRI_BKPf 3336
#define E2EFC_VLDf 3337
#define E2EHOLCCDONEf 3338
#define E2EHOLCCSTARTf 3339
#define E2EHOLCCSTATUS_P0f 3340
#define E2EHOLCCSTATUS_P1f 3341
#define E2EHOLCCSTATUS_P10f 3342
#define E2EHOLCCSTATUS_P11f 3343
#define E2EHOLCCSTATUS_P12f 3344
#define E2EHOLCCSTATUS_P13f 3345
#define E2EHOLCCSTATUS_P2f 3346
#define E2EHOLCCSTATUS_P3f 3347
#define E2EHOLCCSTATUS_P4f 3348
#define E2EHOLCCSTATUS_P5f 3349
#define E2EHOLCCSTATUS_P6f 3350
#define E2EHOLCCSTATUS_P7f 3351
#define E2EHOLCCSTATUS_P8f 3352
#define E2EHOLCCSTATUS_P9f 3353
#define E2EHOL_BM_0f 3354
#define E2EHOL_BM_1f 3355
#define E2EHOL_BM_2f 3356
#define E2EIBPFCBITMAP1f 3357
#define E2EIBPFCBITMAP2f 3358
#define E2EIBPFCBITMAP3f 3359
#define E2EIBPFCDONEf 3360
#define E2EIBPFCMODf 3361
#define E2EIBPFCSTARTf 3362
#define E2EIBPFCSTATUSf 3363
#define E2EMOD_PTRf 3364
#define E2EPORT_BITMAPf 3365
#define E2ESRC_PIDf 3366
#define E2ESTATUSTIMERLIMITf 3367
#define E2E_DIFFf 3368
#define E2E_ENf 3369
#define E2E_HOL_ENf 3370
#define E2E_HOL_STATUS_1_HI_TMf 3371
#define E2E_HOL_STATUS_1_PAR_ERRf 3372
#define E2E_HOL_STATUS_1_TMf 3373
#define E2E_HOL_STATUS_HI_TMf 3374
#define E2E_HOL_STATUS_PAR_ERRf 3375
#define E2E_HOL_STATUS_TMf 3376
#define E2E_HOL_STATUS_WWf 3377
#define E2E_IBP_ENf 3378
#define E2E_MARGINf 3379
#define E2E_MAXTIMER_SELf 3380
#define E2E_MINTIMER_SELf 3381
#define E2E_RESETf 3382
#define E2E_XQ_ENABLEf 3383
#define EARLY_CRSf 3384
#define EARLY_DEMAND_REQf 3385
#define EARLY_DEMAND_REQ_DISINTf 3386
#define EARLY_E2E_SELECTf 3387
#define EARLY_GRANT_ERRORf 3388
#define EARLY_GRANT_ERROR_DISINTf 3389
#define EAV_CAPABLEf 3390
#define EAV_DATA_PKTf 3391
#define EB_ENABLEf 3392
#define EB_TREX2_DEBUG_ENABLEf 3393
#define ECAM_UPDATE_A0f 3394
#define ECB_BP_CLR_THRf 3395
#define ECB_BP_SET_THRf 3396
#define ECB_COUNTf 3397
#define ECB_DED_COUNTf 3398
#define ECB_DED_COUNT_WRAPf 3399
#define ECB_DED_ERRf 3400
#define ECB_EMPTYf 3401
#define ECB_ER_CUR_COUNTf 3402
#define ECB_FIFO_DEPTHf 3403
#define ECB_FULLf 3404
#define ECB_HI_ACCUMf 3405
#define ECB_INJECT_PERRf 3406
#define ECB_PERR_MODE_SINGLEf 3407
#define ECB_RPf 3408
#define ECB_SEC_COUNTf 3409
#define ECB_SEC_COUNT_WRAPf 3410
#define ECB_SEC_ERRf 3411
#define ECB_SHOW_CUR_COUNTf 3412
#define ECB_WPf 3413
#define ECCf 3414
#define ECC0f 3415
#define ECC0_ALLf 3416
#define ECC1f 3417
#define ECC1_ALLf 3418
#define ECC2f 3419
#define ECC2_ALLf 3420
#define ECC3f 3421
#define ECC3_ALLf 3422
#define ECC4f 3423
#define ECC4_ALLf 3424
#define ECC5f 3425
#define ECC5_ALLf 3426
#define ECC6f 3427
#define ECC6_ALLf 3428
#define ECC7f 3429
#define ECC7_ALLf 3430
#define ECCPf 3431
#define ECCP0f 3432
#define ECCP1f 3433
#define ECCP2f 3434
#define ECCP3f 3435
#define ECCP4f 3436
#define ECCP5f 3437
#define ECCP6f 3438
#define ECCP7f 3439
#define ECCPBITSf 3440
#define ECCPDROPCNTf 3441
#define ECC_ALLf 3442
#define ECC_ENf 3443
#define ECC_ERRf 3444
#define ECC_ERROR_ADDRESSf 3445
#define ECC_ERR_2B_MGRP_0f 3446
#define ECC_ERR_2B_MGRP_1f 3447
#define ECC_ERR_2B_MGRP_10f 3448
#define ECC_ERR_2B_MGRP_11f 3449
#define ECC_ERR_2B_MGRP_12f 3450
#define ECC_ERR_2B_MGRP_13f 3451
#define ECC_ERR_2B_MGRP_14f 3452
#define ECC_ERR_2B_MGRP_15f 3453
#define ECC_ERR_2B_MGRP_2f 3454
#define ECC_ERR_2B_MGRP_3f 3455
#define ECC_ERR_2B_MGRP_4f 3456
#define ECC_ERR_2B_MGRP_5f 3457
#define ECC_ERR_2B_MGRP_6f 3458
#define ECC_ERR_2B_MGRP_7f 3459
#define ECC_ERR_2B_MGRP_8f 3460
#define ECC_ERR_2B_MGRP_9f 3461
#define ECC_ERR_MGRP_0f 3462
#define ECC_ERR_MGRP_1f 3463
#define ECC_ERR_MGRP_10f 3464
#define ECC_ERR_MGRP_11f 3465
#define ECC_ERR_MGRP_12f 3466
#define ECC_ERR_MGRP_13f 3467
#define ECC_ERR_MGRP_14f 3468
#define ECC_ERR_MGRP_15f 3469
#define ECC_ERR_MGRP_2f 3470
#define ECC_ERR_MGRP_3f 3471
#define ECC_ERR_MGRP_4f 3472
#define ECC_ERR_MGRP_5f 3473
#define ECC_ERR_MGRP_6f 3474
#define ECC_ERR_MGRP_7f 3475
#define ECC_ERR_MGRP_8f 3476
#define ECC_ERR_MGRP_9f 3477
#define ECC_FIX_ENf 3478
#define ECC_MULTI_MGRP_0f 3479
#define ECC_MULTI_MGRP_1f 3480
#define ECC_MULTI_MGRP_10f 3481
#define ECC_MULTI_MGRP_11f 3482
#define ECC_MULTI_MGRP_12f 3483
#define ECC_MULTI_MGRP_13f 3484
#define ECC_MULTI_MGRP_14f 3485
#define ECC_MULTI_MGRP_15f 3486
#define ECC_MULTI_MGRP_2f 3487
#define ECC_MULTI_MGRP_3f 3488
#define ECC_MULTI_MGRP_4f 3489
#define ECC_MULTI_MGRP_5f 3490
#define ECC_MULTI_MGRP_6f 3491
#define ECC_MULTI_MGRP_7f 3492
#define ECC_MULTI_MGRP_8f 3493
#define ECC_MULTI_MGRP_9f 3494
#define ECHO_IN_SELf 3495
#define ECMPf 3496
#define ECMP0f 3497
#define ECMP1f 3498
#define ECMP_COUNTf 3499
#define ECMP_COUNT0f 3500
#define ECMP_COUNT1f 3501
#define ECMP_COUNT_TMf 3502
#define ECMP_GRP_PAR_ERRf 3503
#define ECMP_GT8f 3504
#define ECMP_HASH_NO_TCP_UDP_PORTSf 3505
#define ECMP_HASH_SALTf 3506
#define ECMP_HASH_SELf 3507
#define ECMP_HASH_SELECTf 3508
#define ECMP_HASH_UDFf 3509
#define ECMP_HASH_USE_DIPf 3510
#define ECMP_HASH_USE_RTAG7f 3511
#define ECMP_INDEXf 3512
#define ECMP_NH_INFOf 3513
#define ECMP_PTRf 3514
#define ECMP_PTR0f 3515
#define ECMP_PTR1f 3516
#define ECMP_TMf 3517
#define ECMP_UNUSEDf 3518
#define ECMP_UNUSED0f 3519
#define ECMP_UNUSED1f 3520
#define ECNf 3521
#define ECN0f 3522
#define ECN1f 3523
#define ECN2f 3524
#define ECNEXCEEDED0f 3525
#define ECNEXCEEDED1f 3526
#define ECNEXCEEDED2f 3527
#define ECN_CNGf 3528
#define ECN_ENf 3529
#define ECN_ENABLEf 3530
#define ECN_MARKING_ENABLEf 3531
#define ECN_MODEf 3532
#define ECN_RFC3168f 3533
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf 3534
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf 3535
#define ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf 3536
#define ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 3537
#define ECONTEXT_ALLOCBUFFSCNT_MEM_TMf 3538
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf 3539
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf 3540
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf 3541
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf 3542
#define ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf 3543
#define ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf 3544
#define ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf 3545
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf 3546
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf 3547
#define ECONTEXT_TAIL_LLA_CORRECTED_ERRORf 3548
#define ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf 3549
#define ECONTEXT_TAIL_LLA_ENABLE_ECCf 3550
#define ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 3551
#define ECONTEXT_TAIL_LLA_MEM_TMf 3552
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf 3553
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf 3554
#define ED66_DEFf 3555
#define EDCLOOKUP_A_CORRECTED_ERRORf 3556
#define EDCLOOKUP_A_CORRECTED_ERROR_DISINTf 3557
#define EDCLOOKUP_A_UNCORRECTED_ERRORf 3558
#define EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf 3559
#define EDCLOOKUP_B_CORRECTED_ERRORf 3560
#define EDCLOOKUP_B_CORRECTED_ERROR_DISINTf 3561
#define EDCLOOKUP_B_UNCORRECTED_ERRORf 3562
#define EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf 3563
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Af 3564
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Bf 3565
#define EDCLOOKUP_ENABLE_ECCf 3566
#define EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf 3567
#define EDCRTNFIFO_CORRECTED_ERRORf 3568
#define EDCRTNFIFO_CORRECTED_ERROR_DISINTf 3569
#define EDCRTNFIFO_ECC_ERROR_ADDRESSf 3570
#define EDCRTNFIFO_ENABLE_ECCf 3571
#define EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf 3572
#define EDCRTNFIFO_UNCORRECTED_ERRORf 3573
#define EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf 3574
#define EDC_MEM_TMf 3575
#define EDC_RTN_NEG_WRAP_ERRORf 3576
#define EDC_RTN_NEG_WRAP_ERROR_DISINTf 3577
#define EDC_RTN_NEG_WRAP_ERROR_MASKf 3578
#define EFf 3579
#define EFPCTR_PAR_ENf 3580
#define EFP_BYPASSf 3581
#define EFP_CAM_SAMf 3582
#define EFP_CAM_SLICE_0_TMf 3583
#define EFP_CAM_SLICE_1_TMf 3584
#define EFP_CAM_SLICE_2_TMf 3585
#define EFP_CAM_SLICE_3_TMf 3586
#define EFP_CAM_TM_7_THRU_0f 3587
#define EFP_COUNTER_TABLE_TMf 3588
#define EFP_COUNTER_TMf 3589
#define EFP_CPU_COSf 3590
#define EFP_FILTER_ENABLEf 3591
#define EFP_METER_SPAREf 3592
#define EFP_POLICY_SLICE_0_TMf 3593
#define EFP_POLICY_SLICE_1_TMf 3594
#define EFP_POLICY_SLICE_2_TMf 3595
#define EFP_POLICY_SLICE_3_TMf 3596
#define EFP_POLICY_SPAREf 3597
#define EFP_POLICY_TMf 3598
#define EFP_POLICY_WWf 3599
#define EFP_REFRESH_ENABLEf 3600
#define EF_GRANT_SQUELCHf 3601
#define EF_TO_CHN_PROP_ENABLEf 3602
#define EF_TO_INF_PROP_ENABLEf 3603
#define EF_TYPE_DECODEf 3604
#define EGRCELLRESETLIMITf 3605
#define EGRESS_DSCPf 3606
#define EGRESS_EXPf 3607
#define EGRESS_FILTER_LISTf 3608
#define EGRESS_MASKf 3609
#define EGRESS_MASK_HIf 3610
#define EGRESS_MASK_LOf 3611
#define EGRESS_MASK_M0f 3612
#define EGRESS_MASK_M1f 3613
#define EGRESS_MIRRORf 3614
#define EGRESS_PORTf 3615
#define EGRMASKf 3616
#define EGRPKTRESETLIMITf 3617
#define EGRSMODf 3618
#define EGR_CM_DBUFf 3619
#define EGR_COS_MAP_SELf 3620
#define EGR_DISABLE_IPMC_REPLICATIONf 3621
#define EGR_DSCP_TABLE_PARITY_ENf 3622
#define EGR_DSCP_TABLE_PAR_ERRf 3623
#define EGR_DSCP_TMf 3624
#define EGR_EDATABUF_DATAPATH_ECC_ERRf 3625
#define EGR_EFP_METER_TABLE_PAR_ERRf 3626
#define EGR_EFP_POLICY_TABLE_PAR_ERRf 3627
#define EGR_EFP_PW_INIT_COUNTER_PAR_ERRf 3628
#define EGR_EHG_QOS_MAP_TABLE_ECC_ERRf 3629
#define EGR_EMOP_BUFFER_ECC_ERRf 3630
#define EGR_ETH_BLK_NUMf 3631
#define EGR_FP_COUNTERf 3632
#define EGR_FP_COUNTER_TABLE_PAR_ERRf 3633
#define EGR_FRAGMENT_ID_TABLE_ECC_ERRf 3634
#define EGR_FRAG_HEADER_TABLE_ECC_ERRf 3635
#define EGR_FRAG_PKT_TABLE_ECC_ERRf 3636
#define EGR_GP0_DBUFf 3637
#define EGR_GP1_DBUFf 3638
#define EGR_GP2_DBUFf 3639
#define EGR_INITBUF_ECC_ERRf 3640
#define EGR_IPFIX_EOP_PAR_ERRf 3641
#define EGR_IPFIX_EXPORT_PAR_ERRf 3642
#define EGR_IPFIX_SESS_PAR_ERRf 3643
#define EGR_IPMCDATA_ERRf 3644
#define EGR_IPMCLS_ERRf 3645
#define EGR_IPMCMS_ERRf 3646
#define EGR_IPMC_PARITY_ENf 3647
#define EGR_IPMC_PAR_ERRf 3648
#define EGR_IPMC_TMf 3649
#define EGR_IP_TUNNEL_PARITY_ENf 3650
#define EGR_IP_TUNNEL_PAR_ERRf 3651
#define EGR_IP_TUNNEL_TMf 3652
#define EGR_L3_INTF_PARITY_ENf 3653
#define EGR_L3_INTF_PAR_ERRf 3654
#define EGR_L3_INTF_TMf 3655
#define EGR_L3_NEXT_HOP_PARITY_ENf 3656
#define EGR_L3_NEXT_HOP_TMf 3657
#define EGR_LP_DBUFf 3658
#define EGR_MAC_DA_PROFILE_PARITY_ENf 3659
#define EGR_MAC_DA_PROFILE_PAR_ERRf 3660
#define EGR_MAC_DA_PROFILE_TMf 3661
#define EGR_MAP_ENf 3662
#define EGR_MASK_PAR_ERRf 3663
#define EGR_MASK_TMf 3664
#define EGR_MASK_WWf 3665
#define EGR_MOD_MAP_IDf 3666
#define EGR_MOD_MAP_TABLE_PAR_ERRf 3667
#define EGR_MOD_MAP_TMf 3668
#define EGR_MPLS_EXP_MAPPING_1_TMf 3669
#define EGR_MPLS_EXP_MAPPING_2_PARITY_ENf 3670
#define EGR_MPLS_EXP_MAPPING_2_PAR_ERRf 3671
#define EGR_MPLS_EXP_MAPPING_2_TMf 3672
#define EGR_MPLS_LABEL_PAR_ERRf 3673
#define EGR_MPLS_PRI_MAPPING_PARITY_ENf 3674
#define EGR_MPLS_PRI_MAPPING_PAR_ERRf 3675
#define EGR_MPLS_PRI_MAPPING_TMf 3676
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf 3677
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 3678
#define EGR_MPLS_VC_AND_SWAP_LABEL_TMf 3679
#define EGR_NHOP_PAR_ERRf 3680
#define EGR_PEf 3681
#define EGR_PERQ_COUNTERf 3682
#define EGR_PERQ_XMT_COUNTERS_PAR_ERRf 3683
#define EGR_PERQ_XMT_COUNTERS_TMf 3684
#define EGR_PE_CLRf 3685
#define EGR_PE_ENf 3686
#define EGR_PORT_GROUP_IDf 3687
#define EGR_PORT_RESERVED0f 3688
#define EGR_PORT_RESERVED1f 3689
#define EGR_PORT_RESERVED2f 3690
#define EGR_PRI_CNG_MAP_PARITY_ENf 3691
#define EGR_PRI_CNG_MAP_PAR_ERRf 3692
#define EGR_PRI_CNG_MAP_TMf 3693
#define EGR_PW_COUNT_PAR_ERRf 3694
#define EGR_PW_INIT_COUNTERS_TMf 3695
#define EGR_SERVICE_COUNTER_TABLE_PAR_ERRf 3696
#define EGR_SPVLAN_ERRf 3697
#define EGR_STATS_COUNTER_TABLE_PAR_ERRf 3698
#define EGR_STATS_PIPELINE_STAGE_NUMf 3699
#define EGR_STAT_COUNTERS_NUMf 3700
#define EGR_VFI_PARITY_ENf 3701
#define EGR_VFI_PAR_ERRf 3702
#define EGR_VFI_TMf 3703
#define EGR_VINTF_COUNTER_TABLE_PAR_ERRf 3704
#define EGR_VLANSTG_ERRf 3705
#define EGR_VLAN_PARITY_ENf 3706
#define EGR_VLAN_PAR_ERRf 3707
#define EGR_VLAN_STG_PARITY_ENf 3708
#define EGR_VLAN_STG_PAR_ERRf 3709
#define EGR_VLAN_STG_TMf 3710
#define EGR_VLAN_TMf 3711
#define EGR_VLAN_XLATE_PARITY_ENf 3712
#define EGR_VLAN_XLATE_PAR_ERRf 3713
#define EGR_VLAN_XLATE_TMf 3714
#define EGR_VXLT_PAR_ERRf 3715
#define EGR_WLAN_DVP_PARITY_ENf 3716
#define EGR_WLAN_DVP_PAR_ERRf 3717
#define EGR_WLAN_DVP_TMf 3718
#define EGR_XQ0_DBUFf 3719
#define EGR_XQ1_DBUFf 3720
#define EGR_XQ2_DBUFf 3721
#define EGR_XQ3_DBUFf 3722
#define EGR_XQP0_MMU_INT_RESETf 3723
#define EGR_XQP0_PORT_INT_RESETf 3724
#define EGR_XQP1_MMU_INT_RESETf 3725
#define EGR_XQP1_PORT_INT_RESETf 3726
#define EGR_XQP2_MMU_INT_RESETf 3727
#define EGR_XQP2_PORT_INT_RESETf 3728
#define EGR_XQP3_MMU_INT_RESETf 3729
#define EGR_XQP3_PORT_INT_RESETf 3730
#define EGR_XQP_PORT_INT_RESETf 3731
#define EGR_XQP_PORT_MODEf 3732
#define EGS_ERRf 3733
#define EG_SFI_STORE_FORWARD_ERRORf 3734
#define EG_SFI_STORE_FORWARD_ERROR_DISINTf 3735
#define EG_SFI_STORE_FORWARD_ERROR_ENf 3736
#define EG_SFI_STORE_FORWARD_ERROR_MASKf 3737
#define EHG_NONHG_TOCPUf 3738
#define EHG_QOS_MAPPING_ECC_ENf 3739
#define EHG_QOS_MAPPING_TMf 3740
#define EHG_RX_DATAf 3741
#define EHG_RX_MASKf 3742
#define EHG_TX_DATAf 3743
#define EH_EXT_HDR_ENABLEf 3744
#define EH_EXT_HDR_LEARN_OVERRIDEf 3745
#define EH_LENGTHf 3746
#define EH_OFFSETf 3747
#define EH_QUEUE_TAGf 3748
#define EH_TAG_TYPEf 3749
#define EH_TMf 3750
#define EIGHTK_NODESf 3751
#define EJECT_DONEf 3752
#define EJECT_MODE_LINKf 3753
#define EJECT_RATEf 3754
#define EL3_BYPASSf 3755
#define EM0_FIFO_OVERFLOWf 3756
#define EM0_FIFO_OVERFLOW_DISINTf 3757
#define EM0_FIFO_OVERFLOW_MASKf 3758
#define EM0_FIFO_UNDERRUNf 3759
#define EM0_FIFO_UNDERRUN_DISINTf 3760
#define EM0_FIFO_UNDERRUN_MASKf 3761
#define EM0_LOCAL_MTPf 3762
#define EM0_MTP_INDEXf 3763
#define EM1_FIFO_OVERFLOWf 3764
#define EM1_FIFO_OVERFLOW_DISINTf 3765
#define EM1_FIFO_OVERFLOW_MASKf 3766
#define EM1_FIFO_UNDERRUNf 3767
#define EM1_FIFO_UNDERRUN_DISINTf 3768
#define EM1_FIFO_UNDERRUN_MASKf 3769
#define EM1_LOCAL_MTPf 3770
#define EM1_MTP_INDEXf 3771
#define EMIRRORf 3772
#define EMIRROR_CONTROL1_PAR_ERRf 3773
#define EMIRROR_CONTROL1_TMf 3774
#define EMIRROR_CONTROL2_PAR_ERRf 3775
#define EMIRROR_CONTROL2_TMf 3776
#define EMIRROR_CONTROL3_PAR_ERRf 3777
#define EMIRROR_CONTROL3_TMf 3778
#define EMIRROR_CONTROL_PAR_ERRf 3779
#define EMIRROR_CONTROL_TMf 3780
#define EMOP_BUFFER_ECC_ENf 3781
#define EMOP_BUFFER_TMf 3782
#define EMPTYf 3783
#define EM_COSf 3784
#define EM_COS_ENABLEf 3785
#define EM_IF_TYPE_QDR2f 3786
#define EM_LATENCYf 3787
#define EM_LATENCY7f 3788
#define EM_LATENCY8f 3789
#define EM_LOCAL_MTPf 3790
#define EM_MODEf 3791
#define EM_MTP_INDEXf 3792
#define EM_MTP_INDEX0f 3793
#define EM_MTP_INDEX1f 3794
#define EM_SRCMOD_CHANGEf 3795
#define ENf 3796
#define ENABLEf 3797
#define ENABLE1f 3798
#define ENABLE2f 3799
#define ENABLEMEMFAILMETERINGf 3800
#define ENABLEMSGPOLLINGf 3801
#define ENABLE_1KTIMESf 3802
#define ENABLE_AUTO_SWITCHOVERf 3803
#define ENABLE_CH01f 3804
#define ENABLE_CH23f 3805
#define ENABLE_CHN0f 3806
#define ENABLE_CHN1f 3807
#define ENABLE_CLEARf 3808
#define ENABLE_DDRf 3809
#define ENABLE_DQ_ODTf 3810
#define ENABLE_DRACO1_5_HASHf 3811
#define ENABLE_DRRf 3812
#define ENABLE_EXT_QGPHY_CLK_OUTf 3813
#define ENABLE_FP_FOR_MIRROR_PKTSf 3814
#define ENABLE_FROMCPU_PACKETf 3815
#define ENABLE_HG0f 3816
#define ENABLE_HG12f 3817
#define ENABLE_INTRf 3818
#define ENABLE_MEM_CG0f 3819
#define ENABLE_MEM_CG1f 3820
#define ENABLE_MULTIPLE_SBUS_CMDSf 3821
#define ENABLE_ODTf 3822
#define ENABLE_ODT_CKf 3823
#define ENABLE_PKT_MODf 3824
#define ENABLE_PORT_STMf 3825
#define ENABLE_QK_ODTf 3826
#define ENABLE_SCHAN_REQUESTf 3827
#define ENABLE_SELECTf 3828
#define ENABLE_SIMPLEXf 3829
#define ENABLE_SWITCHOVERf 3830
#define ENABLE_TCAMf 3831
#define ENABLE_TOCPU_PACKETf 3832
#define ENABLE_VALf 3833
#define ENA_EXT_CONFIGf 3834
#define ENB_CLKOUTf 3835
#define ENCAP_INCOMING_TAG_STATUSf 3836
#define ENC_DEC_SELECTf 3837
#define ENDCELLLENGTHf 3838
#define ENDQUEUEf 3839
#define END_ADDRf 3840
#define END_CELLf 3841
#define END_CNTRIDf 3842
#define END_CRC_ERRORf 3843
#define END_FLAGf 3844
#define ENGMRf 3845
#define ENIFILTER_DROP_TOCPUf 3846
#define ENQDEQ_ACKf 3847
#define ENQDEQ_FIFO_DEPTHf 3848
#define ENQDEQ_FIFO_FULLf 3849
#define ENQDEQ_FIFO_FULL_DISINTf 3850
#define ENQDEQ_FIFO_FULL_HALT_ENf 3851
#define ENQDONE_STATUSf 3852
#define ENQDONE_STATUS_DISINTf 3853
#define ENQD_FIFO_BPf 3854
#define ENQD_FIFO_CORRECTED_ERRORf 3855
#define ENQD_FIFO_CORRECTED_ERROR_DISINTf 3856
#define ENQD_FIFO_ENABLE_ECCf 3857
#define ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf 3858
#define ENQD_FIFO_HIGH_WATERMARKf 3859
#define ENQD_FIFO_HIGH_WATERMARK_UPDf 3860
#define ENQD_FIFO_LEVELf 3861
#define ENQD_FIFO_MEM_TMf 3862
#define ENQD_FIFO_OVERFLOWf 3863
#define ENQD_FIFO_OVERFLOW_DISINTf 3864
#define ENQD_FIFO_OVERFLOW_HALT_ENf 3865
#define ENQD_FIFO_THRESHOLDf 3866
#define ENQD_FIFO_UNCORRECTED_ERRORf 3867
#define ENQD_FIFO_UNCORRECTED_ERROR_DISINTf 3868
#define ENQD_FIFO_UNDERRUNf 3869
#define ENQD_FIFO_UNDERRUN_DISINTf 3870
#define ENQD_PIPELINE_ACTIVEf 3871
#define ENQD_STATUSf 3872
#define ENQD_STATUS_DISINTf 3873
#define ENQIGPERR0f 3874
#define ENQIGPERR1f 3875
#define ENQIGPERR2f 3876
#define ENQIGPERR3f 3877
#define ENQIGPERR4f 3878
#define ENQIGPERR5f 3879
#define ENQIGPERR6f 3880
#define ENQRESP_BADQf 3881
#define ENQRESP_BUFFERPTR1f 3882
#define ENQRESP_DROPf 3883
#define ENQRESP_ECNf 3884
#define ENQRESP_HEAD_LINESf 3885
#define ENQRESP_LENf 3886
#define ENQRESP_LLA0f 3887
#define ENQRESP_QUEUEf 3888
#define ENQRESP_TAGf 3889
#define ENQR_DISABLED_QUEUE_DETECTf 3890
#define ENQR_DISABLED_QUEUE_DETECT_DISINTf 3891
#define ENQR_FIFO_CORRECTED_ERRORf 3892
#define ENQR_FIFO_CORRECTED_ERROR_DISINTf 3893
#define ENQR_FIFO_ENABLE_ECCf 3894
#define ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf 3895
#define ENQR_FIFO_HIGH_WATERMARKf 3896
#define ENQR_FIFO_HIGH_WATERMARK_UPDf 3897
#define ENQR_FIFO_LEVELf 3898
#define ENQR_FIFO_MEM_TMf 3899
#define ENQR_FIFO_OVERFLOWf 3900
#define ENQR_FIFO_OVERFLOW_DISINTf 3901
#define ENQR_FIFO_OVERFLOW_HALT_ENf 3902
#define ENQR_FIFO_OVF_HALT_ENf 3903
#define ENQR_FIFO_UNCORRECTED_ERRORf 3904
#define ENQR_FIFO_UNCORRECTED_ERROR_DISINTf 3905
#define ENQR_FIFO_UNDERRUNf 3906
#define ENQR_FIFO_UNDERRUN_DISINTf 3907
#define ENQR_INFLIGHT_TERMf 3908
#define ENQR_MIN_ALLOC_ERRORf 3909
#define ENQR_MIN_ALLOC_ERROR_DISINTf 3910
#define ENQR_MIN_ALLOC_ERROR_HALT_ENf 3911
#define ENQR_PIPELINE_ACTIVEf 3912
#define ENQR_PS0_REQ_FIFO_OVERFLOWf 3913
#define ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf 3914
#define ENQR_PS0_TMf 3915
#define ENQR_STATUSf 3916
#define ENQR_STATUS_DISINTf 3917
#define ENQR_TAG_CREDIT_UNDERRUNf 3918
#define ENQR_TAG_CREDIT_UNDERRUN_DISINTf 3919
#define ENQR_TAG_UNDERRUN_HALT_ENf 3920
#define ENQ_CRDT_BPf 3921
#define ENQ_CRDT_LEVELf 3922
#define ENQ_CRDT_LOW_WATERMARKf 3923
#define ENQ_CRDT_LOW_WATERMARK_UPDf 3924
#define ENQ_CRDT_THRESHOLDf 3925
#define ENQ_INVALID_LAST_Qf 3926
#define ENQ_INVALID_Q_CNTf 3927
#define ENQ_INVALID_Q_CNT_DISINTf 3928
#define ENQ_IPMC_TBL_PAR_ERRf 3929
#define ENQ_IPMC_TBL_PAR_ERR_ENf 3930
#define ENQ_NO_FREE_PTR_ERRORf 3931
#define ENQ_NO_FREE_PTR_ERROR_DISINTf 3932
#define ENQ_REQf 3933
#define ENQ_TAGS_BPf 3934
#define ENQ_TAGS_FP_OVERFLOWf 3935
#define ENQ_TAGS_FP_OVERFLOW_DISINTf 3936
#define ENQ_TAGS_FP_OVERFLOW_HALT_ENf 3937
#define ENQ_TAGS_FP_UNDERRUNf 3938
#define ENQ_TAGS_FP_UNDERRUN_DISINTf 3939
#define ENQ_TAGS_FP_UNDERRUN_HALT_ENf 3940
#define ENQ_TAGS_LEVELf 3941
#define ENQ_TAGS_LOW_WATERMARKf 3942
#define ENQ_TAGS_LOW_WATERMARK_UPDf 3943
#define ENQ_TAG_TIMEOUT_ERRORf 3944
#define ENQ_TAG_TIMEOUT_ERROR_DISINTf 3945
#define ENTRIESf 3946
#define ENTRIES_FIFOf 3947
#define ENTRIES_PER_PORTf 3948
#define ENTRIES_PER_PORT_127_96f 3949
#define ENTRIES_PER_PORT_31_0f 3950
#define ENTRIES_PER_PORT_63_32f 3951
#define ENTRIES_PER_PORT_95_64f 3952
#define ENTRY0f 3953
#define ENTRY1f 3954
#define ENTRY2f 3955
#define ENTRY3f 3956
#define ENTRY4f 3957
#define ENTRY5f 3958
#define ENTRY6f 3959
#define ENTRY7f 3960
#define ENTRY_ADRf 3961
#define ENTRY_BMf 3962
#define ENTRY_COUNTf 3963
#define ENTRY_IDXf 3964
#define ENTRY_INDEXf 3965
#define ENTRY_INFO_UPPERf 3966
#define ENTRY_LIMITf 3967
#define ENTRY_LOCf 3968
#define ENTRY_OVERFLOWf 3969
#define ENTRY_TYPEf 3970
#define ENTRY_TYPE_COPYf 3971
#define EN_ALIGN_ERR_UE_S0_HITf 3972
#define EN_ALIGN_ERR_UE_S1_HITf 3973
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 3974
#define EN_BIG_ENDIAN_BUS_4_PIOf 3975
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 3976
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 3977
#define EN_CMLBUF1f 3978
#define EN_CMLBUF2f 3979
#define EN_CMLBUF3f 3980
#define EN_CPU_OPTIMIZATIONf 3981
#define EN_ECC_CHK_DEFIP_DATf 3982
#define EN_ECC_CHK_FP_CNTR_DATf 3983
#define EN_ECC_CHK_FP_POLICY_DATf 3984
#define EN_ECC_CHK_L2DATf 3985
#define EN_ECC_GEN_DEFIP_DATf 3986
#define EN_ECC_GEN_FP_CNTR_DATf 3987
#define EN_ECC_GEN_FP_POLICY_DATf 3988
#define EN_ECC_GEN_L2DATf 3989
#define EN_EFILTERf 3990
#define EN_EXT_SEARCH_REQf 3991
#define EN_IFILTERf 3992
#define EN_IPDAf 3993
#define EN_IPMACDAf 3994
#define EN_IPMACSAf 3995
#define EN_IPMC_AGE_OUTf 3996
#define EN_IPSAf 3997
#define EN_IPTYPEf 3998
#define EN_IPVIDf 3999
#define EN_IP_LNGTH_ADJf 4000
#define EN_L4DSf 4001
#define EN_L4SSf 4002
#define EN_MACDAf 4003
#define EN_MACSAf 4004
#define EN_MAXf 4005
#define EN_MINf 4006
#define EN_NONCPU_OPTIMIZATIONf 4007
#define EN_PCI_RST_ON_INITf 4008
#define EN_PTR_MISMATCHf 4009
#define EN_PURGE_ON_DEDf 4010
#define EN_RD_TCAMf 4011
#define EN_RECURSIVE_COSLC_REQ_TO_MMUf 4012
#define EN_RLD_OPNf 4013
#define EN_SG_OPNf 4014
#define EN_TYPEf 4015
#define EN_VIDf 4016
#define EN_WDQ_EMPTYf 4017
#define EN_XQ_TESTf 4018
#define EN_XQ_TEST2f 4019
#define EN_XQ_TEST3f 4020
#define EOPf 4021
#define EOP_BUF_A_TMf 4022
#define EOP_BUF_B_TMf 4023
#define EOP_BUF_C_TMf 4024
#define EOP_BUF_HI_TMf 4025
#define EOP_BUF_LO_TMf 4026
#define EOP_CELLf 4027
#define EOP_DETECTEDf 4028
#define EOP_MISSING_ERR_CNT_Af 4029
#define EOP_MISSING_ERR_CNT_A_DISINTf 4030
#define EOP_MISSING_ERR_CNT_Bf 4031
#define EOP_MISSING_ERR_CNT_B_DISINTf 4032
#define EOSf 4033
#define EOTf 4034
#define EOT_0f 4035
#define EOT_1f 4036
#define EOT_2f 4037
#define EOT_3f 4038
#define EOT_4f 4039
#define EPIC_ERRORSf 4040
#define EPOCHf 4041
#define EPOCH_LENGTHf 4042
#define EPOCH_SEQNUMf 4043
#define EPORTf 4044
#define EP_CLASS_RESOLUTION_CORRECTED_ERRORf 4045
#define EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf 4046
#define EP_CLASS_RESOLUTION_ENABLE_ECCf 4047
#define EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf 4048
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf 4049
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf 4050
#define EP_CM_BUFFER_CORRECTED_ERRORf 4051
#define EP_CM_BUFFER_CORRECTED_ERROR_DISINTf 4052
#define EP_CM_BUFFER_ENABLE_ECCf 4053
#define EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf 4054
#define EP_CM_BUFFER_UNCORRECTED_ERRORf 4055
#define EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf 4056
#define EP_DEST_PORT_MAP_CORRECTED_ERRORf 4057
#define EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf 4058
#define EP_DEST_PORT_MAP_ENABLE_ECCf 4059
#define EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf 4060
#define EP_DEST_PORT_MAP_UNCORRECTED_ERRORf 4061
#define EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf 4062
#define EP_GP_CTRL_BUF_TMf 4063
#define EP_GP_DATA_BUF_TMf 4064
#define EP_INITBUF_DBEf 4065
#define EP_INITBUF_SBEf 4066
#define EP_INITBUF_TMf 4067
#define EP_INTRf 4068
#define EP_OI2QB_MAP_CORRECTED_ERRORf 4069
#define EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf 4070
#define EP_OI2QB_MAP_ENABLE_ECCf 4071
#define EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf 4072
#define EP_OI2QB_MAP_UNCORRECTED_ERRORf 4073
#define EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf 4074
#define EP_RDE_INFO_INDEXf 4075
#define EP_REQP_BUFFER_CORRECTED_ERRORf 4076
#define EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf 4077
#define EP_REQP_BUFFER_ENABLE_ECCf 4078
#define EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 4079
#define EP_REQP_BUFFER_UNCORRECTED_ERRORf 4080
#define EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf 4081
#define EP_RESI_BUF_TMf 4082
#define EP_STATS_CTRL_CORRECTED_ERRORf 4083
#define EP_STATS_CTRL_CORRECTED_ERROR_DISINTf 4084
#define EP_STATS_CTRL_ENABLE_ECCf 4085
#define EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf 4086
#define EP_STATS_CTRL_UNCORRECTED_ERRORf 4087
#define EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf 4088
#define EP_TO_CMIC_INTRf 4089
#define EP_TO_CMIC_PERR_INTRf 4090
#define EP_TO_PORT_INTF_ENABLEf 4091
#define EP_TREX2_DEBUG_ENABLEf 4092
#define EP_XP_BUFFER_CORRECTED_ERRORf 4093
#define EP_XP_BUFFER_CORRECTED_ERROR_DISINTf 4094
#define EP_XP_BUFFER_ENABLE_ECCf 4095
#define EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 4096
#define EP_XP_BUFFER_UNCORRECTED_ERRORf 4097
#define EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf 4098
#define EP_XP_DATA_BUF_TMf 4099
#define EQ_DEQ_CNT_ERRORf 4100
#define EQ_DEQ_CNT_ERROR_DISINTf 4101
#define EQ_DEQ_CNT_ERROR_MASKf 4102
#define ERB_FULLf 4103
#define ERB_IPCF_PTRf 4104
#define ERB_LIMIT_COUNTf 4105
#define ERB_OVERFLOWf 4106
#define ERB_SHOW_CUR_COUNTf 4107
#define ERB_UNDERRUNf 4108
#define EREQFIFO_END_ADDRf 4109
#define EREQFIFO_START_ADDRf 4110
#define ERESPFIFO_END_ADDRf 4111
#define ERESPFIFO_START_ADDRf 4112
#define ERESP_CAPTURE_TEST_FRAME_DATAf 4113
#define ERESP_TEST_HALT_ENf 4114
#define ERRBITf 4115
#define ERRCOUNTf 4116
#define ERRORf 4117
#define ERRORCODEf 4118
#define ERROREDNEXTCELLPOINTERf 4119
#define ERRORPOINTERf 4120
#define ERRORSf 4121
#define ERROR_ADDRESSf 4122
#define ERROR_ATTENTION_SETf 4123
#define ERROR_BMPf 4124
#define ERROR_CCM_DEFECT_INTRf 4125
#define ERROR_CCM_DEFECT_INT_ENABLEf 4126
#define ERROR_CCM_DEFECT_RECEIVE_CCMf 4127
#define ERROR_CCM_DEFECT_TIMESTAMPf 4128
#define ERROR_CNTf 4129
#define ERR_ADDRf 4130
#define ERR_ADRf 4131
#define ERR_BITMAPf 4132
#define ERR_CNTf 4133
#define ERR_CODEf 4134
#define ERR_DF_0f 4135
#define ERR_DF_1f 4136
#define ERR_DF_2f 4137
#define ERR_DF_3f 4138
#define ERR_DR_0f 4139
#define ERR_DR_1f 4140
#define ERR_DR_2f 4141
#define ERR_DR_3f 4142
#define ERR_INFOf 4143
#define ERR_INFO2_AVAILf 4144
#define ERR_PKT_ENf 4145
#define ERR_THRESHf 4146
#define ERSPAN_ENABLEf 4147
#define ER_SFLOWf 4148
#define ES01C_INTRf 4149
#define ESET_NODE_TYPE0f 4150
#define ESET_NODE_TYPE1f 4151
#define ESET_NODE_TYPE10f 4152
#define ESET_NODE_TYPE11f 4153
#define ESET_NODE_TYPE12f 4154
#define ESET_NODE_TYPE13f 4155
#define ESET_NODE_TYPE14f 4156
#define ESET_NODE_TYPE15f 4157
#define ESET_NODE_TYPE16f 4158
#define ESET_NODE_TYPE17f 4159
#define ESET_NODE_TYPE18f 4160
#define ESET_NODE_TYPE19f 4161
#define ESET_NODE_TYPE2f 4162
#define ESET_NODE_TYPE20f 4163
#define ESET_NODE_TYPE21f 4164
#define ESET_NODE_TYPE22f 4165
#define ESET_NODE_TYPE23f 4166
#define ESET_NODE_TYPE24f 4167
#define ESET_NODE_TYPE25f 4168
#define ESET_NODE_TYPE26f 4169
#define ESET_NODE_TYPE27f 4170
#define ESET_NODE_TYPE28f 4171
#define ESET_NODE_TYPE29f 4172
#define ESET_NODE_TYPE3f 4173
#define ESET_NODE_TYPE30f 4174
#define ESET_NODE_TYPE31f 4175
#define ESET_NODE_TYPE4f 4176
#define ESET_NODE_TYPE5f 4177
#define ESET_NODE_TYPE6f 4178
#define ESET_NODE_TYPE7f 4179
#define ESET_NODE_TYPE8f 4180
#define ESET_NODE_TYPE9f 4181
#define ESET_TYPEf 4182
#define ESM_AGE_ENABLEf 4183
#define ESM_BP_ENABLEf 4184
#define ESM_ELIGIBLEf 4185
#define ESM_ELIGIBLE_MODEf 4186
#define ESM_ENABLEf 4187
#define ESM_RSP_WORDf 4188
#define ESU_ASF_HI_ACCUMf 4189
#define ES_CNTR_PA_BASEf 4190
#define ES_DEBUG_EP_CREDITf 4191
#define ES_ID_FP_CNTRf 4192
#define ES_ID_FP_POLICYf 4193
#define ES_ID_L2_DATAf 4194
#define ES_ID_L3_DATAf 4195
#define ES_PA_BASEf 4196
#define ES_TREX2_DEBUG_ENABLEf 4197
#define ES_WIDTHf 4198
#define ETHERIIf 4199
#define ETHERTYPEf 4200
#define ETH_SPEEDf 4201
#define ETPAXLAT_TMf 4202
#define ETPAXLAT_WWf 4203
#define ET_DPEO_ERRf 4204
#define ET_DPEO_PERRf 4205
#define ET_INST_REQ_COMPLETEf 4206
#define ET_NO_RD_ACKf 4207
#define ET_NO_RVf 4208
#define ET_PAf 4209
#define ET_PA_XLATf 4210
#define ET_RBUS_PERRf 4211
#define ET_RD_DAT_PERRf 4212
#define ET_S0_MWS_ERRf 4213
#define ET_S0_NORV_ERRf 4214
#define ET_S0_RBUS_PERRf 4215
#define ET_S1_MWS_ERRf 4216
#define ET_S1_NORV_ERRf 4217
#define ET_S1_RBUS_PERRf 4218
#define ET_UINST_MEMf 4219
#define ET_WIDTHf 4220
#define EVENT_BLOCKf 4221
#define EVENT_HIGHf 4222
#define EVENT_LOWf 4223
#define EVENT_THRESHf 4224
#define EVENT_THRESHOLDf 4225
#define EVENT_VALUEf 4226
#define EVEN_BUFFER_CNTf 4227
#define EVEN_CH_DATA_SELECTf 4228
#define EVEN_HEAD_PCKT_LENGTHf 4229
#define EVEN_METER_TMf 4230
#define EVEN_PARITYf 4231
#define EVEN_PARITY_0f 4232
#define EVEN_PARITY_1f 4233
#define EVEN_PARITY_2f 4234
#define EVEN_PARITY_3f 4235
#define EVEN_PARITY_LOWERf 4236
#define EVEN_PARITY_UPPERf 4237
#define EVEN_TAIL_PTRf 4238
#define EVMASKf 4239
#define EVTX_ENTRY_SRCH_AVAIL_BITSf 4240
#define EVXLT_BYPASSf 4241
#define EWRAPf 4242
#define EXCL_IPMC_BITf 4243
#define EXCL_NON_PENDINGf 4244
#define EXCL_PENDINGf 4245
#define EXCL_STATICf 4246
#define EXC_DEFf 4247
#define EXPf 4248
#define EXPANDED_QE2K_ESET_SPACEf 4249
#define EXPECTED_ADDROUTf 4250
#define EXPECTED_AINDEXf 4251
#define EXPECTED_DATAf 4252
#define EXPIREf 4253
#define EXPORT_FIFO_DISABLEf 4254
#define EXPORT_TMf 4255
#define EXPORT_TM0f 4256
#define EXPORT_TM1f 4257
#define EXP_DATAf 4258
#define EXP_ENABLE_PARITYf 4259
#define EXP_ERRf 4260
#define EXP_FORCE_PARITY_ERRORf 4261
#define EXP_MAPPING_PTRf 4262
#define EXP_UNCORRECTED_ERRORf 4263
#define EXP_UNCORRECTED_ERROR_DISINTf 4264
#define EXTENDED_DCB_ENABLEf 4265
#define EXTFP_CNTR_DEDf 4266
#define EXTFP_CNTR_SECf 4267
#define EXTFP_POLICY_DEDf 4268
#define EXTFP_POLICY_SECf 4269
#define EXTRA_CLKSRCSELf 4270
#define EXT_COUNTER_MODEf 4271
#define EXT_DISf 4272
#define EXT_DST_HIT_BITSf 4273
#define EXT_IFP_ACTION_TMf 4274
#define EXT_IFP_ACT_PAR_ERRf 4275
#define EXT_L2_FWD_ENf 4276
#define EXT_L2_MOD_FIFOf 4277
#define EXT_LU_ERRf 4278
#define EXT_MDIO_MSTR_DISf 4279
#define EXT_PARITY_DISf 4280
#define EXT_QGPHY_CLK_SEL_CLK125f 4281
#define EXT_RESET_L_LPBACKf 4282
#define EXT_SRC_HIT_BITSf 4283
#define EXT_TABLE_CONFIGf 4284
#define EXT_TCAM_INT_POLf 4285
#define EXT_TCAM_MODEf 4286
#define EXT_TCAM_NONIPf 4287
#define EXT_TCAM_RESETf 4288
#define EXT_TCAM_RSTf 4289
#define EXT_TCAM_SE_O_L_PINf 4290
#define EXT_TCAM_SLOWf 4291
#define E_Tf 4292
#define F0f 4293
#define F0_MASKf 4294
#define F1f 4295
#define F1_MASKf 4296
#define F2f 4297
#define F2_MASKf 4298
#define F3f 4299
#define F3_MASKf 4300
#define F4f 4301
#define F4_MASKf 4302
#define FABRIC_GRANT_REQ_STATUSf 4303
#define FABRIC_GRANT_REQ_STATUS_DISINTf 4304
#define FAB_DP3_ECN_EXCEEDEDf 4305
#define FAB_DP3_PDROPf 4306
#define FAB_DP3_TMAX_EXCEEDEDf 4307
#define FAILED_ADDRESSf 4308
#define FAILED_DATAf 4309
#define FAILOVER_SET_SIZEf 4310
#define FAIL_ADDRf 4311
#define FASTREROUTE_LABELf 4312
#define FAST_BIST_ENf 4313
#define FB_A0_COMPATIBLEf 4314
#define FCD_DBUS_DPRf 4315
#define FCD_DPEO_0f 4316
#define FCD_DPEO_1f 4317
#define FCD_IBUSf 4318
#define FCD_RBUSf 4319
#define FCD_RD_ACKf 4320
#define FCD_RVf 4321
#define FCD_SMFL_0f 4322
#define FCD_SMFL_1f 4323
#define FCOS_LENGTHf 4324
#define FCOS_OFFSETf 4325
#define FCRAM_MODEf 4326
#define FCRXf 4327
#define FCS_CORRUPT_URUN_ENf 4328
#define FCTXf 4329
#define FCT_CORRECTED_ERRORf 4330
#define FCT_CORRECTED_ERROR_DISINTf 4331
#define FCT_ENABLE_ECCf 4332
#define FCT_FORCE_UNCORRECTABLE_ERRORf 4333
#define FCT_TMf 4334
#define FCT_UNCORRECTED_ERRORf 4335
#define FCT_UNCORRECTED_ERROR_DISINTf 4336
#define FC_BASE_CORRECTED_ERRORf 4337
#define FC_BASE_CORRECTED_ERROR_DISINTf 4338
#define FC_BASE_ENABLE_ECCf 4339
#define FC_BASE_FORCE_UNCORRECTABLE_ERRORf 4340
#define FC_BASE_TM_ENABLEf 4341
#define FC_BASE_UNCORRECTED_ERRORf 4342
#define FC_BASE_UNCORRECTED_ERROR_DISINTf 4343
#define FC_CLASSf 4344
#define FC_ENABLEf 4345
#define FC_EVEN_PORT_STATE_MASKf 4346
#define FC_HC_MODEf 4347
#define FC_LL_INTF_ENABLEf 4348
#define FC_LL_MSG_INTF0f 4349
#define FC_LL_MSG_INTF1f 4350
#define FC_LL_MSG_INTF2f 4351
#define FC_LL_MSG_INTF3f 4352
#define FC_LL_STATUS_THRESH_IF1f 4353
#define FC_LL_STATUS_THRESH_IF2f 4354
#define FC_LL_STATUS_THRESH_IF3f 4355
#define FC_LL_STATUS_THRESH_IF4f 4356
#define FC_MAX_PORT_ENABLEf 4357
#define FC_MC_ENABLE_MERGEf 4358
#define FC_MSG_TYPEf 4359
#define FC_NUMf 4360
#define FC_STATEf 4361
#define FC_STATE_XLATEf 4362
#define FC_XPORT_SELECTf 4363
#define FDf 4364
#define FDM_TREX2_DEBUG_ENABLEf 4365
#define FD_EN_EB_INTERFACEf 4366
#define FD_EN_FF_INTERFACEf 4367
#define FD_EN_FR_INTERFACEf 4368
#define FD_MAX_MVRf 4369
#define FD_PER_PORT_DROP_COUNT1_SELf 4370
#define FD_PER_PORT_DROP_COUNT2_SELf 4371
#define FD_RED_DPf 4372
#define FD_UNIQUE_OIf 4373
#define FD_YELLOW_DPf 4374
#define FFf 4375
#define FFP_DEBUG_LATENCYf 4376
#define FFP_DEBUG_LATENCY_ENf 4377
#define FFP_DONE_FAILUREf 4378
#define FFP_IRULE0_ERRf 4379
#define FFP_IRULE1_ERRf 4380
#define FFP_MASK_SELECTf 4381
#define FFP_METER0_ERRf 4382
#define FFP_METER1_ERRf 4383
#define FFP_PHASEf 4384
#define FFP_RULE_INITf 4385
#define FFP_STP_MASK_ENf 4386
#define FFP_STP_MASK_ENABLEf 4387
#define FF_CONTROL_MEM_CORRECTED_ERRORf 4388
#define FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf 4389
#define FF_CONTROL_MEM_ENABLE_ECCf 4390
#define FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf 4391
#define FF_CONTROL_MEM_UNCORRECTED_ERRORf 4392
#define FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf 4393
#define FF_DEFERAL_QUEUE0_CORRECTED_ERRORf 4394
#define FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf 4395
#define FF_DEFERAL_QUEUE0_ENABLE_ECCf 4396
#define FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf 4397
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf 4398
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf 4399
#define FF_DEFERAL_QUEUE10_CORRECTED_ERRORf 4400
#define FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf 4401
#define FF_DEFERAL_QUEUE10_ENABLE_ECCf 4402
#define FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf 4403
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf 4404
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf 4405
#define FF_DEFERAL_QUEUE1_CORRECTED_ERRORf 4406
#define FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf 4407
#define FF_DEFERAL_QUEUE1_ENABLE_ECCf 4408
#define FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf 4409
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf 4410
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf 4411
#define FF_DEFERAL_QUEUE2_CORRECTED_ERRORf 4412
#define FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf 4413
#define FF_DEFERAL_QUEUE2_ENABLE_ECCf 4414
#define FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf 4415
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf 4416
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf 4417
#define FF_DEFERAL_QUEUE3_CORRECTED_ERRORf 4418
#define FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf 4419
#define FF_DEFERAL_QUEUE3_ENABLE_ECCf 4420
#define FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf 4421
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf 4422
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf 4423
#define FF_DEFERAL_QUEUE4_CORRECTED_ERRORf 4424
#define FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf 4425
#define FF_DEFERAL_QUEUE4_ENABLE_ECCf 4426
#define FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf 4427
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf 4428
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf 4429
#define FF_DEFERAL_QUEUE5_CORRECTED_ERRORf 4430
#define FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf 4431
#define FF_DEFERAL_QUEUE5_ENABLE_ECCf 4432
#define FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf 4433
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf 4434
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf 4435
#define FF_DEFERAL_QUEUE6_CORRECTED_ERRORf 4436
#define FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf 4437
#define FF_DEFERAL_QUEUE6_ENABLE_ECCf 4438
#define FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf 4439
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf 4440
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf 4441
#define FF_DEFERAL_QUEUE7_CORRECTED_ERRORf 4442
#define FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf 4443
#define FF_DEFERAL_QUEUE7_ENABLE_ECCf 4444
#define FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf 4445
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf 4446
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf 4447
#define FF_DEFERAL_QUEUE8_CORRECTED_ERRORf 4448
#define FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf 4449
#define FF_DEFERAL_QUEUE8_ENABLE_ECCf 4450
#define FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf 4451
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf 4452
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf 4453
#define FF_DEFERAL_QUEUE9_CORRECTED_ERRORf 4454
#define FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf 4455
#define FF_DEFERAL_QUEUE9_ENABLE_ECCf 4456
#define FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf 4457
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf 4458
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf 4459
#define FF_ENABLEf 4460
#define FF_FC_MEM_CORRECTED_ERRORf 4461
#define FF_FC_MEM_CORRECTED_ERROR_DISINTf 4462
#define FF_FC_MEM_ENABLE_ECCf 4463
#define FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf 4464
#define FF_FC_MEM_UNCORRECTED_ERRORf 4465
#define FF_FC_MEM_UNCORRECTED_ERROR_DISINTf 4466
#define FF_FIX_EOP_ENABLEf 4467
#define FF_TREX2_DEBUG_ENABLEf 4468
#define FH_TESTf 4469
#define FH_TEST_0f 4470
#define FH_TEST_1f 4471
#define FH_TEST_2f 4472
#define FH_TEST_3f 4473
#define FH_TEST_4f 4474
#define FID_IDf 4475
#define FIELD0f 4476
#define FIELD1f 4477
#define FIELD2f 4478
#define FIELD3f 4479
#define FIELD4f 4480
#define FIELD5f 4481
#define FIELD6f 4482
#define FIELD7f 4483
#define FIELDS_ACTIONf 4484
#define FIELD_OFFSETf 4485
#define FIELD_SELECTf 4486
#define FIFOCOUNTf 4487
#define FIFOEMPTYf 4488
#define FIFOOVERFLOWf 4489
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 4490
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 4491
#define FIFO_CH0_DMA_INTRf 4492
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 4493
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 4494
#define FIFO_CH1_DMA_INTRf 4495
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 4496
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 4497
#define FIFO_CH2_DMA_INTRf 4498
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 4499
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 4500
#define FIFO_CH3_DMA_INTRf 4501
#define FIFO_CLASSf 4502
#define FIFO_COUNTf 4503
#define FIFO_DMA0_MEM_TMf 4504
#define FIFO_DMA1_MEM_TMf 4505
#define FIFO_DMA2_MEM_TMf 4506
#define FIFO_DMA3_MEM_TMf 4507
#define FIFO_DROP_STATEf 4508
#define FIFO_HIGH_WATERMARKf 4509
#define FIFO_LEVELf 4510
#define FIFO_MASKf 4511
#define FIFO_MODEf 4512
#define FIFO_NUM_SELf 4513
#define FIFO_NUM_VALUEf 4514
#define FIFO_OVERFLOWf 4515
#define FIFO_RD_DMA_NACK_FATALf 4516
#define FIFO_REASON_CODEf 4517
#define FIFO_SHAPER0_CORRECTED_ERRORf 4518
#define FIFO_SHAPER0_CORRECTED_ERROR_DISINTf 4519
#define FIFO_SHAPER0_ENABLE_ECCf 4520
#define FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf 4521
#define FIFO_SHAPER0_TM_ENABLEf 4522
#define FIFO_SHAPER0_UNCORRECTED_ERRORf 4523
#define FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf 4524
#define FIFO_SHAPER1_CORRECTED_ERRORf 4525
#define FIFO_SHAPER1_CORRECTED_ERROR_DISINTf 4526
#define FIFO_SHAPER1_ENABLE_ECCf 4527
#define FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf 4528
#define FIFO_SHAPER1_TM_ENABLEf 4529
#define FIFO_SHAPER1_UNCORRECTED_ERRORf 4530
#define FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf 4531
#define FIFO_SHAPER2_CORRECTED_ERRORf 4532
#define FIFO_SHAPER2_CORRECTED_ERROR_DISINTf 4533
#define FIFO_SHAPER2_ENABLE_ECCf 4534
#define FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf 4535
#define FIFO_SHAPER2_TM_ENABLEf 4536
#define FIFO_SHAPER2_UNCORRECTED_ERRORf 4537
#define FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf 4538
#define FIFO_SHAPER3_CORRECTED_ERRORf 4539
#define FIFO_SHAPER3_CORRECTED_ERROR_DISINTf 4540
#define FIFO_SHAPER3_ENABLE_ECCf 4541
#define FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf 4542
#define FIFO_SHAPER3_TM_ENABLEf 4543
#define FIFO_SHAPER3_UNCORRECTED_ERRORf 4544
#define FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf 4545
#define FIFO_THRESHf 4546
#define FIFO_THRESH_OFFSET_REDf 4547
#define FIFO_THRESH_OFFSET_YELLOWf 4548
#define FIFO_THRESH_RESET_OFFSETf 4549
#define FIFO_WERR_CORRECTED_ERRORf 4550
#define FIFO_WERR_CORRECTED_ERROR_DISINTf 4551
#define FIFO_WERR_ENABLE_ECCf 4552
#define FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf 4553
#define FIFO_WERR_TM_ENABLEf 4554
#define FIFO_WERR_UNCORRECTED_ERRORf 4555
#define FIFO_WERR_UNCORRECTED_ERROR_DISINTf 4556
#define FILL_LEVELf 4557
#define FILL_THRESH_HITf 4558
#define FILTERf 4559
#define FILTER_ENABLEf 4560
#define FIL_ENf 4561
#define FIRSTf 4562
#define FIRSTCI_SEQREADMASK0f 4563
#define FIRSTCI_SEQREADMASK1f 4564
#define FIRSTCI_SEQREADMASK2f 4565
#define FIRSTCI_SEQREADMASK3f 4566
#define FIRSTCI_SEQREADMASK4f 4567
#define FIRSTCI_SEQREADMASK5f 4568
#define FIRSTCI_SEQREADMASK6f 4569
#define FIRSTCI_SEQREADMASK7f 4570
#define FIRSTCI_SEQREADMASK8f 4571
#define FIRSTCI_SEQREADMASK9f 4572
#define FIRSTCI_SEQSTART0f 4573
#define FIRSTCI_SEQSTART1f 4574
#define FIRSTCI_SEQSTART2f 4575
#define FIRSTCI_SEQSTART3f 4576
#define FIRSTCI_SEQSTART4f 4577
#define FIRSTCI_SEQSTART5f 4578
#define FIRSTCI_SEQSTART6f 4579
#define FIRSTCI_SEQSTART7f 4580
#define FIRSTCI_SEQSTART8f 4581
#define FIRSTCI_SEQSTART9f 4582
#define FIRSTENDf 4583
#define FIRSTSTARTf 4584
#define FIRST_CHILD_NODEf 4585
#define FIRST_DEQf 4586
#define FIRST_FRAG_SIZEf 4587
#define FIRST_MASKf 4588
#define FIRST_MA_INDEXf 4589
#define FIRST_PACKETf 4590
#define FIRST_RMEP_INDEXf 4591
#define FIRST_VALUEf 4592
#define FIXEDf 4593
#define FIXED_MASKf 4594
#define FIX_IPMCf 4595
#define FLCHKf 4596
#define FLOOD_BPDUf 4597
#define FLOW_BKT_FULL_MODEf 4598
#define FLOW_ENf 4599
#define FLOW_LABELf 4600
#define FLOW_METER_IDXf 4601
#define FLOW_RATE_ENABLEf 4602
#define FLOW_TMf 4603
#define FLUSHf 4604
#define FLUSHER_ENABLEf 4605
#define FLUSHPENDING_CORRECTED_ERRORf 4606
#define FLUSHPENDING_CORRECTED_ERROR_DISINTf 4607
#define FLUSHPENDING_ENABLE_ECCf 4608
#define FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf 4609
#define FLUSHPENDING_UNCORRECTED_ERRORf 4610
#define FLUSHPENDING_UNCORRECTED_ERROR_DISINTf 4611
#define FLUSHPEND_MEM_TMf 4612
#define FLUSH_DEQR_DROP_CNTf 4613
#define FLUSH_DROP_ENQR_CNTf 4614
#define FLUSH_FIFO_DONEf 4615
#define FLUSH_FIFO_ENABLEf 4616
#define FLUSH_FIFO_NUMf 4617
#define FLUSH_MASKf 4618
#define FLUSH_PENDINGf 4619
#define FLUSH_VALUEf 4620
#define FMASKf 4621
#define FN0f 4622
#define FN1f 4623
#define FORCE_ERRf 4624
#define FORCE_ERRORf 4625
#define FORCE_FULL_STATUS_DEBUGf 4626
#define FORCE_LINK_ENABLE_Af 4627
#define FORCE_LINK_ENABLE_Bf 4628
#define FORCE_LINK_EN_Af 4629
#define FORCE_LINK_EN_Bf 4630
#define FORCE_MSM_BYTE_ALIGNMENTf 4631
#define FORCE_NOT_READYf 4632
#define FORCE_PFC_XONf 4633
#define FORCE_PPP_XONf 4634
#define FORCE_PP_XONf 4635
#define FORCE_RX_PLANEf 4636
#define FORCE_RX_PLANE_VALUEf 4637
#define FORCE_SOT_EVENf 4638
#define FORCE_SPEED_STRAPf 4639
#define FORCE_STATIC_MH_PFMf 4640
#define FORCE_TIME_ALIGNMENT_EVENf 4641
#define FORCE_TIME_ALIGNMENT_ODDf 4642
#define FORCE_TX_PLANEf 4643
#define FORCE_TX_PLANE_VALUEf 4644
#define FOREVERf 4645
#define FORMATf 4646
#define FOUR_BYTE_REMOVE_ENABLEf 4647
#define FOUR_BYTE_REMOVE_OFFSETf 4648
#define FP0RSPFIFOCOUNT_GTE_HITHRf 4649
#define FP0RSPFIFO_FULLf 4650
#define FP0RSPFIFO_OVERFLOWf 4651
#define FP0RSPFIFO_TMf 4652
#define FP1RSPFIFOCOUNT_GTE_HITHRf 4653
#define FP1RSPFIFO_FULLf 4654
#define FP1RSPFIFO_OVERFLOWf 4655
#define FP1RSPFIFO_TMf 4656
#define FPCF_ENf 4657
#define FPCF_RDMODEf 4658
#define FPCREQFIFO_BK2BK_WRf 4659
#define FPCREQFIFO_EMPTYf 4660
#define FPCREQFIFO_FULLf 4661
#define FPCREQFIFO_OVERFLOWf 4662
#define FPCREQFIFO_RD_DISABLEf 4663
#define FPCREQFIFO_SHOW_CUR_COUNTf 4664
#define FPCREQFIFO_TMf 4665
#define FP_CAM_BIST_DONEf 4666
#define FP_CAM_BIST_DONE_STATUSf 4667
#define FP_CAM_BIST_ENABLE_BITSf 4668
#define FP_CAM_BIST_ENABLE_SLICE_0f 4669
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 4670
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 4671
#define FP_CAM_BIST_ENABLE_SLICE_1f 4672
#define FP_CAM_BIST_ENABLE_SLICE_10f 4673
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 4674
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 4675
#define FP_CAM_BIST_ENABLE_SLICE_11f 4676
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 4677
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 4678
#define FP_CAM_BIST_ENABLE_SLICE_12f 4679
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 4680
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 4681
#define FP_CAM_BIST_ENABLE_SLICE_13f 4682
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 4683
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 4684
#define FP_CAM_BIST_ENABLE_SLICE_14f 4685
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 4686
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 4687
#define FP_CAM_BIST_ENABLE_SLICE_15f 4688
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 4689
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 4690
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 4691
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 4692
#define FP_CAM_BIST_ENABLE_SLICE_2f 4693
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 4694
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 4695
#define FP_CAM_BIST_ENABLE_SLICE_3f 4696
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 4697
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 4698
#define FP_CAM_BIST_ENABLE_SLICE_4f 4699
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 4700
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 4701
#define FP_CAM_BIST_ENABLE_SLICE_5f 4702
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 4703
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 4704
#define FP_CAM_BIST_ENABLE_SLICE_6f 4705
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 4706
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 4707
#define FP_CAM_BIST_ENABLE_SLICE_7f 4708
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 4709
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 4710
#define FP_CAM_BIST_ENABLE_SLICE_8f 4711
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 4712
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 4713
#define FP_CAM_BIST_ENABLE_SLICE_9f 4714
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 4715
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 4716
#define FP_CAM_BIST_GOf 4717
#define FP_CAM_BIST_GO_STATUSf 4718
#define FP_CAM_BIST_SKIP_COUNTf 4719
#define FP_CAM_CONTROL_SLICE_0f 4720
#define FP_CAM_CONTROL_SLICE_1f 4721
#define FP_CAM_CONTROL_SLICE_10f 4722
#define FP_CAM_CONTROL_SLICE_11f 4723
#define FP_CAM_CONTROL_SLICE_12f 4724
#define FP_CAM_CONTROL_SLICE_13f 4725
#define FP_CAM_CONTROL_SLICE_14f 4726
#define FP_CAM_CONTROL_SLICE_15f 4727
#define FP_CAM_CONTROL_SLICE_2f 4728
#define FP_CAM_CONTROL_SLICE_3f 4729
#define FP_CAM_CONTROL_SLICE_4f 4730
#define FP_CAM_CONTROL_SLICE_5f 4731
#define FP_CAM_CONTROL_SLICE_6f 4732
#define FP_CAM_CONTROL_SLICE_7f 4733
#define FP_CAM_CONTROL_SLICE_8f 4734
#define FP_CAM_CONTROL_SLICE_9f 4735
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 4736
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 4737
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 4738
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 4739
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 4740
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 4741
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 4742
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 4743
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 4744
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 4745
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 4746
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 4747
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 4748
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 4749
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 4750
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 4751
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 4752
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 4753
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 4754
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 4755
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 4756
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 4757
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 4758
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 4759
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 4760
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 4761
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 4762
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 4763
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 4764
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 4765
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 4766
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 4767
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 4768
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 4769
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 4770
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 4771
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 4772
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 4773
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 4774
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 4775
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 4776
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 4777
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 4778
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 4779
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 4780
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 4781
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 4782
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 4783
#define FP_CAM_ENABLE_SLICE_0f 4784
#define FP_CAM_ENABLE_SLICE_1f 4785
#define FP_CAM_ENABLE_SLICE_10f 4786
#define FP_CAM_ENABLE_SLICE_11f 4787
#define FP_CAM_ENABLE_SLICE_12f 4788
#define FP_CAM_ENABLE_SLICE_13f 4789
#define FP_CAM_ENABLE_SLICE_14f 4790
#define FP_CAM_ENABLE_SLICE_15f 4791
#define FP_CAM_ENABLE_SLICE_2f 4792
#define FP_CAM_ENABLE_SLICE_3f 4793
#define FP_CAM_ENABLE_SLICE_4f 4794
#define FP_CAM_ENABLE_SLICE_5f 4795
#define FP_CAM_ENABLE_SLICE_6f 4796
#define FP_CAM_ENABLE_SLICE_7f 4797
#define FP_CAM_ENABLE_SLICE_8f 4798
#define FP_CAM_ENABLE_SLICE_9f 4799
#define FP_CAM_S10_STATUSf 4800
#define FP_CAM_S12_STATUSf 4801
#define FP_CAM_S14_STATUSf 4802
#define FP_CAM_S15_STATUSf 4803
#define FP_CAM_S2_STATUSf 4804
#define FP_CAM_S3_STATUSf 4805
#define FP_CAM_S5_STATUSf 4806
#define FP_CAM_S6_STATUSf 4807
#define FP_CAM_S8_STATUSf 4808
#define FP_FIELDSEL_TMf 4809
#define FP_FIELD_SEL_PAR_ERRf 4810
#define FP_FIXED_KEY_EXPANSIONf 4811
#define FP_INNER_VLAN_OVERLAY_ENABLEf 4812
#define FP_KEY_FORCE_VIDf 4813
#define FP_LOOKUP_ENABLE_ALL_SLICESf 4814
#define FP_LOOKUP_ENABLE_SLICE_0f 4815
#define FP_LOOKUP_ENABLE_SLICE_1f 4816
#define FP_LOOKUP_ENABLE_SLICE_10f 4817
#define FP_LOOKUP_ENABLE_SLICE_11f 4818
#define FP_LOOKUP_ENABLE_SLICE_12f 4819
#define FP_LOOKUP_ENABLE_SLICE_13f 4820
#define FP_LOOKUP_ENABLE_SLICE_14f 4821
#define FP_LOOKUP_ENABLE_SLICE_15f 4822
#define FP_LOOKUP_ENABLE_SLICE_2f 4823
#define FP_LOOKUP_ENABLE_SLICE_3f 4824
#define FP_LOOKUP_ENABLE_SLICE_4f 4825
#define FP_LOOKUP_ENABLE_SLICE_5f 4826
#define FP_LOOKUP_ENABLE_SLICE_6f 4827
#define FP_LOOKUP_ENABLE_SLICE_7f 4828
#define FP_LOOKUP_ENABLE_SLICE_8f 4829
#define FP_LOOKUP_ENABLE_SLICE_9f 4830
#define FP_METER_SPAREf 4831
#define FP_MODIDf 4832
#define FP_NON_ROTATED_CAM_CONTROL_f 4833
#define FP_POLICY_TABLE_TMf 4834
#define FP_POLICY_TABLE_WWf 4835
#define FP_PORT_FIELD_SEL_INDEXf 4836
#define FP_PORT_FIELD_SEL_MODEf 4837
#define FP_PORT_SELECT_TYPEf 4838
#define FP_REFRESH_ENABLEf 4839
#define FP_REFRESH_ERRf 4840
#define FP_ROTATED_CAM_CONTROL_f 4841
#define FP_SLICE_ENABLE_ALL_SLICESf 4842
#define FP_SLICE_ENABLE_SLICE_0f 4843
#define FP_SLICE_ENABLE_SLICE_1f 4844
#define FP_SLICE_ENABLE_SLICE_10f 4845
#define FP_SLICE_ENABLE_SLICE_11f 4846
#define FP_SLICE_ENABLE_SLICE_12f 4847
#define FP_SLICE_ENABLE_SLICE_13f 4848
#define FP_SLICE_ENABLE_SLICE_14f 4849
#define FP_SLICE_ENABLE_SLICE_15f 4850
#define FP_SLICE_ENABLE_SLICE_2f 4851
#define FP_SLICE_ENABLE_SLICE_3f 4852
#define FP_SLICE_ENABLE_SLICE_4f 4853
#define FP_SLICE_ENABLE_SLICE_5f 4854
#define FP_SLICE_ENABLE_SLICE_6f 4855
#define FP_SLICE_ENABLE_SLICE_7f 4856
#define FP_SLICE_ENABLE_SLICE_8f 4857
#define FP_SLICE_ENABLE_SLICE_9f 4858
#define FP_SNAP_OTHER_DECODE_ENABLEf 4859
#define FP_UDF_CAM_TMf 4860
#define FP_UDF_PAR_ERRf 4861
#define FP_UDF_RAM_TMf 4862
#define FP_UDF_TMf 4863
#define FRAC_NSf 4864
#define FRAGMENTf 4865
#define FRAGMENT_IDf 4866
#define FRAGMENT_ID_ECC_ENf 4867
#define FRAGMENT_ID_TMf 4868
#define FRAGMENT_MASKf 4869
#define FRAGM_DISCf 4870
#define FRAGM_IDf 4871
#define FRAG_HEADER_ECC_ENf 4872
#define FRAG_HEADER_TMf 4873
#define FRAG_ID_MASKf 4874
#define FRAG_PACKET_ECC_ENf 4875
#define FRAG_PACKET_TMf 4876
#define FRAG_VALIDf 4877
#define FRAMECRCERRORf 4878
#define FRAMECRCERRORSf 4879
#define FRAMETYPEf 4880
#define FRAME_TYPEf 4881
#define FREEf 4882
#define FREELISTf 4883
#define FREE_LIST_BPf 4884
#define FREE_LIST_BP_HYSTERESISf 4885
#define FREE_LIST_BP_THRESHOLDf 4886
#define FREE_LIST_DEPTHf 4887
#define FREE_LIST_ENABLEf 4888
#define FREE_LIST_HEAD_PTRf 4889
#define FREE_LIST_HW_INIT_ENABLEf 4890
#define FREE_LIST_INITf 4891
#define FREE_LIST_LOW_WATERMARKf 4892
#define FREE_LIST_LOW_WATERMARK_UPDf 4893
#define FREE_LIST_OUT_OF_RANGEf 4894
#define FREE_LIST_OUT_OF_RANGE_DISINTf 4895
#define FREE_LIST_OUT_OF_RANGE_HALT_ENf 4896
#define FREE_LIST_OVERFLOWf 4897
#define FREE_LIST_OVERFLOW_DISINTf 4898
#define FREE_LIST_OVERFLOW_HALT_ENf 4899
#define FREE_LIST_TAIL_PTRf 4900
#define FREE_LIST_UNDERFLOW_PKT_CNTf 4901
#define FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf 4902
#define FREE_PTRf 4903
#define FREQDETRESTART_ENf 4904
#define FREQDETRETRY_ENf 4905
#define FREQ_DET_DISf 4906
#define FREQ_MONITOR_ENf 4907
#define FRM_TAG_0f 4908
#define FRM_TAG_1f 4909
#define FROM_PORT_REQUESTSf 4910
#define FRXDf 4911
#define FRXDVf 4912
#define FRXENDf 4913
#define FRXERRORf 4914
#define FR_DMT_MEM_CORRECTED_ERRORf 4915
#define FR_DMT_MEM_CORRECTED_ERROR_DINSTf 4916
#define FR_DMT_MEM_ECC_ERROR_ADDRESSf 4917
#define FR_DMT_MEM_ENABLE_ECCf 4918
#define FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf 4919
#define FR_DMT_MEM_UNCORRECTED_ERRORf 4920
#define FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf 4921
#define FR_SF_BUFFER_ENABLE_ECCf 4922
#define FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf 4923
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf 4924
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf 4925
#define FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf 4926
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf 4927
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf 4928
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf 4929
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf 4930
#define FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf 4931
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf 4932
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf 4933
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf 4934
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf 4935
#define FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf 4936
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf 4937
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf 4938
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf 4939
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf 4940
#define FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf 4941
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf 4942
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf 4943
#define FR_TREX2_DEBUG_ENABLEf 4944
#define FSELf 4945
#define FULLf 4946
#define FULLDf 4947
#define FULLUPDf 4948
#define FULL_CNTf 4949
#define FULL_DUPf 4950
#define FULL_ENABLEf 4951
#define FULL_FLAGf 4952
#define FULL_KEYf 4953
#define FULL_LEVELf 4954
#define FULL_MASKf 4955
#define FULL_MODEf 4956
#define FULL_NODEf 4957
#define FULL_STATEf 4958
#define FULL_STATUSf 4959
#define FULL_THRESHf 4960
#define FULL_UPD_FIFO_ERRORf 4961
#define FULL_UPD_FIFO_ERROR_DISINTf 4962
#define FUSE_BITSf 4963
#define FUSE_DATA_ORf 4964
#define FWDf 4965
#define FWD_WITH_PKT_VIDf 4966
#define F_STAT_REGf 4967
#define F_STAT_REG_64Bf 4968
#define GAINf 4969
#define GAINED_BYTE_ALIGNMENT_EVENTf 4970
#define GAINED_TIME_ALIGNMENT_EVEN_EVENTf 4971
#define GAINED_TIME_ALIGNMENT_ODD_EVENTf 4972
#define GBODE_TXFIFOf 4973
#define GBOD_RXFIFOf 4974
#define GBP_FULLf 4975
#define GBP_OKf 4976
#define GBUFFS_CORRECTED_ERRORf 4977
#define GBUFFS_CORRECTED_ERROR_DISINTf 4978
#define GBUFFS_ENABLE_ECCf 4979
#define GBUFFS_FORCE_UNCORRECTABLE_ERRORf 4980
#define GBUFFS_UNCORRECTED_ERRORf 4981
#define GBUFFS_UNCORRECTED_ERROR_DISINTf 4982
#define GBUFF_MEM_TMf 4983
#define GENSTATUSMEG_ENf 4984
#define GEN_CALL_ENf 4985
#define GE_PORT_BLOCK_MASKf 4986
#define GFPORT_CLOCK_CONFIGf 4987
#define GGPSTROBEf 4988
#define GGP_ENABLEf 4989
#define GGP_OUT_OF_RANGE_MCf 4990
#define GGP_OUT_OF_RANGE_MC_DISINTf 4991
#define GGP_SEEN_ILLEGAL_PRIf 4992
#define GGP_TS_GRANT_TOO_SOONf 4993
#define GGP_TS_GRANT_TOO_SOON_DISINTf 4994
#define GLOBAL_COUNTERf 4995
#define GLOBAL_HDRM_COUNTf 4996
#define GLOBAL_HDRM_LIMITf 4997
#define GLOBAL_PKT_HDR_ADJUSTf 4998
#define GLOBAL_PKT_HDR_ADJUST_SIGNf 4999
#define GLOBAL_ROUTEf 5000
#define GLOBAL_ROUTE0f 5001
#define GLOBAL_ROUTE1f 5002
#define GLOBAL_SHARED_FILL_STATE_ENf 5003
#define GLOBAL_THRESH_HIf 5004
#define GLOBAL_THRESH_LOf 5005
#define GLPf 5006
#define GLVRf 5007
#define GMII_PORT_BLOCK_MASKf 5008
#define GMRf 5009
#define GMR2f 5010
#define GMT_CORRECTED_ERRORf 5011
#define GMT_CORRECTED_ERROR_DISINTf 5012
#define GMT_ENABLE_ECCf 5013
#define GMT_FORCE_UNCORRECTABLE_ERRORf 5014
#define GMT_TMf 5015
#define GMT_UNCORRECTED_ERRORf 5016
#define GMT_UNCORRECTED_ERROR_DISINTf 5017
#define GOf 5018
#define GOT_LOCKf 5019
#define GP0_ECC_ENf 5020
#define GP0_RESETf 5021
#define GP0_TMf 5022
#define GP1_ECC_ENf 5023
#define GP1_RESETf 5024
#define GP1_TMf 5025
#define GPENf 5026
#define GPIf 5027
#define GPIC_ERRORSf 5028
#define GPOf 5029
#define GPORT_ENf 5030
#define GPORT_MODE_BITSf 5031
#define GPORT_THRESHOLDf 5032
#define GP_CHANGE_DOT1Pf 5033
#define GP_CHANGE_DSCPf 5034
#define GP_DROPf 5035
#define GP_NEW_DOT1Pf 5036
#define GP_NEW_DSCPf 5037
#define GP_STARTCNTf 5038
#define GRANT2_ENABLEf 5039
#define GRANT40f 5040
#define GRANTTAG7_SWITCH_ENABLEf 5041
#define GRANT_CMD_CNTf 5042
#define GRANT_CTXT_OVERRUNf 5043
#define GRANT_CTXT_OVERRUN_DISINTf 5044
#define GRANT_CTXT_UNDERRUNf 5045
#define GRANT_CTXT_UNDERRUN_DISINTf 5046
#define GRANT_DYNAMICf 5047
#define GRANT_SCENARIOf 5048
#define GRANT_SFI_DELAYf 5049
#define GRANT_STATUSf 5050
#define GRANT_STATUS_DISINTf 5051
#define GRANT_STBf 5052
#define GRANT_TO_DEQDONE_ERRORf 5053
#define GRANT_TO_DEQDONE_ERROR_DISINTf 5054
#define GRANT_TO_DEQDONE_ERROR_MASKf 5055
#define GRANT_TO_DEQ_WATERMARKf 5056
#define GREEN_DROPENDPOINTf 5057
#define GREEN_DROPSTARTPOINTf 5058
#define GREEN_MAXDROPRATEf 5059
#define GREEN_TO_PIDf 5060
#define GRE_PAYLOAD_IPV4f 5061
#define GRE_PAYLOAD_IPV6f 5062
#define GRE_RSV_EQ_0f 5063
#define GRE_SOURCE_ROUTING_TOCPUf 5064
#define GRE_TUNNELf 5065
#define GRE_TUNNEL_MASKf 5066
#define GRE_VER1f 5067
#define GRE_VER2f 5068
#define GROUP0_MODEf 5069
#define GROUP1_MODEf 5070
#define GROUP2_MODEf 5071
#define GROUP3_MODEf 5072
#define GROUP_BITMAP_MOD0f 5073
#define GROUP_BITMAP_MOD1f 5074
#define GROUP_IP_ADDRf 5075
#define GROUP_IP_ADDR_LWR_64f 5076
#define GROUP_IP_ADDR_UNUSEDf 5077
#define GROUP_IP_ADDR_UPR_56f 5078
#define GROUP_NUMf 5079
#define GROUP_SHAPER_CORRECTED_ERRORf 5080
#define GROUP_SHAPER_CORRECTED_ERROR_DISINTf 5081
#define GROUP_SHAPER_ENABLE_ECCf 5082
#define GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf 5083
#define GROUP_SHAPER_TM_ENABLEf 5084
#define GROUP_SHAPER_UNCORRECTED_ERRORf 5085
#define GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf 5086
#define GROUP_SHAPING_ENABLEf 5087
#define GUARANTEED_BUFFS_ALLOCDf 5088
#define GUARANTEED_BUFFS_TOTALf 5089
#define GUARANTEE_BUFF_DROP_PKT_CNTf 5090
#define GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf 5091
#define G_CHANGE_COS_OR_INT_PRIf 5092
#define G_CHANGE_DOT1Pf 5093
#define G_CHANGE_DSCPf 5094
#define G_CHANGE_DSCP_TOSf 5095
#define G_CHANGE_ECNf 5096
#define G_CHANGE_INNER_CFIf 5097
#define G_CHANGE_OUTER_CFIf 5098
#define G_CHANGE_PKT_PRIf 5099
#define G_CHANGE_REDIR_INT_PRIf 5100
#define G_COPY_TO_CPUf 5101
#define G_COS_INT_PRIf 5102
#define G_DROPf 5103
#define G_DROP_PRECEDENCEf 5104
#define G_L3SW_CHANGE_L2_FIELDSf 5105
#define G_L3SW_CHANGE_MACDA_OR_VLANf 5106
#define G_NEW_DOT1Pf 5107
#define G_NEW_DSCPf 5108
#define G_NEW_DSCP_TOSf 5109
#define G_NEW_INNER_CFIf 5110
#define G_NEW_INNER_PRIf 5111
#define G_NEW_OUTER_CFIf 5112
#define G_NEW_PKT_PRIf 5113
#define G_NEW_REDIR_INT_PRIf 5114
#define G_PACKET_REDIRECTIONf 5115
#define G_REDIR_DROP_PRECEDENCEf 5116
#define G_REPLACE_INNER_PRIf 5117
#define HALT_CNTRIDf 5118
#define HALT_DELAYf 5119
#define HALT_ENf 5120
#define HALT_EVf 5121
#define HALT_SEGMENTf 5122
#define HASH_INDEXf 5123
#define HASH_MODE_Af 5124
#define HASH_MODE_Bf 5125
#define HASH_SEED_Af 5126
#define HASH_SEED_Bf 5127
#define HASH_SELECTf 5128
#define HASH_SELECT_Af 5129
#define HASH_SELECT_Bf 5130
#define HA_FA_ENABLEf 5131
#define HA_FA_STATEf 5132
#define HBIT_ENf 5133
#define HBIT_PA_BASEf 5134
#define HCFC_CORRUPT_CRCf 5135
#define HCFC_GLOBAL_MODEf 5136
#define HCFC_IGNORE_CRCf 5137
#define HCFC_IN_IPG_ONLYf 5138
#define HCFC_LIMIT_CNTf 5139
#define HCFC_LLFC_XOFFf 5140
#define HCFC_LLFC_XONf 5141
#define HCFC_OUT_OF_BAND_MODEf 5142
#define HCFC_RX_CRC_DROP_COUNTERf 5143
#define HCFC_RX_EARLY_SYNC_DETECTEDf 5144
#define HCFC_RX_ENf 5145
#define HCFC_SOMf 5146
#define HCFC_TX_ENf 5147
#define HCFC_TX_OVERFLOWf 5148
#define HDRFAILSHUTDOWNENf 5149
#define HDRMODEf 5150
#define HDRPARITYERRORf 5151
#define HDR_EXT_OVERLAYf 5152
#define HDR_REMOVE_LENGTHf 5153
#define HDR_TMf 5154
#define HDR_XLATE_ECN_ENABLEf 5155
#define HDR_XLATE_ECT_ENABLEf 5156
#define HDR_XLATE_T_ENABLEf 5157
#define HD_ENAf 5158
#define HD_FC_BKOFF_OKf 5159
#define HD_FC_ENAf 5160
#define HEADERPARITYf 5161
#define HEADER_TAGGEDf 5162
#define HEADER_TYPEf 5163
#define HEADER_UNTAGGEDf 5164
#define HEADER_UNTAGGED_UNUSEDf 5165
#define HEADPKTLENf 5166
#define HEADPKTLEN_MASKf 5167
#define HEADPKTLEN_VALIDf 5168
#define HEADPKTLEN_VALID_MASKf 5169
#define HEADPKTLEN_VALID_VALUEf 5170
#define HEADPKTLEN_VALUEf 5171
#define HEADPOINTERf 5172
#define HEAD_LINESf 5173
#define HEAD_LLA_A_CORRECTED_ERRORf 5174
#define HEAD_LLA_A_CORRECTED_ERROR_DISINTf 5175
#define HEAD_LLA_A_UNCORRECTED_ERRORf 5176
#define HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf 5177
#define HEAD_LLA_B_CORRECTED_ERRORf 5178
#define HEAD_LLA_B_CORRECTED_ERROR_DISINTf 5179
#define HEAD_LLA_B_UNCORRECTED_ERRORf 5180
#define HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf 5181
#define HEAD_LLA_ENABLE_ECCf 5182
#define HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf 5183
#define HEAD_LLA_MEM_TM01f 5184
#define HEAD_LLA_MEM_TM2f 5185
#define HEAD_PKT_LENf 5186
#define HEAD_PKT_LEN_ERRf 5187
#define HEAD_PKT_LEN_ERR_STATUS_DISINTf 5188
#define HEAD_PKT_LEN_VLDf 5189
#define HEAD_POINTERf 5190
#define HEAD_SHOT_FIFO_BUFFERf 5191
#define HEAD_SHOT_FIFO_BUFFER_VLDf 5192
#define HEAD_SHOT_FIFO_LEVELf 5193
#define HEAD_SHOT_FIFO_OVERFLOWf 5194
#define HEAD_SHOT_FIFO_OVERFLOW_DISINTf 5195
#define HEAD_SHOT_FIFO_UNDERFLOWf 5196
#define HEAD_SHOT_FSM_STATEf 5197
#define HEC_CORRECTABLE_ERRORf 5198
#define HEC_CORRECTABLE_ERROR_DISINTf 5199
#define HEC_CORRECTABLE_ERROR_MASKf 5200
#define HEC_ERR_CNT_Af 5201
#define HEC_ERR_CNT_A_DISINTf 5202
#define HEC_ERR_CNT_Bf 5203
#define HEC_ERR_CNT_B_DISINTf 5204
#define HEC_UNCORRECTABLE_ERRORf 5205
#define HEC_UNCORRECTABLE_ERROR_DISINTf 5206
#define HEC_UNCORRECTABLE_ERROR_MASKf 5207
#define HELIX_FBB0_MTU_MODEf 5208
#define HG2_FRC_RESERVEDf 5209
#define HGHDREf 5210
#define HGIf 5211
#define HGIG2_EN_S0f 5212
#define HGIG2_EN_S1f 5213
#define HGIG2_EN_S3f 5214
#define HGIG2_EN_S4f 5215
#define HGTG_RESERVEDf 5216
#define HGTG_RESERVED_HI1f 5217
#define HGTRUNK_RES_ENf 5218
#define HG_16GBPS_BMPf 5219
#define HG_ADD_SYS_RSVD_VIDf 5220
#define HG_COSf 5221
#define HG_COUNTERS_PAR_ERRf 5222
#define HG_DA_LOOKUP_ENABLEf 5223
#define HG_ERRORSf 5224
#define HG_FAILOVER_PORT_DOWNf 5225
#define HG_GE_PORTf 5226
#define HG_HDR_ERROR_TOCPUf 5227
#define HG_HDR_SELf 5228
#define HG_HDR_TYPE1_TOCPUf 5229
#define HG_L2_LOOKUP_ENABLEf 5230
#define HG_L3_IPMC_HIT_UPDATEf 5231
#define HG_L3_OVERRIDEf 5232
#define HG_LEARN_OVERRIDEf 5233
#define HG_LOOKUP_ENABLEf 5234
#define HG_LPBACK_DROP_ENf 5235
#define HG_MC_DST_MODIDf 5236
#define HG_MC_DST_PORT_NUMf 5237
#define HG_MIRROR_DROP_ENf 5238
#define HG_MODIFY_ENABLEf 5239
#define HG_PBMf 5240
#define HG_SELf 5241
#define HG_SRC_REMOVAL_ENf 5242
#define HG_UNKN_HDR_DROP_ENf 5243
#define HG_UNKN_OP_DROP_ENf 5244
#define HG_VFI_GRP_DROP_ENf 5245
#define HIAREFLIMITf 5246
#define HIFREQf 5247
#define HIGH_AREF_READYf 5248
#define HIGH_WATERMARKf 5249
#define HIGIGf 5250
#define HIGIG2f 5251
#define HIGIG2MODEf 5252
#define HIGIG2_BC_BASE_OFFSETf 5253
#define HIGIG2_BC_SIZEf 5254
#define HIGIG2_IPMC_BASE_OFFSETf 5255
#define HIGIG2_IPMC_SIZEf 5256
#define HIGIG2_L2MC_BASE_OFFSETf 5257
#define HIGIG2_L2MC_SIZEf 5258
#define HIGIG2_MC_BASE_OFFSETf 5259
#define HIGIG2_MC_SIZEf 5260
#define HIGIG2_MODEf 5261
#define HIGIG_ALLOW_SAME_MODIDf 5262
#define HIGIG_CPU_COSf 5263
#define HIGIG_HDR_ERRORf 5264
#define HIGIG_L2_MPLS_ENCAPf 5265
#define HIGIG_MASKf 5266
#define HIGIG_MH_TYPE1f 5267
#define HIGIG_MODEf 5268
#define HIGIG_PACKETf 5269
#define HIGIG_PKTf 5270
#define HIGIG_PKT_MASKf 5271
#define HIGIG_PORTf 5272
#define HIGIG_PORT_BITMAPf 5273
#define HIGIG_PORT_BITMAP_HIf 5274
#define HIGIG_PORT_BITMAP_LOf 5275
#define HIGIG_RESERVED_HI0f 5276
#define HIGIG_TOCPUf 5277
#define HIGIG_TRUNKf 5278
#define HIGIG_TRUNK0f 5279
#define HIGIG_TRUNK1f 5280
#define HIGIG_TRUNK2f 5281
#define HIGIG_TRUNK3f 5282
#define HIGIG_TRUNK_BITMAPf 5283
#define HIGIG_TRUNK_BITMAP0f 5284
#define HIGIG_TRUNK_BITMAP1f 5285
#define HIGIG_TRUNK_BITMAP_HIf 5286
#define HIGIG_TRUNK_BITMAP_LOf 5287
#define HIGIG_TRUNK_IDf 5288
#define HIGIG_TRUNK_ID0f 5289
#define HIGIG_TRUNK_ID0_PORT0f 5290
#define HIGIG_TRUNK_ID0_PORT1f 5291
#define HIGIG_TRUNK_ID0_PORT2f 5292
#define HIGIG_TRUNK_ID0_PORT3f 5293
#define HIGIG_TRUNK_ID1f 5294
#define HIGIG_TRUNK_ID1_PORT0f 5295
#define HIGIG_TRUNK_ID1_PORT1f 5296
#define HIGIG_TRUNK_ID1_PORT2f 5297
#define HIGIG_TRUNK_ID1_PORT3f 5298
#define HIGIG_TRUNK_ID2f 5299
#define HIGIG_TRUNK_ID3f 5300
#define HIGIG_TRUNK_OVERRIDEf 5301
#define HIGIG_TRUNK_PORT0f 5302
#define HIGIG_TRUNK_PORT1f 5303
#define HIGIG_TRUNK_PORT10f 5304
#define HIGIG_TRUNK_PORT11f 5305
#define HIGIG_TRUNK_PORT12f 5306
#define HIGIG_TRUNK_PORT13f 5307
#define HIGIG_TRUNK_PORT14f 5308
#define HIGIG_TRUNK_PORT15f 5309
#define HIGIG_TRUNK_PORT2f 5310
#define HIGIG_TRUNK_PORT3f 5311
#define HIGIG_TRUNK_PORT4f 5312
#define HIGIG_TRUNK_PORT5f 5313
#define HIGIG_TRUNK_PORT6f 5314
#define HIGIG_TRUNK_PORT7f 5315
#define HIGIG_TRUNK_PORT8f 5316
#define HIGIG_TRUNK_PORT9f 5317
#define HIGIG_TRUNK_RTAGf 5318
#define HIGIG_TRUNK_RTAG0f 5319
#define HIGIG_TRUNK_RTAG1f 5320
#define HIGIG_TRUNK_SIZEf 5321
#define HIGIG_TRUNK_SIZE0f 5322
#define HIGIG_TRUNK_SIZE1f 5323
#define HIGIG_XGE_PORT_BLOCK_MASKf 5324
#define HITf 5325
#define HIT0f 5326
#define HIT1f 5327
#define HITBITSf 5328
#define HITDAf 5329
#define HITDA_0f 5330
#define HITDA_1f 5331
#define HITDA_2f 5332
#define HITDA_3f 5333
#define HITDA_4f 5334
#define HITDA_5f 5335
#define HITDA_6f 5336
#define HITDA_7f 5337
#define HITDA_CCMf 5338
#define HITDA_LEFT_TMf 5339
#define HITDA_RIGHT_TMf 5340
#define HITDA_RMf 5341
#define HITDA_TMf 5342
#define HITSAf 5343
#define HITSA_0f 5344
#define HITSA_1f 5345
#define HITSA_2f 5346
#define HITSA_3f 5347
#define HITSA_4f 5348
#define HITSA_5f 5349
#define HITSA_6f 5350
#define HITSA_7f 5351
#define HITSA_CCMf 5352
#define HITSA_LEFT_TMf 5353
#define HITSA_RIGHT_TMf 5354
#define HITSA_RMf 5355
#define HITSA_TMf 5356
#define HIT_0f 5357
#define HIT_1f 5358
#define HIT_10f 5359
#define HIT_11f 5360
#define HIT_12f 5361
#define HIT_13f 5362
#define HIT_14f 5363
#define HIT_15f 5364
#define HIT_2f 5365
#define HIT_3f 5366
#define HIT_4f 5367
#define HIT_5f 5368
#define HIT_6f 5369
#define HIT_7f 5370
#define HIT_8f 5371
#define HIT_9f 5372
#define HIT_BITf 5373
#define HIT_LEFT_TMf 5374
#define HIT_LEFT_WWf 5375
#define HI_DATAf 5376
#define HI_LINE_COUNT_WATERMARKf 5377
#define HI_PRI_ACTION_CONTROLf 5378
#define HI_PRI_RESOLVEf 5379
#define HI_PUP_FIFO_OVERFLOWf 5380
#define HI_PUP_FIFO_OVERFLOW_DISINTf 5381
#define HOLCOSMINXQCNTf 5382
#define HOLDf 5383
#define HOLD12DROPCOUNTf 5384
#define HOLDPRIf 5385
#define HOLD_STBf 5386
#define HOLD_TSf 5387
#define HOLMAXTIMERf 5388
#define HOL_BMPf 5389
#define HOL_CELL_SOP_DROP_ENf 5390
#define HOL_ENABLEf 5391
#define HOL_PORT_BITMAPf 5392
#define HOL_STAT_UPDATE_ENABLEf 5393
#define HOL_TOCPUf 5394
#define HONOR_PAUSE_FOR_E2Ef 5395
#define HOST_NUM_ENTRIES_SELf 5396
#define HRRFNf 5397
#define HRTFNf 5398
#define HSE_CMDMEM_DONEf 5399
#define HSE_PARITY_DISf 5400
#define HSE_SEL_EM_LATENCY7f 5401
#define HTLS_MODEf 5402
#define HUGENf 5403
#define HUGE_FRf 5404
#define HUNGRYf 5405
#define HUNGRY_PRIf 5406
#define HUNGRY_THRESHf 5407
#define HW_AGE_MODEf 5408
#define HW_CTRL_QBUSf 5409
#define HW_INITf 5410
#define HW_RESETf 5411
#define HW_RESET_OUTf 5412
#define HW_RSTLf 5413
#define HYBRID_GRANT2_ENABLEf 5414
#define HYBRID_L2_LOOKUP_MODEf 5415
#define HYBRID_L2_LOOKUP_MODIDf 5416
#define HYBRID_L2_LOOKUP_PORTf 5417
#define HYBRID_MODE_ENABLEf 5418
#define HYBRID_PLANE_CTXT_OVERFLOWf 5419
#define HYBRID_PLANE_CTXT_OVERFLOW_DISINTf 5420
#define HYBRID_PLANE_CTXT_UNDERFLOWf 5421
#define HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf 5422
#define I2C_ENf 5423
#define I2C_INTRf 5424
#define IARB_HDR_ECC_INTRf 5425
#define IARB_HDR_ERRf 5426
#define IARB_PKT_ECC_INTRf 5427
#define IARB_PKT_ERRf 5428
#define IBPLIMITf 5429
#define IBP_BMPf 5430
#define IBP_ENABLEf 5431
#define IBP_PKTLIMITf 5432
#define IBP_TOCPUf 5433
#define IBSQ_EMPTYf 5434
#define IBSQ_ENTRY_0f 5435
#define IBSQ_ENTRY_1f 5436
#define IBSQ_ENTRY_2f 5437
#define IBSQ_ENTRY_3f 5438
#define IBSQ_FULLf 5439
#define IBSQ_POP_ERRORf 5440
#define IBSQ_PUSH_ERRORf 5441
#define IBSQ_READ_PTRf 5442
#define IBSQ_WRITE_PTRf 5443
#define IBUS0f 5444
#define IBUS1f 5445
#define ICFGf 5446
#define ICMPV6_CHECK_ENABLEf 5447
#define ICMP_CHECK_ENABLEf 5448
#define ICMP_FRAG_PKTS_ENABLEf 5449
#define ICMP_REDIRECT_TOCPUf 5450
#define ICMP_REDIRECT_TO_CPUf 5451
#define ICMP_V4_PING_SIZE_ENABLEf 5452
#define ICMP_V6_PING_SIZE_ENABLEf 5453
#define ICONTROL_OPCODE_BITMAP_PAR_ERRf 5454
#define ICONTROL_OPCODE_BITMAP_TMf 5455
#define ICPXf 5456
#define ICP_OFFf 5457
#define IDf 5458
#define IDDQf 5459
#define IDDQ_CNTLf 5460
#define IDISCf 5461
#define IDLEf 5462
#define IDLE_DEQ_PLANE_A_CNTf 5463
#define IDLE_DEQ_PLANE_B_CNTf 5464
#define IDLE_ENABLEf 5465
#define IDLE_FREQf 5466
#define IDLE_MASKf 5467
#define IDLE_TIMESLOT_THRESHf 5468
#define IDLE_VALUEf 5469
#define IDP0_DFIFO0_A_CORRECTED_ERRORf 5470
#define IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf 5471
#define IDP0_DFIFO0_A_UNCORRECTED_ERRORf 5472
#define IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 5473
#define IDP0_DFIFO0_B_CORRECTED_ERRORf 5474
#define IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf 5475
#define IDP0_DFIFO0_B_UNCORRECTED_ERRORf 5476
#define IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 5477
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af 5478
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf 5479
#define IDP0_DFIFO0_ENABLE_ECCf 5480
#define IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 5481
#define IDP0_DFIFO1_A_CORRECTED_ERRORf 5482
#define IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf 5483
#define IDP0_DFIFO1_A_UNCORRECTED_ERRORf 5484
#define IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 5485
#define IDP0_DFIFO1_B_CORRECTED_ERRORf 5486
#define IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf 5487
#define IDP0_DFIFO1_B_UNCORRECTED_ERRORf 5488
#define IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 5489
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af 5490
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf 5491
#define IDP0_DFIFO1_ENABLE_ECCf 5492
#define IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 5493
#define IDP0_ENQREQFIFO_A_CORRECTED_ERRORf 5494
#define IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 5495
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf 5496
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 5497
#define IDP0_ENQREQFIFO_B_CORRECTED_ERRORf 5498
#define IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 5499
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf 5500
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 5501
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 5502
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 5503
#define IDP0_ENQREQFIFO_ENABLE_ECCf 5504
#define IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 5505
#define IDP0_ENQRESPFIFO_CORRECTED_ERRORf 5506
#define IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 5507
#define IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf 5508
#define IDP0_ENQRESPFIFO_ENABLE_ECCf 5509
#define IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 5510
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf 5511
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 5512
#define IDP1_DFIFO0_A_CORRECTED_ERRORf 5513
#define IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf 5514
#define IDP1_DFIFO0_A_UNCORRECTED_ERRORf 5515
#define IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 5516
#define IDP1_DFIFO0_B_CORRECTED_ERRORf 5517
#define IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf 5518
#define IDP1_DFIFO0_B_UNCORRECTED_ERRORf 5519
#define IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 5520
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af 5521
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf 5522
#define IDP1_DFIFO0_ENABLE_ECCf 5523
#define IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 5524
#define IDP1_DFIFO1_A_CORRECTED_ERRORf 5525
#define IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf 5526
#define IDP1_DFIFO1_A_UNCORRECTED_ERRORf 5527
#define IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 5528
#define IDP1_DFIFO1_B_CORRECTED_ERRORf 5529
#define IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf 5530
#define IDP1_DFIFO1_B_UNCORRECTED_ERRORf 5531
#define IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 5532
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af 5533
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf 5534
#define IDP1_DFIFO1_ENABLE_ECCf 5535
#define IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 5536
#define IDP1_ENQREQFIFO_A_CORRECTED_ERRORf 5537
#define IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 5538
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf 5539
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 5540
#define IDP1_ENQREQFIFO_B_CORRECTED_ERRORf 5541
#define IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 5542
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf 5543
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 5544
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 5545
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 5546
#define IDP1_ENQREQFIFO_ENABLE_ECCf 5547
#define IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 5548
#define IDP1_ENQRESPFIFO_CORRECTED_ERRORf 5549
#define IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 5550
#define IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf 5551
#define IDP1_ENQRESPFIFO_ENABLE_ECCf 5552
#define IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 5553
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf 5554
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 5555
#define IDP_DFIFO_MEM_TMf 5556
#define IDP_EREQFIFO_MEM_TMf 5557
#define IDP_ERESPFIFO_MEM_TMf 5558
#define IDSPAREf 5559
#define IDXf 5560
#define IEEE802DOT1PRIf 5561
#define IEEE_802_1AS_ENABLEf 5562
#define IEEE_802_1_Pf 5563
#define IEEE_802_1_PRI_MAP_ENABLEf 5564
#define IEEE_DEVICES_IN_PKGf 5565
#define IEGR_PORT_RESERVEDf 5566
#define IEGR_PORT_RESERVED2f 5567
#define IESMIFf 5568
#define IESMIF_INTRf 5569
#define IF0_2BIT_EXTRACT_BIT_OFFSETf 5570
#define IF0_2BIT_EXTRACT_BYTE_OFFSETf 5571
#define IF0_2BIT_EXTRACT_ENABLEf 5572
#define IF0_2BYTE_DROP_ENABLEf 5573
#define IF0_CAPTURE_TEST_FRAME_DATAf 5574
#define IF0_CRC_BIT_TOGGLEf 5575
#define IF0_DATA_FIFO_OVERFLOWf 5576
#define IF0_DATA_FIFO_OVERFLOW_DISINTf 5577
#define IF0_DATA_FIFO_OVERFLOW_MASKf 5578
#define IF0_DEF_Q_INDEXf 5579
#define IF0_DIAGNOSTIC_MODEf 5580
#define IF0_DROP_COUNTf 5581
#define IF0_DROP_TEST_FRAMESf 5582
#define IF0_DRR_STAGEf 5583
#define IF0_EREQ_FIFO_OVERFLOWf 5584
#define IF0_EREQ_FIFO_OVERFLOW_DISINTf 5585
#define IF0_EREQ_FIFO_OVERFLOW_MASKf 5586
#define IF0_ERRORf 5587
#define IF0_ERROR_DISINTf 5588
#define IF0_ERROR_MASKf 5589
#define IF0_HDR_HEC_BIT_TOGGLEf 5590
#define IF0_MAX_PACKET_ERRORf 5591
#define IF0_MAX_PACKET_ERROR_DISINTf 5592
#define IF0_MAX_PACKET_ERROR_MASKf 5593
#define IF0_MIN_PACKET_ERRORf 5594
#define IF0_MIN_PACKET_ERROR_DISINTf 5595
#define IF0_MIN_PACKET_ERROR_MASKf 5596
#define IF0_MISSING_SOPf 5597
#define IF0_MISSING_SOP_DISINTf 5598
#define IF0_MISSING_SOP_MASKf 5599
#define IF0_TEST_HALT_ENf 5600
#define IF0_UNEXPECTED_SOPf 5601
#define IF0_UNEXPECTED_SOP_DISINTf 5602
#define IF0_UNEXPECTED_SOP_MASKf 5603
#define IF1_2BIT_EXTRACT_BIT_OFFSETf 5604
#define IF1_2BIT_EXTRACT_BYTE_OFFSETf 5605
#define IF1_2BIT_EXTRACT_ENABLEf 5606
#define IF1_2BYTE_DROP_ENABLEf 5607
#define IF1_CAPTURE_TEST_FRAME_DATAf 5608
#define IF1_CRC_BIT_TOGGLEf 5609
#define IF1_DATA_FIFO_OVERFLOWf 5610
#define IF1_DATA_FIFO_OVERFLOW_DISINTf 5611
#define IF1_DATA_FIFO_OVERFLOW_MASKf 5612
#define IF1_DEF_Q_INDEXf 5613
#define IF1_DIAGNOSTIC_MODEf 5614
#define IF1_DROP_COUNTf 5615
#define IF1_DROP_TEST_FRAMESf 5616
#define IF1_DRR_STAGEf 5617
#define IF1_EREQ_FIFO_OVERFLOWf 5618
#define IF1_EREQ_FIFO_OVERFLOW_DISINTf 5619
#define IF1_EREQ_FIFO_OVERFLOW_MASKf 5620
#define IF1_ERRORf 5621
#define IF1_ERROR_DISINTf 5622
#define IF1_ERROR_MASKf 5623
#define IF1_HDR_HEC_BIT_TOGGLEf 5624
#define IF1_MAX_PACKET_ERRORf 5625
#define IF1_MAX_PACKET_ERROR_DISINTf 5626
#define IF1_MAX_PACKET_ERROR_MASKf 5627
#define IF1_MIN_PACKET_ERRORf 5628
#define IF1_MIN_PACKET_ERROR_DISINTf 5629
#define IF1_MIN_PACKET_ERROR_MASKf 5630
#define IF1_MISSING_SOPf 5631
#define IF1_MISSING_SOP_DISINTf 5632
#define IF1_MISSING_SOP_MASKf 5633
#define IF1_TEST_HALT_ENf 5634
#define IF1_UNEXPECTED_SOPf 5635
#define IF1_UNEXPECTED_SOP_DISINTf 5636
#define IF1_UNEXPECTED_SOP_MASKf 5637
#define IF2_2BIT_EXTRACT_BIT_OFFSETf 5638
#define IF2_2BIT_EXTRACT_BYTE_OFFSETf 5639
#define IF2_2BIT_EXTRACT_ENABLEf 5640
#define IF2_2BYTE_DROP_ENABLEf 5641
#define IF2_CAPTURE_TEST_FRAME_DATAf 5642
#define IF2_CRC_BIT_TOGGLEf 5643
#define IF2_DATA_FIFO_OVERFLOWf 5644
#define IF2_DATA_FIFO_OVERFLOW_DISINTf 5645
#define IF2_DATA_FIFO_OVERFLOW_MASKf 5646
#define IF2_DEF_Q_INDEXf 5647
#define IF2_DIAGNOSTIC_MODEf 5648
#define IF2_DROP_COUNTf 5649
#define IF2_DROP_TEST_FRAMESf 5650
#define IF2_DRR_STAGEf 5651
#define IF2_EREQ_FIFO_OVERFLOWf 5652
#define IF2_EREQ_FIFO_OVERFLOW_DISINTf 5653
#define IF2_EREQ_FIFO_OVERFLOW_MASKf 5654
#define IF2_ERRORf 5655
#define IF2_ERROR_DISINTf 5656
#define IF2_ERROR_MASKf 5657
#define IF2_HDR_HEC_BIT_TOGGLEf 5658
#define IF2_MAX_PACKET_ERRORf 5659
#define IF2_MAX_PACKET_ERROR_DISINTf 5660
#define IF2_MAX_PACKET_ERROR_MASKf 5661
#define IF2_MIN_PACKET_ERRORf 5662
#define IF2_MIN_PACKET_ERROR_DISINTf 5663
#define IF2_MIN_PACKET_ERROR_MASKf 5664
#define IF2_MISSING_SOPf 5665
#define IF2_MISSING_SOP_DISINTf 5666
#define IF2_MISSING_SOP_MASKf 5667
#define IF2_TEST_HALT_ENf 5668
#define IF2_UNEXPECTED_SOPf 5669
#define IF2_UNEXPECTED_SOP_DISINTf 5670
#define IF2_UNEXPECTED_SOP_MASKf 5671
#define IF3_2BIT_EXTRACT_BIT_OFFSETf 5672
#define IF3_2BIT_EXTRACT_BYTE_OFFSETf 5673
#define IF3_2BIT_EXTRACT_ENABLEf 5674
#define IF3_2BYTE_DROP_ENABLEf 5675
#define IF3_CAPTURE_TEST_FRAME_DATAf 5676
#define IF3_CRC_BIT_TOGGLEf 5677
#define IF3_DATA_FIFO_OVERFLOWf 5678
#define IF3_DATA_FIFO_OVERFLOW_DISINTf 5679
#define IF3_DATA_FIFO_OVERFLOW_MASKf 5680
#define IF3_DEF_Q_INDEXf 5681
#define IF3_DIAGNOSTIC_MODEf 5682
#define IF3_DROP_COUNTf 5683
#define IF3_DROP_TEST_FRAMESf 5684
#define IF3_DRR_STAGEf 5685
#define IF3_EREQ_FIFO_OVERFLOWf 5686
#define IF3_EREQ_FIFO_OVERFLOW_DISINTf 5687
#define IF3_EREQ_FIFO_OVERFLOW_MASKf 5688
#define IF3_ERRORf 5689
#define IF3_ERROR_DISINTf 5690
#define IF3_ERROR_MASKf 5691
#define IF3_HDR_HEC_BIT_TOGGLEf 5692
#define IF3_MAX_PACKET_ERRORf 5693
#define IF3_MAX_PACKET_ERROR_DISINTf 5694
#define IF3_MAX_PACKET_ERROR_MASKf 5695
#define IF3_MIN_PACKET_ERRORf 5696
#define IF3_MIN_PACKET_ERROR_DISINTf 5697
#define IF3_MIN_PACKET_ERROR_MASKf 5698
#define IF3_MISSING_SOPf 5699
#define IF3_MISSING_SOP_DISINTf 5700
#define IF3_MISSING_SOP_MASKf 5701
#define IF3_TEST_HALT_ENf 5702
#define IF3_UNEXPECTED_SOPf 5703
#define IF3_UNEXPECTED_SOP_DISINTf 5704
#define IF3_UNEXPECTED_SOP_MASKf 5705
#define IF4_2BIT_EXTRACT_BIT_OFFSETf 5706
#define IF4_2BIT_EXTRACT_BYTE_OFFSETf 5707
#define IF4_2BIT_EXTRACT_ENABLEf 5708
#define IF4_2BYTE_DROP_ENABLEf 5709
#define IF4_CAPTURE_TEST_FRAME_DATAf 5710
#define IF4_CRC_BIT_TOGGLEf 5711
#define IF4_DATA_FIFO_OVERFLOWf 5712
#define IF4_DATA_FIFO_OVERFLOW_DISINTf 5713
#define IF4_DATA_FIFO_OVERFLOW_MASKf 5714
#define IF4_DEF_Q_INDEXf 5715
#define IF4_DIAGNOSTIC_MODEf 5716
#define IF4_DROP_COUNTf 5717
#define IF4_DROP_TEST_FRAMESf 5718
#define IF4_DRR_STAGEf 5719
#define IF4_EREQ_FIFO_OVERFLOWf 5720
#define IF4_EREQ_FIFO_OVERFLOW_DISINTf 5721
#define IF4_EREQ_FIFO_OVERFLOW_MASKf 5722
#define IF4_ERRORf 5723
#define IF4_ERROR_DISINTf 5724
#define IF4_ERROR_MASKf 5725
#define IF4_HDR_HEC_BIT_TOGGLEf 5726
#define IF4_MAX_PACKET_ERRORf 5727
#define IF4_MAX_PACKET_ERROR_DISINTf 5728
#define IF4_MAX_PACKET_ERROR_MASKf 5729
#define IF4_MIN_PACKET_ERRORf 5730
#define IF4_MIN_PACKET_ERROR_DISINTf 5731
#define IF4_MIN_PACKET_ERROR_MASKf 5732
#define IF4_MISSING_SOPf 5733
#define IF4_MISSING_SOP_DISINTf 5734
#define IF4_MISSING_SOP_MASKf 5735
#define IF4_TEST_HALT_ENf 5736
#define IF4_UNEXPECTED_SOPf 5737
#define IF4_UNEXPECTED_SOP_DISINTf 5738
#define IF4_UNEXPECTED_SOP_MASKf 5739
#define IF5_2BIT_EXTRACT_BIT_OFFSETf 5740
#define IF5_2BIT_EXTRACT_BYTE_OFFSETf 5741
#define IF5_2BIT_EXTRACT_ENABLEf 5742
#define IF5_2BYTE_DROP_ENABLEf 5743
#define IF5_CAPTURE_TEST_FRAME_DATAf 5744
#define IF5_CRC_BIT_TOGGLEf 5745
#define IF5_DATA_FIFO_OVERFLOWf 5746
#define IF5_DATA_FIFO_OVERFLOW_DISINTf 5747
#define IF5_DATA_FIFO_OVERFLOW_MASKf 5748
#define IF5_DEF_Q_INDEXf 5749
#define IF5_DIAGNOSTIC_MODEf 5750
#define IF5_DROP_COUNTf 5751
#define IF5_DROP_TEST_FRAMESf 5752
#define IF5_DRR_STAGEf 5753
#define IF5_EREQ_FIFO_OVERFLOWf 5754
#define IF5_EREQ_FIFO_OVERFLOW_DISINTf 5755
#define IF5_EREQ_FIFO_OVERFLOW_MASKf 5756
#define IF5_ERRORf 5757
#define IF5_ERROR_DISINTf 5758
#define IF5_ERROR_MASKf 5759
#define IF5_HDR_HEC_BIT_TOGGLEf 5760
#define IF5_MAX_PACKET_ERRORf 5761
#define IF5_MAX_PACKET_ERROR_DISINTf 5762
#define IF5_MAX_PACKET_ERROR_MASKf 5763
#define IF5_MIN_PACKET_ERRORf 5764
#define IF5_MIN_PACKET_ERROR_DISINTf 5765
#define IF5_MIN_PACKET_ERROR_MASKf 5766
#define IF5_MISSING_SOPf 5767
#define IF5_MISSING_SOP_DISINTf 5768
#define IF5_MISSING_SOP_MASKf 5769
#define IF5_TEST_HALT_ENf 5770
#define IF5_UNEXPECTED_SOPf 5771
#define IF5_UNEXPECTED_SOP_DISINTf 5772
#define IF5_UNEXPECTED_SOP_MASKf 5773
#define IF6_2BIT_EXTRACT_BIT_OFFSETf 5774
#define IF6_2BIT_EXTRACT_BYTE_OFFSETf 5775
#define IF6_2BIT_EXTRACT_ENABLEf 5776
#define IF6_2BYTE_DROP_ENABLEf 5777
#define IF6_CAPTURE_TEST_FRAME_DATAf 5778
#define IF6_CRC_BIT_TOGGLEf 5779
#define IF6_DATA_FIFO_OVERFLOWf 5780
#define IF6_DATA_FIFO_OVERFLOW_DISINTf 5781
#define IF6_DATA_FIFO_OVERFLOW_MASKf 5782
#define IF6_DEF_Q_INDEXf 5783
#define IF6_DIAGNOSTIC_MODEf 5784
#define IF6_DROP_COUNTf 5785
#define IF6_DROP_TEST_FRAMESf 5786
#define IF6_DRR_STAGEf 5787
#define IF6_EREQ_FIFO_OVERFLOWf 5788
#define IF6_EREQ_FIFO_OVERFLOW_DISINTf 5789
#define IF6_EREQ_FIFO_OVERFLOW_MASKf 5790
#define IF6_ERRORf 5791
#define IF6_ERROR_DISINTf 5792
#define IF6_ERROR_MASKf 5793
#define IF6_HDR_HEC_BIT_TOGGLEf 5794
#define IF6_MAX_PACKET_ERRORf 5795
#define IF6_MAX_PACKET_ERROR_DISINTf 5796
#define IF6_MAX_PACKET_ERROR_MASKf 5797
#define IF6_MIN_PACKET_ERRORf 5798
#define IF6_MIN_PACKET_ERROR_DISINTf 5799
#define IF6_MIN_PACKET_ERROR_MASKf 5800
#define IF6_MISSING_SOPf 5801
#define IF6_MISSING_SOP_DISINTf 5802
#define IF6_MISSING_SOP_MASKf 5803
#define IF6_TEST_HALT_ENf 5804
#define IF6_UNEXPECTED_SOPf 5805
#define IF6_UNEXPECTED_SOP_DISINTf 5806
#define IF6_UNEXPECTED_SOP_MASKf 5807
#define IFACE_2ND_GRANT_BEFORE_1ST_DQf 5808
#define IFG_ACCT_SELf 5809
#define IFH_31_0f 5810
#define IFH_63_32f 5811
#define IFH_79_64f 5812
#define IFID_MASKf 5813
#define IFID_VALUEf 5814
#define IFPf 5815
#define IFP_BYPASS_ENABLEf 5816
#define IFP_COUNTER_PAR_ERRf 5817
#define IFP_METER_PAR_ERRf 5818
#define IFP_POLICY_PAR_ERRf 5819
#define IFP_POLICY_TABLE_INTRf 5820
#define IFP_REDIRECTION_PROFILE_PAR_ERRf 5821
#define IFP_REDIRECTION_PROFILE_TMf 5822
#define IFP_REDIRECTION_PROFILE_WWf 5823
#define IFP_STORM_CONTROL_PAR_ERRf 5824
#define IFP_STORM_PAR_ERRf 5825
#define IF_CONTAINER_MODEf 5826
#define IF_IDf 5827
#define IGBP_FULLf 5828
#define IGBP_OKf 5829
#define IGERRORPOINTERf 5830
#define IGMP_PKTS_UNICAST_IGNOREf 5831
#define IGMP_PKT_DROPf 5832
#define IGMP_PKT_TO_CPUf 5833
#define IGMP_QUERY_FWD_ACTIONf 5834
#define IGMP_QUERY_TO_CPUf 5835
#define IGMP_REP_LEAVE_FWD_ACTIONf 5836
#define IGMP_REP_LEAVE_TO_CPUf 5837
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 5838
#define IGMP_UNKNOWN_MSG_TO_CPUf 5839
#define IGNORECRCf 5840
#define IGNORE_ADR_ALIGN_ENf 5841
#define IGNORE_DBUS_PERRf 5842
#define IGNORE_DPEO0f 5843
#define IGNORE_DPEO1f 5844
#define IGNORE_FRXERRORf 5845
#define IGNORE_GRE_TUNNEL_CHECKSUMf 5846
#define IGNORE_HEC_ERRf 5847
#define IGNORE_HG_HDR_DONOT_LEARNf 5848
#define IGNORE_HG_HDR_HDR_EXT_LENf 5849
#define IGNORE_HG_HDR_LAG_FAILOVERf 5850
#define IGNORE_HG_LAG_FAILOVERf 5851
#define IGNORE_IPMC_L2_BITMAPf 5852
#define IGNORE_IPMC_L3_BITMAPf 5853
#define IGNORE_LOWSIGf 5854
#define IGNORE_MMU_BKP_REMOTE_PKTf 5855
#define IGNORE_MMU_BKP_TXDMA_PKTf 5856
#define IGNORE_MODID_LKUPSf 5857
#define IGNORE_MY_MODIDf 5858
#define IGNORE_PKT_TAGf 5859
#define IGNORE_PORT_FULLf 5860
#define IGNORE_PORT_IDf 5861
#define IGNORE_PPD0_PRESERVE_QOSf 5862
#define IGNORE_PPD2_PRESERVE_QOSf 5863
#define IGNORE_PPD3_PRESERVE_QOSf 5864
#define IGNORE_QTAGf 5865
#define IGNORE_RBUS_PERRf 5866
#define IGNORE_TAGf 5867
#define IGNORE_TX_PAUSEf 5868
#define IGNORE_UDP_CHECKSUMf 5869
#define IGNORE_UDP_TUNNEL_CHECKSUMf 5870
#define IGPERR0f 5871
#define IGPERR1f 5872
#define IGPERR2f 5873
#define IGPERR3f 5874
#define IGPERR4f 5875
#define IGPERR5f 5876
#define IGPERR6f 5877
#define IGPERR7f 5878
#define IGPERR8f 5879
#define IIF_ENTRY_SRCH_AVAIL_BITSf 5880
#define IINTFf 5881
#define IL2LUf 5882
#define IL2MCf 5883
#define IL3LUf 5884
#define IL3MCf 5885
#define IL3MC_BYPASS_ENABLEf 5886
#define IL3MC_ERB_INTRf 5887
#define IL3_BYPASS_ENABLEf 5888
#define ILL_SRAM_ACCf 5889
#define ILPMf 5890
#define IM0_LOCAL_MTPf 5891
#define IM0_MTP_INDEXf 5892
#define IM1_LOCAL_MTPf 5893
#define IM1_MTP_INDEXf 5894
#define IMBPf 5895
#define IMIRRORf 5896
#define IMIRROR_BITMAP_PAR_ERRf 5897
#define IMIRROR_BITMAP_TMf 5898
#define IMPLSf 5899
#define IMPMATCHf 5900
#define IM_LOCAL_MTPf 5901
#define IM_MODEf 5902
#define IM_MTP_INDEXf 5903
#define IM_MTP_INDEX0f 5904
#define IM_MTP_INDEX1f 5905
#define INCf 5906
#define INCLUDE_L2f 5907
#define INCOMING_TAG_STATUSf 5908
#define INCOMING_VIDSf 5909
#define INCOUNTERf 5910
#define INCR_MODEf 5911
#define INCR_PATTf 5912
#define INDEXf 5913
#define INFf 5914
#define INFLIGHTBUFFCNTf 5915
#define INFLIGHT_FLAGf 5916
#define INGBUFOVERFLOWf 5917
#define INGCELLRESETLIMITf 5918
#define INGMASKf 5919
#define INGMRf 5920
#define INGPKTRESETLIMITf 5921
#define INGRESS_FILTER_LISTf 5922
#define INGRESS_MIRRORf 5923
#define INGRESS_PORTf 5924
#define INGRESS_TAGGEDf 5925
#define INGR_MIRRORf 5926
#define ING_BUF_CELL_OBSf 5927
#define ING_CELLBUF_ERRf 5928
#define ING_DVP_PAR_ERRf 5929
#define ING_EGRMSKBMAP_PAR_ERRf 5930
#define ING_EGRMSKBMAP_TMf 5931
#define ING_ETH_BLK_NUMf 5932
#define ING_IPFIX_EOP_PAR_ERRf 5933
#define ING_IPFIX_EXPORT_PAR_ERRf 5934
#define ING_IPFIX_FLOW_PAR_ERRf 5935
#define ING_IPFIX_SESS_PAR_ERRf 5936
#define ING_ITAG_ACTIONf 5937
#define ING_L3_NEXT_HOP_TMf 5938
#define ING_L3_NEXT_HOP_WWf 5939
#define ING_MAP_ENf 5940
#define ING_MOD_MAP_IDf 5941
#define ING_MOD_TMf 5942
#define ING_NHOP_PAR_ERRf 5943
#define ING_OTAG_ACTIONf 5944
#define ING_PEf 5945
#define ING_PE_CLRf 5946
#define ING_PE_ENf 5947
#define ING_PRI_CNG_MAP_INTRf 5948
#define ING_PRI_CNG_MAP_TMf 5949
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 5950
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 5951
#define ING_PWE_TERM_SEQNUM_TMf 5952
#define ING_PW_TERM_SEQ_NUM_PAR_ERRf 5953
#define ING_SERVICE_COUNTER_TABLE_PAR_ERRf 5954
#define ING_STATS_PIPELINE_STAGE_NUMf 5955
#define ING_STAT_COUNTERS_NUMf 5956
#define ING_TAGGEDf 5957
#define ING_VINTF_BYTE_COUNTER_TMf 5958
#define ING_VINTF_COUNTER_TABLE_PAR_ERRf 5959
#define ING_VINTF_PACKET_COUNTER_TMf 5960
#define INITf 5961
#define INITAREFINTVf 5962
#define INITBUF_ECC_ENf 5963
#define INITIALIZEf 5964
#define INITIAL_ING_L3_NEXT_HOP_INTRf 5965
#define INITIAL_ING_L3_NEXT_HOP_TMf 5966
#define INITIAL_ING_L3_NEXT_HOP_WWf 5967
#define INITIAL_ING_NHOP_PAR_ERRf 5968
#define INITIAL_L3_ECMP_TMf 5969
#define INITIAL_L3_ECMP_WWf 5970
#define INITIAL_NHOP_PAR_ERRf 5971
#define INITWAITINTVf 5972
#define INIT_CHN0f 5973
#define INIT_CHN1f 5974
#define INIT_DONEf 5975
#define INIT_DONE_CTLf 5976
#define INIT_DONE_DATA0_LSBf 5977
#define INIT_DONE_DATA0_MSBf 5978
#define INIT_DONE_DATA1_LSBf 5979
#define INIT_DONE_DATA1_MSBf 5980
#define INIT_EGR_STATSf 5981
#define INIT_IDLEf 5982
#define INIT_ING_STATSf 5983
#define INIT_KEYf 5984
#define INIT_MRS_NUMf 5985
#define INIT_READYf 5986
#define INIT_STATE_0f 5987
#define INIT_STATE_1f 5988
#define INIT_STATE_2f 5989
#define INIT_STATE_3f 5990
#define INIT_VALf 5991
#define INIT_WAIT_DONEf 5992
#define INJECT_EP0f 5993
#define INJECT_EP1f 5994
#define INJECT_QM0f 5995
#define INJECT_QM1f 5996
#define INNER_IP_TYPEf 5997
#define INNER_IP_TYPE_MASKf 5998
#define INNER_TAGf 5999
#define INNER_TAG_TYPE_FIELDf 6000
#define INNER_TPIDf 6001
#define INNER_VLAN_ACTIONSf 6002
#define INPUT_PORT_RX_ENABLEf 6003
#define INPUT_PORT_RX_ENABLE_HIf 6004
#define INPUT_PORT_RX_ENABLE_LOf 6005
#define INPUT_PRIORITYf 6006
#define INPUT_THRESHOLD_BYPASSf 6007
#define INSERT_2B_ENABLEf 6008
#define INSERT_2B_EXTENDf 6009
#define INSERT_2B_SELf 6010
#define INSERT_BUBBLE_ENf 6011
#define INSERT_CLASS_TAGf 6012
#define INSERT_L3_MPLS_LABEL1f 6013
#define INSERT_L3_MPLS_LABEL2f 6014
#define INSERT_LEAST_FULL_HALFf 6015
#define INSERT_TLVf 6016
#define INSERT_TUNNEL_LABELf 6017
#define INSTf 6018
#define INSTANCE_NUMf 6019
#define INTERFACE_NUMf 6020
#define INTERFACE_OVERLAY_ENABLEf 6021
#define INTERFACE_TLVf 6022
#define INTERNAL_LBCKf 6023
#define INTERNAL_SELf 6024
#define INTERRUPTf 6025
#define INTFf 6026
#define INTF_NUMf 6027
#define INTF_NUM_0f 6028
#define INTF_NUM_1f 6029
#define INTF_NUM_2f 6030
#define INTF_NUM_3f 6031
#define INTR_SEL_DES_PKT_CH0f 6032
#define INTR_SEL_DES_PKT_CH1f 6033
#define INTR_SEL_DES_PKT_CH2f 6034
#define INTR_SEL_DES_PKT_CH3f 6035
#define INTR_WAIT_CYCLESf 6036
#define INT_CTRf 6037
#define INT_DISf 6038
#define INT_ENf 6039
#define INT_FLAGf 6040
#define INT_PHY_CLAUSE_45f 6041
#define INT_PRIf 6042
#define INT_PRI_KEYf 6043
#define INT_PRI_MASKf 6044
#define INT_SRC_ENf 6045
#define INVALID_ADDRf 6046
#define INVALID_CMDf 6047
#define INVALID_COMMANDf 6048
#define INVALID_DEQUEUE_NUMf 6049
#define INVALID_DEQUEUE_NUM_DISINTf 6050
#define INVALID_PROG_REQf 6051
#define INVALID_VLANf 6052
#define INVERT_BIP8_GENf 6053
#define INVERT_RX_CMD_BIPf 6054
#define INVERT_TCP_RANGE_RESULTf 6055
#define INVERT_TX_CMD_BIPf 6056
#define INVERT_UDP_RANGE_RESULTf 6057
#define IN_DBUS_CAPT_DLYf 6058
#define IN_DBUS_CAPT_FDATf 6059
#define IN_DPR_ODDf 6060
#define IN_PROFILE_FLAGf 6061
#define IN_RDACK11f 6062
#define IN_RPR_ODDf 6063
#define IN_SMFL00f 6064
#define IPf 6065
#define IP0_TO_CMIC_PERR_INTRf 6066
#define IP1_TO_CMIC_PERR_INTRf 6067
#define IP2_TO_CMIC_PERR_INTRf 6068
#define IPARSf 6069
#define IPBMf 6070
#define IPBM_MASKf 6071
#define IPBM_SELf 6072
#define IPBM_SEL_MASKf 6073
#define IPCF_PTR_MISMATCHf 6074
#define IPFIX_CONTROLf 6075
#define IPFIX_ENABLEf 6076
#define IPFIX_FLOW_METER_IDf 6077
#define IPFIX_KEY_SELECTf 6078
#define IPFIX_SAMPLE_MODEf 6079
#define IPFIX_TIMEOUT_CNTf 6080
#define IPFIX_TIMEOUT_ENf 6081
#define IPF_BWf 6082
#define IPGR1f 6083
#define IPGR2f 6084
#define IPGTf 6085
#define IPG_CONFIG_RXf 6086
#define IPG_PREAMBLE_ADJf 6087
#define IPIC_CASCADEf 6088
#define IPIC_E2E_HOL_ENBLf 6089
#define IPIC_E2E_IBP_ENBLf 6090
#define IPIC_ERRORSf 6091
#define IPIC_PAUSE_ENBLf 6092
#define IPIPE_IPCF_PTRf 6093
#define IPMCf 6094
#define IPMCBITMAPf 6095
#define IPMCERR_TOCPUf 6096
#define IPMCIDXAHIGHMARKERf 6097
#define IPMCIDXALOWMARKERf 6098
#define IPMCIDXBHIGHMARKERf 6099
#define IPMCIDXBLOWMARKERf 6100
#define IPMCIDXCHIGHMARKERf 6101
#define IPMCIDXCLOWMARKERf 6102
#define IPMCIDXHIGHMARKERf 6103
#define IPMCIDXINCAENf 6104
#define IPMCIDXINCBENf 6105
#define IPMCIDXINCCENf 6106
#define IPMCIDXINCENf 6107
#define IPMCIDXLOWMARKERf 6108
#define IPMCMBISTDONEf 6109
#define IPMCMBISTENf 6110
#define IPMCMBISTGOf 6111
#define IPMCPORTMISS_TOCPUf 6112
#define IPMCREPf 6113
#define IPMCREPCOUNT_STOPf 6114
#define IPMCREPLICATIONENf 6115
#define IPMCREPOVERLIMITBITMAPf 6116
#define IPMCREPOVERLIMITERRORf 6117
#define IPMCREPOVERLIMITERRORINTMASKf 6118
#define IPMCREPOVERLMTPBMf 6119
#define IPMCV4_ENABLEf 6120
#define IPMCV4_L2_ENABLEf 6121
#define IPMCV6_ENABLEf 6122
#define IPMCV6_L2_ENABLEf 6123
#define IPMC_0f 6124
#define IPMC_1f 6125
#define IPMC_2f 6126
#define IPMC_3f 6127
#define IPMC_AGED_BLOCKf 6128
#define IPMC_DO_VLANf 6129
#define IPMC_ENABLEf 6130
#define IPMC_ENTRY_V4_AVAIL_BITSf 6131
#define IPMC_ENTRY_V4_BLKCNT_BITSf 6132
#define IPMC_ENTRY_V6_AVAIL_BITSf 6133
#define IPMC_ENTRY_V6_BITSf 6134
#define IPMC_ENTRY_V6_BLKCNT_BITSf 6135
#define IPMC_ENTRY_VLD_BITSf 6136
#define IPMC_INDEXf 6137
#define IPMC_IND_MODEf 6138
#define IPMC_INTF_NUM_MODEf 6139
#define IPMC_L3_IIFf 6140
#define IPMC_MASK_LENf 6141
#define IPMC_MISS_AS_L2MCf 6142
#define IPMC_MSBUS_MAX_RETRYf 6143
#define IPMC_MTU_INDEXf 6144
#define IPMC_MTU_INDEX_0f 6145
#define IPMC_MTU_INDEX_1f 6146
#define IPMC_MTU_INDEX_2f 6147
#define IPMC_MTU_INDEX_3f 6148
#define IPMC_PTRf 6149
#define IPMC_PTR_P0f 6150
#define IPMC_PTR_P1f 6151
#define IPMC_PTR_P10f 6152
#define IPMC_PTR_P11f 6153
#define IPMC_PTR_P2f 6154
#define IPMC_PTR_P3f 6155
#define IPMC_PTR_P4f 6156
#define IPMC_PTR_P5f 6157
#define IPMC_PTR_P6f 6158
#define IPMC_PTR_P7f 6159
#define IPMC_PTR_P8f 6160
#define IPMC_PTR_P9f 6161
#define IPMC_REPLICATIONf 6162
#define IPMC_ROUTE_SAME_VLANf 6163
#define IPMC_TTL1_ERR_TOCPUf 6164
#define IPMC_TTL_ERROR_TOCPUf 6165
#define IPMC_TTL_ERR_TOCPUf 6166
#define IPMC_TUNNEL_TO_CPUf 6167
#define IPMC_TUNNEL_TYPEf 6168
#define IPMC_TUNNEL_TYPE_0f 6169
#define IPMC_TUNNEL_TYPE_1f 6170
#define IPMC_TUNNEL_TYPE_2f 6171
#define IPMC_TUNNEL_TYPE_3f 6172
#define IPMC_VLAN_TBL_PTRf 6173
#define IPORTf 6174
#define IPORT_BITMAPf 6175
#define IPORT_DIRECTIONf 6176
#define IPORT_MODEf 6177
#define IPRIf 6178
#define IPV4ENABLEf 6179
#define IPV4L3_ENABLEf 6180
#define IPV4_ACL_144_ENf 6181
#define IPV4_ACL_MODEf 6182
#define IPV4_ACL_TYPEf 6183
#define IPV4_CHKSUM_ENABLEf 6184
#define IPV4_DF_SELf 6185
#define IPV4_DIP_MASKf 6186
#define IPV4_FIELD_BITMAP_Af 6187
#define IPV4_FIELD_BITMAP_Bf 6188
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 6189
#define IPV4_FWD_MODEf 6190
#define IPV4_HIT_BIT_MODEf 6191
#define IPV4_IDf 6192
#define IPV4_ID_MASKf 6193
#define IPV4_KEYf 6194
#define IPV4_KEY_UNUSEDf 6195
#define IPV4_MC_MACDA_CHECK_ENABLEf 6196
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 6197
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 6198
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 6199
#define IPV4_RESVD_MC_PKT_DROPf 6200
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 6201
#define IPV4_RESVD_MC_PKT_TO_CPUf 6202
#define IPV4_SIP_MASKf 6203
#define IPV4_UNUSEDf 6204
#define IPV4_UNUSED_0f 6205
#define IPV4_UNUSED_1f 6206
#define IPV4_UNUSED_2f 6207
#define IPV6ENABLEf 6208
#define IPV6L3_ENABLEf 6209
#define IPV6_128_ENf 6210
#define IPV6_ACL_144_ENf 6211
#define IPV6_ACL_FULL_NO_URPFf 6212
#define IPV6_ACL_MODEf 6213
#define IPV6_ACL_TYPEf 6214
#define IPV6_DF_SELf 6215
#define IPV6_DIP_MASKf 6216
#define IPV6_FIELD_BITMAP_Af 6217
#define IPV6_FIELD_BITMAP_Bf 6218
#define IPV6_FLf 6219
#define IPV6_FL_MASKf 6220
#define IPV6_FULL_ACLf 6221
#define IPV6_FWD_MODEf 6222
#define IPV6_HIT_BIT_MODEf 6223
#define IPV6_LOWER_KEYf 6224
#define IPV6_LOWER_KEY_UNUSEDf 6225
#define IPV6_MC_MACDA_CHECK_ENABLEf 6226
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 6227
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 6228
#define IPV6_MIN_FRAG_SIZE_ENABLEf 6229
#define IPV6_PREFIXf 6230
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 6231
#define IPV6_RESVD_MC_PKT_DROPf 6232
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 6233
#define IPV6_RESVD_MC_PKT_TO_CPUf 6234
#define IPV6_SIP_MASKf 6235
#define IPV6_UNUSEDf 6236
#define IPV6_UNUSED_0f 6237
#define IPV6_UNUSED_1f 6238
#define IPV6_UNUSED_2f 6239
#define IPV6_UNUSED_3f 6240
#define IPV6_UPPER_KEYf 6241
#define IPV6_UPPER_KEY_UNUSEDf 6242
#define IP_ADDRf 6243
#define IP_ADDR0f 6244
#define IP_ADDR1f 6245
#define IP_ADDR_HIf 6246
#define IP_ADDR_LOf 6247
#define IP_ADDR_LWR_64f 6248
#define IP_ADDR_MASKf 6249
#define IP_ADDR_MASK0f 6250
#define IP_ADDR_MASK1f 6251
#define IP_ADDR_UNUSEDf 6252
#define IP_ADDR_UPR_64f 6253
#define IP_ADDR_V4f 6254
#define IP_ADDR_V6f 6255
#define IP_COUNTERS_PAR_ERRf 6256
#define IP_DIP_ENABLEf 6257
#define IP_DSCP_ENABLEf 6258
#define IP_DSCP_PROFILEf 6259
#define IP_ECN_ENABLEf 6260
#define IP_FIRST_FRAG_CHECK_ENABLEf 6261
#define IP_ICMP_CODE_ENABLEf 6262
#define IP_ICMP_TYPE_ENABLEf 6263
#define IP_INTRf 6264
#define IP_IPFIX_INTF_ENABLEf 6265
#define IP_IPV4_MASK_PROFILEf 6266
#define IP_IPV6_LABEL_ENABLEf 6267
#define IP_IPV6_MASK_PROFILEf 6268
#define IP_PKT_LENGTHf 6269
#define IP_PROTOCOL_ENABLEf 6270
#define IP_PROT_OVERLAY_ENf 6271
#define IP_SEC_CHECKf 6272
#define IP_SIP_ENABLEf 6273
#define IP_TCP_DEST_PORT_ENABLEf 6274
#define IP_TCP_SRC_PORT_ENABLEf 6275
#define IP_TUNNEL_ID_ENABLEf 6276
#define IP_TUNNEL_INTRf 6277
#define IP_TUNNEL_TMf 6278
#define IP_TUNNEL_WWf 6279
#define IP_TYPEf 6280
#define IP_TYPE_MASKf 6281
#define IREFCf 6282
#define IRH_31_0f 6283
#define IRH_63_32f 6284
#define IRH_95_64f 6285
#define IRH_99_96f 6286
#define IRPEf 6287
#define IRSEL1f 6288
#define IRSEL1_BYPASS_ENABLEf 6289
#define IRSEL2f 6290
#define IRSEL2_BYPASS_ENABLEf 6291
#define IRSEL2_NEXTHOP_PARITY_ERRf 6292
#define ISW1f 6293
#define ISW2f 6294
#define ISW2_EGR_MASK_PARITY_ERRf 6295
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 6296
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 6297
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 6298
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 6299
#define ITAGf 6300
#define ITU_MODE_SELf 6301
#define IVERRORPOINTERf 6302
#define IVIDf 6303
#define IVID_DVPf 6304
#define IVID_DVP_SELf 6305
#define IVID_VALIDf 6306
#define IVLANf 6307
#define IVPERR0f 6308
#define IVPERR1f 6309
#define IVTX_ENTRY_SRCH_AVAIL_BITSf 6310
#define IVXLTf 6311
#define IVXLT_BYPASS_ENABLEf 6312
#define I_TEMPMON_CTRLf 6313
#define JAM_ENf 6314
#define JITTER_ENf 6315
#define JIT_TOLERANCEf 6316
#define JTAG_OTP_TOP_OTP_CPU_STATUS_15_12f 6317
#define JTRPEf 6318
#define JTRPSf 6319
#define JTRPTf 6320
#define JUMBOf 6321
#define KEYf 6322
#define KEY_MASKf 6323
#define KEY_TYPEf 6324
#define KEY_TYPE_0f 6325
#define KEY_TYPE_1f 6326
#define KEY_TYPE_2f 6327
#define KEY_TYPE_3f 6328
#define KEY_TYPE_VFIf 6329
#define KEY_TYPE_VFI_SHADOWf 6330
#define KEY_V6f 6331
#define KEY_VALIDf 6332
#define KEY_ZERO_1f 6333
#define KNOWN_IPMC_ENABLEf 6334
#define KNOWN_IPMC_METER_INDEXf 6335
#define KNOWN_L2MC_ENABLEf 6336
#define KNOWN_L2MC_METER_INDEXf 6337
#define KNOWN_MCAST_BLOCK_MASK_PAR_ERRf 6338
#define KNOWN_MCAST_BLOCK_MASK_TMf 6339
#define KNOWN_MCAST_MASK_SELf 6340
#define KSIZE_SELECTf 6341
#define KS_ACTIVEf 6342
#define KVCO_XFf 6343
#define KVCO_XSf 6344
#define K_FORCE_LOS_ENABLEf 6345
#define K_SOP_S0f 6346
#define K_SOP_S1f 6347
#define K_SOP_S3f 6348
#define K_SOP_S4f 6349
#define L10Bf 6350
#define L1_BK_CORRECTED_ERRORf 6351
#define L1_BK_CORRECTED_ERROR_DISINTf 6352
#define L1_BK_ECC_ERROR_ADDRESSf 6353
#define L1_BK_ENABLE_ECCf 6354
#define L1_BK_FORCE_UNCORRECTABLE_ERRORf 6355
#define L1_BK_TMf 6356
#define L1_BK_UNCORRECTED_ERRORf 6357
#define L1_BK_UNCORRECTED_ERROR_DISINTf 6358
#define L1_BP_CORRECTED_ERRORf 6359
#define L1_BP_CORRECTED_ERROR_DISINTf 6360
#define L1_BP_ECC_ERROR_ADDRESSf 6361
#define L1_BP_ENABLE_ECCf 6362
#define L1_BP_FORCE_UNCORRECTABLE_ERRORf 6363
#define L1_BP_TMf 6364
#define L1_BP_UNCORRECTED_ERRORf 6365
#define L1_BP_UNCORRECTED_ERROR_DISINTf 6366
#define L1_CLK0_RECOVERY_MUXf 6367
#define L1_CLK1_RECOVERY_MUXf 6368
#define L1_LA_TMf 6369
#define L1_N0_CORRECTED_ERRORf 6370
#define L1_N0_CORRECTED_ERROR_DISINTf 6371
#define L1_N0_ECC_ERROR_ADDRESSf 6372
#define L1_N0_ENABLE_ECCf 6373
#define L1_N0_FORCE_UNCORRECTABLE_ERRORf 6374
#define L1_N0_TMf 6375
#define L1_N0_UNCORRECTED_ERRORf 6376
#define L1_N0_UNCORRECTED_ERROR_DISINTf 6377
#define L1_N1_CORRECTED_ERRORf 6378
#define L1_N1_CORRECTED_ERROR_DISINTf 6379
#define L1_N1_ECC_ERROR_ADDRESSf 6380
#define L1_N1_ENABLE_ECCf 6381
#define L1_N1_FORCE_UNCORRECTABLE_ERRORf 6382
#define L1_N1_TMf 6383
#define L1_N1_UNCORRECTED_ERRORf 6384
#define L1_N1_UNCORRECTED_ERROR_DISINTf 6385
#define L1_N2_CORRECTED_ERRORf 6386
#define L1_N2_CORRECTED_ERROR_DISINTf 6387
#define L1_N2_ECC_ERROR_ADDRESSf 6388
#define L1_N2_ENABLE_ECCf 6389
#define L1_N2_FORCE_UNCORRECTABLE_ERRORf 6390
#define L1_N2_TMf 6391
#define L1_N2_UNCORRECTED_ERRORf 6392
#define L1_N2_UNCORRECTED_ERROR_DISINTf 6393
#define L1_NG_CORRECTED_ERRORf 6394
#define L1_NG_CORRECTED_ERROR_DISINTf 6395
#define L1_NG_ECC_ERROR_ADDRESSf 6396
#define L1_NG_ENABLE_ECCf 6397
#define L1_NG_FORCE_UNCORRECTABLE_ERRORf 6398
#define L1_NG_TMf 6399
#define L1_NG_UNCORRECTED_ERRORf 6400
#define L1_NG_UNCORRECTED_ERROR_DISINTf 6401
#define L1_NM_CORRECTED_ERRORf 6402
#define L1_NM_CORRECTED_ERROR_DISINTf 6403
#define L1_NM_ECC_ERROR_ADDRESSf 6404
#define L1_NM_ENABLE_ECCf 6405
#define L1_NM_FORCE_UNCORRECTABLE_ERRORf 6406
#define L1_NM_TMf 6407
#define L1_NM_UNCORRECTED_ERRORf 6408
#define L1_NM_UNCORRECTED_ERROR_DISINTf 6409
#define L2f 6410
#define L2__ASSOCIATED_DATAf 6411
#define L2__CLASS_IDf 6412
#define L2__CPUf 6413
#define L2__DESTINATIONf 6414
#define L2__DEST_TYPEf 6415
#define L2__DST_DISCARDf 6416
#define L2__DUMMY_INDEXf 6417
#define L2__EH_QUEUE_TAGf 6418
#define L2__EH_TAG_TYPEf 6419
#define L2__EH_TMf 6420
#define L2__L2MC_PTRf 6421
#define L2__L3f 6422
#define L2__LIMIT_COUNTEDf 6423
#define L2__MAC_ADDRf 6424
#define L2__MAC_BLOCK_INDEXf 6425
#define L2__MIRRORf 6426
#define L2__MIRROR0f 6427
#define L2__MIRROR1f 6428
#define L2__MODULE_IDf 6429
#define L2__PENDINGf 6430
#define L2__PORT_NUMf 6431
#define L2__PRIf 6432
#define L2__REMOTEf 6433
#define L2__REMOTE_TRUNKf 6434
#define L2__RPEf 6435
#define L2__SCPf 6436
#define L2__SRC_DISCARDf 6437
#define L2__STATIC_BITf 6438
#define L2__Tf 6439
#define L2__TGIDf 6440
#define L2__VFIf 6441
#define L2__VLAN_IDf 6442
#define L2__VPGf 6443
#define L2__VPG_TYPEf 6444
#define L2DHIT_ENABLEf 6445
#define L2DH_ENf 6446
#define L2DST_DISCARDf 6447
#define L2DST_HIT_ENABLEf 6448
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 6449
#define L2L3RSPFIFO_FULLf 6450
#define L2L3RSPFIFO_OVERFLOWf 6451
#define L2L3RSPFIFO_TMf 6452
#define L2MCf 6453
#define L2MC_BMP_FROM_L2f 6454
#define L2MC_INTRf 6455
#define L2MC_MASK_LENf 6456
#define L2MC_PAR_ERRf 6457
#define L2MC_PBMf 6458
#define L2MC_PBMPf 6459
#define L2MC_PTRf 6460
#define L2MC_TMf 6461
#define L2MODFIFO_NOTEMPTYf 6462
#define L2MODFIFO_OVERFLOWf 6463
#define L2MODFIFO_PUSH_ENf 6464
#define L2MODFIFO_SHOW_CUR_COUNTf 6465
#define L2MODFIFO_UNDERRUNf 6466
#define L2MODMEM0_TMf 6467
#define L2MODMEM1_TMf 6468
#define L2MODMEM_TMf 6469
#define L2R_LOS_CHAR_CNTf 6470
#define L2R_LOS_CHAR_CNT_RESETf 6471
#define L2R_LOS_ENABLEf 6472
#define L2R_TX_LOS_SELECTf 6473
#define L2SEARCH72_INST_OPCf 6474
#define L2SRC_DISCARDf 6475
#define L2SRC_STATIC_MOVEf 6476
#define L2SWITCH_SAME_VLANf 6477
#define L2_ACL_144_ENf 6478
#define L2_ACL_ENf 6479
#define L2_ACL_PAYLOAD_MODEf 6480
#define L2_AND_VLAN_MAC_HASH_SELECTf 6481
#define L2_BITMAPf 6482
#define L2_BITMAP_HIf 6483
#define L2_BITMAP_LOf 6484
#define L2_BITMAP_M0f 6485
#define L2_BITMAP_M1f 6486
#define L2_BK_CORRECTED_ERRORf 6487
#define L2_BK_CORRECTED_ERROR_DISINTf 6488
#define L2_BK_ECC_ERROR_ADDRESSf 6489
#define L2_BK_ENABLE_ECCf 6490
#define L2_BK_FORCE_UNCORRECTABLE_ERRORf 6491
#define L2_BK_TMf 6492
#define L2_BK_UNCORRECTED_ERRORf 6493
#define L2_BK_UNCORRECTED_ERROR_DISINTf 6494
#define L2_BP_CORRECTED_ERRORf 6495
#define L2_BP_CORRECTED_ERROR_DISINTf 6496
#define L2_BP_ECC_ERROR_ADDRESSf 6497
#define L2_BP_ENABLE_ECCf 6498
#define L2_BP_FORCE_UNCORRECTABLE_ERRORf 6499
#define L2_BP_TMf 6500
#define L2_BP_UNCORRECTED_ERRORf 6501
#define L2_BP_UNCORRECTED_ERROR_DISINTf 6502
#define L2_ENTRY_DATAf 6503
#define L2_ENTRY_INTRf 6504
#define L2_ENTRY_KEY_TYPEf 6505
#define L2_ENTRY_PAR_ERRf 6506
#define L2_ETHER_TYPEf 6507
#define L2_ETHER_TYPE_MASKf 6508
#define L2_ETH_TYPE_ENABLEf 6509
#define L2_EXT_HASH_SELECTf 6510
#define L2_FIELD_BITMAP_Af 6511
#define L2_FIELD_BITMAP_Bf 6512
#define L2_FWD_ENf 6513
#define L2_HDR_ON_DIP_ENf 6514
#define L2_HDR_ON_SIP_ENf 6515
#define L2_HITDA_CCMf 6516
#define L2_HITDA_RMf 6517
#define L2_HITSA_CCMf 6518
#define L2_HITSA_RMf 6519
#define L2_HIT_BIT_MODEf 6520
#define L2_KEYf 6521
#define L2_LA_TMf 6522
#define L2_MAC_DA_ENABLEf 6523
#define L2_MAC_SA_ENABLEf 6524
#define L2_MB_TMf 6525
#define L2_MISS_DROPf 6526
#define L2_MISS_TOCPUf 6527
#define L2_MOD_FIFO_CNTf 6528
#define L2_MOD_FIFO_ENABLEf 6529
#define L2_MOD_FIFO_ENABLE_AGEf 6530
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 6531
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 6532
#define L2_MOD_FIFO_ENABLE_LEARNf 6533
#define L2_MOD_FIFO_ENABLE_MEMWRf 6534
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 6535
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 6536
#define L2_MOD_FIFO_FULLf 6537
#define L2_MOD_FIFO_INTRf 6538
#define L2_MOD_FIFO_LOCKf 6539
#define L2_MOD_FIFO_NOT_EMPTYf 6540
#define L2_MOD_FIFO_TMf 6541
#define L2_N0_CORRECTED_ERRORf 6542
#define L2_N0_CORRECTED_ERROR_DISINTf 6543
#define L2_N0_ECC_ERROR_ADDRESSf 6544
#define L2_N0_ENABLE_ECCf 6545
#define L2_N0_FORCE_UNCORRECTABLE_ERRORf 6546
#define L2_N0_TMf 6547
#define L2_N0_UNCORRECTED_ERRORf 6548
#define L2_N0_UNCORRECTED_ERROR_DISINTf 6549
#define L2_N1_CORRECTED_ERRORf 6550
#define L2_N1_CORRECTED_ERROR_DISINTf 6551
#define L2_N1_ECC_ERROR_ADDRESSf 6552
#define L2_N1_ENABLE_ECCf 6553
#define L2_N1_FORCE_UNCORRECTABLE_ERRORf 6554
#define L2_N1_TMf 6555
#define L2_N1_UNCORRECTED_ERRORf 6556
#define L2_N1_UNCORRECTED_ERROR_DISINTf 6557
#define L2_N2_CORRECTED_ERRORf 6558
#define L2_N2_CORRECTED_ERROR_DISINTf 6559
#define L2_N2_ECC_ERROR_ADDRESSf 6560
#define L2_N2_ENABLE_ECCf 6561
#define L2_N2_FORCE_UNCORRECTABLE_ERRORf 6562
#define L2_N2_TMf 6563
#define L2_N2_UNCORRECTED_ERRORf 6564
#define L2_N2_UNCORRECTED_ERROR_DISINTf 6565
#define L2_NG_CORRECTED_ERRORf 6566
#define L2_NG_CORRECTED_ERROR_DISINTf 6567
#define L2_NG_ECC_ERROR_ADDRESSf 6568
#define L2_NG_ENABLE_ECCf 6569
#define L2_NG_FORCE_UNCORRECTABLE_ERRORf 6570
#define L2_NG_TMf 6571
#define L2_NG_UNCORRECTED_ERRORf 6572
#define L2_NG_UNCORRECTED_ERROR_DISINTf 6573
#define L2_NM_CORRECTED_ERRORf 6574
#define L2_NM_CORRECTED_ERROR_DISINTf 6575
#define L2_NM_ECC_ERROR_ADDRESSf 6576
#define L2_NM_ENABLE_ECCf 6577
#define L2_NM_FORCE_UNCORRECTABLE_ERRORf 6578
#define L2_NM_TMf 6579
#define L2_NM_UNCORRECTED_ERRORf 6580
#define L2_NM_UNCORRECTED_ERROR_DISINTf 6581
#define L2_NON_UCAST_DROPf 6582
#define L2_NON_UCAST_TOCPUf 6583
#define L2_PACKET_FORMATf 6584
#define L2_PFMf 6585
#define L2_PROTOCOL_PKTf 6586
#define L2_PROTOCOL_PKT_DROPf 6587
#define L2_PROTOCOL_TO_CPUf 6588
#define L2_RECORD_OVERFLOW_ENABLEf 6589
#define L2_SA_REPLACEf 6590
#define L2_SWITCHf 6591
#define L2_TABLE_MBIST_DONEf 6592
#define L2_TABLE_MBIST_ENf 6593
#define L2_TABLE_MBIST_GOf 6594
#define L2_TAGGED_ENABLEf 6595
#define L2_TAG_STATUSf 6596
#define L2_TAG_STATUS_MASKf 6597
#define L2_TUNNEL_PAYLOAD_IGMP_ENABLEf 6598
#define L2_TYPEf 6599
#define L2_TYPE_MASKf 6600
#define L2_USER_ENTRY_CAM_BIST_DONE_STATUSf 6601
#define L2_USER_ENTRY_CAM_BIST_ENABLE_BITf 6602
#define L2_USER_ENTRY_CAM_BIST_GO_STATUSf 6603
#define L2_USER_ENTRY_CAM_S10_STATUSf 6604
#define L2_USER_ENTRY_CAM_S2_STATUSf 6605
#define L2_USER_ENTRY_CAM_S3_STATUSf 6606
#define L2_USER_ENTRY_CAM_S5_STATUSf 6607
#define L2_USER_ENTRY_CAM_S6_STATUSf 6608
#define L2_USER_ENTRY_CAM_S8_STATUSf 6609
#define L2_USER_ENTRY_DATA_INTRf 6610
#define L2_USER_SAM_BITSf 6611
#define L2_VLAN_ID_ENABLEf 6612
#define L2_VLAN_PRI_ENABLEf 6613
#define L3f 6614
#define L32Bf 6615
#define L3__EH_QUEUE_TAGf 6616
#define L3__EH_TAG_TYPEf 6617
#define L3__EH_TMf 6618
#define L3__INTF_NUMf 6619
#define L3__IVIDf 6620
#define L3__L3_UC_DA_DISABLEf 6621
#define L3__L3_UC_SA_DISABLEf 6622
#define L3__L3_UC_TTL_DISABLEf 6623
#define L3__L3_UC_VLAN_DISABLEf 6624
#define L3__MAC_ADDRESSf 6625
#define L3__OVIDf 6626
#define L3__RESERVEDf 6627
#define L3__VINTF_CTR_IDXf 6628
#define L3DSTMISS_TOCPUf 6629
#define L3ERR_CPU_COSf 6630
#define L3ERR_TOCPUf 6631
#define L3IIF_URPF_SELECTf 6632
#define L3IPMCf 6633
#define L3LU_ERB_INTRf 6634
#define L3MC_INDEXf 6635
#define L3MC_INDEX_0f 6636
#define L3MC_INDEX_1f 6637
#define L3MC_INDEX_2f 6638
#define L3MC_INDEX_3f 6639
#define L3MC_MH_PFMf 6640
#define L3MC_PAR_ERRf 6641
#define L3PKT_ERR_CPU_COSf 6642
#define L3PKT_ERR_TOCPUf 6643
#define L3SH_ENf 6644
#define L3SRCHIT_ENABLEf 6645
#define L3SRC_HIT_ENABLEf 6646
#define L3SRC_URPF_ERR_TOCPUf 6647
#define L3SW_CHANGE_MACDA_OR_VLANf 6648
#define L3SW_CHANGE_MACDA_VLANf 6649
#define L3TUNNEL_TMf 6650
#define L3TUNNEL_WWf 6651
#define L3UCf 6652
#define L3UC_TTL1_ERR_TOCPUf 6653
#define L3UC_TTL_ERR_TOCPUf 6654
#define L3UC_TUNNEL_TYPEf 6655
#define L3_BITMAPf 6656
#define L3_BITMAP_HIf 6657
#define L3_BITMAP_LOf 6658
#define L3_BITMAP_M0f 6659
#define L3_BITMAP_M1f 6660
#define L3_BK_CORRECTED_ERRORf 6661
#define L3_BK_CORRECTED_ERROR_DISINTf 6662
#define L3_BK_ECC_ERROR_ADDRESSf 6663
#define L3_BK_ENABLE_ECCf 6664
#define L3_BK_FORCE_UNCORRECTABLE_ERRORf 6665
#define L3_BK_TMf 6666
#define L3_BK_UNCORRECTED_ERRORf 6667
#define L3_BK_UNCORRECTED_ERROR_DISINTf 6668
#define L3_BP_CORRECTED_ERRORf 6669
#define L3_BP_CORRECTED_ERROR_DISINTf 6670
#define L3_BP_ECC_ERROR_ADDRESSf 6671
#define L3_BP_ENABLE_ECCf 6672
#define L3_BP_FORCE_UNCORRECTABLE_ERRORf 6673
#define L3_BP_TMf 6674
#define L3_BP_UNCORRECTED_ERRORf 6675
#define L3_BP_UNCORRECTED_ERROR_DISINTf 6676
#define L3_DEFIP_128_DATA_PAR_ERRf 6677
#define L3_DEFIP_DATA_INTRf 6678
#define L3_DEFIP_DATA_PAR_ERRf 6679
#define L3_ECMP_COUNT_TMf 6680
#define L3_ECMP_GROUP_DST_TMf 6681
#define L3_ECMP_GROUP_PAR_ERRf 6682
#define L3_ECMP_GROUP_SRC_TMf 6683
#define L3_ECMP_PAR_ERRf 6684
#define L3_ECMP_TMf 6685
#define L3_ECMP_WWf 6686
#define L3_ENABLEf 6687
#define L3_ENTRY_INTRf 6688
#define L3_ENTRY_PAR_ERRf 6689
#define L3_FIELDSf 6690
#define L3_FIELDS_MASKf 6691
#define L3_HALF_SIZEf 6692
#define L3_HASH_SELECTf 6693
#define L3_HITf 6694
#define L3_HIT_TMf 6695
#define L3_IIFf 6696
#define L3_IIF_PAR_ERRf 6697
#define L3_IIF_TMf 6698
#define L3_INDEXf 6699
#define L3_INDEX_HIf 6700
#define L3_INTFf 6701
#define L3_INTF_INTRf 6702
#define L3_INTF_NUMf 6703
#define L3_INTF_NUM_0f 6704
#define L3_INTF_NUM_1f 6705
#define L3_INTF_NUM_2f 6706
#define L3_INTF_NUM_3f 6707
#define L3_INTF_NUM_HIf 6708
#define L3_INTF_TMf 6709
#define L3_INTF_WWf 6710
#define L3_IPMC_1_PAR_ERRf 6711
#define L3_IPMC_1_TMf 6712
#define L3_IPMC_INDEXf 6713
#define L3_IPMC_INTRf 6714
#define L3_IPMC_PAR_ERRf 6715
#define L3_IPMC_REMAP_PAR_ERRf 6716
#define L3_IPMC_REMAP_TMf 6717
#define L3_IPMC_TMf 6718
#define L3_IPMC_VALID_AS_HITf 6719
#define L3_IPV4_PFMf 6720
#define L3_IPV6_PFMf 6721
#define L3_MTU_FAILEDf 6722
#define L3_MTU_FAIL_TOCPUf 6723
#define L3_MTU_SIZEf 6724
#define L3_MTU_VALUES_PAR_ERRf 6725
#define L3_MTU_VALUES_TMf 6726
#define L3_N0_CORRECTED_ERRORf 6727
#define L3_N0_CORRECTED_ERROR_DISINTf 6728
#define L3_N0_ECC_ERROR_ADDRESSf 6729
#define L3_N0_ENABLE_ECCf 6730
#define L3_N0_FORCE_UNCORRECTABLE_ERRORf 6731
#define L3_N0_TMf 6732
#define L3_N0_UNCORRECTED_ERRORf 6733
#define L3_N0_UNCORRECTED_ERROR_DISINTf 6734
#define L3_N1_CORRECTED_ERRORf 6735
#define L3_N1_CORRECTED_ERROR_DISINTf 6736
#define L3_N1_ECC_ERROR_ADDRESSf 6737
#define L3_N1_ENABLE_ECCf 6738
#define L3_N1_FORCE_UNCORRECTABLE_ERRORf 6739
#define L3_N1_TMf 6740
#define L3_N1_UNCORRECTED_ERRORf 6741
#define L3_N1_UNCORRECTED_ERROR_DISINTf 6742
#define L3_N2_CORRECTED_ERRORf 6743
#define L3_N2_CORRECTED_ERROR_DISINTf 6744
#define L3_N2_ECC_ERROR_ADDRESSf 6745
#define L3_N2_ENABLE_ECCf 6746
#define L3_N2_FORCE_UNCORRECTABLE_ERRORf 6747
#define L3_N2_TMf 6748
#define L3_N2_UNCORRECTED_ERRORf 6749
#define L3_N2_UNCORRECTED_ERROR_DISINTf 6750
#define L3_NEXT_HOP_INTRf 6751
#define L3_NG_CORRECTED_ERRORf 6752
#define L3_NG_CORRECTED_ERROR_DISINTf 6753
#define L3_NG_ECC_ERROR_ADDRESSf 6754
#define L3_NG_ENABLE_ECCf 6755
#define L3_NG_FORCE_UNCORRECTABLE_ERRORf 6756
#define L3_NG_TMf 6757
#define L3_NG_UNCORRECTED_ERRORf 6758
#define L3_NG_UNCORRECTED_ERROR_DISINTf 6759
#define L3_NM_CORRECTED_ERRORf 6760
#define L3_NM_CORRECTED_ERROR_DISINTf 6761
#define L3_NM_ECC_ERROR_ADDRESSf 6762
#define L3_NM_ENABLE_ECCf 6763
#define L3_NM_FORCE_UNCORRECTABLE_ERRORf 6764
#define L3_NM_TMf 6765
#define L3_NM_UNCORRECTED_ERRORf 6766
#define L3_NM_UNCORRECTED_ERROR_DISINTf 6767
#define L3_OIFf 6768
#define L3_OIF_0f 6769
#define L3_OIF_0_TYPEf 6770
#define L3_OIF_1f 6771
#define L3_OIF_1_TYPEf 6772
#define L3_OIF_2f 6773
#define L3_OIF_2_TYPEf 6774
#define L3_OIF_3f 6775
#define L3_OIF_3_TYPEf 6776
#define L3_OIF_4f 6777
#define L3_OIF_4_TYPEf 6778
#define L3_OIF_5f 6779
#define L3_OIF_5_TYPEf 6780
#define L3_OIF_6f 6781
#define L3_OIF_6_TYPEf 6782
#define L3_OIF_7f 6783
#define L3_OIF_7_TYPEf 6784
#define L3_PARITYf 6785
#define L3_PAYLOADf 6786
#define L3_SLOWPATH_TOCPUf 6787
#define L3_STATSf 6788
#define L3_TABLE_MBIST_DONEf 6789
#define L3_TABLE_MBIST_ENf 6790
#define L3_TABLE_MBIST_GOf 6791
#define L3_TUNNEL_PAR_ERRf 6792
#define L3_TUNNEL_RAM_PARITY_ERRf 6793
#define L3_UC_DA_DISABLEf 6794
#define L3_UC_SA_DISABLEf 6795
#define L3_UC_TTL_DISABLEf 6796
#define L3_UC_VLAN_DISABLEf 6797
#define L3_VALIDf 6798
#define L4_BK_CORRECTED_ERRORf 6799
#define L4_BK_CORRECTED_ERROR_DISINTf 6800
#define L4_BK_ECC_ERROR_ADDRESSf 6801
#define L4_BK_ENABLE_ECCf 6802
#define L4_BK_FORCE_UNCORRECTABLE_ERRORf 6803
#define L4_BK_TMf 6804
#define L4_BK_UNCORRECTED_ERRORf 6805
#define L4_BK_UNCORRECTED_ERROR_DISINTf 6806
#define L4_BP_CORRECTED_ERRORf 6807
#define L4_BP_CORRECTED_ERROR_DISINTf 6808
#define L4_BP_ECC_ERROR_ADDRESSf 6809
#define L4_BP_ENABLE_ECCf 6810
#define L4_BP_FORCE_UNCORRECTABLE_ERRORf 6811
#define L4_BP_TMf 6812
#define L4_BP_UNCORRECTED_ERRORf 6813
#define L4_BP_UNCORRECTED_ERROR_DISINTf 6814
#define L4_DATAf 6815
#define L4_DATA_MASKf 6816
#define L4_DEST_PORTf 6817
#define L4_DEST_PORT_MASKf 6818
#define L4_N0_CORRECTED_ERRORf 6819
#define L4_N0_CORRECTED_ERROR_DISINTf 6820
#define L4_N0_ECC_ERROR_ADDRESSf 6821
#define L4_N0_ENABLE_ECCf 6822
#define L4_N0_FORCE_UNCORRECTABLE_ERRORf 6823
#define L4_N0_TMf 6824
#define L4_N0_UNCORRECTED_ERRORf 6825
#define L4_N0_UNCORRECTED_ERROR_DISINTf 6826
#define L4_N1_CORRECTED_ERRORf 6827
#define L4_N1_CORRECTED_ERROR_DISINTf 6828
#define L4_N1_ECC_ERROR_ADDRESSf 6829
#define L4_N1_ENABLE_ECCf 6830
#define L4_N1_FORCE_UNCORRECTABLE_ERRORf 6831
#define L4_N1_TMf 6832
#define L4_N1_UNCORRECTED_ERRORf 6833
#define L4_N1_UNCORRECTED_ERROR_DISINTf 6834
#define L4_N2_CORRECTED_ERRORf 6835
#define L4_N2_CORRECTED_ERROR_DISINTf 6836
#define L4_N2_ECC_ERROR_ADDRESSf 6837
#define L4_N2_ENABLE_ECCf 6838
#define L4_N2_FORCE_UNCORRECTABLE_ERRORf 6839
#define L4_N2_TMf 6840
#define L4_N2_UNCORRECTED_ERRORf 6841
#define L4_N2_UNCORRECTED_ERROR_DISINTf 6842
#define L4_NG_CORRECTED_ERRORf 6843
#define L4_NG_CORRECTED_ERROR_DISINTf 6844
#define L4_NG_ECC_ERROR_ADDRESSf 6845
#define L4_NG_ENABLE_ECCf 6846
#define L4_NG_FORCE_UNCORRECTABLE_ERRORf 6847
#define L4_NG_TMf 6848
#define L4_NG_UNCORRECTED_ERRORf 6849
#define L4_NG_UNCORRECTED_ERROR_DISINTf 6850
#define L4_NM_CORRECTED_ERRORf 6851
#define L4_NM_CORRECTED_ERROR_DISINTf 6852
#define L4_NM_ECC_ERROR_ADDRESSf 6853
#define L4_NM_ENABLE_ECCf 6854
#define L4_NM_FORCE_UNCORRECTABLE_ERRORf 6855
#define L4_NM_TMf 6856
#define L4_NM_UNCORRECTED_ERRORf 6857
#define L4_NM_UNCORRECTED_ERROR_DISINTf 6858
#define L4_PORT_CHECK_ENABLEf 6859
#define L4_SRC_PORTf 6860
#define L4_SRC_PORT_MASKf 6861
#define L5_BK_CORRECTED_ERRORf 6862
#define L5_BK_CORRECTED_ERROR_DISINTf 6863
#define L5_BK_ECC_ERROR_ADDRESSf 6864
#define L5_BK_ENABLE_ECCf 6865
#define L5_BK_FORCE_UNCORRECTABLE_ERRORf 6866
#define L5_BK_TMf 6867
#define L5_BK_UNCORRECTED_ERRORf 6868
#define L5_BK_UNCORRECTED_ERROR_DISINTf 6869
#define L5_BP_CORRECTED_ERRORf 6870
#define L5_BP_CORRECTED_ERROR_DISINTf 6871
#define L5_BP_ECC_ERROR_ADDRESSf 6872
#define L5_BP_ENABLE_ECCf 6873
#define L5_BP_FORCE_UNCORRECTABLE_ERRORf 6874
#define L5_BP_TMf 6875
#define L5_BP_UNCORRECTED_ERRORf 6876
#define L5_BP_UNCORRECTED_ERROR_DISINTf 6877
#define L5_N0_CORRECTED_ERRORf 6878
#define L5_N0_CORRECTED_ERROR_DISINTf 6879
#define L5_N0_ECC_ERROR_ADDRESSf 6880
#define L5_N0_ENABLE_ECCf 6881
#define L5_N0_FORCE_UNCORRECTABLE_ERRORf 6882
#define L5_N0_TMf 6883
#define L5_N0_UNCORRECTED_ERRORf 6884
#define L5_N0_UNCORRECTED_ERROR_DISINTf 6885
#define L5_N1_CORRECTED_ERRORf 6886
#define L5_N1_CORRECTED_ERROR_DISINTf 6887
#define L5_N1_ECC_ERROR_ADDRESSf 6888
#define L5_N1_ENABLE_ECCf 6889
#define L5_N1_FORCE_UNCORRECTABLE_ERRORf 6890
#define L5_N1_TMf 6891
#define L5_N1_UNCORRECTED_ERRORf 6892
#define L5_N1_UNCORRECTED_ERROR_DISINTf 6893
#define LABELf 6894
#define LAG0_0f 6895
#define LAG0_1f 6896
#define LAG0_2f 6897
#define LAG0_3f 6898
#define LAG0_4f 6899
#define LAG1_0f 6900
#define LAG1_1f 6901
#define LAG1_2f 6902
#define LAG1_3f 6903
#define LAG1_4f 6904
#define LAGLUPf 6905
#define LAGLUPDf 6906
#define LAG_FAILOVERf 6907
#define LAG_FAILOVER_ENf 6908
#define LAG_FAILOVER_LOOPBACKf 6909
#define LAG_RES_ENf 6910
#define LANEf 6911
#define LANE_MODE_STRAPf 6912
#define LASTf 6913
#define LAST_64_REGf 6914
#define LAST_AGED_Qf 6915
#define LAST_CELL_GT32LE48f 6916
#define LAST_CELL_LE32f 6917
#define LAST_CHILD_OFFSETf 6918
#define LAST_COPYf 6919
#define LAST_DEQf 6920
#define LAST_ENTRY_IN_PBLKf 6921
#define LAST_HEC_ERRORED_Qf 6922
#define LAST_MASKf 6923
#define LAST_NODEf 6924
#define LAST_PBLKf 6925
#define LAST_REQf 6926
#define LAST_SATURATED_VOQf 6927
#define LAST_TAIL_DROP_Qf 6928
#define LAST_VALUEf 6929
#define LATE_COL_FIXf 6930
#define LBACKf 6931
#define LBA_STATE_TIMEf 6932
#define LBIDf 6933
#define LBID_RTAGf 6934
#define LBIST_CKDISf 6935
#define LBIST_CTL_DONEf 6936
#define LBIST_CTL_PASSf 6937
#define LBIST_DAT_DONEf 6938
#define LBIST_DAT_PASSf 6939
#define LBIST_ENf 6940
#define LBIST_SEEDf 6941
#define LB_ECC_ENf 6942
#define LB_RESETf 6943
#define LB_TMf 6944
#define LCCOUNTf 6945
#define LCLLOOPf 6946
#define LCPLL_PWRDWNf 6947
#define LCP_CTRLf 6948
#define LCREFENf 6949
#define LCREF_ENf 6950
#define LDO_CTRLf 6951
#define LEAFf 6952
#define LEAF_BG_PERIODf 6953
#define LEAF_CREDITOR_STATE_MAPf 6954
#define LEAF_DQ_SPACINGf 6955
#define LEAF_FIELDf 6956
#define LEAF_MASKf 6957
#define LEAF_THRESHf 6958
#define LEAF_VALUEf 6959
#define LEAK_CYCLESf 6960
#define LEARNf 6961
#define LEARN_DISABLEf 6962
#define LEARN_LOCALf 6963
#define LEARN_VIDf 6964
#define LEDCLK_HALF_PERIODf 6965
#define LEDUP_ENf 6966
#define LEDUP_INITIALISINGf 6967
#define LEDUP_RUNNINGf 6968
#define LEDUP_SCAN_INTRA_PORT_DELAYf 6969
#define LEDUP_SCAN_START_DELAYf 6970
#define LEDUP_SKIP_PROCESSORf 6971
#define LEDUP_SKIP_SCAN_INf 6972
#define LEDUP_SKIP_SCAN_OUTf 6973
#define LED_MEM_TMf 6974
#define LENGTHf 6975
#define LENGTHERRORPOINTERf 6976
#define LENGTH_FIFO_OVERFLOWf 6977
#define LENGTH_FIFO_OVERFLOW_DISINTf 6978
#define LENGTH_FIFO_UNDERRUNf 6979
#define LENGTH_FIFO_UNDERRUN_DISINTf 6980
#define LENGTH_MODEf 6981
#define LENGTH_SUM_ADJUSTf 6982
#define LENGTH_TYPEf 6983
#define LEN_ADJf 6984
#define LEN_ADJ_IDXf 6985
#define LEN_ADJ_LENGTHf 6986
#define LEN_ADJ_OFFSETf 6987
#define LEN_ADJ_ON_SHAPINGf 6988
#define LEN_QUEUEf 6989
#define LE_DMA_ENf 6990
#define LF_ORDERf 6991
#define LF_QD_CORRECTED_ERRORf 6992
#define LF_QD_CORRECTED_ERROR_DISINTf 6993
#define LF_QD_ECC_ERROR_ADDRESSf 6994
#define LF_QD_ENABLE_ECCf 6995
#define LF_QD_FORCE_UNCORRECTABLE_ERRORf 6996
#define LF_QD_TMf 6997
#define LF_QD_UNCORRECTED_ERRORf 6998
#define LF_QD_UNCORRECTED_ERROR_DISINTf 6999
#define LF_QP_CORRECTED_ERRORf 7000
#define LF_QP_CORRECTED_ERROR_DISINTf 7001
#define LF_QP_ECC_ERROR_ADDRESSf 7002
#define LF_QP_ENABLE_ECCf 7003
#define LF_QP_FORCE_UNCORRECTABLE_ERRORf 7004
#define LF_QP_TMf 7005
#define LF_QP_UNCORRECTED_ERRORf 7006
#define LF_QP_UNCORRECTED_ERROR_DISINTf 7007
#define LGf 7008
#define LG_CHKf 7009
#define LIMITf 7010
#define LIMITEDf 7011
#define LIMIT_COUNTEDf 7012
#define LIMIT_RESUME_YELLOW_CELLf 7013
#define LIMIT_RESUME_YELLOW_PACKETf 7014
#define LINECOUNTf 7015
#define LINE_LOOPBACKf 7016
#define LINKf 7017
#define LINK10Gf 7018
#define LINKENf 7019
#define LINKEN_MASKf 7020
#define LINKEN_VALUEf 7021
#define LINKOKf 7022
#define LINKOREDf 7023
#define LINKSERDESf 7024
#define LINK_CRC_ERRORf 7025
#define LINK_DOWNf 7026
#define LINK_DOWN_ENf 7027
#define LINK_ENABLE_REMAP_0f 7028
#define LINK_ENABLE_REMAP_1f 7029
#define LINK_ENABLE_REMAP_10f 7030
#define LINK_ENABLE_REMAP_11f 7031
#define LINK_ENABLE_REMAP_12f 7032
#define LINK_ENABLE_REMAP_13f 7033
#define LINK_ENABLE_REMAP_14f 7034
#define LINK_ENABLE_REMAP_15f 7035
#define LINK_ENABLE_REMAP_16f 7036
#define LINK_ENABLE_REMAP_17f 7037
#define LINK_ENABLE_REMAP_18f 7038
#define LINK_ENABLE_REMAP_19f 7039
#define LINK_ENABLE_REMAP_2f 7040
#define LINK_ENABLE_REMAP_20f 7041
#define LINK_ENABLE_REMAP_21f 7042
#define LINK_ENABLE_REMAP_22f 7043
#define LINK_ENABLE_REMAP_23f 7044
#define LINK_ENABLE_REMAP_3f 7045
#define LINK_ENABLE_REMAP_4f 7046
#define LINK_ENABLE_REMAP_5f 7047
#define LINK_ENABLE_REMAP_6f 7048
#define LINK_ENABLE_REMAP_7f 7049
#define LINK_ENABLE_REMAP_8f 7050
#define LINK_ENABLE_REMAP_9f 7051
#define LINK_SCAN_GIGf 7052
#define LINK_STATUSf 7053
#define LINK_STATUS_CHANGEf 7054
#define LINK_STATUS_SELf 7055
#define LINK_STATUS_UPf 7056
#define LINK_STATUS_UPDATE_ENABLEf 7057
#define LINK_STAT_ENf 7058
#define LINK_STAT_MODf 7059
#define LINK_STAT_MSGf 7060
#define LINK_UPf 7061
#define LINK_UP_CLRf 7062
#define LINK_UP_DOWNf 7063
#define LINK_UP_ENf 7064
#define LLATRANSE_UNCORRECTED_ERRORf 7065
#define LLATRANSE_UNCORRECTED_ERROR_DISINTf 7066
#define LLATRANS_CORRECTED_ERRORf 7067
#define LLATRANS_CORRECTED_ERROR_DISINTf 7068
#define LLATRANS_ENABLE_ECCf 7069
#define LLATRANS_FORCE_UNCORRECTABLE_ERRORf 7070
#define LLATRANS_MEM_TMf 7071
#define LLA_OFFSETf 7072
#define LLA_PEf 7073
#define LLA_PE_CLRf 7074
#define LLA_PE_ENf 7075
#define LLCf 7076
#define LLFC_CUT_THROUGH_MODEf 7077
#define LLFC_ENf 7078
#define LLFC_FC_OBJ_LOGICALf 7079
#define LLFC_FC_OBJ_PHYSICALf 7080
#define LLFC_IMGf 7081
#define LLFC_IN_IPG_ONLYf 7082
#define LLFC_MSG_TYPE_LOGICALf 7083
#define LLFC_MSG_TYPE_PHYSICALf 7084
#define LLFC_XOFF_TIMEf 7085
#define LMAC0_MATCHf 7086
#define LMAC1_MATCHf 7087
#define LMD_1000BASEX_ENABLEf 7088
#define LMD_ENABLEf 7089
#define LMD_RSTBf 7090
#define LMEP__CCM_ENABLEf 7091
#define LMEP__DM_ENABLEf 7092
#define LMEP__FWD_LMEP_PKTf 7093
#define LMEP__LB_ENABLEf 7094
#define LMEP__LT_ENABLEf 7095
#define LMEP__MA_BASE_PTRf 7096
#define LMEP__MDL_BITMAPf 7097
#define LMEP__RESERVEDf 7098
#define LMEP__SGLPf 7099
#define LMEP__VIDf 7100
#define LMEP_1_TMf 7101
#define LMEP_PAR_ERRf 7102
#define LMEP_TMf 7103
#define LN2Q_BASE_QUEUEf 7104
#define LOAD_DATAf 7105
#define LOAREFLIMITf 7106
#define LOCALCOPYCOUNTf 7107
#define LOCALFAULTDISABLEf 7108
#define LOCALFAULTSTATf 7109
#define LOCAL_BOUNDARYf 7110
#define LOCAL_BURST_SIZEf 7111
#define LOCAL_GRANT_REQ_STATUSf 7112
#define LOCAL_GRANT_REQ_STATUS_DISINTf 7113
#define LOCAL_SAf 7114
#define LOCAL_SA_0f 7115
#define LOCAL_SA_1f 7116
#define LOCAL_SA_2f 7117
#define LOCAL_SA_3f 7118
#define LOCAL_SA_4f 7119
#define LOCAL_SA_5f 7120
#define LOCAL_SA_6f 7121
#define LOCAL_SA_7f 7122
#define LOCAL_SW_DISABLEf 7123
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf 7124
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf 7125
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf 7126
#define LOCAL_SW_DISABLE_DEFAULT_PBM_TMf 7127
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 7128
#define LOCKf 7129
#define LOCK_CHANGEf 7130
#define LOCK_DETf 7131
#define LOCK_DETECTf 7132
#define LONGPf 7133
#define LONG_PREf 7134
#define LOOKUP_ENABLE_SLICE_0f 7135
#define LOOKUP_ENABLE_SLICE_1f 7136
#define LOOKUP_ENABLE_SLICE_2f 7137
#define LOOKUP_ENABLE_SLICE_3f 7138
#define LOOKUP_L2MC_WITH_FID_IDf 7139
#define LOOKUP_WITH_MH_SRC_PORTf 7140
#define LOOPBACK_ENf 7141
#define LOOPBACK_FIFO_THRESHOLDf 7142
#define LOOPBACK_PKT_TYPEf 7143
#define LOOPBACK_PKT_TYPE_MASKf 7144
#define LOOP_COUNTf 7145
#define LOOP_ENAf 7146
#define LOOP_MODEf 7147
#define LOSSLESSENf 7148
#define LOSS_OF_SYNC_EVENTf 7149
#define LOST_BYTE_ALIGNMENT_EVENTf 7150
#define LOST_LOCKf 7151
#define LOST_TIME_ALIGNMENT_EVEN_EVENTf 7152
#define LOST_TIME_ALIGNMENT_ODD_EVENTf 7153
#define LOWCUR_ENf 7154
#define LOWER_BOUNDSf 7155
#define LOWER_IDLEf 7156
#define LOWER_IDLE_KBITf 7157
#define LOWER_LIMITf 7158
#define LOWESTALARMPRIf 7159
#define LOWSIG_ASSERT_FILTERf 7160
#define LOWSIG_NEGATE_FILTERf 7161
#define LOW_AREF_READYf 7162
#define LOW_WATERMARKf 7163
#define LO_MASKf 7164
#define LO_PUP_FIFO_OVERFLOWf 7165
#define LO_PUP_FIFO_OVERFLOW_DISINTf 7166
#define LPACK2f 7167
#define LPANERRf 7168
#define LPASMDRf 7169
#define LPBK_SEO_LFALLf 7170
#define LPCFf 7171
#define LPFDf 7172
#define LPMSGf 7173
#define LPM_END_ADDRf 7174
#define LPM_ENTRY_DUP_AVAIL_BITSf 7175
#define LPM_ENTRY_DUP_BITSf 7176
#define LPM_ENTRY_DUP_BLKCNT_BITSf 7177
#define LPM_ENTRY_SRCH_AVAIL_BITSf 7178
#define LPM_ENTRY_SRCH_BLKCNT_BITSf 7179
#define LPM_ENTRY_VLD_BITSf 7180
#define LPM_START_ADDRf 7181
#define LPM_TOTAL_ADDRf 7182
#define LPNEXTPf 7183
#define LPNPf 7184
#define LPORT_PAR_ERRf 7185
#define LPORT_PROFILE_IDXf 7186
#define LPORT_TMf 7187
#define LPPAUSEf 7188
#define LPTOGf 7189
#define LP_HIGH_PRI_REQf 7190
#define LP_HIGH_PRI_REQ_DISINTf 7191
#define LQ_PDROPMAX0f 7192
#define LQ_PDROPMAX1f 7193
#define LQ_PDROPMAX2f 7194
#define LQ_PDROPMAX3f 7195
#define LRU_ENf 7196
#define LSBf 7197
#define LSB_RAM_OUTPUTf 7198
#define LSB_VLAN_BMf 7199
#define LSB_VLAN_BM_LOWERf 7200
#define LSB_VLAN_BM_UPPERf 7201
#define LS_ERR_CNTf 7202
#define LS_ERR_THRESHf 7203
#define LS_ERR_WINDOWf 7204
#define LS_NEXTPRIORITYf 7205
#define LS_PIMSM_HDRf 7206
#define LS_PRIORITYf 7207
#define LS_START_ID0f 7208
#define LS_VECTORf 7209
#define LUREQFIFOCOUNT_GTE_HITHRf 7210
#define LUREQFIFO_FULLf 7211
#define LUREQMEM0_TMf 7212
#define LUREQMEM1_TMf 7213
#define LUREQMEM2_TMf 7214
#define LUREQMEM3_TMf 7215
#define LUREQMEM4_TMf 7216
#define LUREQMEM_TMf 7217
#define LWR_S_RF_BITSf 7218
#define L_STAT_REGf 7219
#define L_STAT_REG_64Bf 7220
#define M1DIVf 7221
#define M2DIVf 7222
#define M3DIVf 7223
#define MAC0_HIf 7224
#define MAC0_LOf 7225
#define MAC1_HIf 7226
#define MAC1_LOf 7227
#define MACDAf 7228
#define MACLMTf 7229
#define MACLMT_DROPf 7230
#define MACLMT_STNMV_TOCPUf 7231
#define MACSAf 7232
#define MACSA0f 7233
#define MACSA_ALL_ZERO_DROPf 7234
#define MACSA_EQUALS_MACDA_DROPf 7235
#define MACSEC_PROG_TX_CRCf 7236
#define MAC_ADDRf 7237
#define MAC_ADDR0f 7238
#define MAC_ADDR1f 7239
#define MAC_ADDR40f 7240
#define MAC_ADDR40_SHADOWf 7241
#define MAC_ADDRESSf 7242
#define MAC_ADDR_MASKf 7243
#define MAC_BASED_VID_ENABLEf 7244
#define MAC_BIND_FAILf 7245
#define MAC_BLOCK_INDEXf 7246
#define MAC_BLOCK_INDEX_OVERLAYf 7247
#define MAC_BLOCK_MASKf 7248
#define MAC_BLOCK_MASK_HIf 7249
#define MAC_BLOCK_MASK_LOf 7250
#define MAC_BLOCK_MASK_M0f 7251
#define MAC_BLOCK_MASK_M1f 7252
#define MAC_BLOCK_TABLE_PAR_ERRf 7253
#define MAC_CRS_SELf 7254
#define MAC_DA_LOWERf 7255
#define MAC_DA_PROFILE_INDEXf 7256
#define MAC_DA_UPPERf 7257
#define MAC_DUPLEXf 7258
#define MAC_G_STAT_COUNTERS_NUMf 7259
#define MAC_HIf 7260
#define MAC_IP_BIND__DATAf 7261
#define MAC_IP_BIND__HPAE_MAC_ADDRf 7262
#define MAC_IP_BIND__IPFIX_FLOW_METER_IDf 7263
#define MAC_IP_BIND__KEYf 7264
#define MAC_IP_BIND__SIPf 7265
#define MAC_IP_BIND__SRC_MODIDf 7266
#define MAC_IP_BIND__SRC_PORTf 7267
#define MAC_IP_BIND__SRC_Tf 7268
#define MAC_LIMIT_USE_SYS_ACTIONf 7269
#define MAC_LOf 7270
#define MAC_LOOP_CONf 7271
#define MAC_RATE_LIMITf 7272
#define MAC_RX_PAUSEf 7273
#define MAC_SPEEDf 7274
#define MAC_STATS_PIPELINE_STAGE_NUMf 7275
#define MAC_TX_PAUSEf 7276
#define MAC_X_STAT_COUNTERS_NUMf 7277
#define MAIDf 7278
#define MAID_INDEXf 7279
#define MAID_PAR_ERRf 7280
#define MAID_REDUCTION_PAR_ERRf 7281
#define MAID_REDUCTION_TMf 7282
#define MAID_TMf 7283
#define MAPPED_PORT_NUMf 7284
#define MAP_0f 7285
#define MAP_1f 7286
#define MAP_10f 7287
#define MAP_11f 7288
#define MAP_12f 7289
#define MAP_13f 7290
#define MAP_14f 7291
#define MAP_15f 7292
#define MAP_2f 7293
#define MAP_3f 7294
#define MAP_4f 7295
#define MAP_5f 7296
#define MAP_6f 7297
#define MAP_7f 7298
#define MAP_8f 7299
#define MAP_9f 7300
#define MAP_FID_ID_TO_INNER_TAGf 7301
#define MAP_FID_ID_TO_OUTER_TAGf 7302
#define MAP_INDEXf 7303
#define MAP_TAG_PKT_PRIORITYf 7304
#define MARTIAN_ADDR_TOCPUf 7305
#define MARTINI_MC_TYPEf 7306
#define MASKf 7307
#define MASK0f 7308
#define MASK1f 7309
#define MASK_BITMAPf 7310
#define MASK_BKT_OVFLWf 7311
#define MASK_CELL_ERRORf 7312
#define MASK_FOR_VFI_11_10f 7313
#define MASK_FREEf 7314
#define MASK_IP_ADDRf 7315
#define MASK_IP_ADDR_HIf 7316
#define MASK_IP_ADDR_LOf 7317
#define MASK_KEY_TYPE_VFIf 7318
#define MASK_MAC_ADDRf 7319
#define MASK_PARITY_ERRf 7320
#define MASK_RESERVEDf 7321
#define MASK_VFIf 7322
#define MASK_VLAN_IDf 7323
#define MASK_VRF_HIf 7324
#define MASK_VRF_LOf 7325
#define MATCHf 7326
#define MATCHED_INDEXf 7327
#define MATCHED_RULEf 7328
#define MATCHFAILf 7329
#define MATCHLOWERf 7330
#define MATCHUPPERf 7331
#define MATCH_STATUSf 7332
#define MAXf 7333
#define MAX0f 7334
#define MAX1f 7335
#define MAX2f 7336
#define MAXBWf 7337
#define MAXBWCG0f 7338
#define MAXBWCG1f 7339
#define MAXDROPRATEf 7340
#define MAXFRf 7341
#define MAXFULLSETf 7342
#define MAXPRIf 7343
#define MAX_ADDITION_SIZEf 7344
#define MAX_ARL_LATENCYf 7345
#define MAX_ARRIVAL_BYTESf 7346
#define MAX_BKTf 7347
#define MAX_BUCKETf 7348
#define MAX_BUFFSf 7349
#define MAX_BUF_DEPTHf 7350
#define MAX_BWf 7351
#define MAX_CIf 7352
#define MAX_CONTEXTf 7353
#define MAX_DEPTH_EXPf 7354
#define MAX_DEPTH_MANTf 7355
#define MAX_FIFO_DEPTHf 7356
#define MAX_FIFO_ENTRIESf 7357
#define MAX_GRANT_TO_DEQf 7358
#define MAX_IDLE_AGEf 7359
#define MAX_IDLE_AGE_PROFILEf 7360
#define MAX_LATENCYf 7361
#define MAX_LATENCY_EMPTYf 7362
#define MAX_LIVE_TIME_PROFILEf 7363
#define MAX_PACKET_LATENCYf 7364
#define MAX_RECORD_LIFEf 7365
#define MAX_REFRESHf 7366
#define MAX_REF_RATEf 7367
#define MAX_SEQVALUEf 7368
#define MAX_SPf 7369
#define MAX_THDf 7370
#define MAX_THD_SELf 7371
#define MAX_THLDf 7372
#define MAX_TICK_COUNTf 7373
#define MAX_USED_ENTRIESf 7374
#define MAX_USED_ENTRIES_Af 7375
#define MAX_USED_ENTRIES_Bf 7376
#define MAX_WRITE_PTRSf 7377
#define MA_INDEX_PAR_ERRf 7378
#define MA_INDEX_TMf 7379
#define MA_PTRf 7380
#define MA_STATE_PAR_ERRf 7381
#define MA_STATE_TMf 7382
#define MBISTMASTERENf 7383
#define MBIST_DONEf 7384
#define MBIST_GOf 7385
#define MBUFFS_CORRECTED_ERRORf 7386
#define MBUFFS_CORRECTED_ERROR_DISINTf 7387
#define MBUFFS_ENABLE_ECCf 7388
#define MBUFFS_FORCE_UNCORRECTABLE_ERRORf 7389
#define MBUFFS_UNCORRECTED_ERRORf 7390
#define MBUFFS_UNCORRECTED_ERROR_DISINTf 7391
#define MBUFF_MEM_TMf 7392
#define MCf 7393
#define MCASTf 7394
#define MCAST_ENABLEf 7395
#define MCBITMAPf 7396
#define MCIDXEf 7397
#define MCPTR_RDYf 7398
#define MCSTf 7399
#define MCU_ENf 7400
#define MCU_ENABLEf 7401
#define MCU_REQ_FIFO_ERRf 7402
#define MC_CLEARf 7403
#define MC_DROPCNTf 7404
#define MC_FIELDf 7405
#define MC_FLAGf 7406
#define MC_FLOW_CTL_METHODf 7407
#define MC_INDEXf 7408
#define MC_INDEX_ERROR_TOCPUf 7409
#define MC_MASKf 7410
#define MC_SELf 7411
#define MC_TBL_LKUPf 7412
#define MC_TYPEf 7413
#define MC_USE_GLOBAL_LEN_ADJ_IDXf 7414
#define MC_VALUEf 7415
#define MDB_A_CORRECTED_ERRORf 7416
#define MDB_A_CORRECTED_ERROR_DISINTf 7417
#define MDB_A_UNCORRECTED_ERRORf 7418
#define MDB_A_UNCORRECTED_ERROR_DISINTf 7419
#define MDB_B_CORRECTED_ERRORf 7420
#define MDB_B_CORRECTED_ERROR_DISINTf 7421
#define MDB_B_UNCORRECTED_ERRORf 7422
#define MDB_B_UNCORRECTED_ERROR_DISINTf 7423
#define MDB_ENABLE_ECCf 7424
#define MDB_FORCE_UNCORRECTABLE_ERRORf 7425
#define MDB_TMf 7426
#define MDIOREGS_RESETf 7427
#define MDIO_OUT_DELAYf 7428
#define MDIO_SELf 7429
#define MDIVf 7430
#define MDLf 7431
#define MD_DEVADf 7432
#define MD_STf 7433
#define MEM1_IPMC_TBL_PAR_ERRf 7434
#define MEM1_IPMC_TBL_PAR_ERR_ENf 7435
#define MEM1_VLAN_TBL_PAR_ERRf 7436
#define MEM1_VLAN_TBL_PAR_ERR_ENf 7437
#define MEM2_RESERVEDf 7438
#define MEMCNTWIDTHf 7439
#define MEMFAILERRORf 7440
#define MEMFAILINTCOUNTf 7441
#define MEMFAILMSGCOUNTf 7442
#define MEMFAILSHUTDOWNENf 7443
#define MEMFAIL_SHUTDOWNf 7444
#define MEMINIT_DONEf 7445
#define MEMORYf 7446
#define MEMORY_CELL_DATAf 7447
#define MEMORY_GROUP_ENABLEf 7448
#define MEMORY_IDf 7449
#define MEMORY_IDXf 7450
#define MEM_000_ECC_ERROR_ADDRESSf 7451
#define MEM_001_ECC_ERROR_ADDRESSf 7452
#define MEM_010_ECC_ERROR_ADDRESSf 7453
#define MEM_011_ECC_ERROR_ADDRESSf 7454
#define MEM_100_ECC_ERROR_ADDRESSf 7455
#define MEM_101_ECC_ERROR_ADDRESSf 7456
#define MEM_110_ECC_ERROR_ADDRESSf 7457
#define MEM_111_ECC_ERROR_ADDRESSf 7458
#define MEM_ACC_ACKf 7459
#define MEM_ACC_ADDRf 7460
#define MEM_ACC_RD_WR_Nf 7461
#define MEM_ACC_REQf 7462
#define MEM_ACC_USE_DYN_VDLf 7463
#define MEM_ADDRESSf 7464
#define MEM_A_ECC_ERROR_ADDRESSf 7465
#define MEM_B_ECC_ERROR_ADDRESSf 7466
#define MEM_CH0_RDYf 7467
#define MEM_CH1_RDYf 7468
#define MEM_CONFIGf 7469
#define MEM_C_ECC_ERROR_ADDRESSf 7470
#define MEM_FAILf 7471
#define MEM_RESET_COMPLETEf 7472
#define MEM_SELf 7473
#define MEM_START_ADDRf 7474
#define MEPIDf 7475
#define MESSAGE_MODEf 7476
#define MESSAGE_READYf 7477
#define MESSAGE_READY_DISINTf 7478
#define MESSAGE_SIZEf 7479
#define META_SELf 7480
#define METERIDf 7481
#define METERINGPERIODf 7482
#define METERING_CLK_ENf 7483
#define METER_BG_DISf 7484
#define METER_CNT_FP2_ENABLEf 7485
#define METER_COUNT_BYTESf 7486
#define METER_ENf 7487
#define METER_GRANf 7488
#define METER_GRANULARITYf 7489
#define METER_GROUP_TRAFFIC_COUNTER_NUMBERf 7490
#define METER_INDEX_EVENf 7491
#define METER_INDEX_ODDf 7492
#define METER_MODE_EXTf 7493
#define METER_MODE_INTf 7494
#define METER_PAIR_INDEXf 7495
#define METER_PAIR_MODEf 7496
#define METER_PAIR_MODE_MODIFIERf 7497
#define METER_SHARING_MODEf 7498
#define METER_SHARING_MODE_MODIFIERf 7499
#define METER_SPAREf 7500
#define METER_TEST_EVENf 7501
#define METER_TEST_ODDf 7502
#define METER_UPDATE_EVENf 7503
#define METER_UPDATE_ODDf 7504
#define METHODf 7505
#define MGMT_CONTEXTf 7506
#define MGMT_UPDATE_HITf 7507
#define MH0f 7508
#define MH1f 7509
#define MH2f 7510
#define MHMf 7511
#define MH_BYTES_0_3f 7512
#define MH_BYTES_12_15f 7513
#define MH_BYTES_4_7f 7514
#define MH_BYTES_8_11f 7515
#define MH_INGRESS_TAGGED_SELf 7516
#define MH_L3f 7517
#define MH_OPCODEf 7518
#define MH_OPCODE_5f 7519
#define MH_OPCODE_OVERLAYf 7520
#define MH_PFMf 7521
#define MH_PRI0f 7522
#define MH_PRI1f 7523
#define MH_PRI10f 7524
#define MH_PRI11f 7525
#define MH_PRI12f 7526
#define MH_PRI13f 7527
#define MH_PRI14f 7528
#define MH_PRI15f 7529
#define MH_PRI2f 7530
#define MH_PRI3f 7531
#define MH_PRI4f 7532
#define MH_PRI5f 7533
#define MH_PRI6f 7534
#define MH_PRI7f 7535
#define MH_PRI8f 7536
#define MH_PRI9f 7537
#define MH_PRIORITYf 7538
#define MH_SRC_PID_ENABLEf 7539
#define MH_TCf 7540
#define MH_TC_MAP_ENABLEf 7541
#define MIDL_RX_ENf 7542
#define MIDL_TX_ENf 7543
#define MIFGf 7544
#define MIIM_ADDR_MAP_ENABLEf 7545
#define MIIM_CYCLEf 7546
#define MIIM_DEVICE_ADDRESSf 7547
#define MIIM_DEVICE_ADDRESS_ENABLEf 7548
#define MIIM_FLIP_STATUS_BITf 7549
#define MIIM_LINK_SCAN_ENf 7550
#define MIIM_LINK_STATUS_BIT_POSITIONf 7551
#define MIIM_OP_DONEf 7552
#define MIIM_PAUSE_SCAN_ENf 7553
#define MIIM_RD_STARTf 7554
#define MIIM_SCAN_BUSYf 7555
#define MIIM_WR_STARTf 7556
#define MIM__ADD_ISID_TO_MACDAf 7557
#define MIM__BC_DROPf 7558
#define MIM__BVIDf 7559
#define MIM__BVID_VALIDf 7560
#define MIM__DOT1P_MAPPING_PTRf 7561
#define MIM__DOT1P_PRI_SELECTf 7562
#define MIM__DVPf 7563
#define MIM__DVP_IS_NETWORK_PORTf 7564
#define MIM__HG_ADD_SYS_RSVD_VIDf 7565
#define MIM__HG_HDR_SELf 7566
#define MIM__HG_L3_OVERRIDEf 7567
#define MIM__HG_LEARN_OVERRIDEf 7568
#define MIM__HG_MC_DST_MODIDf 7569
#define MIM__HG_MC_DST_PORT_NUMf 7570
#define MIM__HG_MODIFY_ENABLEf 7571
#define MIM__INTF_NUMf 7572
#define MIM__ISID_LOOKUP_TYPEf 7573
#define MIM__MAC_DA_PROFILE_INDEXf 7574
#define MIM__NEW_CFIf 7575
#define MIM__NEW_PRIf 7576
#define MIM__RESERVED_1f 7577
#define MIM__RESERVED_2f 7578
#define MIM__RESERVED_3f 7579
#define MIM__UMC_DROPf 7580
#define MIM__UUC_DROPf 7581
#define MIM__VINTF_CTR_IDXf 7582
#define MIM_ISID__DATAf 7583
#define MIM_ISID__DOT1P_MAPPING_PTRf 7584
#define MIM_ISID__DVPf 7585
#define MIM_ISID__ISIDf 7586
#define MIM_ISID__ISID_DOT1P_PRI_SELECTf 7587
#define MIM_ISID__KEYf 7588
#define MIM_ISID__NEW_CFIf 7589
#define MIM_ISID__NEW_PRIf 7590
#define MIM_ISID__RESERVEDf 7591
#define MIM_ISID__RESERVED_0f 7592
#define MIM_ISID__RESERVED_1f 7593
#define MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf 7594
#define MIM_ISID__SD_TAG_ACTION_IF_PRESENTf 7595
#define MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf 7596
#define MIM_ISID__SD_TAG_TPID_INDEXf 7597
#define MIM_ISID__SD_TAG_VIDf 7598
#define MIM_ISID__SVPf 7599
#define MIM_ISID__VFIf 7600
#define MIM_MC_PROXY_ENABLEf 7601
#define MIM_MC_TERM_ENABLEf 7602
#define MIM_NVP__BMACSAf 7603
#define MIM_NVP__BVIDf 7604
#define MIM_NVP__ISID_LOOKUP_TYPEf 7605
#define MIM_NVP__MODULE_IDf 7606
#define MIM_NVP__PORT_NUMf 7607
#define MIM_NVP__SVPf 7608
#define MIM_NVP__Tf 7609
#define MIM_NVP__TGIDf 7610
#define MIM_OUTER_BITMAP_Af 7611
#define MIM_OUTER_BITMAP_Bf 7612
#define MIM_PAYLOAD_BITMAP_Af 7613
#define MIM_PAYLOAD_BITMAP_Bf 7614
#define MIM_TERM_ENABLEf 7615
#define MIN_BKTf 7616
#define MIN_BUCKETf 7617
#define MIN_BUFFSf 7618
#define MIN_BWf 7619
#define MIN_FIRST_READ_DELAYf 7620
#define MIN_HI_THD_SELf 7621
#define MIN_LATENCYf 7622
#define MIN_LIVE_TIME_PROFILEf 7623
#define MIN_LO_THD_SELf 7624
#define MIN_MTUf 7625
#define MIN_RECORD_LIFEf 7626
#define MIN_REFRESHf 7627
#define MIN_REF_RATEf 7628
#define MIN_RESETf 7629
#define MIN_SPf 7630
#define MIN_TCPHDR_SIZEf 7631
#define MIN_THDf 7632
#define MIN_THD_SELf 7633
#define MIN_THLDf 7634
#define MIN_THRESH1f 7635
#define MIN_THRESH2f 7636
#define MIP_HDR_NEXT_HDRf 7637
#define MIP_HDR_RESERVEDf 7638
#define MIP_HDR_TYPEf 7639
#define MIP_NHf 7640
#define MIP_TYPEf 7641
#define MIRRORf 7642
#define MIRROR0f 7643
#define MIRROR1f 7644
#define MIRROR_CHECKS_DISABLEf 7645
#define MIRROR_COUNTf 7646
#define MIRROR_ENf 7647
#define MIRROR_INVALID_VLAN_DROPf 7648
#define MIRROR_OVERRIDEf 7649
#define MIRR_PKT_KEYf 7650
#define MIRR_PKT_MASKf 7651
#define MISCf 7652
#define MISSED_REFRESHf 7653
#define MISSED_REFRESH_DISINTf 7654
#define MISSING_GRANT_ERRORf 7655
#define MISSING_GRANT_ERROR_DISINTf 7656
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 7657
#define MLD_CHECKS_ENABLEf 7658
#define MLD_PKTS_UNICAST_IGNOREf 7659
#define MLD_PKT_DROPf 7660
#define MLD_PKT_TO_CPUf 7661
#define MLD_QUERY_FWD_ACTIONf 7662
#define MLD_QUERY_TO_CPUf 7663
#define MLD_REP_DONE_FWD_ACTIONf 7664
#define MLD_REP_DONE_TO_CPUf 7665
#define MMRP_FWD_ACTIONf 7666
#define MMRP_PKT_TO_CPUf 7667
#define MMU0f 7668
#define MMU1f 7669
#define MMU2f 7670
#define MMU3f 7671
#define MMU4f 7672
#define MMU5f 7673
#define MMU6f 7674
#define MMU7f 7675
#define MMU8f 7676
#define MMUBKP_LOOPBACK_ENf 7677
#define MMUECCOVERRIDEf 7678
#define MMUPORTENABLEf 7679
#define MMUPORTTXENABLEf 7680
#define MMU_CREDIT_DELAYf 7681
#define MMU_FULL_UPDATE_ENABLEf 7682
#define MMU_GROUP_INTRf 7683
#define MMU_MEMFAILSTATUSf 7684
#define MMU_PARITYERRORf 7685
#define MMU_PARITYERROR_CCPf 7686
#define MMU_PARITYERROR_CFAPf 7687
#define MMU_PARITYERROR_XQ0f 7688
#define MMU_PARITYERROR_XQ1f 7689
#define MMU_PARITYERROR_XQ2f 7690
#define MMU_PASSTHRU_0f 7691
#define MMU_PASSTHRU_1f 7692
#define MMU_PASSTHRU_2f 7693
#define MMU_PP_NONPC_STATS_REGS_BMAPf 7694
#define MMU_PP_PC_STATS_REGS_BMAPf 7695
#define MMU_SOFT_RESET_Lf 7696
#define MMU_SOFT_RESET_Nf 7697
#define MMU_STATS_COS_BMAPf 7698
#define MMU_STATS_ENf 7699
#define MMU_STATS_PORTS_BMAPf 7700
#define MMU_TO_CMIC_MEMFAIL_INTRf 7701
#define MMU_XQEG_ERRf 7702
#define MM_STPf 7703
#define MM_STRTf 7704
#define MODf 7705
#define MOD1_SELf 7706
#define MODEf 7707
#define MODE0f 7708
#define MODE1f 7709
#define MODEFORCEf 7710
#define MODE_1_BITMAPf 7711
#define MODE_MASKf 7712
#define MODE_MASK0f 7713
#define MODE_MASK1f 7714
#define MODE_RBf 7715
#define MODIDf 7716
#define MODID0f 7717
#define MODID1f 7718
#define MODID2f 7719
#define MODID3f 7720
#define MODID_0f 7721
#define MODID_1f 7722
#define MODID_2f 7723
#define MODID_3f 7724
#define MODID_EN0f 7725
#define MODID_EN1f 7726
#define MODID_EN2f 7727
#define MODID_EN3f 7728
#define MODPORT_MAP_EM_PAR_ERRf 7729
#define MODPORT_MAP_EM_TMf 7730
#define MODPORT_MAP_EM_WWf 7731
#define MODPORT_MAP_IM_PAR_ERRf 7732
#define MODPORT_MAP_IM_TMf 7733
#define MODPORT_MAP_IM_WWf 7734
#define MODPORT_MAP_INDEX_UPPERf 7735
#define MODPORT_MAP_MIRROR_1_PAR_ERRf 7736
#define MODPORT_MAP_MIRROR_PAR_ERRf 7737
#define MODPORT_MAP_SELf 7738
#define MODPORT_MAP_SW_PAR_ERRf 7739
#define MODPORT_MAP_SW_TMf 7740
#define MODPORT_MAP_SW_WWf 7741
#define MODPORT_TABLE_SELf 7742
#define MODULE0f 7743
#define MODULE1f 7744
#define MODULE2f 7745
#define MODULE3f 7746
#define MODULE4f 7747
#define MODULE5f 7748
#define MODULE6f 7749
#define MODULE7f 7750
#define MODULEID_OFFSETf 7751
#define MODULE_HEADERf 7752
#define MODULE_IDf 7753
#define MODULE_ID_1f 7754
#define MODULE_ID_OFFSETf 7755
#define MOD_64_MODEf 7756
#define MOD_Af 7757
#define MOD_Bf 7758
#define MOD_Cf 7759
#define MOD_Df 7760
#define MOD_IDf 7761
#define MOD_MAP_PARITY_ENf 7762
#define MOD_MAP_PAR_ERRf 7763
#define MOD_MAP_TMf 7764
#define MOD_MAP_WWf 7765
#define MOLEf 7766
#define MOLE_MASKf 7767
#define MOLE_VALUEf 7768
#define MONTHf 7769
#define MON_DLL_MODEf 7770
#define MON_SLICE_NUMf 7771
#define MON_TX_DLLf 7772
#define MOP_POLICYf 7773
#define MOTP_CHECKSUM_ERRf 7774
#define MOTP_CHECKSUM_ORf 7775
#define MOVE_RSVD_ENABLEf 7776
#define MPLS__BC_DROPf 7777
#define MPLS__DVPf 7778
#define MPLS__DVP_IS_NETWORK_PORTf 7779
#define MPLS__HG_ADD_SYS_RSVD_VIDf 7780
#define MPLS__HG_HDR_SELf 7781
#define MPLS__HG_L3_OVERRIDEf 7782
#define MPLS__HG_LEARN_OVERRIDEf 7783
#define MPLS__HG_MC_DST_MODIDf 7784
#define MPLS__HG_MC_DST_PORT_NUMf 7785
#define MPLS__HG_MODIFY_ENABLEf 7786
#define MPLS__INTF_NUMf 7787
#define MPLS__MAC_DA_PROFILE_INDEXf 7788
#define MPLS__PW_INIT_NUMf 7789
#define MPLS__RESERVEDf 7790
#define MPLS__RESERVED_1f 7791
#define MPLS__RESERVED_2f 7792
#define MPLS__UMC_DROPf 7793
#define MPLS__UUC_DROPf 7794
#define MPLS__VC_AND_SWAP_INDEXf 7795
#define MPLS__VINTF_CTR_IDXf 7796
#define MPLSERR_TOCPUf 7797
#define MPLS_ACTIONf 7798
#define MPLS_ACTION_IF_BOSf 7799
#define MPLS_ACTION_IF_NOT_BOSf 7800
#define MPLS_DECAPf 7801
#define MPLS_DONOT_CHANGE_INNER_L2f 7802
#define MPLS_DONT_CHANGE_INNER_EXPf 7803
#define MPLS_ENABLEf 7804
#define MPLS_ENTRY_0f 7805
#define MPLS_ENTRY_1f 7806
#define MPLS_ENTRY_2f 7807
#define MPLS_ENTRY_3f 7808
#define MPLS_ENTRY_PAR_ERRf 7809
#define MPLS_EXPf 7810
#define MPLS_EXP_0f 7811
#define MPLS_EXP_1f 7812
#define MPLS_EXP_2f 7813
#define MPLS_EXP_3f 7814
#define MPLS_EXP_MAPPING_PTRf 7815
#define MPLS_EXP_MAPPING_PTR_0f 7816
#define MPLS_EXP_MAPPING_PTR_1f 7817
#define MPLS_EXP_MAPPING_PTR_2f 7818
#define MPLS_EXP_MAPPING_PTR_3f 7819
#define MPLS_EXP_SELECTf 7820
#define MPLS_EXP_SELECT_0f 7821
#define MPLS_EXP_SELECT_1f 7822
#define MPLS_EXP_SELECT_2f 7823
#define MPLS_EXP_SELECT_3f 7824
#define MPLS_EXP_SOURCEf 7825
#define MPLS_FIELD_BITMAP_Af 7826
#define MPLS_FIELD_BITMAP_Bf 7827
#define MPLS_IINTFf 7828
#define MPLS_INVALID_ACTIONf 7829
#define MPLS_INVALID_PAYLOADf 7830
#define MPLS_L2_PAYLOAD_BITMAP_Af 7831
#define MPLS_L2_PAYLOAD_BITMAP_Bf 7832
#define MPLS_L3_PAYLOAD_BITMAP_Af 7833
#define MPLS_L3_PAYLOAD_BITMAP_Bf 7834
#define MPLS_LABELf 7835
#define MPLS_LABEL1f 7836
#define MPLS_LABEL2f 7837
#define MPLS_LABEL_0f 7838
#define MPLS_LABEL_1f 7839
#define MPLS_LABEL_2f 7840
#define MPLS_LABEL_3f 7841
#define MPLS_LABEL_ACTIONf 7842
#define MPLS_LABEL_MISSf 7843
#define MPLS_LABEL_PRIf 7844
#define MPLS_LSR_PEf 7845
#define MPLS_MODIFY_INNER_TTLf 7846
#define MPLS_NEW_LABELf 7847
#define MPLS_OUTER_BITMAP_Af 7848
#define MPLS_OUTER_BITMAP_Bf 7849
#define MPLS_PER_VLAN_ENABLEf 7850
#define MPLS_PORT_CHECKf 7851
#define MPLS_PUSH_ACTION_0f 7852
#define MPLS_PUSH_ACTION_1f 7853
#define MPLS_PUSH_ACTION_2f 7854
#define MPLS_PUSH_ACTION_3f 7855
#define MPLS_SEQ_NUM_FAIL_TOCPUf 7856
#define MPLS_STAGEf 7857
#define MPLS_TTLf 7858
#define MPLS_TTL_0f 7859
#define MPLS_TTL_1f 7860
#define MPLS_TTL_2f 7861
#define MPLS_TTL_3f 7862
#define MPLS_TTL_CHECK_FAILf 7863
#define MPLS_TUNNEL_INDEXf 7864
#define MPLS_TUNNEL_LABEL1f 7865
#define MPLS_TUNNEL_LABEL2f 7866
#define MPLS_TUNNEL_LABEL_QOS_INDEXf 7867
#define MPLS_UNUSED_0f 7868
#define MPLS_UNUSED_1f 7869
#define MPLS_UNUSED_2f 7870
#define MPLS_USE_OUTER_EXPf 7871
#define MPLS_USE_OUTER_TTLf 7872
#define MPLS_USE_PRIf 7873
#define MP_OFFSETf 7874
#define MP_PRIf 7875
#define MRST_COMPLETEf 7876
#define MRS_SELECTf 7877
#define MRU_IN_LINES_DIV_BUFFSIZEf 7878
#define MRU_IN_LINES_MOD_BUFFSIZEf 7879
#define MSBf 7880
#define MSBMIDL_OFFSET_RXf 7881
#define MSBMIDL_OFFSET_TXf 7882
#define MSB_RAM_OUTPUTf 7883
#define MSB_VLANf 7884
#define MSGPOLLINGPERIODf 7885
#define MSG_DONEf 7886
#define MSG_STARTf 7887
#define MSG_TYPEf 7888
#define MSI_PACING_DELAYf 7889
#define MSM_LOST_BYTE_ALIGNMENTf 7890
#define MSM_OFFf 7891
#define MSM_RUN_BYTE_ALIGNMENTf 7892
#define MSM_RUN_TIME_ALIGNf 7893
#define MSTP_PKT_DROP_CTRf 7894
#define MSTP_TBLf 7895
#define MSTR_Q_MAX_ENf 7896
#define MST_ENf 7897
#define MST_MODEf 7898
#define MSYS_CELL_0_ERRf 7899
#define MSYS_CELL_1_ERRf 7900
#define MSYS_COPYCNT_COUNT_ERRf 7901
#define MSYS_COPYCNT_PTR_ERRf 7902
#define MSYS_INGBUF_CELL_INCONSISTENCY_ERRf 7903
#define MSYS_INGBUF_OVERFLOW_ERRf 7904
#define MSYS_ING_STAT_ERRf 7905
#define MSYS_IPMC_IF_NO_ERRf 7906
#define MSYS_IPMC_PTR_ERRf 7907
#define MSYS_NXTPTR_0_ERRf 7908
#define MSYS_NXTPTR_1_ERRf 7909
#define MSYS_PKT_0_ERRf 7910
#define MSYS_PKT_1_ERRf 7911
#define MSYS_PTR_BLOCK_0_ERRf 7912
#define MSYS_PTR_BLOCK_1_ERRf 7913
#define MSYS_PTR_CTRL0_ERRf 7914
#define MSYS_PTR_CTRL1_ERRf 7915
#define MSYS_PTR_RELEASE_MGR_ERRf 7916
#define MS_PIMSM_HDRf 7917
#define MS_VECTORf 7918
#define MTP_DST_MODIDf 7919
#define MTP_DST_PORTf 7920
#define MTP_INDEXf 7921
#define MTP_INDEX0f 7922
#define MTP_INDEX1f 7923
#define MTP_INDEX2f 7924
#define MTP_INDEX3f 7925
#define MTP_INDEX_SPAREf 7926
#define MTP_TYPEf 7927
#define MTRI_PRI_BKPf 7928
#define MTRO_PAR_ERRf 7929
#define MTRO_PAR_ERR_ENf 7930
#define MTUf 7931
#define MTUERRf 7932
#define MTU_CPU_COSf 7933
#define MTU_LENf 7934
#define MTU_QUANTAf 7935
#define MTU_QUANTA_SELECTf 7936
#define MTU_SIZEf 7937
#define MTU_TOCPUf 7938
#define MULT1f 7939
#define MULT2f 7940
#define MULTIf 7941
#define MULTICASTf 7942
#define MULTIPLE_ACCOUNTING_FIX_ENf 7943
#define MULTIPLE_ERRf 7944
#define MULTIPLE_ERR_0f 7945
#define MULTIPLE_ERR_1f 7946
#define MULTIPLE_ITERf 7947
#define MULTIPLE_SBUS_CMD_SPACINGf 7948
#define MULTIPRTS_DEFf 7949
#define MULTI_USEf 7950
#define MUXED_STATUSf 7951
#define MVRPf 7952
#define MVR_ENTRYf 7953
#define MY_MODIDf 7954
#define MY_MODID0f 7955
#define MY_MODID1f 7956
#define MY_MODULE_IDf 7957
#define MY_STATIONf 7958
#define MY_TGIDf 7959
#define M_ENABLEf 7960
#define M_ON_PORTf 7961
#define M_PORTf 7962
#define M_PRESERVE_FMTf 7963
#define M_STACKf 7964
#define M_UNTAGf 7965
#define N1DIVf 7966
#define NACKf 7967
#define NDIV_DITHER_MFBf 7968
#define NDIV_INTf 7969
#define NDIV_MODEf 7970
#define NDIV_PWRDNf 7971
#define NDRIVER_PVT_DONEf 7972
#define ND_PKT_DROPf 7973
#define ND_PKT_TO_CPUf 7974
#define NETLOGIC_XYf 7975
#define NETWORK_PORTf 7976
#define NEWCMDf 7977
#define NEWDSCP_TOSf 7978
#define NEWPRIf 7979
#define NEW_CFIf 7980
#define NEW_CFI_0f 7981
#define NEW_CFI_1f 7982
#define NEW_CFI_2f 7983
#define NEW_CFI_3f 7984
#define NEW_CNGf 7985
#define NEW_CPU_COSf 7986
#define NEW_DSCPf 7987
#define NEW_INNER_VLANf 7988
#define NEW_INT_PRIf 7989
#define NEW_INT_PRIORITYf 7990
#define NEW_IPRIf 7991
#define NEW_IRPEf 7992
#define NEW_IVIDf 7993
#define NEW_IVID_SPAREf 7994
#define NEW_IVID_SVPGf 7995
#define NEW_IVID_SVPG_SELf 7996
#define NEW_MAX_LATENCYf 7997
#define NEW_OPRIf 7998
#define NEW_ORPEf 7999
#define NEW_OTAG_VPTAGf 8000
#define NEW_OTAG_VPTAG_SELf 8001
#define NEW_OUTER_VLANf 8002
#define NEW_OVIDf 8003
#define NEW_PKT_PRIORITYf 8004
#define NEW_PRIf 8005
#define NEW_PRIORITYf 8006
#define NEW_PRI_0f 8007
#define NEW_PRI_1f 8008
#define NEW_PRI_2f 8009
#define NEW_PRI_3f 8010
#define NEW_TCP_FLAGSf 8011
#define NEW_TTLf 8012
#define NEW_VIDf 8013
#define NEW_VLANf 8014
#define NEW_VLAN_IDf 8015
#define NEW_VPTAGf 8016
#define NEXTCELLPOINTERf 8017
#define NEXTPf 8018
#define NEXTPOINTERCRCERRORf 8019
#define NEXTPOINTERCRCERRORSf 8020
#define NEXTPTRf 8021
#define NEXT_BUFFERf 8022
#define NEXT_CELL_ENDf 8023
#define NEXT_CELL_PTRf 8024
#define NEXT_CELL_SHAREDf 8025
#define NEXT_FRAG_PKTf 8026
#define NEXT_HOPf 8027
#define NEXT_HOP_INDEXf 8028
#define NEXT_HOP_INDEX0f 8029
#define NEXT_HOP_INDEX1f 8030
#define NEXT_HOP_INDEX_0f 8031
#define NEXT_HOP_INDEX_1f 8032
#define NEXT_HOP_INDEX_UNUSEDf 8033
#define NEXT_HOP_INDEX_UNUSED_0f 8034
#define NEXT_HOP_INDEX_UNUSED_1f 8035
#define NEXT_HOP_INDEX_UNUSED_2f 8036
#define NEXT_HOP_INDEX_UNUSED_3f 8037
#define NEXT_HOP_TMf 8038
#define NEXT_HOP_WWf 8039
#define NEXT_PKTf 8040
#define NEXT_POINTERf 8041
#define NEXT_PRIf 8042
#define NEXT_PTRf 8043
#define NEXT_PTR_HIf 8044
#define NEXT_XQ_POINTERf 8045
#define NEXT_XQ_POINTER_ECCf 8046
#define NHG_ERRORSf 8047
#define NHI_TMf 8048
#define NHOP_INDEXf 8049
#define NHOP_INDXf 8050
#define NHOP_PAR_ERRf 8051
#define NIP_L3ERR_TOCPUf 8052
#define NL7K_350_MODEf 8053
#define NMP_PRIf 8054
#define NNIf 8055
#define NNI_PORTf 8056
#define NOCOPY_ON_OVERFLOWf 8057
#define NODE_PROFILE_PTRf 8058
#define NODE_TYPEf 8059
#define NOHEAD_DPf 8060
#define NOHEAD_ECNf 8061
#define NOHEAD_ECTf 8062
#define NOHEAD_LBIDf 8063
#define NOHEAD_LEN_ADJ_IDXf 8064
#define NOHEAD_MCf 8065
#define NOHEAD_QUEUEf 8066
#define NOHEAD_SIDf 8067
#define NOHEAD_Tf 8068
#define NOHEAD_TYPEf 8069
#define NOMATCHACTIONf 8070
#define NONCPU_CELL_WAIT_COUNTf 8071
#define NONFRAGMCNTf 8072
#define NONSTATICMOVE_TOCPUf 8073
#define NONTCP_DROPENDPOINTf 8074
#define NONTCP_DROPSTARTPOINTf 8075
#define NONTCP_MAXDROPRATEf 8076
#define NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf 8077
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 8078
#define NONZERO_CBLOCKSf 8079
#define NON_FRAGMENT_MASKf 8080
#define NON_UC_EM_MTP_INDEXf 8081
#define NON_UC_EM_MTP_INDEX0f 8082
#define NON_UC_EM_MTP_INDEX1f 8083
#define NON_UC_EM_MTP_INDEX2f 8084
#define NON_UC_EM_MTP_INDEX3f 8085
#define NON_UC_TRUNK_HASH_DST_ENABLEf 8086
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 8087
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 8088
#define NON_UC_TRUNK_HASH_USE_RTAG7f 8089
#define NOPRIf 8090
#define NOP_CLOCKSf 8091
#define NOT_FOUNDf 8092
#define NOT_USEDf 8093
#define NOW_LOCKEDf 8094
#define NO_BOFFf 8095
#define NO_L2MPLS_ENCAPf 8096
#define NO_LGTH_CHECKf 8097
#define NO_MPLS_DECAPf 8098
#define NO_UDP_TNL_CSf 8099
#define NPLPCFf 8100
#define NSf 8101
#define NS_COUNTf 8102
#define NS_INVALID_CHILD_NUMf 8103
#define NS_INVLAID_CHILD_NUM_DISINTf 8104
#define NS_RST_Lf 8105
#define NTH_CAPTf 8106
#define NTH_CAPTUREf 8107
#define NULL_FIELDf 8108
#define NULL_GRANTf 8109
#define NULL_MASKf 8110
#define NULL_MVR_DROP_COUNTf 8111
#define NULL_VALUEf 8112
#define NUM_BK2BK_CRWf 8113
#define NUM_BUFFSf 8114
#define NUM_COL_BITSf 8115
#define NUM_GRANTSf 8116
#define NUM_INST_DOPSf 8117
#define NUM_OF_CELLSf 8118
#define NUM_OF_ENTRIESf 8119
#define NUM_PORTSf 8120
#define NUM_PRE_DNOPSf 8121
#define NUM_PST_DNOPSf 8122
#define NUM_R2W_NOPSf 8123
#define NUM_W2R_NOPSf 8124
#define NVM_SADBYPf 8125
#define NVM_TMf 8126
#define NXTMAXPRIf 8127
#define NXTMAXPRI_MASKf 8128
#define NXTMAXPRI_VALUEf 8129
#define NXTPRIf 8130
#define NXTPRI_MASKf 8131
#define NXTPRI_VALUEf 8132
#define NXT_PTRf 8133
#define OACf 8134
#define OAM_DM_ENf 8135
#define OAM_DO_NOT_MODIFYf 8136
#define OAM_ENABLEf 8137
#define OAM_HEADER_ERROR_TOCPUf 8138
#define OAM_LCPU_RX_CNT_DISABLEf 8139
#define OAM_LCPU_TX_CNT_DISABLEf 8140
#define OAM_LMEP_ENf 8141
#define OAM_LMEP_MDLf 8142
#define OAM_LM_BASE_PTRf 8143
#define OAM_LM_COUNTERS_TMf 8144
#define OAM_LM_ENf 8145
#define OAM_MESSAGEf 8146
#define OAM_PACKETf 8147
#define OAM_PBBTE_LOOKUP_ENABLEf 8148
#define OAM_SERVICE_PRI_MAPPING_PTRf 8149
#define OAM_SRCPORT0_RX_CNT_DISABLEf 8150
#define OAM_SRCPORT0_TX_CNT_DISABLEf 8151
#define OAM_TXf 8152
#define OAM_UNEXPECTED_PKT_TOCPUf 8153
#define OAM_UNKNOWN_OPCODE_VERSION_DROPf 8154
#define OAM_UNKNOWN_OPCODE_VERSION_TOCPUf 8155
#define OAM_UP_MEPf 8156
#define OCST_ENf 8157
#define ODD_BUFFER_CNTf 8158
#define ODD_HEAD_PCKT_LENGTHf 8159
#define ODD_METER_TMf 8160
#define ODD_PARITYf 8161
#define ODD_PARITY_0f 8162
#define ODD_PARITY_1f 8163
#define ODD_PARITY_2f 8164
#define ODD_PARITY_3f 8165
#define ODD_TAIL_PTRf 8166
#define ODP_MISSING_EOP_ERRORf 8167
#define ODP_MISSING_EOP_ERROR_DISINTf 8168
#define ODP_MISSING_EOP_ERROR_MASKf 8169
#define ODP_UNEXPECTED_EOP_ERRORf 8170
#define ODP_UNEXPECTED_EOP_ERROR_DISINTf 8171
#define ODP_UNEXPECTED_EOP_ERROR_MASKf 8172
#define ODT_CLK500_If 8173
#define ODT_ENABLEf 8174
#define ODT_PVT_DONEf 8175
#define OFFSETf 8176
#define OFFSET_BITSf 8177
#define OFFSET_ENABLEf 8178
#define OFFSET_NONUCf 8179
#define OFFSET_UCf 8180
#define OI2QB_TMf 8181
#define OI_INDEX_OFFSETf 8182
#define OI_RD_LENGTHf 8183
#define OI_RD_OFFSETf 8184
#define OI_WR_LENGTHf 8185
#define OI_WR_OFFSETf 8186
#define OLD_VLAN_IDf 8187
#define ONDIETERMf 8188
#define ONEK_TESTf 8189
#define ONLY_CLEAR_VALIDf 8190
#define OOB_FC_SELf 8191
#define OPCODEf 8192
#define OPCODEWIDTHf 8193
#define OPERf 8194
#define OPERATIONf 8195
#define OPER_REASONf 8196
#define OPRIf 8197
#define OP_BUFFER_LIMIT_REDf 8198
#define OP_BUFFER_LIMIT_RED_CELLf 8199
#define OP_BUFFER_LIMIT_RED_PACKETf 8200
#define OP_BUFFER_LIMIT_RESUME_REDf 8201
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 8202
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 8203
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 8204
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 8205
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 8206
#define OP_BUFFER_LIMIT_YELLOWf 8207
#define OP_BUFFER_LIMIT_YELLOW_CELLf 8208
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 8209
#define OP_BUFFER_SHARED_COUNTf 8210
#define OP_BUFFER_SHARED_COUNT_CELLf 8211
#define OP_BUFFER_SHARED_COUNT_PACKETf 8212
#define OP_BUFFER_SHARED_LIMITf 8213
#define OP_BUFFER_SHARED_LIMIT_CELLf 8214
#define OP_BUFFER_SHARED_LIMIT_PACKETf 8215
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 8216
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 8217
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 8218
#define OP_BUFFER_TOTAL_COUNTf 8219
#define OP_BUFFER_TOTAL_COUNT_CELLf 8220
#define OP_BUFFER_TOTAL_COUNT_PACKETf 8221
#define OP_CODEf 8222
#define OP_LIMIT_REDf 8223
#define OP_LIMIT_YELLOWf 8224
#define OP_MODE_RESETDLLf 8225
#define OP_PORT_DROP_STATE_BMPf 8226
#define OP_PORT_DROP_STATE_CELL_BMP0f 8227
#define OP_PORT_DROP_STATE_CELL_BMP1f 8228
#define OP_PORT_DROP_STATE_PACKET_BMP0f 8229
#define OP_PORT_DROP_STATE_PACKET_BMP1f 8230
#define OP_PORT_LIMIT_RED_CELLf 8231
#define OP_PORT_LIMIT_RED_PACKETf 8232
#define OP_PORT_LIMIT_RESUME_RED_CELLf 8233
#define OP_PORT_LIMIT_RESUME_RED_PACKETf 8234
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLf 8235
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETf 8236
#define OP_PORT_LIMIT_YELLOW_CELLf 8237
#define OP_PORT_LIMIT_YELLOW_PACKETf 8238
#define OP_PORT_SHARED_COUNTf 8239
#define OP_PORT_SHARED_COUNT_CELLf 8240
#define OP_PORT_SHARED_COUNT_PACKETf 8241
#define OP_PORT_TOTAL_COUNTf 8242
#define OP_PORT_TOTAL_COUNT_CELLf 8243
#define OP_PORT_TOTAL_COUNT_PACKETf 8244
#define OP_SHARED_LIMITf 8245
#define OP_SHARED_LIMIT_CELLf 8246
#define OP_SHARED_LIMIT_PACKETf 8247
#define OP_SHARED_RESET_VALUEf 8248
#define OP_SHARED_RESET_VALUE_CELLf 8249
#define OP_SHARED_RESET_VALUE_PACKETf 8250
#define OP_TYPf 8251
#define ORDERf 8252
#define ORIGINAL_PKTf 8253
#define ORPEf 8254
#define OSC_TEST_ENABLEf 8255
#define OTAGf 8256
#define OTAG_VPTAGf 8257
#define OTAG_VPTAG_SELf 8258
#define OTHER_CW_TYPE_TOCPUf 8259
#define OTIMEf 8260
#define OTPC_CPU_ADDRESSf 8261
#define OTPC_MODEf 8262
#define OTPC_SFT_RSTf 8263
#define OTPC_WRITE_DATAf 8264
#define OTP_CPU_DATAf 8265
#define OTP_DEBUG_MODEf 8266
#define OTP_PROG_ENf 8267
#define OTP_STBY_REGf 8268
#define OUIf 8269
#define OUI_BASED_Q_ASSIGNMENTf 8270
#define OUTCOUNTERf 8271
#define OUTENf 8272
#define OUTER_IP_TYPEf 8273
#define OUTER_IP_TYPE_MASKf 8274
#define OUTER_TPIDf 8275
#define OUTER_TPID_ENABLEf 8276
#define OUTER_TPID_INDEXf 8277
#define OUTER_TPID_SELf 8278
#define OUTER_TPID_VERIFYf 8279
#define OUTER_VLAN_ACTIONSf 8280
#define OUTPUTMODf 8281
#define OUTPUTMODMASKf 8282
#define OUTPUTPORTf 8283
#define OUTPUT_PORT_RX_ENABLEf 8284
#define OUTPUT_PORT_RX_ENABLE_HIf 8285
#define OUTPUT_PORT_RX_ENABLE_LOf 8286
#define OUTPUT_THRESHOLD_BYPASSf 8287
#define OUTSTANDING_PORT_REQUESTSf 8288
#define OUT_ACTIONSf 8289
#define OUT_DBUS_CTLf 8290
#define OUT_DPR_ODD_FALLf 8291
#define OUT_DPR_ODD_RISEf 8292
#define OUT_DSCPf 8293
#define OUT_ECNf 8294
#define OUT_IBUS_CTLf 8295
#define OUT_PROFILE_FLAGf 8296
#define OVERFLOW_ADDR_Af 8297
#define OVERFLOW_ADDR_Bf 8298
#define OVERFLOW_BUCKET_ENABLEf 8299
#define OVERFLOW_ENf 8300
#define OVERFLOW_UNDERFLOW_ERRORf 8301
#define OVERLAPSf 8302
#define OVERRIDE_IARB_BLOCK_EOPf 8303
#define OVERWRITE_DESTf 8304
#define OVER_LIMIT_DROPf 8305
#define OVER_LIMIT_TOCPUf 8306
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 8307
#define OVF_DISf 8308
#define OVIDf 8309
#define OVRD_ADDR_SM_ENf 8310
#define OVRD_DRIVER_PVTf 8311
#define OVRD_EN_DRIVER_PVTf 8312
#define OVRD_EN_ODTRES_PVTf 8313
#define OVRD_EN_SLEW_PVTf 8314
#define OVRD_ODTRES_PVTf 8315
#define OVRD_SLEW_PVTf 8316
#define OVRD_SM0_ENf 8317
#define OVRD_SM1_ENf 8318
#define OVRD_SM2_ENf 8319
#define OVRD_SM3_ENf 8320
#define OVRD_SM_ENf 8321
#define OVRFLWf 8322
#define OVWR_DSTf 8323
#define P0XG_BURST_ENABLEf 8324
#define P0XG_BURST_THRESHOLDf 8325
#define P12_HIG_HDR_UDF20_ENf 8326
#define P12_HIG_HDR_UDF21_ENf 8327
#define P12_HIG_HDR_UDF22_ENf 8328
#define P1DIVf 8329
#define P1_DIVIDERf 8330
#define P26f 8331
#define P27f 8332
#define P28f 8333
#define P29f 8334
#define P2DIVf 8335
#define P2_DIVIDERf 8336
#define P30f 8337
#define P31f 8338
#define P34f 8339
#define P38f 8340
#define P39f 8341
#define P42f 8342
#define P43f 8343
#define P46f 8344
#define P50f 8345
#define P51f 8346
#define P54f 8347
#define PACKET_COUNTf 8348
#define PACKET_COUNT0f 8349
#define PACKET_COUNT1f 8350
#define PACKET_COUNT2f 8351
#define PACKET_COUNT3f 8352
#define PACKET_COUNT4f 8353
#define PACKET_COUNT5f 8354
#define PACKET_COUNT6f 8355
#define PACKET_COUNT7f 8356
#define PACKET_COUNTERf 8357
#define PACKET_COUNT_LOWf 8358
#define PACKET_DROP_COUNTf 8359
#define PACKET_DROP_COUNT_REDf 8360
#define PACKET_DROP_COUNT_YELLOWf 8361
#define PACKET_IFG_BYTESf 8362
#define PACKET_IFG_BYTES_2f 8363
#define PACKET_PORT_BITMAPf 8364
#define PACKET_QUANTUMf 8365
#define PACKET_REDIRECTIONf 8366
#define PADDING_IPV4f 8367
#define PADDING_TO_MINIMUMf 8368
#define PADENf 8369
#define PAD_ENf 8370
#define PAR0f 8371
#define PAR1f 8372
#define PAR2f 8373
#define PAR3f 8374
#define PARENT_NODEf 8375
#define PARFf 8376
#define PARITYf 8377
#define PARITY0f 8378
#define PARITY0_DATAf 8379
#define PARITY1f 8380
#define PARITY1_DATAf 8381
#define PARITY2f 8382
#define PARITY3f 8383
#define PARITY4f 8384
#define PARITY5f 8385
#define PARITY6f 8386
#define PARITY7f 8387
#define PARITY8f 8388
#define PARITYDf 8389
#define PARITYERRORPTRf 8390
#define PARITY_0f 8391
#define PARITY_1f 8392
#define PARITY_10f 8393
#define PARITY_11f 8394
#define PARITY_8f 8395
#define PARITY_9f 8396
#define PARITY_BITf 8397
#define PARITY_BIT_WRITE_ACCESSf 8398
#define PARITY_CHECK_ENf 8399
#define PARITY_CHECK_FAIL_CNTf 8400
#define PARITY_CHK_ENf 8401
#define PARITY_DATAf 8402
#define PARITY_DIAGf 8403
#define PARITY_DIAGNOSIS_ENf 8404
#define PARITY_DIAG_ENABLEf 8405
#define PARITY_DISf 8406
#define PARITY_ENf 8407
#define PARITY_ERRf 8408
#define PARITY_ERRORf 8409
#define PARITY_ERROR_ENABLEf 8410
#define PARITY_ERROR_STATUSf 8411
#define PARITY_ERR_BMf 8412
#define PARITY_ERR_BM_0f 8413
#define PARITY_ERR_BM_1f 8414
#define PARITY_ERR_TOCPUf 8415
#define PARITY_GEN_ENf 8416
#define PARITY_IRQ_ENf 8417
#define PARITY_STAT_CLEARf 8418
#define PARITY_XQf 8419
#define PARITY_XQTf 8420
#define PARSE_Q_LEN_ERRORf 8421
#define PARSE_Q_LEN_ERROR_DISINTf 8422
#define PARSE_Q_LEN_ERROR_MASKf 8423
#define PARSE_STATS_LEN_ERRORf 8424
#define PARSE_STATS_LEN_ERROR_DISINTf 8425
#define PARSE_STATS_LEN_ERROR_MASKf 8426
#define PARTIAL_PKT_CNTf 8427
#define PARTIAL_PKT_LINESf 8428
#define PASSALLf 8429
#define PASSTHRUf 8430
#define PASSTHRU_MODE_ENABLEf 8431
#define PASS_CONTROL_FRAMESf 8432
#define PASS_CRC_ERR_PKTSf 8433
#define PAUSEf 8434
#define PAUSEENf 8435
#define PAUSE_ENf 8436
#define PAUSE_FWDf 8437
#define PAUSE_IGNOREf 8438
#define PAUSE_SCAN_PORTSf 8439
#define PAUSE_STATf 8440
#define PAUSE_STATEf 8441
#define PAUSE_THDf 8442
#define PAYLOAD_IPV4f 8443
#define PAYLOAD_IPV6f 8444
#define PAYLOAD_LENGTH_ADJUSTMENTf 8445
#define PB20f 8446
#define PBE_BUSf 8447
#define PBI_CAPTUREDf 8448
#define PBI_RESERVEDf 8449
#define PBI_RESERVED_BIT_0f 8450
#define PBI_RESERVED_BIT_1f 8451
#define PBI_RESERVED_BIT_2f 8452
#define PBI_RESERVED_BIT_3f 8453
#define PBMf 8454
#define PBMPf 8455
#define PB_CMD_CNTf 8456
#define PCIE_LINK_IN_L23f 8457
#define PCIE_LINK_UPf 8458
#define PCIE_PARITY_MODEf 8459
#define PCIE_REPLAY_PERRf 8460
#define PCIE_RX_FIFO_TMf 8461
#define PCIE_TX_FIFO_TMf 8462
#define PCI_FATAL_ERRf 8463
#define PCI_PARITY_ERRf 8464
#define PCP_BASED_Q_ASSIGNMENTf 8465
#define PDISCf 8466
#define PDISC_CAUSEf 8467
#define PDRIVER_PVT_DONEf 8468
#define PDROP0f 8469
#define PDROP1f 8470
#define PDROP2f 8471
#define PDROP_MAXf 8472
#define PEAK_TEMP_DATAf 8473
#define PENDINGf 8474
#define PENDING_AREF_COUNTf 8475
#define PERQ_PAR_ENf 8476
#define PERRf 8477
#define PERR_DISABLEf 8478
#define PFAPFULLRESETPOINTf 8479
#define PFAPFULLSETPOINTf 8480
#define PFAPPARITYERRORPTRf 8481
#define PFAPPOOLSIZEf 8482
#define PFAPREADPOINTERf 8483
#define PFAP_MEM_FAILf 8484
#define PFAP_MEM_FAIL_ENf 8485
#define PFAP_PAR_ERRf 8486
#define PFAP_PAR_ERR_ENf 8487
#define PFC_EIGHT_CLASSf 8488
#define PFC_ENf 8489
#define PFC_ETH_TYPEf 8490
#define PFC_MACDA_0f 8491
#define PFC_MACDA_1f 8492
#define PFC_MACDA_HIf 8493
#define PFC_MACDA_LOf 8494
#define PFC_OPCODEf 8495
#define PFC_REFRESH_ENf 8496
#define PFC_REFRESH_TIMERf 8497
#define PFC_RX_ENBLf 8498
#define PFC_STATS_ENf 8499
#define PFC_TX_ENBLf 8500
#define PFMf 8501
#define PFM_RULE_APPLYf 8502
#define PG0f 8503
#define PG0_GRPf 8504
#define PG0_RESET_SELf 8505
#define PG0_THRESH_SELf 8506
#define PG1f 8507
#define PG10_GRPf 8508
#define PG11_GRPf 8509
#define PG12_GRPf 8510
#define PG13_GRPf 8511
#define PG1_GRPf 8512
#define PG1_RESET_SELf 8513
#define PG1_THRESH_SELf 8514
#define PG2_GRPf 8515
#define PG2_RESET_SELf 8516
#define PG2_THRESH_SELf 8517
#define PG3_GRPf 8518
#define PG3_THRESH_SELf 8519
#define PG4_GRPf 8520
#define PG4_THRESH_SELf 8521
#define PG5_GRPf 8522
#define PG5_THRESH_SELf 8523
#define PG6_GRPf 8524
#define PG6_THRESH_SELf 8525
#define PG7_GRPf 8526
#define PG8_GRPf 8527
#define PG9_GRPf 8528
#define PGQUEUESTATf 8529
#define PGRXf 8530
#define PG_COUNTf 8531
#define PG_GBL_HDRM_COUNTf 8532
#define PG_GEf 8533
#define PG_HDRM_COUNTf 8534
#define PG_HDRM_LIMITf 8535
#define PG_LIMIT_STATEf 8536
#define PG_MINf 8537
#define PG_MIN_COUNTf 8538
#define PG_PORT_MIN_COUNTf 8539
#define PG_RESET_FLOORf 8540
#define PG_RESET_OFFSETf 8541
#define PG_RESET_VALUEf 8542
#define PG_SHARED_COUNTf 8543
#define PH0ERRORPOINTERf 8544
#define PH1ERRORPOINTERf 8545
#define PH2ERRORPOINTERf 8546
#define PHASE_CTLf 8547
#define PHASE_SELf 8548
#define PHASE_SEL0f 8549
#define PHASE_SEL1f 8550
#define PHASE_SEL2f 8551
#define PHASE_SEL3f 8552
#define PHASE_SELADDRf 8553
#define PHB2_COS_MODEf 8554
#define PHB2_DOT1P_MAPPING_PTRf 8555
#define PHB2_ENABLEf 8556
#define PHB2_USE_INNER_DOT1Pf 8557
#define PHYMODf 8558
#define PHYSICALf 8559
#define PHYS_PORT_IDf 8560
#define PHY_DATAf 8561
#define PHY_DYN_VDL_TIMERf 8562
#define PHY_IDf 8563
#define PHY_ID_0f 8564
#define PHY_ID_1f 8565
#define PHY_ID_10f 8566
#define PHY_ID_11f 8567
#define PHY_ID_12f 8568
#define PHY_ID_13f 8569
#define PHY_ID_14f 8570
#define PHY_ID_15f 8571
#define PHY_ID_16f 8572
#define PHY_ID_17f 8573
#define PHY_ID_18f 8574
#define PHY_ID_19f 8575
#define PHY_ID_2f 8576
#define PHY_ID_20f 8577
#define PHY_ID_21f 8578
#define PHY_ID_22f 8579
#define PHY_ID_23f 8580
#define PHY_ID_24f 8581
#define PHY_ID_25f 8582
#define PHY_ID_26f 8583
#define PHY_ID_27f 8584
#define PHY_ID_28f 8585
#define PHY_ID_29f 8586
#define PHY_ID_3f 8587
#define PHY_ID_30f 8588
#define PHY_ID_31f 8589
#define PHY_ID_32f 8590
#define PHY_ID_33f 8591
#define PHY_ID_34f 8592
#define PHY_ID_35f 8593
#define PHY_ID_36f 8594
#define PHY_ID_37f 8595
#define PHY_ID_38f 8596
#define PHY_ID_39f 8597
#define PHY_ID_4f 8598
#define PHY_ID_40f 8599
#define PHY_ID_41f 8600
#define PHY_ID_42f 8601
#define PHY_ID_43f 8602
#define PHY_ID_44f 8603
#define PHY_ID_45f 8604
#define PHY_ID_46f 8605
#define PHY_ID_47f 8606
#define PHY_ID_48f 8607
#define PHY_ID_49f 8608
#define PHY_ID_5f 8609
#define PHY_ID_50f 8610
#define PHY_ID_51f 8611
#define PHY_ID_52f 8612
#define PHY_ID_53f 8613
#define PHY_ID_54f 8614
#define PHY_ID_55f 8615
#define PHY_ID_56f 8616
#define PHY_ID_57f 8617
#define PHY_ID_58f 8618
#define PHY_ID_59f 8619
#define PHY_ID_6f 8620
#define PHY_ID_60f 8621
#define PHY_ID_61f 8622
#define PHY_ID_62f 8623
#define PHY_ID_63f 8624
#define PHY_ID_7f 8625
#define PHY_ID_8f 8626
#define PHY_ID_9f 8627
#define PHY_REG_ACKf 8628
#define PHY_REG_ADDRf 8629
#define PHY_REG_OFFSETf 8630
#define PHY_REG_RD_WR_Nf 8631
#define PHY_REG_REQf 8632
#define PHY_SW_RESETf 8633
#define PHY_UPD_VDL_ADDRf 8634
#define PHY_UPD_VDL_BL0f 8635
#define PHY_UPD_VDL_BL1f 8636
#define PH_DET_DISf 8637
#define PIDQ_EMPTYf 8638
#define PIDQ_ENTRY_0f 8639
#define PIDQ_ENTRY_1f 8640
#define PIDQ_ENTRY_2f 8641
#define PIDQ_ENTRY_3f 8642
#define PIDQ_FULLf 8643
#define PIDQ_POP_ERRORf 8644
#define PIDQ_PUSH_ERRORf 8645
#define PIDQ_READ_PTRf 8646
#define PIDQ_WRITE_PTRf 8647
#define PID_COUNTER_INDEXf 8648
#define PID_COUNTER_MODEf 8649
#define PID_INCR_COUNTERf 8650
#define PID_IPFIX_ACTIONSf 8651
#define PID_NEW_INNER_PRIf 8652
#define PID_NEW_INNER_VIDf 8653
#define PID_NEW_OUTER_VIDf 8654
#define PID_OUTER_TPID_INDEXf 8655
#define PID_REPLACE_INNER_PRIf 8656
#define PID_REPLACE_INNER_VIDf 8657
#define PID_REPLACE_OUTER_TPIDf 8658
#define PID_REPLACE_OUTER_VIDf 8659
#define PID_TPID_INDEXf 8660
#define PIM_DM_SM_ENABLEf 8661
#define PIM_RPf 8662
#define PIM_VER1f 8663
#define PIM_VER2f 8664
#define PIO_WAIT_CYCLESf 8665
#define PIPE_SELECTf 8666
#define PI_CI_FIFO_OVERFLOWf 8667
#define PI_CI_FIFO_OVERFLOW_DISINTf 8668
#define PI_OC_FIFO_OVERFLOWf 8669
#define PI_OC_FIFO_OVERFLOW_DISINTf 8670
#define PKTAGETIMERf 8671
#define PKTCNGSTATUSf 8672
#define PKTCOUNTf 8673
#define PKTDISCARDSTATUSf 8674
#define PKTDISCARDSTATUS_HG0f 8675
#define PKTDISCARDSTATUS_HG12f 8676
#define PKTFORMATf 8677
#define PKTFORMATMASKf 8678
#define PKTHOLSTATUSf 8679
#define PKTIBPSTATUSf 8680
#define PKTIBPSTATUS_HG0f 8681
#define PKTIBPSTATUS_HG12f 8682
#define PKTLENf 8683
#define PKTLENGTHf 8684
#define PKTLINKf 8685
#define PKTPTRf 8686
#define PKTREDSTATUSf 8687
#define PKTREQUESTCOUNTf 8688
#define PKTRESETLIMITf 8689
#define PKTSf 8690
#define PKTSETLIMITf 8691
#define PKTS_BYTESf 8692
#define PKTYELLOWSTATUSf 8693
#define PKT_AMOUNTf 8694
#define PKT_BUF_TMf 8695
#define PKT_CFIf 8696
#define PKT_CNTf 8697
#define PKT_CNT_MODEf 8698
#define PKT_CNT_WRAPf 8699
#define PKT_COUNTf 8700
#define PKT_DISC_LIMITf 8701
#define PKT_DROP_ENABLEf 8702
#define PKT_HDR_ADJUST0f 8703
#define PKT_HDR_ADJUST1f 8704
#define PKT_HDR_ADJUST10f 8705
#define PKT_HDR_ADJUST11f 8706
#define PKT_HDR_ADJUST12f 8707
#define PKT_HDR_ADJUST13f 8708
#define PKT_HDR_ADJUST14f 8709
#define PKT_HDR_ADJUST15f 8710
#define PKT_HDR_ADJUST2f 8711
#define PKT_HDR_ADJUST3f 8712
#define PKT_HDR_ADJUST4f 8713
#define PKT_HDR_ADJUST5f 8714
#define PKT_HDR_ADJUST6f 8715
#define PKT_HDR_ADJUST7f 8716
#define PKT_HDR_ADJUST8f 8717
#define PKT_HDR_ADJUST9f 8718
#define PKT_HDR_ADJUST_SIGN0f 8719
#define PKT_HDR_ADJUST_SIGN1f 8720
#define PKT_HDR_ADJUST_SIGN10f 8721
#define PKT_HDR_ADJUST_SIGN11f 8722
#define PKT_HDR_ADJUST_SIGN12f 8723
#define PKT_HDR_ADJUST_SIGN13f 8724
#define PKT_HDR_ADJUST_SIGN14f 8725
#define PKT_HDR_ADJUST_SIGN15f 8726
#define PKT_HDR_ADJUST_SIGN2f 8727
#define PKT_HDR_ADJUST_SIGN3f 8728
#define PKT_HDR_ADJUST_SIGN4f 8729
#define PKT_HDR_ADJUST_SIGN5f 8730
#define PKT_HDR_ADJUST_SIGN6f 8731
#define PKT_HDR_ADJUST_SIGN7f 8732
#define PKT_HDR_ADJUST_SIGN8f 8733
#define PKT_HDR_ADJUST_SIGN9f 8734
#define PKT_HG_LOOKUPf 8735
#define PKT_LENGTHf 8736
#define PKT_MAX_BUCKETf 8737
#define PKT_MAX_REFRESHf 8738
#define PKT_MAX_THD_SELf 8739
#define PKT_PORT_MAX_BUCKETf 8740
#define PKT_PORT_MAX_REFRESHf 8741
#define PKT_PORT_MAX_THD_SELf 8742
#define PKT_PRIf 8743
#define PKT_PTRf 8744
#define PKT_RESET_LIMITf 8745
#define PKT_SENTf 8746
#define PKT_SET_LIMITf 8747
#define PKT_SHAREDf 8748
#define PKT_SIZE_SO_FARf 8749
#define PKT_SOP_PTRf 8750
#define PKT_TEST_CNT_Af 8751
#define PKT_TEST_CNT_Bf 8752
#define PKT_TMf 8753
#define PKT_TYPEf 8754
#define PKT_TYPE_MASKf 8755
#define PKT_VIDf 8756
#define PKT_VLAN_TAGf 8757
#define PLAf 8758
#define PLANEf 8759
#define PLANE_A_EMPTY_QUEUE_GRANTf 8760
#define PLANE_A_NODETYPE_8B10Bf 8761
#define PLANE_A_NODETYPE_TESTf 8762
#define PLANE_B_EMPTY_QUEUE_GRANTf 8763
#define PLANE_B_NODETYPE_8B10Bf 8764
#define PLANE_B_NODETYPE_TESTf 8765
#define PLANE_CROSSOVER_LINKSf 8766
#define PLANE_CROSSOVER_LINKS_ENABLEf 8767
#define PLANE_MASKf 8768
#define PLANE_VALUEf 8769
#define PLA_8_0_0f 8770
#define PLA_COL3_1f 8771
#define PLEERRf 8772
#define PLERRORPOINTERf 8773
#define PLFS_TMf 8774
#define PLL468_BYPEN1f 8775
#define PLL468_LOCKEDf 8776
#define PLL468_PDNf 8777
#define PLL468_RESETf 8778
#define PLL468_VOLTAGEf 8779
#define PLL600_BYPENf 8780
#define PLL600_PWRDNf 8781
#define PLL600_SLOWCLK_ENf 8782
#define PLLBYPf 8783
#define PLLCTRL127_96f 8784
#define PLLCTRL31_0f 8785
#define PLLCTRL63_32f 8786
#define PLLCTRL95_64f 8787
#define PLLFORCECAPDONEf 8788
#define PLLFORCECAPDONE_ENf 8789
#define PLLFORCECAPPASSf 8790
#define PLLFORCECAPPASS_ENf 8791
#define PLLFORCEDONE_ENf 8792
#define PLLFORCEFDONEf 8793
#define PLLFORCEFPASSf 8794
#define PLL_CONTROL_0f 8795
#define PLL_CONTROL_10f 8796
#define PLL_CONTROL_11f 8797
#define PLL_CONTROL_12f 8798
#define PLL_CONTROL_124_96f 8799
#define PLL_CONTROL_13f 8800
#define PLL_CONTROL_14_5f 8801
#define PLL_CONTROL_20_15f 8802
#define PLL_CONTROL_26_21f 8803
#define PLL_CONTROL_31_14f 8804
#define PLL_CONTROL_31_27f 8805
#define PLL_CONTROL_43_32f 8806
#define PLL_CONTROL_4_1f 8807
#define PLL_CONTROL_63_32f 8808
#define PLL_CONTROL_95_64f 8809
#define PLL_CONTROL_9_0f 8810
#define PLL_CONTROL_9_1f 8811
#define PLL_MODE_DEF_S0f 8812
#define PLL_MODE_DEF_S1f 8813
#define PLL_OBSERVEf 8814
#define PLL_RESETf 8815
#define PLL_SEQSTARTf 8816
#define PLL_SM_FREQ_PASSf 8817
#define PLL_STATUSf 8818
#define POINTERf 8819
#define POINTERBLOCKCRCERRORf 8820
#define POINTERBLOCKCRCERRORSf 8821
#define POLICYTABLE_TM_0f 8822
#define POLICYTABLE_TM_1f 8823
#define POLICYTABLE_TM_2f 8824
#define POLICYTABLE_TM_3f 8825
#define POLICYTABLE_TM_4f 8826
#define POLICYTABLE_TM_5f 8827
#define POLICYTABLE_TM_6f 8828
#define POLICYTABLE_TM_7f 8829
#define POLLING_SWITCH_ENABLEf 8830
#define POLLING_SWITCH_QUEUEf 8831
#define POLLING_SWITCH_SELECTf 8832
#define POL_START_ADDRf 8833
#define POPERRf 8834
#define PORTf 8835
#define PORT0f 8836
#define PORT0_1STPTRf 8837
#define PORT0_COSARBf 8838
#define PORT0_FC_INDEXf 8839
#define PORT0_LASTf 8840
#define PORT0_RESETLIMITf 8841
#define PORT1f 8842
#define PORT10f 8843
#define PORT10_1STPTRf 8844
#define PORT10_COSARBf 8845
#define PORT10_LASTf 8846
#define PORT10_RESETLIMITf 8847
#define PORT11f 8848
#define PORT11_1STPTRf 8849
#define PORT11_COSARBf 8850
#define PORT11_LASTf 8851
#define PORT11_RESETLIMITf 8852
#define PORT12f 8853
#define PORT12_1STPTRf 8854
#define PORT12_LASTf 8855
#define PORT13f 8856
#define PORT13_1STPTRf 8857
#define PORT13_LASTf 8858
#define PORT14f 8859
#define PORT14_1STPTRf 8860
#define PORT14_LASTf 8861
#define PORT15f 8862
#define PORT15_1STPTRf 8863
#define PORT15_LASTf 8864
#define PORT16_1STPTRf 8865
#define PORT16_LASTf 8866
#define PORT17_1STPTRf 8867
#define PORT17_LASTf 8868
#define PORT18_1STPTRf 8869
#define PORT18_LASTf 8870
#define PORT19_1STPTRf 8871
#define PORT19_LASTf 8872
#define PORT1_1STPTRf 8873
#define PORT1_COSARBf 8874
#define PORT1_FC_INDEXf 8875
#define PORT1_LASTf 8876
#define PORT1_RESETLIMITf 8877
#define PORT2f 8878
#define PORT20_1STPTRf 8879
#define PORT20_LASTf 8880
#define PORT21_1STPTRf 8881
#define PORT21_LASTf 8882
#define PORT22_1STPTRf 8883
#define PORT22_LASTf 8884
#define PORT23_1STPTRf 8885
#define PORT23_LASTf 8886
#define PORT24_1STPTRf 8887
#define PORT24_LASTf 8888
#define PORT24_LMD_ENABLEf 8889
#define PORT25_1STPTRf 8890
#define PORT25_LASTf 8891
#define PORT25_LMD_ENABLEf 8892
#define PORT26_1STPTRf 8893
#define PORT26_LASTf 8894
#define PORT26_LMD_ENABLEf 8895
#define PORT27_1STPTRf 8896
#define PORT27_LASTf 8897
#define PORT27_LMD_ENABLEf 8898
#define PORT28_1STPTRf 8899
#define PORT28_LASTf 8900
#define PORT29_1STPTRf 8901
#define PORT29_LASTf 8902
#define PORT2_1STPTRf 8903
#define PORT2_COSARBf 8904
#define PORT2_LASTf 8905
#define PORT2_RESETLIMITf 8906
#define PORT3f 8907
#define PORT30_1STPTRf 8908
#define PORT30_LASTf 8909
#define PORT31_1STPTRf 8910
#define PORT31_LASTf 8911
#define PORT32_1STPTRf 8912
#define PORT32_LASTf 8913
#define PORT33_1STPTRf 8914
#define PORT33_LASTf 8915
#define PORT34_1STPTRf 8916
#define PORT34_LASTf 8917
#define PORT35_1STPTRf 8918
#define PORT35_LASTf 8919
#define PORT36_1STPTRf 8920
#define PORT36_LASTf 8921
#define PORT37_1STPTRf 8922
#define PORT37_LASTf 8923
#define PORT38_1STPTRf 8924
#define PORT38_LASTf 8925
#define PORT39_1STPTRf 8926
#define PORT39_LASTf 8927
#define PORT3_1STPTRf 8928
#define PORT3_COSARBf 8929
#define PORT3_LASTf 8930
#define PORT3_RESETLIMITf 8931
#define PORT4f 8932
#define PORT40_1STPTRf 8933
#define PORT40_LASTf 8934
#define PORT41_1STPTRf 8935
#define PORT41_LASTf 8936
#define PORT42_1STPTRf 8937
#define PORT42_LASTf 8938
#define PORT43_1STPTRf 8939
#define PORT43_LASTf 8940
#define PORT44_1STPTRf 8941
#define PORT44_LASTf 8942
#define PORT45_1STPTRf 8943
#define PORT45_LASTf 8944
#define PORT46_1STPTRf 8945
#define PORT46_LASTf 8946
#define PORT47_1STPTRf 8947
#define PORT47_LASTf 8948
#define PORT48_1STPTRf 8949
#define PORT48_LASTf 8950
#define PORT49_1STPTRf 8951
#define PORT49_LASTf 8952
#define PORT4_1STPTRf 8953
#define PORT4_COSARBf 8954
#define PORT4_LASTf 8955
#define PORT4_RESETLIMITf 8956
#define PORT5f 8957
#define PORT50_1STPTRf 8958
#define PORT50_LASTf 8959
#define PORT51_1STPTRf 8960
#define PORT51_LASTf 8961
#define PORT52_1STPTRf 8962
#define PORT52_LASTf 8963
#define PORT53_1STPTRf 8964
#define PORT53_LASTf 8965
#define PORT5_1STPTRf 8966
#define PORT5_COSARBf 8967
#define PORT5_LASTf 8968
#define PORT5_RESETLIMITf 8969
#define PORT6f 8970
#define PORT6_1STPTRf 8971
#define PORT6_COSARBf 8972
#define PORT6_LASTf 8973
#define PORT6_RESETLIMITf 8974
#define PORT7f 8975
#define PORT7_1STPTRf 8976
#define PORT7_COSARBf 8977
#define PORT7_LASTf 8978
#define PORT7_RESETLIMITf 8979
#define PORT8f 8980
#define PORT8_1STPTRf 8981
#define PORT8_COSARBf 8982
#define PORT8_LASTf 8983
#define PORT8_RESETLIMITf 8984
#define PORT9f 8985
#define PORT9_1STPTRf 8986
#define PORT9_COSARBf 8987
#define PORT9_LASTf 8988
#define PORT9_RESETLIMITf 8989
#define PORTCPU_COSARBf 8990
#define PORTCPU_RESETLIMITf 8991
#define PORTIDf 8992
#define PORTIPIC_COSARBf 8993
#define PORTIPIC_RESETLIMITf 8994
#define PORTNUMf 8995
#define PORTOFF_Af 8996
#define PORTOFF_Bf 8997
#define PORTOFF_Cf 8998
#define PORTOFF_Df 8999
#define PORTSf 9000
#define PORTSPEEDf 9001
#define PORTSPEED24f 9002
#define PORTSPEED25f 9003
#define PORTSPEED26f 9004
#define PORTSPEED27f 9005
#define PORTSPEED28f 9006
#define PORTS_HIf 9007
#define PORT_0_5_BLOCK_MASKf 9008
#define PORT_BITMAPf 9009
#define PORT_BITMAP_0f 9010
#define PORT_BITMAP_1f 9011
#define PORT_BITMAP_HIf 9012
#define PORT_BITMAP_LOf 9013
#define PORT_BITMAP_M0f 9014
#define PORT_BITMAP_M1f 9015
#define PORT_BLOCK_ENf 9016
#define PORT_BLOCK_MASK_BITMAPf 9017
#define PORT_BLOCK_MASK_BITMAP_HIf 9018
#define PORT_BLOCK_MASK_BITMAP_LOf 9019
#define PORT_BRIDGEf 9020
#define PORT_CBL_PAR_ERRf 9021
#define PORT_CBL_TABLE_PAR_ERRf 9022
#define PORT_CBL_TABLE_TMf 9023
#define PORT_CBL_TABLE_WWf 9024
#define PORT_CNTf 9025
#define PORT_COUNTf 9026
#define PORT_DIS_ALLf 9027
#define PORT_DIS_TAGf 9028
#define PORT_DIS_UNTAGf 9029
#define PORT_DROP_STATEf 9030
#define PORT_ENABLEf 9031
#define PORT_ENABLE_0f 9032
#define PORT_ENABLE_1f 9033
#define PORT_ENABLE_2f 9034
#define PORT_ENABLE_3f 9035
#define PORT_ENABLE_4f 9036
#define PORT_FIELD_SEL_INDEXf 9037
#define PORT_FIELD_SEL_INDEX0f 9038
#define PORT_FIELD_SEL_INDEX1f 9039
#define PORT_FIELD_SEL_INDEX_MASKf 9040
#define PORT_FOR_MOD0f 9041
#define PORT_FOR_MOD1f 9042
#define PORT_FOR_MOD10f 9043
#define PORT_FOR_MOD11f 9044
#define PORT_FOR_MOD12f 9045
#define PORT_FOR_MOD13f 9046
#define PORT_FOR_MOD14f 9047
#define PORT_FOR_MOD15f 9048
#define PORT_FOR_MOD16f 9049
#define PORT_FOR_MOD17f 9050
#define PORT_FOR_MOD18f 9051
#define PORT_FOR_MOD19f 9052
#define PORT_FOR_MOD2f 9053
#define PORT_FOR_MOD20f 9054
#define PORT_FOR_MOD21f 9055
#define PORT_FOR_MOD22f 9056
#define PORT_FOR_MOD23f 9057
#define PORT_FOR_MOD24f 9058
#define PORT_FOR_MOD25f 9059
#define PORT_FOR_MOD26f 9060
#define PORT_FOR_MOD27f 9061
#define PORT_FOR_MOD28f 9062
#define PORT_FOR_MOD29f 9063
#define PORT_FOR_MOD3f 9064
#define PORT_FOR_MOD30f 9065
#define PORT_FOR_MOD31f 9066
#define PORT_FOR_MOD32f 9067
#define PORT_FOR_MOD33f 9068
#define PORT_FOR_MOD34f 9069
#define PORT_FOR_MOD35f 9070
#define PORT_FOR_MOD36f 9071
#define PORT_FOR_MOD37f 9072
#define PORT_FOR_MOD38f 9073
#define PORT_FOR_MOD39f 9074
#define PORT_FOR_MOD4f 9075
#define PORT_FOR_MOD40f 9076
#define PORT_FOR_MOD41f 9077
#define PORT_FOR_MOD42f 9078
#define PORT_FOR_MOD43f 9079
#define PORT_FOR_MOD44f 9080
#define PORT_FOR_MOD45f 9081
#define PORT_FOR_MOD46f 9082
#define PORT_FOR_MOD47f 9083
#define PORT_FOR_MOD48f 9084
#define PORT_FOR_MOD49f 9085
#define PORT_FOR_MOD5f 9086
#define PORT_FOR_MOD50f 9087
#define PORT_FOR_MOD51f 9088
#define PORT_FOR_MOD52f 9089
#define PORT_FOR_MOD53f 9090
#define PORT_FOR_MOD54f 9091
#define PORT_FOR_MOD55f 9092
#define PORT_FOR_MOD56f 9093
#define PORT_FOR_MOD57f 9094
#define PORT_FOR_MOD58f 9095
#define PORT_FOR_MOD59f 9096
#define PORT_FOR_MOD6f 9097
#define PORT_FOR_MOD60f 9098
#define PORT_FOR_MOD61f 9099
#define PORT_FOR_MOD62f 9100
#define PORT_FOR_MOD63f 9101
#define PORT_FOR_MOD7f 9102
#define PORT_FOR_MOD8f 9103
#define PORT_FOR_MOD9f 9104
#define PORT_GBL_CELLS_NEEDEDf 9105
#define PORT_GROUP_IDf 9106
#define PORT_IDXf 9107
#define PORT_L3_INTFf 9108
#define PORT_LAG_FAILOVER_SET_PAR_ERRf 9109
#define PORT_LEARNING_CLASSf 9110
#define PORT_LEARNING_PRIORITYf 9111
#define PORT_LIMIT_ENABLEf 9112
#define PORT_LIMIT_ENABLE_CELLf 9113
#define PORT_LIMIT_ENABLE_PACKETf 9114
#define PORT_LIMIT_PROFILEf 9115
#define PORT_MAPPING_ENf 9116
#define PORT_MASKf 9117
#define PORT_MAX_PKT_SIZEf 9118
#define PORT_MINf 9119
#define PORT_MIN_ALLf 9120
#define PORT_MIN_COUNTf 9121
#define PORT_MIN_MSBf 9122
#define PORT_NO_0f 9123
#define PORT_NO_1f 9124
#define PORT_NO_2f 9125
#define PORT_NO_3f 9126
#define PORT_NUMf 9127
#define PORT_NUM_1f 9128
#define PORT_OFFf 9129
#define PORT_OFFSETf 9130
#define PORT_OPERATIONf 9131
#define PORT_OR_TRUNK_MAC_COUNT_INTRf 9132
#define PORT_OR_TRUNK_MAC_COUNT_TMf 9133
#define PORT_OR_TRUNK_MAC_LIMIT_INTRf 9134
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 9135
#define PORT_PAUSE_ENABLEf 9136
#define PORT_PAUSE_ENABLE_HIf 9137
#define PORT_PAUSE_ENABLE_LOf 9138
#define PORT_PG2PAUSE_DISABLEf 9139
#define PORT_PG7PAUSE_DISABLEf 9140
#define PORT_PRIf 9141
#define PORT_PRI_XON_ENABLEf 9142
#define PORT_QMIN_DROP_STATE_CELLf 9143
#define PORT_QMIN_DROP_STATE_PACKETf 9144
#define PORT_QMIN_DSf 9145
#define PORT_QMIN_HYS_SELf 9146
#define PORT_QMIN_HYS_SEL_CELLf 9147
#define PORT_QMIN_HYS_SEL_PACKETf 9148
#define PORT_QM_MINf 9149
#define PORT_QM_MIN_COUNTf 9150
#define PORT_QM_SHARED_COUNTf 9151
#define PORT_RESURRECTf 9152
#define PORT_SC_MINf 9153
#define PORT_SC_MIN_COUNTf 9154
#define PORT_SC_SHARED_COUNTf 9155
#define PORT_SEGMENTf 9156
#define PORT_SHARED_COUNTf 9157
#define PORT_SHARED_DYNAMICf 9158
#define PORT_SHARED_LIMITf 9159
#define PORT_SIDf 9160
#define PORT_SPEEDf 9161
#define PORT_TABLE_PAR_ERRf 9162
#define PORT_TABLE_TMf 9163
#define PORT_TGIDf 9164
#define PORT_TGID_0f 9165
#define PORT_TGID_1f 9166
#define PORT_TGID_2f 9167
#define PORT_TGID_3f 9168
#define PORT_TLVf 9169
#define PORT_TRUNK_MAC_COUNTf 9170
#define PORT_TRUNK_MAC_LIMITf 9171
#define PORT_TYPEf 9172
#define PORT_VFIf 9173
#define PORT_VIDf 9174
#define PORT_VRFf 9175
#define POST_STATf 9176
#define PPA_CMD_COMPLETEf 9177
#define PPA_COMPLETEf 9178
#define PPA_ENf 9179
#define PPA_MODEf 9180
#define PPD0_ADD_SYSTEM_SRC_PORTf 9181
#define PPD1_CLASS_TAGf 9182
#define PPD2_ADD_SYSTEM_SRC_PORTf 9183
#define PPD3_CLASS_TAGf 9184
#define PPFC_FEATURE_ENf 9185
#define PPFC_TX_PRIORITY_0_ENf 9186
#define PPFC_TX_PRIORITY_1_ENf 9187
#define PPFC_TX_PRIORITY_2_ENf 9188
#define PPFC_TX_PRIORITY_3_ENf 9189
#define PPFC_TX_PRIORITY_4_ENf 9190
#define PPFC_TX_PRIORITY_5_ENf 9191
#define PPFC_TX_PRIORITY_6_ENf 9192
#define PPFC_TX_PRIORITY_7_ENf 9193
#define PPP_ENABLEf 9194
#define PPP_EN_RXf 9195
#define PPP_EN_TXf 9196
#define PPP_REFRESH_ENf 9197
#define PPP_REFRESH_TIMERf 9198
#define PP_DBEf 9199
#define PP_DBE_CLRf 9200
#define PP_DBE_ENf 9201
#define PP_EIGHT_CLASSf 9202
#define PP_REFRESH_ENf 9203
#define PP_REFRESH_TIMERf 9204
#define PP_RX_ENABLEf 9205
#define PP_RX_ENBLf 9206
#define PP_SBEf 9207
#define PP_SBE_CLRf 9208
#define PP_SBE_ENf 9209
#define PP_TX_ENABLEf 9210
#define PP_TX_ENBLf 9211
#define PQf 9212
#define PQEPARITYERRADRf 9213
#define PQE_ERR_ENf 9214
#define PQE_PAR_ERRf 9215
#define PRBL_ENAf 9216
#define PRBS_ERROR_OCCUREDf 9217
#define PRBS_ERR_CNTf 9218
#define PRBS_GENERATOR_ENABLEf 9219
#define PRBS_INVERTf 9220
#define PRBS_MONITOR_ENABLEf 9221
#define PRBS_PASS_ERRORSf 9222
#define PRBS_POLY_SELECTf 9223
#define PRCPWIDTHf 9224
#define PRED0_FIELD_OFFSETf 9225
#define PRED0_HI_DATAf 9226
#define PRED0_LO_MASKf 9227
#define PRED0_METAf 9228
#define PRED0_RANGEf 9229
#define PRED1_FIELD_OFFSETf 9230
#define PRED1_HI_DATAf 9231
#define PRED1_LO_MASKf 9232
#define PRED1_METAf 9233
#define PRED1_RANGEf 9234
#define PRED2_FIELD_OFFSETf 9235
#define PRED2_HI_DATAf 9236
#define PRED2_LO_MASKf 9237
#define PRED2_METAf 9238
#define PRED2_RANGEf 9239
#define PRED3_FIELD_OFFSETf 9240
#define PRED3_HI_DATAf 9241
#define PRED3_LO_MASKf 9242
#define PRED3_METAf 9243
#define PRED3_RANGEf 9244
#define PRED4_FIELD_OFFSETf 9245
#define PRED4_HI_DATAf 9246
#define PRED4_LO_MASKf 9247
#define PRED4_METAf 9248
#define PRED4_RANGEf 9249
#define PRED5_FIELD_OFFSETf 9250
#define PRED5_HI_DATAf 9251
#define PRED5_LO_MASKf 9252
#define PRED5_METAf 9253
#define PRED5_RANGEf 9254
#define PRED6_FIELD_OFFSETf 9255
#define PRED6_HI_DATAf 9256
#define PRED6_LO_MASKf 9257
#define PRED6_METAf 9258
#define PRED6_RANGEf 9259
#define PRED7_FIELD_OFFSETf 9260
#define PRED7_HI_DATAf 9261
#define PRED7_LO_MASKf 9262
#define PRED7_METAf 9263
#define PRED7_RANGEf 9264
#define PRED8_FIELD_OFFSETf 9265
#define PRED8_HI_DATAf 9266
#define PRED8_LO_MASKf 9267
#define PRED8_METAf 9268
#define PRED8_RANGEf 9269
#define PRED9_FIELD_OFFSETf 9270
#define PRED9_HI_DATAf 9271
#define PRED9_LO_MASKf 9272
#define PRED9_METAf 9273
#define PRED9_RANGEf 9274
#define PREFIX_LENGTHf 9275
#define PREMATURE_EXPORT_ENABLEf 9276
#define PRESCALEf 9277
#define PRESERVECRCf 9278
#define PRESERVE_CPU_TAGf 9279
#define PRESERVE_DOT1Pf 9280
#define PRESERVE_DSCPf 9281
#define PRESERVE_FMTf 9282
#define PREV_EPOCH_STATEf 9283
#define PREV_FAILOVERf 9284
#define PRG_ENf 9285
#define PRIf 9286
#define PRI0f 9287
#define PRI0_BKPf 9288
#define PRI0_GRPf 9289
#define PRI0_MAPPING_COSf 9290
#define PRI0_XOFF_STATUSf 9291
#define PRI1f 9292
#define PRI10f 9293
#define PRI10_BKPf 9294
#define PRI10_GRPf 9295
#define PRI10_MAPPING_COSf 9296
#define PRI10_XOFF_STATUSf 9297
#define PRI11f 9298
#define PRI11_BKPf 9299
#define PRI11_GRPf 9300
#define PRI11_MAPPING_COSf 9301
#define PRI11_XOFF_STATUSf 9302
#define PRI12f 9303
#define PRI12_BKPf 9304
#define PRI12_GRPf 9305
#define PRI12_MAPPING_COSf 9306
#define PRI12_XOFF_STATUSf 9307
#define PRI13f 9308
#define PRI13_BKPf 9309
#define PRI13_GRPf 9310
#define PRI13_MAPPING_COSf 9311
#define PRI13_XOFF_STATUSf 9312
#define PRI14f 9313
#define PRI14_BKPf 9314
#define PRI14_GRPf 9315
#define PRI14_MAPPING_COSf 9316
#define PRI14_XOFF_STATUSf 9317
#define PRI15f 9318
#define PRI15_0_BKPf 9319
#define PRI15_BKPf 9320
#define PRI15_GRPf 9321
#define PRI15_MAPPING_COSf 9322
#define PRI15_XOFF_STATUSf 9323
#define PRI1_BKPf 9324
#define PRI1_GRPf 9325
#define PRI1_MAPPING_COSf 9326
#define PRI1_XOFF_STATUSf 9327
#define PRI2f 9328
#define PRI2_BKPf 9329
#define PRI2_GRPf 9330
#define PRI2_MAPPING_COSf 9331
#define PRI2_XOFF_STATUSf 9332
#define PRI3f 9333
#define PRI3_BKPf 9334
#define PRI3_GRPf 9335
#define PRI3_MAPPING_COSf 9336
#define PRI3_XOFF_STATUSf 9337
#define PRI4f 9338
#define PRI4_BKPf 9339
#define PRI4_GRPf 9340
#define PRI4_MAPPING_COSf 9341
#define PRI4_XOFF_STATUSf 9342
#define PRI5f 9343
#define PRI5_BKPf 9344
#define PRI5_GRPf 9345
#define PRI5_MAPPING_COSf 9346
#define PRI5_XOFF_STATUSf 9347
#define PRI6f 9348
#define PRI6_BKPf 9349
#define PRI6_GRPf 9350
#define PRI6_MAPPING_COSf 9351
#define PRI6_XOFF_STATUSf 9352
#define PRI7f 9353
#define PRI7_BKPf 9354
#define PRI7_GRPf 9355
#define PRI7_MAPPING_COSf 9356
#define PRI7_XOFF_STATUSf 9357
#define PRI8f 9358
#define PRI8_BKPf 9359
#define PRI8_GRPf 9360
#define PRI8_MAPPING_COSf 9361
#define PRI8_XOFF_STATUSf 9362
#define PRI9f 9363
#define PRI9_BKPf 9364
#define PRI9_GRPf 9365
#define PRI9_MAPPING_COSf 9366
#define PRI9_XOFF_STATUSf 9367
#define PRILUT_ADDRf 9368
#define PRIORITYf 9369
#define PRIORITY0_CNGf 9370
#define PRIORITY1_CNGf 9371
#define PRIORITY2_CNGf 9372
#define PRIORITY3_CNGf 9373
#define PRIORITY4_CNGf 9374
#define PRIORITY5_CNGf 9375
#define PRIORITY6_CNGf 9376
#define PRIORITY7_CNGf 9377
#define PRIORITY_IBP_DROP_STATEf 9378
#define PRIORITY_THRESH0f 9379
#define PRIORITY_THRESH1f 9380
#define PRIORITY_THRESH2f 9381
#define PRIORITY_THRESH3f 9382
#define PRIO_0f 9383
#define PRIO_1f 9384
#define PRIO_2f 9385
#define PRIO_3f 9386
#define PRIO_4f 9387
#define PRIO_5f 9388
#define PRIO_6f 9389
#define PRIO_7f 9390
#define PRIO_8f 9391
#define PRIO_9f 9392
#define PRIUPD1f 9393
#define PRIUPD2f 9394
#define PRIUPD3f 9395
#define PRI_0f 9396
#define PRI_1f 9397
#define PRI_2f 9398
#define PRI_3f 9399
#define PRI_BITMAPf 9400
#define PRI_CNG_MAP_TMf 9401
#define PRI_CNG_MAP_WWf 9402
#define PRI_FIFO_OVERFLOWf 9403
#define PRI_FIFO_OVERFLOW_DISINTf 9404
#define PRI_GRPf 9405
#define PRI_MAPPINGf 9406
#define PRI_MAP_MEM_TMf 9407
#define PRI_MASKf 9408
#define PRI_MODEf 9409
#define PRI_PORT_SELf 9410
#define PRI_STATUSf 9411
#define PRI_STATUS_DISINTf 9412
#define PRI_STBf 9413
#define PRI_UPD_FIFO_OVERFLOWf 9414
#define PRI_UPD_FIFO_OVERFLOW_DISINTf 9415
#define PRI_UPD_FIFO_PURGEDf 9416
#define PRI_UPD_FIFO_PURGED_DISINTf 9417
#define PRI_UPD_FIFO_UNDERRUNf 9418
#define PRI_UPD_FIFO_UNDERRUN_DISINTf 9419
#define PRI_VALUEf 9420
#define PROD_CFGf 9421
#define PROD_CFG_VLDf 9422
#define PROFILE_PTRf 9423
#define PROGRAM_COUNTERf 9424
#define PROG_BLOCKEDf 9425
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 9426
#define PROMIS_ENf 9427
#define PROTOCOLf 9428
#define PROTOCOL_IDf 9429
#define PROTOCOL_MASKf 9430
#define PROTOCOL_PKTf 9431
#define PROTOCOL_PKT_INDEXf 9432
#define PROT_GROUPf 9433
#define PROT_NEXT_HOP_INDEXf 9434
#define PROT_NHI_PAR_ERRf 9435
#define PROT_NHI_TMf 9436
#define PROXY__HG_ADD_SYS_RSVD_VIDf 9437
#define PROXY__HG_HDR_SELf 9438
#define PROXY__HG_L3_OVERRIDEf 9439
#define PROXY__HG_LEARN_OVERRIDEf 9440
#define PROXY__HG_MC_DST_MODIDf 9441
#define PROXY__HG_MC_DST_PORT_NUMf 9442
#define PROXY__HG_MODIFY_ENABLEf 9443
#define PROXY__INTF_NUMf 9444
#define PROXY__MAC_DA_PROFILE_INDEXf 9445
#define PROXY__RESERVEDf 9446
#define PROXY__RESERVED_1f 9447
#define PROXY__RESERVED_2f 9448
#define PROXY__VINTF_CTR_IDXf 9449
#define PROXY_MODEf 9450
#define PRT_ENABLEf 9451
#define PRUNE_CPU_COSf 9452
#define PRUNE_ENABLEf 9453
#define PRUNE_TOCPUf 9454
#define PT2PT_ENf 9455
#define PTABLE_TMf 9456
#define PTAP_ADJf 9457
#define PTHRESHf 9458
#define PTRf 9459
#define PTRCOUNTf 9460
#define PTRERRORSf 9461
#define PTR_0f 9462
#define PTR_1f 9463
#define PTR_2f 9464
#define PTR_3f 9465
#define PTR_BLOCK_START_ADDRf 9466
#define PTR_COUNTf 9467
#define PTR_DONEf 9468
#define PTR_ERRORSf 9469
#define PTR_HG0f 9470
#define PTR_HG12f 9471
#define PTR_RANGEf 9472
#define PT_BITSf 9473
#define PUP_ACR_CAL_CTXT_TO_HIGHf 9474
#define PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf 9475
#define PUREPf 9476
#define PURE_PADf 9477
#define PURGEf 9478
#define PURGE_CELLf 9479
#define PUSHERRf 9480
#define PVIDf 9481
#define PVLAN_ENABLEf 9482
#define PVLAN_PRIf 9483
#define PVLAN_PVIDf 9484
#define PVLAN_RPEf 9485
#define PVLAN_UNTAGf 9486
#define PVLAN_VID_MISMATCH_TOCPUf 9487
#define PVT_COMP_PAD_ENf 9488
#define PVT_NDRIVE_VALf 9489
#define PVT_ODTRES_VALf 9490
#define PVT_ODT_VALf 9491
#define PVT_PDRIVE_VALf 9492
#define PVT_RESTARTf 9493
#define PVT_SLEW_VALf 9494
#define PWACH_TOCPUf 9495
#define PWRDNf 9496
#define PWRDN_CH1f 9497
#define PWRDN_CH2f 9498
#define PWRDN_CH3f 9499
#define PWRDN_CK_DRIVERf 9500
#define PWRDWNf 9501
#define PWRDWN_PLLf 9502
#define PWRUP_STATE_0f 9503
#define PWRUP_STATE_1f 9504
#define PWRUP_STATE_2f 9505
#define PWRUP_STATE_3f 9506
#define PW_COUNT_ALLf 9507
#define PW_INIT_NUMf 9508
#define PW_TERM_NUMf 9509
#define PW_TERM_NUM_VALIDf 9510
#define QAVG_CORRECTED_ERRORf 9511
#define QAVG_CORRECTED_ERROR_DISINTf 9512
#define QAVG_CURRENT_FIFO_OVERFLOWf 9513
#define QAVG_CURRENT_FIFO_OVERFLOW_DISINTf 9514
#define QAVG_ENABLEf 9515
#define QAVG_ENABLE_ECCf 9516
#define QAVG_EXPONENTf 9517
#define QAVG_FORCE_UNCORRECTABLE_ERRORf 9518
#define QAVG_GAIN_FIFO_OVERFLOWf 9519
#define QAVG_GAIN_FIFO_OVERFLOW_DISINTf 9520
#define QAVG_MANTISSAf 9521
#define QAVG_MEM_TMf 9522
#define QAVG_PENDING_FIFO_OVERFLOWf 9523
#define QAVG_PENDING_FIFO_OVERFLOW_DISINTf 9524
#define QAVG_QLEN_FIFO_OVERFLOWf 9525
#define QAVG_QLEN_FIFO_OVERFLOW_DISINTf 9526
#define QAVG_TAIL_QUEUEf 9527
#define QAVG_UNCORRECTED_ERRORf 9528
#define QAVG_UNCORRECTED_ERROR_DISINTf 9529
#define QBUFFSPROFILE_A_CORRECTED_ERRORf 9530
#define QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf 9531
#define QBUFFSPROFILE_A_UNCORRECTED_ERRORf 9532
#define QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf 9533
#define QBUFFSPROFILE_B_CORRECTED_ERRORf 9534
#define QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf 9535
#define QBUFFSPROFILE_B_UNCORRECTED_ERRORf 9536
#define QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf 9537
#define QBUFFSPROFILE_ENABLE_ECCf 9538
#define QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf 9539
#define QBUSf 9540
#define QEMPTYf 9541
#define QE_INTEROP_ENf 9542
#define QE_PKLT_CRC_ERR_CNT_Af 9543
#define QE_PKLT_CRC_ERR_CNT_Bf 9544
#define QE_TYPEf 9545
#define QE_TYPE_CHANNEL_MASK_A0f 9546
#define QE_TYPE_CHANNEL_MASK_A1f 9547
#define QE_TYPE_CHANNEL_MASK_A2f 9548
#define QE_TYPE_CHANNEL_MASK_A3f 9549
#define QE_TYPE_CHANNEL_MASK_B0f 9550
#define QE_TYPE_CHANNEL_MASK_B1f 9551
#define QE_TYPE_CHANNEL_MASK_B2f 9552
#define QE_TYPE_CHANNEL_MASK_B3f 9553
#define QFABSRANGEf 9554
#define QFULLf 9555
#define QGI_ENABLEf 9556
#define QGPHY0_PLL_LOCKf 9557
#define QGPHY1_PLL_LOCKf 9558
#define QGPHY_MODE_SEL_DEFf 9559
#define QGP_RST_Lf 9560
#define QID_BASEf 9561
#define QINQ_PROXYf 9562
#define QINQ_PROXY_UNTAG_AS_TWO_TAGf 9563
#define QKB_DLL90_LOCKEDf 9564
#define QKB_DLLDSKW_LOCKEDf 9565
#define QK_DLL90_LOCKEDf 9566
#define QK_DLLDSKW_LOCKEDf 9567
#define QK_DLLDSK_LOCKEDf 9568
#define QLENGTHf 9569
#define QLOCSRANGEf 9570
#define QMf 9571
#define QMAP0_CORRECTED_ERRORf 9572
#define QMAP0_CORRECTED_ERROR_DISINTf 9573
#define QMAP0_ECC_ERROR_ADDRESSf 9574
#define QMAP0_UNCORRECTED_ERRORf 9575
#define QMAP0_UNCORRECTED_ERROR_DISINTf 9576
#define QMAP1_CORRECTED_ERRORf 9577
#define QMAP1_CORRECTED_ERROR_DISINTf 9578
#define QMAP1_ECC_ERROR_ADDRESSf 9579
#define QMAP1_UNCORRECTED_ERRORf 9580
#define QMAP1_UNCORRECTED_ERROR_DISINTf 9581
#define QMAPLOOKUP_ENABLE_ECCf 9582
#define QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf 9583
#define QMAP_MEM_TMf 9584
#define QMA_ENQR_MOLEf 9585
#define QMA_ENQR_STARTf 9586
#define QMA_HALT_DELAYf 9587
#define QMA_HALT_ENf 9588
#define QMA_HALT_MODEf 9589
#define QMA_HALT_STATUSf 9590
#define QMA_LAST_QUEUEf 9591
#define QMA_TREX2_DEBUG_ENABLEf 9592
#define QMB_ENQR_DROP_CODEf 9593
#define QMB_HALT_DELAYf 9594
#define QMB_HALT_ENf 9595
#define QMB_HALT_MODEf 9596
#define QMB_HALT_STATUSf 9597
#define QMB_LAST_QUEUEf 9598
#define QMB_TREX2_DEBUG_ENABLEf 9599
#define QMC_QAVG_FIFO_OVERFLOWf 9600
#define QMC_QAVG_FIFO_OVERFLOW_DISINTf 9601
#define QMC_TREX2_DEBUG_ENABLEf 9602
#define QMIF_ERROR_DEQ_DONE_OUTSTANDINGf 9603
#define QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf 9604
#define QMIN_THD_METf 9605
#define QMIN_THD_MET_CELLf 9606
#define QMIN_THD_MET_PACKETf 9607
#define QMI_DRR_QUANTUM0f 9608
#define QMI_DRR_QUANTUM1f 9609
#define QMI_DRR_QUANTUM2f 9610
#define QMI_DRR_QUANTUM3f 9611
#define QMI_DRR_QUANTUM4f 9612
#define QMI_DRR_QUANTUM5f 9613
#define QMI_DRR_QUANTUM6f 9614
#define QM_BP_BURST_SIZEf 9615
#define QM_CONTINUATION_CLEARED_TXf 9616
#define QM_CONTINUATION_ERRORf 9617
#define QM_CONTINUATION_ERROR_DISINTf 9618
#define QM_CONTINUATION_ERROR_MASKf 9619
#define QM_CS_ENf 9620
#define QM_PHASE_SYNCf 9621
#define QM_QS_RATE_READ_STATUSf 9622
#define QM_QS_RATE_READ_STATUS_DISINTf 9623
#define QM_QS_TAG_BP_HALT_ENf 9624
#define QM_RI_ENABLEf 9625
#define QOS_FIFO_OVERFLOWf 9626
#define QOS_FIFO_OVERFLOW_DISINTf 9627
#define QOS_INDEXf 9628
#define QREVERSEf 9629
#define QRSTf 9630
#define QSA_HALT_DELAYf 9631
#define QSA_HALT_ENf 9632
#define QSA_HALT_MODEf 9633
#define QSA_HALT_STATUSf 9634
#define QSA_PHASE_SYNCf 9635
#define QSA_QPP_ENABLEf 9636
#define QSA_TREX2_DEBUG_ENABLEf 9637
#define QSB_BAAf 9638
#define QSB_GGPf 9639
#define QSB_HALT_DELAYf 9640
#define QSB_HALT_ENf 9641
#define QSB_HALT_MODEf 9642
#define QSB_HALT_STATUSf 9643
#define QSB_PUPf 9644
#define QSB_QPPf 9645
#define QSB_QPP_HZ_BLOCK_B2B_QUEUEf 9646
#define QSB_QPP_HZ_BLOCK_B2B_SYSPORTf 9647
#define QSB_SHAPERf 9648
#define QSB_SPPf 9649
#define QSB_TREX2_DEBUG_ENABLEf 9650
#define QS_SC_PU_CAPTf 9651
#define QS_SC_PU_MASKf 9652
#define QS_SC_PU_STATUSf 9653
#define QS_SC_PU_STATUS_DISINTf 9654
#define QS_SC_PU_VALUEf 9655
#define QS_SHAPER_LIMIT_ENABLEf 9656
#define QS_TAGBP_THRESHOLDf 9657
#define QS_TO_SC_FIFO_OVERFLOWf 9658
#define QS_TO_SC_FIFO_OVERFLOW_DISINTf 9659
#define QS_TS_QT_HIPRIf 9660
#define QTMASKf 9661
#define QTYPEf 9662
#define QUERESETf 9663
#define QUEUEf 9664
#define QUEUEDEPTHf 9665
#define QUEUEDEPTH_MASKf 9666
#define QUEUEDEPTH_VALUEf 9667
#define QUEUEEMPTY_CPUPURGEQf 9668
#define QUEUEEMPTY_Q23_TO_Q8f 9669
#define QUEUEEMPTY_Q23_TO_Q9f 9670
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 9671
#define QUEUEEMPTY_Q31_TO_Q24f 9672
#define QUEUEEMPTY_Q31_TO_Q25f 9673
#define QUEUEEMPTY_Q47_TO_Q32f 9674
#define QUEUEEMPTY_Q7_TO_Q0f 9675
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 9676
#define QUEUESTATf 9677
#define QUEUE_AGED_CNTf 9678
#define QUEUE_AGED_CNT_DISINTf 9679
#define QUEUE_A_ENf 9680
#define QUEUE_BASEf 9681
#define QUEUE_B_ENf 9682
#define QUEUE_EARLY_E2E_STATEf 9683
#define QUEUE_MASKf 9684
#define QUEUE_NUMBERf 9685
#define QUEUE_OUT_OF_BAA_RANGEf 9686
#define QUEUE_OUT_OF_BAA_RANGE_DISINTf 9687
#define QUEUE_RANGE_FIRSTf 9688
#define QUEUE_RANGE_LASTf 9689
#define QUEUE_RESETf 9690
#define QUEUE_VALUEf 9691
#define QU_CNTR_GRP0f 9692
#define QU_CNTR_GRP1f 9693
#define QU_CNTR_GRP10f 9694
#define QU_CNTR_GRP11f 9695
#define QU_CNTR_GRP12f 9696
#define QU_CNTR_GRP13f 9697
#define QU_CNTR_GRP14f 9698
#define QU_CNTR_GRP15f 9699
#define QU_CNTR_GRP2f 9700
#define QU_CNTR_GRP3f 9701
#define QU_CNTR_GRP4f 9702
#define QU_CNTR_GRP5f 9703
#define QU_CNTR_GRP6f 9704
#define QU_CNTR_GRP7f 9705
#define QU_CNTR_GRP8f 9706
#define QU_CNTR_GRP9f 9707
#define QVLAN_SPF_L3IF_MBIST_DONEf 9708
#define QVLAN_SPF_L3IF_MBIST_ENf 9709
#define QVLAN_SPF_L3IF_MBIST_GOf 9710
#define Q_BIT_OFFSET0f 9711
#define Q_BIT_OFFSET1f 9712
#define Q_BYTE_OFFSET0f 9713
#define Q_BYTE_OFFSET1f 9714
#define Q_COLOR_ENABLEf 9715
#define Q_COLOR_ENABLE_CELLf 9716
#define Q_COLOR_ENABLE_PACKETf 9717
#define Q_DEPTH_THRESH0f 9718
#define Q_DEPTH_THRESH1f 9719
#define Q_DEPTH_THRESH10f 9720
#define Q_DEPTH_THRESH11f 9721
#define Q_DEPTH_THRESH12f 9722
#define Q_DEPTH_THRESH13f 9723
#define Q_DEPTH_THRESH14f 9724
#define Q_DEPTH_THRESH15f 9725
#define Q_DEPTH_THRESH2f 9726
#define Q_DEPTH_THRESH3f 9727
#define Q_DEPTH_THRESH4f 9728
#define Q_DEPTH_THRESH5f 9729
#define Q_DEPTH_THRESH6f 9730
#define Q_DEPTH_THRESH7f 9731
#define Q_DEPTH_THRESH8f 9732
#define Q_DEPTH_THRESH9f 9733
#define Q_DROP_STATEf 9734
#define Q_DROP_STATE_CELLf 9735
#define Q_DROP_STATE_HIf 9736
#define Q_DROP_STATE_LOf 9737
#define Q_DROP_STATE_PACKETf 9738
#define Q_E2E_DS_ENABLEf 9739
#define Q_E2E_DS_EN_CELLf 9740
#define Q_E2E_DS_EN_PACKETf 9741
#define Q_EARLY_E2E_STATE_CELLf 9742
#define Q_EARLY_E2E_STATE_PACKETf 9743
#define Q_LENGTH0f 9744
#define Q_LENGTH1f 9745
#define Q_LIMIT_DYNAMICf 9746
#define Q_LIMIT_DYNAMIC_CELLf 9747
#define Q_LIMIT_DYNAMIC_PACKETf 9748
#define Q_LIMIT_ENABLEf 9749
#define Q_LIMIT_ENABLE_CELLf 9750
#define Q_LIMIT_ENABLE_PACKETf 9751
#define Q_LIMIT_REDf 9752
#define Q_LIMIT_RED_CELLf 9753
#define Q_LIMIT_RED_PACKETf 9754
#define Q_LIMIT_YELLOWf 9755
#define Q_LIMIT_YELLOW_CELLf 9756
#define Q_LIMIT_YELLOW_PACKETf 9757
#define Q_MINf 9758
#define Q_MIN_CELLf 9759
#define Q_MIN_COUNTf 9760
#define Q_MIN_COUNT_CELLf 9761
#define Q_MIN_COUNT_PACKETf 9762
#define Q_MIN_MSBf 9763
#define Q_MIN_PACKETf 9764
#define Q_RESET_OFFSETf 9765
#define Q_RESET_OFFSET_CELLf 9766
#define Q_RESET_OFFSET_PACKETf 9767
#define Q_RESET_SELf 9768
#define Q_RESET_VALUEf 9769
#define Q_RESET_VALUE_CELLf 9770
#define Q_RESET_VALUE_PACKETf 9771
#define Q_SHARED_ALPHA_CELLf 9772
#define Q_SHARED_ALPHA_PACKETf 9773
#define Q_SHARED_COUNTf 9774
#define Q_SHARED_COUNT_CELLf 9775
#define Q_SHARED_COUNT_PACKETf 9776
#define Q_SHARED_LIMITf 9777
#define Q_SHARED_LIMIT_CELLf 9778
#define Q_SHARED_LIMIT_PACKETf 9779
#define Q_TOTAL_COUNTf 9780
#define Q_TOTAL_COUNT_CELLf 9781
#define Q_TOTAL_COUNT_PACKETf 9782
#define Q_WAS_FLUSHEDf 9783
#define Q_WR_LENGTHf 9784
#define Q_WR_OFFSETf 9785
#define R2R_ERR_CHAR_CNTf 9786
#define R2R_ERR_CHAR_CNT_RESETf 9787
#define R2W_NOPSf 9788
#define RAM0_0_TMf 9789
#define RAM0_1_TMf 9790
#define RAM0_CT0f 9791
#define RAM0_CT1f 9792
#define RAM0_CT2f 9793
#define RAM0_SAMf 9794
#define RAM0_TMf 9795
#define RAM0_WWf 9796
#define RAM1_0_TMf 9797
#define RAM1_1_TMf 9798
#define RAM1_CT0f 9799
#define RAM1_CT1f 9800
#define RAM1_CT2f 9801
#define RAM1_SAMf 9802
#define RAM1_TMf 9803
#define RAM2_0_TMf 9804
#define RAM2_1_TMf 9805
#define RAM2_CT0f 9806
#define RAM2_CT1f 9807
#define RAM2_CT2f 9808
#define RAM2_SAMf 9809
#define RAM2_TMf 9810
#define RAM3_0_TMf 9811
#define RAM3_1_TMf 9812
#define RAM3_CT0f 9813
#define RAM3_CT1f 9814
#define RAM3_CT2f 9815
#define RAM3_SAMf 9816
#define RAM3_TMf 9817
#define RAM4_0_TMf 9818
#define RAM4_1_TMf 9819
#define RAM4_TMf 9820
#define RAM5_0_TMf 9821
#define RAM5_1_TMf 9822
#define RAM5_TMf 9823
#define RAM6_0_TMf 9824
#define RAM6_1_TMf 9825
#define RAM6_TMf 9826
#define RAM7_0_TMf 9827
#define RAM7_1_TMf 9828
#define RAM7_TMf 9829
#define RAM_DONEf 9830
#define RAM_TESTf 9831
#define RAM_TEST_FAILf 9832
#define RAM_TMf 9833
#define RANDGEN_A_CORRECTED_ERRORf 9834
#define RANDGEN_A_CORRECTED_ERROR_DISINTf 9835
#define RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf 9836
#define RANDGEN_A_UNCORRECTED_ERRORf 9837
#define RANDGEN_A_UNCORRECTED_ERROR_DISINTf 9838
#define RANDGEN_B_CORRECTED_ERRORf 9839
#define RANDGEN_B_CORRECTED_ERROR_DISINTf 9840
#define RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf 9841
#define RANDGEN_B_UNCORRECTED_ERRORf 9842
#define RANDGEN_B_UNCORRECTED_ERROR_DISINTf 9843
#define RANDGEN_C_CORRECTED_ERRORf 9844
#define RANDGEN_C_CORRECTED_ERROR_DISINTf 9845
#define RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf 9846
#define RANDGEN_C_UNCORRECTED_ERRORf 9847
#define RANDGEN_C_UNCORRECTED_ERROR_DISINTf 9848
#define RANDGEN_ENABLE_ECCf 9849
#define RANDGEN_MEM_TMf 9850
#define RAND_ENTRYf 9851
#define RAND_NUMf 9852
#define RANGEf 9853
#define RANGE_0_PARITY_BITSf 9854
#define RANGE_10_PARITY_BITSf 9855
#define RANGE_11_PARITY_BITSf 9856
#define RANGE_12_PARITY_BITSf 9857
#define RANGE_13_PARITY_BITSf 9858
#define RANGE_14_PARITY_BITSf 9859
#define RANGE_15_PARITY_BITSf 9860
#define RANGE_1_PARITY_BITSf 9861
#define RANGE_2_PARITY_BITSf 9862
#define RANGE_3_PARITY_BITSf 9863
#define RANGE_4_PARITY_BITSf 9864
#define RANGE_5_PARITY_BITSf 9865
#define RANGE_6_PARITY_BITSf 9866
#define RANGE_7_PARITY_BITSf 9867
#define RANGE_8_PARITY_BITSf 9868
#define RANGE_9_PARITY_BITSf 9869
#define RATEf 9870
#define RATE20f 9871
#define RATE_CMD_CNTf 9872
#define RATE_DELTA_MAX_INDEXf 9873
#define RATE_MASKf 9874
#define RATE_MAX_DELTAf 9875
#define RATE_SHIFTf 9876
#define RATE_UPDATE_SCALEf 9877
#define RATE_UPDATE_SCALE_DIRf 9878
#define RATE_VALUEf 9879
#define RBENQR_CORRECTED_ERRORf 9880
#define RBENQR_CORRECTED_ERROR_DISINTf 9881
#define RBENQR_ENABLE_ECCf 9882
#define RBENQR_FORCE_UNCORRECTABLE_ERRORf 9883
#define RBENQR_UNCORRECTED_ERRORf 9884
#define RBENQR_UNCORRECTED_ERROR_DISINTf 9885
#define RBUSf 9886
#define RBUS0_HITf 9887
#define RBUS0_PERRf 9888
#define RBUS0_VALIDf 9889
#define RBUS1_HITf 9890
#define RBUS1_PERRf 9891
#define RBUS1_VALIDf 9892
#define RBUS_EN_19_12f 9893
#define RBUS_PARf 9894
#define RBUS_SYNC_DLYf 9895
#define RB_ENQREQ_FIFO_THRESHOLDf 9896
#define RB_ENQR_BPf 9897
#define RB_ENQR_FIFO_OVERFLOWf 9898
#define RB_ENQR_FIFO_OVERFLOW_DISINTf 9899
#define RB_ENQR_HIGH_WATERMARKf 9900
#define RB_ENQR_HIGH_WATERMARK_UPDf 9901
#define RB_ENQR_LEVELf 9902
#define RB_ENQ_TMf 9903
#define RB_HALT_STATUSf 9904
#define RB_STATUSf 9905
#define RB_STATUS_DISINTf 9906
#define RB_TAGf 9907
#define RB_TREX2_DEBUG_ENABLEf 9908
#define RCSELf 9909
#define RCV_SM_STATEf 9910
#define RD72_IPf 9911
#define RDACKf 9912
#define RDBGC_MEM_INST0_PAR_ERRf 9913
#define RDBGC_MEM_INST1_PAR_ERRf 9914
#define RDBGC_MEM_INST2_PAR_ERRf 9915
#define RDBGC_TRIGGER_RESERVEDf 9916
#define RDDATA72_INST_OPCf 9917
#define RDEERRORPOINTERf 9918
#define RDELTA_CORRECTED_ERRORf 9919
#define RDELTA_CORRECTED_ERROR_DISINTf 9920
#define RDELTA_ENABLE_ECCf 9921
#define RDELTA_FORCE_UNCORRECTABLE_ERRORf 9922
#define RDELTA_MEM_TMf 9923
#define RDELTA_UNCORRECTED_ERRORf 9924
#define RDELTA_UNCORRECTED_ERROR_DISINTf 9925
#define RDEOVERLIMITDROPCNTf 9926
#define RDEPARITYERRORBMf 9927
#define RDEPARITYERRORPTRf 9928
#define RDEQFULLDROPCNTf 9929
#define RDEQPKTCNTf 9930
#define RDERDLIMITf 9931
#define RDETHDIDROPCNTf 9932
#define RDETHDODROPCNTf 9933
#define RDE_ERR_ENf 9934
#define RDE_PAR_ERRf 9935
#define RDISC_CAUSEf 9936
#define RDMASK72_INST_OPCf 9937
#define RDMFf 9938
#define RDMRf 9939
#define RDPTRf 9940
#define RDPTRWRAPf 9941
#define RDPTR_OFFSETf 9942
#define RDROPf 9943
#define RDRTNQ_EMPTYf 9944
#define RDRTNQ_ENDOFCELLf 9945
#define RDRTNQ_ENDOFCELL_FLAGSf 9946
#define RDRTNQ_FULLf 9947
#define RDRTNQ_MARGINf 9948
#define RDRTNQ_POP_ERRORf 9949
#define RDRTNQ_POP_STATE_0f 9950
#define RDRTNQ_POP_STATE_1f 9951
#define RDRTNQ_POP_STATE_2f 9952
#define RDRTNQ_POP_STATE_3f 9953
#define RDRTNQ_PUSH_ERRORf 9954
#define RDRTNQ_PUSH_STATE_0f 9955
#define RDRTNQ_PUSH_STATE_1f 9956
#define RDRTNQ_PUSH_STATE_2f 9957
#define RDRTNQ_PUSH_STATE_3f 9958
#define RDRTNQ_READ_PTRf 9959
#define RDRTNQ_WRITE_PTRf 9960
#define RDRTN_DLY_CYCLESf 9961
#define RDRTN_DLY_ENf 9962
#define RDWR_EQ_FLAGf 9963
#define RDWR_FIFO_EQ_RSTf 9964
#define RD_BRST_ENf 9965
#define RD_DATAf 9966
#define RD_DISABLEf 9967
#define RD_EN_BIST_RSLTSf 9968
#define RD_PTRf 9969
#define READPOINTERf 9970
#define READ_DATA_READY_QUEUEf 9971
#define READ_DONEf 9972
#define READ_FIFO_EMPTYf 9973
#define READ_FIFO_FULLf 9974
#define READ_FIFO_POP_ERRORf 9975
#define READ_FIFO_PUSH_ERRORf 9976
#define READ_PTRSf 9977
#define READ_PTRS_ZEROf 9978
#define READ_STARTf 9979
#define REASMBCNTf 9980
#define REASONSf 9981
#define REASONS_KEY_HIGHf 9982
#define REASONS_KEY_LOWf 9983
#define REASONS_MASK_HIGHf 9984
#define REASONS_MASK_LOWf 9985
#define REASSEMBLY_MATRIX_TMf 9986
#define REASSEMBLY_OVERFLOW_ERR_Af 9987
#define REASSEMBLY_OVERFLOW_ERR_A_DINSTf 9988
#define REASSEMBLY_OVERFLOW_ERR_Bf 9989
#define REASSEMBLY_OVERFLOW_ERR_B_DINSTf 9990
#define RECORD0_ADDR_SELf 9991
#define RECORD0_EVENT_SELf 9992
#define RECORD0_SEGMENT_SELf 9993
#define RECORD1_ADDR_SELf 9994
#define RECORD1_EVENT_SELf 9995
#define RECORD1_SEGMENT_SELf 9996
#define RECORD2_ADDR_SELf 9997
#define RECORD2_EVENT_SELf 9998
#define RECORD2_SEGMENT_SELf 9999
#define RECORDLOOKUP_CORRECTED_ERRORf 10000
#define RECORDLOOKUP_CORRECTED_ERROR_DISINTf 10001
#define RECORDLOOKUP_ECC_ERROR_ADDRESSf 10002
#define RECORDLOOKUP_ENABLE_ECCf 10003
#define RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf 10004
#define RECORDLOOKUP_UNCORRECTED_ERRORf 10005
#define RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf 10006
#define RECORD_MEM_TMf 10007
#define REDIRECTEDf 10008
#define REDIRECTIONf 10009
#define REDIRECTION_DGLPf 10010
#define REDIRECTION_HIf 10011
#define REDIRECTION_LOf 10012
#define REDIRECTION_NHf 10013
#define REDIRECTION_NHIf 10014
#define REDIRECTION_PROFILE_INDEXf 10015
#define REDIRECTION_TYPEf 10016
#define REDIRECT_COSf 10017
#define REDIRECT_DROP_PRECEDENCEf 10018
#define REDIRECT_EGRf 10019
#define REDIRECT_INT_PRIf 10020
#define REDIRECT_INT_PRI_SELf 10021
#define REDIRECT_TYPEf 10022
#define REDUCED_MAIDf 10023
#define RED_DROPENDPOINTf 10024
#define RED_DROPSTARTPOINTf 10025
#define RED_MAXDROPRATEf 10026
#define REFCOMP_PWRDNf 10027
#define REFCOUNTf 10028
#define REFMULTICOSf 10029
#define REFPARITYf 10030
#define REFRESHf 10031
#define REFRESHCOUNTf 10032
#define REFRESH_CYCLE_PERIODf 10033
#define REFRESH_ENf 10034
#define REFRESH_ENABLEf 10035
#define REFRESH_INTERVALf 10036
#define REFRESH_LATENCYf 10037
#define REFRESH_MODEf 10038
#define REFRESH_OVERRIDEf 10039
#define REGEN_CRCf 10040
#define RELATIVE_WFQf 10041
#define RELOCK_DLLf 10042
#define REMAPPED_SFI_NUM_0f 10043
#define REMAP_CLASS_Af 10044
#define REMAP_CLASS_Bf 10045
#define REMAP_LINKENf 10046
#define REMAP_LINKEN_MASKf 10047
#define REMAP_LINKEN_VALUEf 10048
#define REMAP_PORT_0f 10049
#define REMAP_PORT_1f 10050
#define REMAP_PORT_10f 10051
#define REMAP_PORT_11f 10052
#define REMAP_PORT_12f 10053
#define REMAP_PORT_13f 10054
#define REMAP_PORT_14f 10055
#define REMAP_PORT_15f 10056
#define REMAP_PORT_16f 10057
#define REMAP_PORT_17f 10058
#define REMAP_PORT_18f 10059
#define REMAP_PORT_19f 10060
#define REMAP_PORT_2f 10061
#define REMAP_PORT_20f 10062
#define REMAP_PORT_21f 10063
#define REMAP_PORT_22f 10064
#define REMAP_PORT_23f 10065
#define REMAP_PORT_24f 10066
#define REMAP_PORT_25f 10067
#define REMAP_PORT_26f 10068
#define REMAP_PORT_27f 10069
#define REMAP_PORT_28f 10070
#define REMAP_PORT_29f 10071
#define REMAP_PORT_3f 10072
#define REMAP_PORT_30f 10073
#define REMAP_PORT_31f 10074
#define REMAP_PORT_32f 10075
#define REMAP_PORT_33f 10076
#define REMAP_PORT_34f 10077
#define REMAP_PORT_35f 10078
#define REMAP_PORT_36f 10079
#define REMAP_PORT_37f 10080
#define REMAP_PORT_38f 10081
#define REMAP_PORT_39f 10082
#define REMAP_PORT_4f 10083
#define REMAP_PORT_40f 10084
#define REMAP_PORT_41f 10085
#define REMAP_PORT_42f 10086
#define REMAP_PORT_43f 10087
#define REMAP_PORT_44f 10088
#define REMAP_PORT_45f 10089
#define REMAP_PORT_46f 10090
#define REMAP_PORT_47f 10091
#define REMAP_PORT_48f 10092
#define REMAP_PORT_49f 10093
#define REMAP_PORT_5f 10094
#define REMAP_PORT_50f 10095
#define REMAP_PORT_51f 10096
#define REMAP_PORT_52f 10097
#define REMAP_PORT_53f 10098
#define REMAP_PORT_54f 10099
#define REMAP_PORT_6f 10100
#define REMAP_PORT_7f 10101
#define REMAP_PORT_8f 10102
#define REMAP_PORT_9f 10103
#define REMARK_DOT1Pf 10104
#define REMARK_OUTER_DOT1Pf 10105
#define REMARK_OUTER_DSCPf 10106
#define REMOTEf 10107
#define REMOTEFAULTDISABLEf 10108
#define REMOTEFAULTSTATf 10109
#define REMOTE_CPU_ENf 10110
#define REMOTE_SRCMODIDf 10111
#define REMOTE_TERM_GPPf 10112
#define REMOTE_TRUNKf 10113
#define REMOTE_TRUNK_1f 10114
#define REMOVE_FAILOVER_LPBKf 10115
#define REMOVE_HG_HDR_SRC_PORTf 10116
#define REMOVE_INNER_TAGf 10117
#define REMOVE_MH_SRC_PORTf 10118
#define REPEAT_MODEf 10119
#define REPLACED_ASSOC_DATAf 10120
#define REPLACE_MODULE_IDf 10121
#define REPLACE_PORT_TGIDf 10122
#define REPLICATIONSf 10123
#define REPLICATION_COSf 10124
#define REPLICATION_COUNTf 10125
#define REPLICATION_COUNT_ENf 10126
#define REPLICATION_ENABLEf 10127
#define REPLICATION_LIMITf 10128
#define REPLICATION_OVER_LIMITf 10129
#define REPLICATION_PORTf 10130
#define REPLICATION_SRCH_FAILf 10131
#define REPLICATION_TYPEf 10132
#define REQf 10133
#define REQP_BUFFER_TMf 10134
#define REQUESTf 10135
#define REQUESTCOUNTf 10136
#define REQ_CNTf 10137
#define REQ_DEMAND_CMD_CNTf 10138
#define REQ_LENGTH_CMD_CNTf 10139
#define REQ_OI_SELf 10140
#define REQ_RESP_ADDED_LATENCYf 10141
#define REQ_TBL_LKUPf 10142
#define RESERVEf 10143
#define RESERVEDf 10144
#define RESERVED0f 10145
#define RESERVED1f 10146
#define RESERVED2f 10147
#define RESERVED20f 10148
#define RESERVED25f 10149
#define RESERVED3f 10150
#define RESERVED4f 10151
#define RESERVEDDWf 10152
#define RESERVEDDW_MASKf 10153
#define RESERVED_0f 10154
#define RESERVED_0_MASKf 10155
#define RESERVED_1f 10156
#define RESERVED_16f 10157
#define RESERVED_1_CH0f 10158
#define RESERVED_1_CH1f 10159
#define RESERVED_1_CH2f 10160
#define RESERVED_1_CH3f 10161
#define RESERVED_2f 10162
#define RESERVED_21f 10163
#define RESERVED_29f 10164
#define RESERVED_2_1f 10165
#define RESERVED_2_CH0f 10166
#define RESERVED_2_CH1f 10167
#define RESERVED_2_CH2f 10168
#define RESERVED_2_CH3f 10169
#define RESERVED_3f 10170
#define RESERVED_3_CH0f 10171
#define RESERVED_3_CH1f 10172
#define RESERVED_3_CH2f 10173
#define RESERVED_3_CH3f 10174
#define RESERVED_4f 10175
#define RESERVED_40f 10176
#define RESERVED_42f 10177
#define RESERVED_43f 10178
#define RESERVED_5f 10179
#define RESERVED_5_4f 10180
#define RESERVED_6f 10181
#define RESERVED_7f 10182
#define RESERVED_BITf 10183
#define RESERVED_BIT6f 10184
#define RESERVED_BITSf 10185
#define RESERVED_BIT_0f 10186
#define RESERVED_BIT_1f 10187
#define RESERVED_BIT_2f 10188
#define RESERVED_BIT_3f 10189
#define RESERVED_BIT_4f 10190
#define RESERVED_CTLf 10191
#define RESERVED_DATAf 10192
#define RESERVED_DEBUGf 10193
#define RESERVED_EOFHf 10194
#define RESERVED_HIGIGf 10195
#define RESERVED_KEYf 10196
#define RESERVED_KEY0f 10197
#define RESERVED_KEY1f 10198
#define RESERVED_MASKf 10199
#define RESERVED_MASK0f 10200
#define RESERVED_MASK1f 10201
#define RESERVED_MA_INDEX_0f 10202
#define RESERVED_MA_INDEX_1f 10203
#define RESERVED_MY_MODIDf 10204
#define RESERVED_NC_1f 10205
#define RESERVED_NNIf 10206
#define RESERVED_PRIORITYf 10207
#define RESERVED_PT1f 10208
#define RESERVED_RSEL2_RAM_CONTROLf 10209
#define RESERVED_RSEL2_RAM_CONTROL_2f 10210
#define RESERVED_SWf 10211
#define RESERVED_UNUSEDf 10212
#define RESERVED_VFIf 10213
#define RESERVED_WORDf 10214
#define RESERVED_WORD_10f 10215
#define RESERVED_WORD_11f 10216
#define RESERVED_WORD_9f 10217
#define RESERVERD_WORD_10f 10218
#define RESERVERD_WORD_8f 10219
#define RESERVERD_WORD_9f 10220
#define RESERVE_SLICE0f 10221
#define RESERVE_SLICE1f 10222
#define RESERVE_SLICE10f 10223
#define RESERVE_SLICE11f 10224
#define RESERVE_SLICE12f 10225
#define RESERVE_SLICE13f 10226
#define RESERVE_SLICE14f 10227
#define RESERVE_SLICE15f 10228
#define RESERVE_SLICE2f 10229
#define RESERVE_SLICE3f 10230
#define RESERVE_SLICE4f 10231
#define RESERVE_SLICE5f 10232
#define RESERVE_SLICE6f 10233
#define RESERVE_SLICE7f 10234
#define RESERVE_SLICE8f 10235
#define RESERVE_SLICE9f 10236
#define RESETf 10237
#define RESETLIMITf 10238
#define RESETLIMITSELf 10239
#define RESET_ALLf 10240
#define RESET_CNTf 10241
#define RESET_CONTROLf 10242
#define RESET_CPSf 10243
#define RESET_MRSf 10244
#define RESET_OFFSET_CELLf 10245
#define RESET_OFFSET_PACKETf 10246
#define RESET_OUTf 10247
#define RESET_PCI_ENf 10248
#define RESIDBUF_ECC_ENf 10249
#define RESIDBUF_TMf 10250
#define RESPONSEf 10251
#define RESULTf 10252
#define RESUME_OFFSET_RED_CELLf 10253
#define RESUME_OFFSET_RED_PACKETf 10254
#define RESUME_OFFSET_YELLOW_CELLf 10255
#define RESUME_OFFSET_YELLOW_PACKETf 10256
#define RESUME_OPTION_CELLf 10257
#define RESUME_OPTION_PACKETf 10258
#define RESUME_THDf 10259
#define RESURRECTf 10260
#define RESVf 10261
#define RESVD0f 10262
#define RESVD1f 10263
#define RES_SELf 10264
#define RETRYf 10265
#define REVf 10266
#define REVERSED_BITSf 10267
#define REVIDf 10268
#define REVISION_IDf 10269
#define REV_IDf 10270
#define REV_MODULO_COUNTf 10271
#define REWOUND_LINES_PLANE_A_CNTf 10272
#define REWOUND_LINES_PLANE_B_CNTf 10273
#define RFILDRf 10274
#define RFINDf 10275
#define RIDf 10276
#define RIMDRf 10277
#define RINGENf 10278
#define RING_MODEf 10279
#define RING_NUM_SBUS_IDf 10280
#define RING_NUM_SBUS_ID_0f 10281
#define RING_NUM_SBUS_ID_1f 10282
#define RING_NUM_SBUS_ID_10f 10283
#define RING_NUM_SBUS_ID_11f 10284
#define RING_NUM_SBUS_ID_12f 10285
#define RING_NUM_SBUS_ID_13f 10286
#define RING_NUM_SBUS_ID_14f 10287
#define RING_NUM_SBUS_ID_15f 10288
#define RING_NUM_SBUS_ID_16f 10289
#define RING_NUM_SBUS_ID_17f 10290
#define RING_NUM_SBUS_ID_18f 10291
#define RING_NUM_SBUS_ID_19f 10292
#define RING_NUM_SBUS_ID_2f 10293
#define RING_NUM_SBUS_ID_20f 10294
#define RING_NUM_SBUS_ID_21f 10295
#define RING_NUM_SBUS_ID_22f 10296
#define RING_NUM_SBUS_ID_23f 10297
#define RING_NUM_SBUS_ID_24f 10298
#define RING_NUM_SBUS_ID_25f 10299
#define RING_NUM_SBUS_ID_26f 10300
#define RING_NUM_SBUS_ID_27f 10301
#define RING_NUM_SBUS_ID_28f 10302
#define RING_NUM_SBUS_ID_29f 10303
#define RING_NUM_SBUS_ID_3f 10304
#define RING_NUM_SBUS_ID_30f 10305
#define RING_NUM_SBUS_ID_31f 10306
#define RING_NUM_SBUS_ID_32f 10307
#define RING_NUM_SBUS_ID_33f 10308
#define RING_NUM_SBUS_ID_34f 10309
#define RING_NUM_SBUS_ID_35f 10310
#define RING_NUM_SBUS_ID_36f 10311
#define RING_NUM_SBUS_ID_37f 10312
#define RING_NUM_SBUS_ID_38f 10313
#define RING_NUM_SBUS_ID_39f 10314
#define RING_NUM_SBUS_ID_4f 10315
#define RING_NUM_SBUS_ID_40f 10316
#define RING_NUM_SBUS_ID_41f 10317
#define RING_NUM_SBUS_ID_42f 10318
#define RING_NUM_SBUS_ID_43f 10319
#define RING_NUM_SBUS_ID_44f 10320
#define RING_NUM_SBUS_ID_45f 10321
#define RING_NUM_SBUS_ID_46f 10322
#define RING_NUM_SBUS_ID_47f 10323
#define RING_NUM_SBUS_ID_48f 10324
#define RING_NUM_SBUS_ID_49f 10325
#define RING_NUM_SBUS_ID_5f 10326
#define RING_NUM_SBUS_ID_50f 10327
#define RING_NUM_SBUS_ID_51f 10328
#define RING_NUM_SBUS_ID_52f 10329
#define RING_NUM_SBUS_ID_53f 10330
#define RING_NUM_SBUS_ID_54f 10331
#define RING_NUM_SBUS_ID_55f 10332
#define RING_NUM_SBUS_ID_56f 10333
#define RING_NUM_SBUS_ID_57f 10334
#define RING_NUM_SBUS_ID_58f 10335
#define RING_NUM_SBUS_ID_59f 10336
#define RING_NUM_SBUS_ID_6f 10337
#define RING_NUM_SBUS_ID_60f 10338
#define RING_NUM_SBUS_ID_61f 10339
#define RING_NUM_SBUS_ID_62f 10340
#define RING_NUM_SBUS_ID_63f 10341
#define RING_NUM_SBUS_ID_7f 10342
#define RING_NUM_SBUS_ID_8f 10343
#define RING_NUM_SBUS_ID_9f 10344
#define RLD_STS_UPD_DISf 10345
#define RLSCNT_MASKf 10346
#define RLSCNT_VALUEf 10347
#define RMf 10348
#define RM72_IPf 10349
#define RMEP__CCMf 10350
#define RMEP__MDLf 10351
#define RMEP__MEPIDf 10352
#define RMEP__RESERVEDf 10353
#define RMEP__RMEP_PTRf 10354
#define RMEP__SGLPf 10355
#define RMEP__VIDf 10356
#define RMEP_PAR_ERRf 10357
#define RMEP_RECEIVED_CCMf 10358
#define RMEP_TIMESTAMPf 10359
#define RMEP_TIMESTAMP_VALIDf 10360
#define RMEP_TMf 10361
#define RMOD_ID0f 10362
#define RMOD_ID1f 10363
#define RMOD_ID2f 10364
#define RMOD_ID3f 10365
#define RMOD_PTRf 10366
#define RMTFLTf 10367
#define RMTLOOPf 10368
#define RMT_DISC_BMP0f 10369
#define RMT_DISC_BMP1f 10370
#define RMT_IBP_BMP0f 10371
#define RMT_IBP_BMP1f 10372
#define RMT_SRC_PORT_IDf 10373
#define RM_START_ADDRf 10374
#define RNf 10375
#define RNG_EXTENDf 10376
#define RNG_GATEf 10377
#define ROM_TESTf 10378
#define ROOT_BREAK_HOLDPRI_PRIf 10379
#define ROOT_DELAY1f 10380
#define ROOT_DELAY2f 10381
#define ROOT_FULL_MAXf 10382
#define ROOT_FULL_PERIODf 10383
#define ROUTER_ADDRf 10384
#define ROW_ADDR_BITSf 10385
#define ROW_BITSf 10386
#define RPf 10387
#define RPEf 10388
#define RPE0f 10389
#define RPE1f 10390
#define RPE_0f 10391
#define RPE_1f 10392
#define RPE_2f 10393
#define RPE_3f 10394
#define RPIO_PRIORITY_ABOVE_SWPIOf 10395
#define RPRERRf 10396
#define RPTRf 10397
#define RP_CHANGE_DOT1Pf 10398
#define RP_CHANGE_DSCPf 10399
#define RP_CHANGE_PRIORITYf 10400
#define RP_COPYTOCPUf 10401
#define RP_COPY_TO_CPUf 10402
#define RP_DROPf 10403
#define RP_DROP_PRECEDENCEf 10404
#define RP_DSCPf 10405
#define RP_NEWPRIf 10406
#define RP_NEW_DOT1Pf 10407
#define RP_NEW_DSCPf 10408
#define RRF_ENf 10409
#define RRF_RDMODEf 10410
#define RR_BANK_SEARCHf 10411
#define RSH1_ADRf 10412
#define RSPANf 10413
#define RSTANf 10414
#define RSTB_MDIOREGSf 10415
#define RSTB_PLLf 10416
#define RSTFLTRBYPf 10417
#define RST_SIMf 10418
#define RSVf 10419
#define RSVDf 10420
#define RSVD0f 10421
#define RSVD1f 10422
#define RSVD1_ETPAXLAT_WWf 10423
#define RSVD2f 10424
#define RSVD2_SRC_HBIT_WWf 10425
#define RSVD3f 10426
#define RSVD3_DST_HBIT_WWf 10427
#define RSVD4f 10428
#define RSVD_KEYf 10429
#define RSVD_KEY_MASKf 10430
#define RTAGf 10431
#define RTAG7_HASH_CFG_SEL_ECMPf 10432
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 10433
#define RTAG7_HASH_CFG_SEL_LBIDf 10434
#define RTAG7_HASH_CFG_SEL_TRUNKf 10435
#define RTAG7_PORT_LBNf 10436
#define RTHRESHf 10437
#define RTUNf 10438
#define RTUNEf 10439
#define RULEf 10440
#define RULES_SIZEf 10441
#define RULES_STARTf 10442
#define RULEWIDTHf 10443
#define RUNNINGf 10444
#define RUNT_51B_MODEf 10445
#define RUNT_FILTER_DISf 10446
#define RVf 10447
#define RXf 10448
#define RX0_BIP8_ERR_CNTf 10449
#define RX0_BIP8_ERR_CNT_DISINTf 10450
#define RX0_INVALID_CMD_ERRORf 10451
#define RX0_INVALID_CMD_ERROR_DISINTf 10452
#define RX0_SAMP_ERRf 10453
#define RX0_SOT_ERROR_CNTf 10454
#define RX0_SOT_ERROR_CNT_DISINTf 10455
#define RX0_SOT_WATCHDOG_TIMEOUTf 10456
#define RX0_SOT_WATCHDOG_TIMEOUT_DISINTf 10457
#define RX1_BIP8_ERR_CNTf 10458
#define RX1_BIP8_ERR_CNT_DISINTf 10459
#define RX1_INVALID_CMD_ERRORf 10460
#define RX1_INVALID_CMD_ERROR_DISINTf 10461
#define RX1_SAMP_ERRf 10462
#define RX1_SOT_ERROR_CNTf 10463
#define RX1_SOT_ERROR_CNT_DISINTf 10464
#define RX1_SOT_WATCHDOG_TIMEOUTf 10465
#define RX1_SOT_WATCHDOG_TIMEOUT_DISINTf 10466
#define RX2_SAMP_ERRf 10467
#define RX3_SAMP_ERRf 10468
#define RXACTf 10469
#define RXENf 10470
#define RXEN0f 10471
#define RXFIFO_OVERRUNf 10472
#define RXFIFO_UNDERRUNf 10473
#define RXLANESWAPf 10474
#define RXPASSCTRLf 10475
#define RXPAUSENf 10476
#define RXRESETf 10477
#define RXTRIMf 10478
#define RXTYPEf 10479
#define RX_BYTE_SWAPf 10480
#define RX_CODE_GROUP_BADf 10481
#define RX_COMMA_DETECTEDf 10482
#define RX_E2E_MAXTIMER_SELf 10483
#define RX_ENf 10484
#define RX_ENAf 10485
#define RX_ENABLEf 10486
#define RX_ERR_CNTf 10487
#define RX_ERR_DISCf 10488
#define RX_FIFO_MEMf 10489
#define RX_FIFO_MEM0_TMf 10490
#define RX_FIFO_MEM1_TMf 10491
#define RX_FIFO_MEM_ECC_ENf 10492
#define RX_FIFO_MEM_ERRf 10493
#define RX_FORCE_LOCKf 10494
#define RX_LOS_EVENTf 10495
#define RX_MH_D0f 10496
#define RX_MH_D1f 10497
#define RX_MH_D2f 10498
#define RX_MH_D3f 10499
#define RX_MH_M0f 10500
#define RX_MH_M1f 10501
#define RX_MH_M2f 10502
#define RX_MH_M3f 10503
#define RX_MIB_COUNTER_MEM0_TMf 10504
#define RX_MIB_COUNTER_MEM1_TMf 10505
#define RX_MSM_LBA_DEBUGf 10506
#define RX_OAM_DROPf 10507
#define RX_PASS_PFC_FRMf 10508
#define RX_PAUf 10509
#define RX_PAUSE_BIT_POSf 10510
#define RX_PAUSE_CAPABILITYf 10511
#define RX_PAUSE_OVERRIDE_CONTROLf 10512
#define RX_PAUSE_STATUS_CHANGEf 10513
#define RX_PAUSE_STAT_MODf 10514
#define RX_PKT_D0f 10515
#define RX_PKT_D1f 10516
#define RX_PKT_D2f 10517
#define RX_PKT_D3f 10518
#define RX_PKT_M0f 10519
#define RX_PKT_M1f 10520
#define RX_PKT_M2f 10521
#define RX_PKT_M3f 10522
#define RX_PWRDWNf 10523
#define RX_SAMP_ERRf 10524
#define RX_SEQ_DONEf 10525
#define RX_SYNC_STATUSf 10526
#define RX_TEST_CNTf 10527
#define RZf 10528
#define R_CHANGE_COS_OR_INT_PRIf 10529
#define R_CHANGE_DOT1Pf 10530
#define R_CHANGE_DSCPf 10531
#define R_CHANGE_ECNf 10532
#define R_CHANGE_INNER_CFIf 10533
#define R_CHANGE_OUTER_CFIf 10534
#define R_CHANGE_PKT_PRIf 10535
#define R_CHANGE_REDIR_INT_PRIf 10536
#define R_COPY_TO_CPUf 10537
#define R_COS_INT_PRIf 10538
#define R_DROPf 10539
#define R_DROP_PRECEDENCEf 10540
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 10541
#define R_NEW_DOT1Pf 10542
#define R_NEW_DSCPf 10543
#define R_NEW_INNER_CFIf 10544
#define R_NEW_INNER_PRIf 10545
#define R_NEW_OUTER_CFIf 10546
#define R_NEW_PKT_PRIf 10547
#define R_NEW_REDIR_INT_PRIf 10548
#define R_REDIR_DROP_PRECEDENCEf 10549
#define R_REPLACE_INNER_PRIf 10550
#define R_RNG_GATEf 10551
#define S0_CNTf 10552
#define S10_STATUSf 10553
#define S12_STATUSf 10554
#define S144_IPf 10555
#define S1_CNTf 10556
#define S2N_NODEf 10557
#define S2Q_BASE_QUEUEf 10558
#define S2_ACTUAL_ADDROUTf 10559
#define S2_ACTUAL_BITPOSf 10560
#define S2_MATCH_STATUSf 10561
#define S2_STATUSf 10562
#define S3MII_LOOPBACK_CTRLf 10563
#define S3_ACTUAL_ADDROUTf 10564
#define S3_ADDROUT_STATUSf 10565
#define S3_CNTf 10566
#define S3_EXPECT_ADDROUTf 10567
#define S3_MATCH_STATUSf 10568
#define S3_STATUSf 10569
#define S4_CNTf 10570
#define S5_ACTUAL_ADDROUTf 10571
#define S5_ACTUAL_BITPOSf 10572
#define S5_MATCH_STATUSf 10573
#define S5_STATUSf 10574
#define S6_ACTUAL_ADDROUTf 10575
#define S6_ADDROUT_STATUSf 10576
#define S6_EXPECT_ADDROUTf 10577
#define S6_MATCH_STATUSf 10578
#define S6_STATUSf 10579
#define S72_INS_IPf 10580
#define S72_IPf 10581
#define S8_ACTUAL_ADDROUTf 10582
#define S8_ADDROUT_STATUSf 10583
#define S8_EXPECT_ADDROUTf 10584
#define S8_MATCH_STATUSf 10585
#define S8_STATUSf 10586
#define SAf 10587
#define SAFC_RX_ENf 10588
#define SAMf 10589
#define SAMPLING_LIMITf 10590
#define SAMPLING_LIMIT_PROFILEf 10591
#define SAM_SLICE0f 10592
#define SAM_SLICE1f 10593
#define SAM_SLICE10f 10594
#define SAM_SLICE11f 10595
#define SAM_SLICE12f 10596
#define SAM_SLICE13f 10597
#define SAM_SLICE14f 10598
#define SAM_SLICE15f 10599
#define SAM_SLICE2f 10600
#define SAM_SLICE3f 10601
#define SAM_SLICE4f 10602
#define SAM_SLICE5f 10603
#define SAM_SLICE6f 10604
#define SAM_SLICE7f 10605
#define SAM_SLICE8f 10606
#define SAM_SLICE9f 10607
#define SAP_VALUE0f 10608
#define SAP_VALUE1f 10609
#define SATISFIEDf 10610
#define SATISFIED_MISMATCHf 10611
#define SATISFIED_MISMATCH_DISINTf 10612
#define SATISFIED_OVERRUNf 10613
#define SATISFIED_OVERRUN_DISINTf 10614
#define SATISFIED_UNDERRUNf 10615
#define SATISFIED_UNDERRUN_DISINTf 10616
#define SA_BYTE1_0f 10617
#define SA_BYTE5_2f 10618
#define SBUS_ADDRESSf 10619
#define SBUS_ADDR_INCREMENT_STEPf 10620
#define SBUS_ARB_BLOCK_CNTf 10621
#define SBUS_BLKNUM_0f 10622
#define SBUS_BLKNUM_1f 10623
#define SBUS_BLKNUM_10f 10624
#define SBUS_BLKNUM_11f 10625
#define SBUS_BLKNUM_12f 10626
#define SBUS_BLKNUM_13f 10627
#define SBUS_BLKNUM_14f 10628
#define SBUS_BLKNUM_15f 10629
#define SBUS_BLKNUM_16f 10630
#define SBUS_BLKNUM_17f 10631
#define SBUS_BLKNUM_18f 10632
#define SBUS_BLKNUM_19f 10633
#define SBUS_BLKNUM_2f 10634
#define SBUS_BLKNUM_20f 10635
#define SBUS_BLKNUM_21f 10636
#define SBUS_BLKNUM_22f 10637
#define SBUS_BLKNUM_23f 10638
#define SBUS_BLKNUM_24f 10639
#define SBUS_BLKNUM_25f 10640
#define SBUS_BLKNUM_26f 10641
#define SBUS_BLKNUM_27f 10642
#define SBUS_BLKNUM_28f 10643
#define SBUS_BLKNUM_29f 10644
#define SBUS_BLKNUM_3f 10645
#define SBUS_BLKNUM_30f 10646
#define SBUS_BLKNUM_31f 10647
#define SBUS_BLKNUM_32f 10648
#define SBUS_BLKNUM_33f 10649
#define SBUS_BLKNUM_34f 10650
#define SBUS_BLKNUM_35f 10651
#define SBUS_BLKNUM_36f 10652
#define SBUS_BLKNUM_37f 10653
#define SBUS_BLKNUM_38f 10654
#define SBUS_BLKNUM_39f 10655
#define SBUS_BLKNUM_4f 10656
#define SBUS_BLKNUM_40f 10657
#define SBUS_BLKNUM_41f 10658
#define SBUS_BLKNUM_42f 10659
#define SBUS_BLKNUM_43f 10660
#define SBUS_BLKNUM_44f 10661
#define SBUS_BLKNUM_45f 10662
#define SBUS_BLKNUM_46f 10663
#define SBUS_BLKNUM_47f 10664
#define SBUS_BLKNUM_48f 10665
#define SBUS_BLKNUM_49f 10666
#define SBUS_BLKNUM_5f 10667
#define SBUS_BLKNUM_50f 10668
#define SBUS_BLKNUM_51f 10669
#define SBUS_BLKNUM_52f 10670
#define SBUS_BLKNUM_53f 10671
#define SBUS_BLKNUM_54f 10672
#define SBUS_BLKNUM_55f 10673
#define SBUS_BLKNUM_56f 10674
#define SBUS_BLKNUM_57f 10675
#define SBUS_BLKNUM_58f 10676
#define SBUS_BLKNUM_59f 10677
#define SBUS_BLKNUM_6f 10678
#define SBUS_BLKNUM_60f 10679
#define SBUS_BLKNUM_61f 10680
#define SBUS_BLKNUM_62f 10681
#define SBUS_BLKNUM_63f 10682
#define SBUS_BLKNUM_7f 10683
#define SBUS_BLKNUM_8f 10684
#define SBUS_BLKNUM_9f 10685
#define SBUS_BLOCK_INTERRUPTf 10686
#define SBUS_BLOCK_INTERRUPT_MASKf 10687
#define SBUS_CMD_ERRf 10688
#define SBUS_CMD_SECf 10689
#define SBUS_DMAf 10690
#define SBUS_ON_ESM_ELIGIBLEf 10691
#define SBUS_PORTNUM_0f 10692
#define SBUS_PORTNUM_1f 10693
#define SBUS_PORTNUM_10f 10694
#define SBUS_PORTNUM_11f 10695
#define SBUS_PORTNUM_12f 10696
#define SBUS_PORTNUM_13f 10697
#define SBUS_PORTNUM_14f 10698
#define SBUS_PORTNUM_15f 10699
#define SBUS_PORTNUM_16f 10700
#define SBUS_PORTNUM_17f 10701
#define SBUS_PORTNUM_18f 10702
#define SBUS_PORTNUM_19f 10703
#define SBUS_PORTNUM_2f 10704
#define SBUS_PORTNUM_20f 10705
#define SBUS_PORTNUM_21f 10706
#define SBUS_PORTNUM_22f 10707
#define SBUS_PORTNUM_23f 10708
#define SBUS_PORTNUM_24f 10709
#define SBUS_PORTNUM_25f 10710
#define SBUS_PORTNUM_26f 10711
#define SBUS_PORTNUM_27f 10712
#define SBUS_PORTNUM_28f 10713
#define SBUS_PORTNUM_29f 10714
#define SBUS_PORTNUM_3f 10715
#define SBUS_PORTNUM_30f 10716
#define SBUS_PORTNUM_31f 10717
#define SBUS_PORTNUM_32f 10718
#define SBUS_PORTNUM_33f 10719
#define SBUS_PORTNUM_34f 10720
#define SBUS_PORTNUM_35f 10721
#define SBUS_PORTNUM_36f 10722
#define SBUS_PORTNUM_37f 10723
#define SBUS_PORTNUM_38f 10724
#define SBUS_PORTNUM_39f 10725
#define SBUS_PORTNUM_4f 10726
#define SBUS_PORTNUM_40f 10727
#define SBUS_PORTNUM_41f 10728
#define SBUS_PORTNUM_42f 10729
#define SBUS_PORTNUM_43f 10730
#define SBUS_PORTNUM_44f 10731
#define SBUS_PORTNUM_45f 10732
#define SBUS_PORTNUM_46f 10733
#define SBUS_PORTNUM_47f 10734
#define SBUS_PORTNUM_48f 10735
#define SBUS_PORTNUM_49f 10736
#define SBUS_PORTNUM_5f 10737
#define SBUS_PORTNUM_50f 10738
#define SBUS_PORTNUM_51f 10739
#define SBUS_PORTNUM_52f 10740
#define SBUS_PORTNUM_53f 10741
#define SBUS_PORTNUM_54f 10742
#define SBUS_PORTNUM_55f 10743
#define SBUS_PORTNUM_56f 10744
#define SBUS_PORTNUM_57f 10745
#define SBUS_PORTNUM_58f 10746
#define SBUS_PORTNUM_59f 10747
#define SBUS_PORTNUM_6f 10748
#define SBUS_PORTNUM_60f 10749
#define SBUS_PORTNUM_61f 10750
#define SBUS_PORTNUM_62f 10751
#define SBUS_PORTNUM_63f 10752
#define SBUS_PORTNUM_7f 10753
#define SBUS_PORTNUM_8f 10754
#define SBUS_PORTNUM_9f 10755
#define SBUS_REQACK_ERRf 10756
#define SBUS_SPACINGf 10757
#define SBUS_START_ADDRESS_GPORTf 10758
#define SBUS_START_ADDRESS_XPORTf 10759
#define SBUS_TIMEOUT_CNTf 10760
#define SBUS_TIMEOUT_ENf 10761
#define SCf 10762
#define SCALEf 10763
#define SCHAN_ABORTf 10764
#define SCHAN_ERRf 10765
#define SCHEDULER_MODEf 10766
#define SCHEDULING_SELECTf 10767
#define SCHEDULING_SELECT_Bf 10768
#define SCH_MSG_DONEf 10769
#define SCI_MUX_ENABLE_0f 10770
#define SCI_MUX_ENABLE_1f 10771
#define SCI_MUX_ENABLE_2f 10772
#define SCI_MUX_ENABLE_3f 10773
#define SCI_QS_RATE_UPD_STATUSf 10774
#define SCI_QS_RATE_UPD_STATUS_DISINTf 10775
#define SCI_RI_ENABLEf 10776
#define SCI_SI0_MUX_INPUT_SELf 10777
#define SCI_SI1_MUX_INPUT_SELf 10778
#define SCLTf 10779
#define SCPf 10780
#define SCPB_IF_FIFO_OVERFLOWf 10781
#define SCPB_IF_FIFO_OVERFLOW_DISINTf 10782
#define SCPB_STATUSf 10783
#define SCPB_STATUS_DISINTf 10784
#define SC_CPU_PRI_MODEf 10785
#define SC_DEFAULT_EPOCH_PERIODf 10786
#define SC_DEFAULT_GRANT_PERIODf 10787
#define SC_DMND_EG_FIFO_OVERFLOWf 10788
#define SC_DMND_EG_FIFO_OVERFLOW_DISINTf 10789
#define SC_DMND_IG_FIFO_OVERFLOWf 10790
#define SC_DMND_IG_FIFO_OVERFLOW_DISINTf 10791
#define SC_ENABLE_SI_PORT0_BACKPRESSUREf 10792
#define SC_ENABLE_SI_PORT1_BACKPRESSUREf 10793
#define SC_GRANTS_TO_OK_GRANT_LOSSf 10794
#define SC_GRANT_TOLERANCEf 10795
#define SC_LEN_FORMATf 10796
#define SC_LINK_ENABLE_REMAP00f 10797
#define SC_LINK_ENABLE_REMAP01f 10798
#define SC_LINK_ENABLE_REMAP02f 10799
#define SC_LINK_ENABLE_REMAP03f 10800
#define SC_LINK_ENABLE_REMAP04f 10801
#define SC_LINK_ENABLE_REMAP05f 10802
#define SC_LINK_ENABLE_REMAP06f 10803
#define SC_LINK_ENABLE_REMAP07f 10804
#define SC_LINK_ENABLE_REMAP08f 10805
#define SC_LINK_ENABLE_REMAP09f 10806
#define SC_LINK_ENABLE_REMAP10f 10807
#define SC_LINK_ENABLE_REMAP11f 10808
#define SC_LINK_ENABLE_REMAP12f 10809
#define SC_LINK_ENABLE_REMAP13f 10810
#define SC_LINK_ENABLE_REMAP14f 10811
#define SC_LINK_ENABLE_REMAP15f 10812
#define SC_LINK_ENABLE_REMAP16f 10813
#define SC_LINK_ENABLE_REMAP17f 10814
#define SC_LINK_ENABLE_REMAP18f 10815
#define SC_LINK_ENABLE_REMAP19f 10816
#define SC_LINK_ENABLE_REMAP20f 10817
#define SC_LINK_ENABLE_REMAP21f 10818
#define SC_LINK_ENABLE_REMAP22f 10819
#define SC_LINK_ENABLE_REMAP23f 10820
#define SC_LINK_STATUS_REMAP00f 10821
#define SC_LINK_STATUS_REMAP01f 10822
#define SC_LINK_STATUS_REMAP02f 10823
#define SC_LINK_STATUS_REMAP03f 10824
#define SC_LINK_STATUS_REMAP04f 10825
#define SC_LINK_STATUS_REMAP05f 10826
#define SC_LINK_STATUS_REMAP06f 10827
#define SC_LINK_STATUS_REMAP07f 10828
#define SC_LINK_STATUS_REMAP08f 10829
#define SC_LINK_STATUS_REMAP09f 10830
#define SC_LINK_STATUS_REMAP10f 10831
#define SC_LINK_STATUS_REMAP11f 10832
#define SC_LINK_STATUS_REMAP12f 10833
#define SC_LINK_STATUS_REMAP13f 10834
#define SC_LINK_STATUS_REMAP14f 10835
#define SC_LINK_STATUS_REMAP15f 10836
#define SC_LINK_STATUS_REMAP16f 10837
#define SC_LINK_STATUS_REMAP17f 10838
#define SC_LINK_STATUS_REMAP18f 10839
#define SC_LINK_STATUS_REMAP19f 10840
#define SC_LINK_STATUS_REMAP20f 10841
#define SC_LINK_STATUS_REMAP21f 10842
#define SC_LINK_STATUS_REMAP22f 10843
#define SC_LINK_STATUS_REMAP23f 10844
#define SC_LINK_STATUS_REMAP24f 10845
#define SC_LINK_STATUS_REMAP25f 10846
#define SC_LINK_STATUS_REMAP26f 10847
#define SC_LINK_STATUS_REMAP27f 10848
#define SC_LINK_STATUS_REMAP28f 10849
#define SC_LINK_STATUS_REMAP29f 10850
#define SC_LINK_STATUS_REMAP30f 10851
#define SC_LINK_STATUS_REMAP31f 10852
#define SC_MIN_TIMESLOTf 10853
#define SC_PRI_UPD_CORRECTED_ERRORf 10854
#define SC_PRI_UPD_CORRECTED_ERROR_DISINTf 10855
#define SC_PRI_UPD_ECC_ENABLEf 10856
#define SC_PRI_UPD_ECC_ERROR_ADDRESSf 10857
#define SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf 10858
#define SC_PRI_UPD_RF_TMf 10859
#define SC_PRI_UPD_UNCORRECTED_ERRORf 10860
#define SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf 10861
#define SC_QLEN_EG_FIFO_OVERFLOWf 10862
#define SC_QLEN_EG_FIFO_OVERFLOW_DISINTf 10863
#define SC_QLEN_IG_FIFO_OVERFLOWf 10864
#define SC_QLEN_IG_FIFO_OVERFLOW_DISINTf 10865
#define SC_RX_BYTE_SWAPf 10866
#define SC_SWITCH_DEMAND_WORD_ORDERf 10867
#define SC_SWITCH_LENGTH_WORD_ORDERf 10868
#define SC_TO_QS_FIFO_OVERFLOWf 10869
#define SC_TO_QS_FIFO_OVERFLOW_DISINTf 10870
#define SC_TO_QS_RATE_FIFO_OVERFLOWf 10871
#define SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf 10872
#define SC_TREX2_DEBUG_ENABLEf 10873
#define SC_TX_BYTE_SWAPf 10874
#define SDATAf 10875
#define SD_TAG__BC_DROPf 10876
#define SD_TAG__DVPf 10877
#define SD_TAG__DVP_IS_NETWORK_PORTf 10878
#define SD_TAG__HG_ADD_SYS_RSVD_VIDf 10879
#define SD_TAG__HG_HDR_SELf 10880
#define SD_TAG__HG_L3_OVERRIDEf 10881
#define SD_TAG__HG_LEARN_OVERRIDEf 10882
#define SD_TAG__HG_MC_DST_MODIDf 10883
#define SD_TAG__HG_MC_DST_PORT_NUMf 10884
#define SD_TAG__HG_MODIFY_ENABLEf 10885
#define SD_TAG__NEW_CFIf 10886
#define SD_TAG__NEW_PRIf 10887
#define SD_TAG__RESERVEDf 10888
#define SD_TAG__RESERVED_1f 10889
#define SD_TAG__RESERVED_2f 10890
#define SD_TAG__RESERVED_3f 10891
#define SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf 10892
#define SD_TAG__SD_TAG_ACTION_IF_PRESENTf 10893
#define SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf 10894
#define SD_TAG__SD_TAG_DOT1P_PRI_SELECTf 10895
#define SD_TAG__SD_TAG_TPID_INDEXf 10896
#define SD_TAG__SD_TAG_VIDf 10897
#define SD_TAG__UMC_DROPf 10898
#define SD_TAG__UUC_DROPf 10899
#define SD_TAG__VINTF_CTR_IDXf 10900
#define SD_TAG_ACTION_IF_NOT_PRESENTf 10901
#define SD_TAG_ACTION_IF_PRESENTf 10902
#define SD_TAG_DOT1P_MAPPING_PTRf 10903
#define SD_TAG_DOT1P_PRI_SELECTf 10904
#define SD_TAG_MODEf 10905
#define SD_TAG_NEW_CFIf 10906
#define SD_TAG_NEW_PRIf 10907
#define SD_TAG_PRESENTf 10908
#define SD_TAG_TPID_INDEXf 10909
#define SD_TAG_VFI_ENABLEf 10910
#define SD_TAG_VIDf 10911
#define SEARCH0_ERR_CNTf 10912
#define SEARCH1_ERR_CNTf 10913
#define SEARCH_TYPf 10914
#define SECf 10915
#define SECONDf 10916
#define SECONDENDf 10917
#define SECRET_CHAIN_MODEf 10918
#define SEC_COUNTf 10919
#define SEEDf 10920
#define SEGMENTf 10921
#define SEGMENT_BASE_1f 10922
#define SEGMENT_BASE_2f 10923
#define SEGMENT_BASE_3f 10924
#define SEGMENT_BASE_4f 10925
#define SEGMENT_BASE_5f 10926
#define SEGMENT_BASE_6f 10927
#define SEGMENT_BASE_7f 10928
#define SEGMENT_SELf 10929
#define SELECTf 10930
#define SELECTED_BMf 10931
#define SELECTED_Qf 10932
#define SELECT_0f 10933
#define SELECT_1f 10934
#define SELECT_TEST_PATHf 10935
#define SEL_ADDR_HISTf 10936
#define SEL_AVG_ALGf 10937
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 10938
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 10939
#define SEL_DIFF_CLOCKf 10940
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 10941
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 10942
#define SEL_DSFRAGf 10943
#define SEL_DSICMPf 10944
#define SEL_DSL3HEf 10945
#define SEL_DSL4HEf 10946
#define SEL_EARLY1_0f 10947
#define SEL_EARLY1_1f 10948
#define SEL_EARLY1_2f 10949
#define SEL_EARLY1_3f 10950
#define SEL_EARLY2_0f 10951
#define SEL_EARLY2_1f 10952
#define SEL_EARLY2_2f 10953
#define SEL_EARLY2_3f 10954
#define SEL_FCf 10955
#define SEL_FILT_CNT_0f 10956
#define SEL_FILT_CNT_1f 10957
#define SEL_HIST0f 10958
#define SEL_HIST1f 10959
#define SEL_HIST2f 10960
#define SEL_HIST3f 10961
#define SEL_HISTORYf 10962
#define SEL_IMBPf 10963
#define SEL_IMRP4f 10964
#define SEL_IMRP6f 10965
#define SEL_IRPSEf 10966
#define SEL_LCPLL_S0f 10967
#define SEL_LCPLL_S1f 10968
#define SEL_LEDRAM_SERIAL_DATAf 10969
#define SEL_LTEf 10970
#define SEL_MPLSf 10971
#define SEL_MPLS_ERRf 10972
#define SEL_MTUERRf 10973
#define SEL_PDISCf 10974
#define SEL_QSGMII_REF_CLK_SRCf 10975
#define SEL_RDISCf 10976
#define SEL_RDROPf 10977
#define SEL_RFILDRf 10978
#define SEL_RIMDRf 10979
#define SEL_RIPC4f 10980
#define SEL_RIPC6f 10981
#define SEL_RIPD4f 10982
#define SEL_RIPD6f 10983
#define SEL_RIPHE4f 10984
#define SEL_RIPHE6f 10985
#define SEL_RPORTDf 10986
#define SEL_RSV1f 10987
#define SEL_RSV2f 10988
#define SEL_RTUNf 10989
#define SEL_RTUNEf 10990
#define SEL_RUCf 10991
#define SEL_RX_CLKDLY_BLKf 10992
#define SEL_S3MII_REF_CLK_SRCf 10993
#define SEL_SWAP_LED_LINK_ACT_STATUSf 10994
#define SEL_TX_CLKDLY_BLKf 10995
#define SEL_TX_CORECLK_MONf 10996
#define SEL_URPF_ERRORf 10997
#define SEL_VLANDRf 10998
#define SEL_WRFIFO_PTR_CLKf 10999
#define SEND_EARLY_E2E_CC_SELf 11000
#define SEND_RSP_WORD_DYNAMICf 11001
#define SEND_RSP_WORD_RDf 11002
#define SEND_RSP_WORD_WRf 11003
#define SEND_RX_E2E_BKP_ENf 11004
#define SEQDONEf 11005
#define SEQNUMf 11006
#define SEQ_DPEO_ERRf 11007
#define SEQ_NUMf 11008
#define SEQ_READMASK0f 11009
#define SEQ_READMASK1f 11010
#define SEQ_READMASK2f 11011
#define SEQ_READMASK3f 11012
#define SEQ_START_2ND_HALF0f 11013
#define SEQ_START_2ND_HALF1f 11014
#define SEQ_START_2ND_HALF2f 11015
#define SEQ_START_2ND_HALF3f 11016
#define SEQ_STATEf 11017
#define SERVICE_CTR_IDXf 11018
#define SER_CHECK_FAILf 11019
#define SER_MEM_TMf 11020
#define SESSION_INDEXf 11021
#define SESSION_INFOf 11022
#define SESSION_TMf 11023
#define SESSION_TM0f 11024
#define SESSION_TM1f 11025
#define SETf 11026
#define SETLIMITf 11027
#define SET_INVALID_IPf 11028
#define SET_PPD2_OPCODEf 11029
#define SET_VALID_IPf 11030
#define SFD_OFFSETf 11031
#define SFI_CBUFFER_A_CORRECTED_ERRORf 11032
#define SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf 11033
#define SFI_CBUFFER_A_ECC_ERROR_ADDRESSf 11034
#define SFI_CBUFFER_A_UNCORRECTED_ERRORf 11035
#define SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf 11036
#define SFI_CBUFFER_B_CORRECTED_ERRORf 11037
#define SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf 11038
#define SFI_CBUFFER_B_ECC_ERROR_ADDRESSf 11039
#define SFI_CBUFFER_B_UNCORRECTED_ERRORf 11040
#define SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf 11041
#define SFI_CBUFFER_ENABLE_ECCf 11042
#define SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf 11043
#define SFI_CBUFFER_OVERFLOWf 11044
#define SFI_CBUFFER_OVERFLOW_DISINTf 11045
#define SFI_CBUFFER_OVERFLOW_MASKf 11046
#define SFI_CBUFFER_TMf 11047
#define SFI_CBUFFER_UNDERRUNf 11048
#define SFI_CBUFFER_UNDERRUN_DISINTf 11049
#define SFI_CBUFFER_UNDERRUN_MASKf 11050
#define SFI_DBUFFER_OVERFLOWf 11051
#define SFI_DBUFFER_OVERFLOW_DISINTf 11052
#define SFI_DBUFFER_OVERFLOW_MASKf 11053
#define SFI_DBUFFER_TMf 11054
#define SFI_DBUFFER_UNDERRUNf 11055
#define SFI_DBUFFER_UNDERRUN_DISINTf 11056
#define SFI_DBUFFER_UNDERRUN_MASKf 11057
#define SFI_FR_RX_ERRf 11058
#define SFI_FR_RX_ERR_0f 11059
#define SFI_FR_RX_ERR_1f 11060
#define SFI_FR_RX_ERR_2f 11061
#define SFI_FR_RX_ERR_3f 11062
#define SFI_FR_RX_PKLT_HDRf 11063
#define SFI_FR_RX_PKLT_HDR_0f 11064
#define SFI_FR_RX_PKLT_HDR_1f 11065
#define SFI_FR_RX_PKLT_HDR_2f 11066
#define SFI_FR_RX_PKLT_HDR_3f 11067
#define SFI_FR_RX_REMAPPED_SFI_NUMf 11068
#define SFI_FR_RX_REMAPPED_SFI_NUM_0f 11069
#define SFI_FR_RX_REMAPPED_SFI_NUM_1f 11070
#define SFI_FR_RX_REMAPPED_SFI_NUM_2f 11071
#define SFI_FR_RX_REMAPPED_SFI_NUM_3f 11072
#define SFI_FR_RX_SOTf 11073
#define SFI_FR_RX_SOT_0f 11074
#define SFI_FR_RX_SOT_1f 11075
#define SFI_FR_RX_SOT_2f 11076
#define SFI_FR_RX_SOT_3f 11077
#define SFI_FR_RX_STATIC_SFI_NUMf 11078
#define SFI_FR_RX_STATIC_SFI_NUM_0f 11079
#define SFI_FR_RX_STATIC_SFI_NUM_1f 11080
#define SFI_FR_RX_STATIC_SFI_NUM_2f 11081
#define SFI_FR_RX_STATIC_SFI_NUM_3f 11082
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARKf 11083
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf 11084
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARKf 11085
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf 11086
#define SFI_READY_ERRORf 11087
#define SFI_READY_ERROR_DISINTf 11088
#define SFI_RND_LENGTH_ERRORf 11089
#define SFI_RND_LENGTH_ERROR_DISINTf 11090
#define SFI_RND_LENGTH_ERROR_MASKf 11091
#define SFI_RND_LENGTH_HIGH_WATERMARKf 11092
#define SFI_RND_LENGTH_HIGH_WATERMARK_UPDf 11093
#define SFI_RND_SIZEf 11094
#define SFI_RX_FIFO_OVERFLOWf 11095
#define SFI_RX_FIFO_OVERFLOW_DISINTf 11096
#define SFI_SKEW_TOLf 11097
#define SFI_TIMER_BUSY_ERRORf 11098
#define SFI_TIMER_BUSY_ERROR_DISINTf 11099
#define SFI_TIMER_BUSY_ERROR_ENf 11100
#define SFI_TIMER_BUSY_ERROR_MASKf 11101
#define SFI_TX_FIFO_OVERFLOWf 11102
#define SFI_TX_FIFO_OVERFLOW_DISINTf 11103
#define SFI_UNEXPECTED_SOTf 11104
#define SFI_UNEXPECTED_SOT_DISINTf 11105
#define SFLOW_RN_PPf 11106
#define SF_BUFFER_A_TMf 11107
#define SF_BUFFER_B_TMf 11108
#define SF_BUFFER_OVERFLOW_ERR_Af 11109
#define SF_BUFFER_OVERFLOW_ERR_A_DINSTf 11110
#define SF_BUFFER_OVERFLOW_ERR_Bf 11111
#define SF_BUFFER_OVERFLOW_ERR_B_DINSTf 11112
#define SF_MODID0f 11113
#define SF_MODID0_VALIDf 11114
#define SF_MODID1f 11115
#define SF_MODID1_VALIDf 11116
#define SF_TOP_TREX2_DEBUG_ENABLEf 11117
#define SGMIIf 11118
#define SGN_DETf 11119
#define SGN_DET_SELf 11120
#define SGPPf 11121
#define SGPP_SVP_SELf 11122
#define SG_ENABLEf 11123
#define SG_RELOAD_ENABLEf 11124
#define SHAPED_BITSf 11125
#define SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf 11126
#define SHAPER_ACKf 11127
#define SHAPER_BACKPRESSUREf 11128
#define SHAPER_EVENT_FIFO_DEPTHf 11129
#define SHAPER_EVENT_FIFO_FULL_HALT_ENf 11130
#define SHAPER_FILL_THRESH_HIT_HALT_ENf 11131
#define SHAPER_FORCE_BACKPRESSURE_FROM_QPPf 11132
#define SHAPER_MAXBURST_EXPf 11133
#define SHAPER_MAXBURST_MANTf 11134
#define SHAPER_RATE_EXPf 11135
#define SHAPER_RATE_MANTf 11136
#define SHAPER_REQf 11137
#define SHAPE_CHANGE_SOONf 11138
#define SHAPE_LOOP_SIZE_EXP1f 11139
#define SHAPE_LOOP_SIZE_EXP2f 11140
#define SHAPE_RATE_EXPf 11141
#define SHAPE_RATE_MANTf 11142
#define SHAPE_THRESH_EXPf 11143
#define SHAPE_THRESH_MANTf 11144
#define SHAPE_WORKINGf 11145
#define SHAPING_BUS_LENGTH_ADJf 11146
#define SHARED_CELLf 11147
#define SHARED_FRAG_ID_ENABLEf 11148
#define SHARED_METER_PAIR_INDEXf 11149
#define SHARED_PKTf 11150
#define SHARED_TABLE_IPMC_SIZEf 11151
#define SHARED_TABLE_L2MC_SIZEf 11152
#define SHIFT_SEG0f 11153
#define SHIFT_SEG1f 11154
#define SHIFT_SEG10f 11155
#define SHIFT_SEG11f 11156
#define SHIFT_SEG12f 11157
#define SHIFT_SEG13f 11158
#define SHIFT_SEG14f 11159
#define SHIFT_SEG15f 11160
#define SHIFT_SEG16f 11161
#define SHIFT_SEG17f 11162
#define SHIFT_SEG18f 11163
#define SHIFT_SEG19f 11164
#define SHIFT_SEG2f 11165
#define SHIFT_SEG20f 11166
#define SHIFT_SEG21f 11167
#define SHIFT_SEG22f 11168
#define SHIFT_SEG23f 11169
#define SHIFT_SEG24f 11170
#define SHIFT_SEG25f 11171
#define SHIFT_SEG26f 11172
#define SHIFT_SEG27f 11173
#define SHIFT_SEG28f 11174
#define SHIFT_SEG29f 11175
#define SHIFT_SEG3f 11176
#define SHIFT_SEG30f 11177
#define SHIFT_SEG31f 11178
#define SHIFT_SEG4f 11179
#define SHIFT_SEG5f 11180
#define SHIFT_SEG6f 11181
#define SHIFT_SEG7f 11182
#define SHIFT_SEG8f 11183
#define SHIFT_SEG9f 11184
#define SHORTCIRCUITENf 11185
#define SHORT_QNTAf 11186
#define SHOW_CUR_COUNTf 11187
#define SH_PRUNE_ENABLEf 11188
#define SIGNf 11189
#define SIGNATUREf 11190
#define SIGN_BITf 11191
#define SIMPLEX_MCNTf 11192
#define SINGLEBITKILLf 11193
#define SINGLECELLf 11194
#define SINGLESTEPENf 11195
#define SINGLESTEP_ENABLEDf 11196
#define SINGLE_BIT_ERRf 11197
#define SINGLE_BIT_ERR0f 11198
#define SINGLE_BIT_ERR1f 11199
#define SINGLE_BIT_ERR2f 11200
#define SINGLE_BIT_ERR3f 11201
#define SIPf 11202
#define SIP_MASKf 11203
#define SIRIUS__CHIP_RST_Nf 11204
#define SIRIUS__XP4_RST_Lf 11205
#define SIRIUS__XP5_5ST_Lf 11206
#define SIRIUS__XP6_RST_Lf 11207
#define SIRIUS__XP7_RST_Lf 11208
#define SIT_ITAG_ACTIONf 11209
#define SIT_OTAG_ACTIONf 11210
#define SIT_PITAG_ACTIONf 11211
#define SIZEf 11212
#define SIZE_SELECTf 11213
#define SI_SC_RX_PORT0_CAPTf 11214
#define SI_SC_RX_PORT0_MASKf 11215
#define SI_SC_RX_PORT0_STATUSf 11216
#define SI_SC_RX_PORT0_STATUS_DISINTf 11217
#define SI_SC_RX_PORT0_VALUEf 11218
#define SI_SC_RX_PORT1_CAPTf 11219
#define SI_SC_RX_PORT1_MASKf 11220
#define SI_SC_RX_PORT1_STATUSf 11221
#define SI_SC_RX_PORT1_STATUS_DISINTf 11222
#define SI_SC_RX_PORT1_VALUEf 11223
#define SKEW_VIOLATION_CH_EN_CNT_Af 11224
#define SKEW_VIOLATION_CH_EN_CNT_Bf 11225
#define SKEW_VIOLATION_ERR_Af 11226
#define SKEW_VIOLATION_ERR_A_DINSTf 11227
#define SKEW_VIOLATION_ERR_Bf 11228
#define SKEW_VIOLATION_ERR_B_DINSTf 11229
#define SKEW_VIOLATION_MEM_Af 11230
#define SKEW_VIOLATION_MEM_Bf 11231
#define SKEW_VIOLATION_PKLT_NUM_Af 11232
#define SKEW_VIOLATION_PKLT_NUM_Bf 11233
#define SKIDMARKERf 11234
#define SKIP_DOS_ATTACK_DROPf 11235
#define SKIP_F_STAT_REGf 11236
#define SKIP_GRE_VER_CHKf 11237
#define SKIP_IG_TBL_INITf 11238
#define SKIP_IPV4_PROT_DROPf 11239
#define SKIP_L_STAT_REGf 11240
#define SKIP_MIP_NH_CHKf 11241
#define SKIP_MIP_TYPE_CHKf 11242
#define SKIP_PIM_NULL_CHKf 11243
#define SKIP_PIM_TYPE_CHKf 11244
#define SKIP_PIM_VER_CHKf 11245
#define SKIP_SOME_STAT_REGSf 11246
#define SKIP_TNL_FRAGf 11247
#define SKIP_TNL_TTLf 11248
#define SKIP_UDP_LEN_CHKf 11249
#define SLAM_DMA_COMPLETEf 11250
#define SLAM_ENf 11251
#define SLAM_MEMf 11252
#define SLDMA_MEM_TMf 11253
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 11254
#define SLICE0_DOUBLE_WIDE_MODEf 11255
#define SLICE0_D_TYPE_SELf 11256
#define SLICE0_F0f 11257
#define SLICE0_F1f 11258
#define SLICE0_F2f 11259
#define SLICE0_F3f 11260
#define SLICE0_F4f 11261
#define SLICE0_RANGE_CHECK_SELf 11262
#define SLICE0_S_TYPE_SELf 11263
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 11264
#define SLICE10_DOUBLE_WIDE_MODEf 11265
#define SLICE10_D_TYPE_SELf 11266
#define SLICE10_F0f 11267
#define SLICE10_F1f 11268
#define SLICE10_F2f 11269
#define SLICE10_F3f 11270
#define SLICE10_F4f 11271
#define SLICE10_RANGE_CHECK_SELf 11272
#define SLICE10_S_TYPE_SELf 11273
#define SLICE11_10_PAIRINGf 11274
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 11275
#define SLICE11_DOUBLE_WIDE_MODEf 11276
#define SLICE11_D_TYPE_SELf 11277
#define SLICE11_F0f 11278
#define SLICE11_F1f 11279
#define SLICE11_F2f 11280
#define SLICE11_F3f 11281
#define SLICE11_F4f 11282
#define SLICE11_RANGE_CHECK_SELf 11283
#define SLICE11_S_TYPE_SELf 11284
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 11285
#define SLICE12_DOUBLE_WIDE_MODEf 11286
#define SLICE12_D_TYPE_SELf 11287
#define SLICE12_F0f 11288
#define SLICE12_F1f 11289
#define SLICE12_F2f 11290
#define SLICE12_F3f 11291
#define SLICE12_F4f 11292
#define SLICE12_RANGE_CHECK_SELf 11293
#define SLICE12_S_TYPE_SELf 11294
#define SLICE13_12_PAIRINGf 11295
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 11296
#define SLICE13_DOUBLE_WIDE_MODEf 11297
#define SLICE13_D_TYPE_SELf 11298
#define SLICE13_F0f 11299
#define SLICE13_F1f 11300
#define SLICE13_F2f 11301
#define SLICE13_F3f 11302
#define SLICE13_F4f 11303
#define SLICE13_RANGE_CHECK_SELf 11304
#define SLICE13_S_TYPE_SELf 11305
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 11306
#define SLICE14_DOUBLE_WIDE_MODEf 11307
#define SLICE14_D_TYPE_SELf 11308
#define SLICE14_F0f 11309
#define SLICE14_F1f 11310
#define SLICE14_F2f 11311
#define SLICE14_F3f 11312
#define SLICE14_F4f 11313
#define SLICE14_RANGE_CHECK_SELf 11314
#define SLICE14_S_TYPE_SELf 11315
#define SLICE15_14_PAIRINGf 11316
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 11317
#define SLICE15_DOUBLE_WIDE_MODEf 11318
#define SLICE15_D_TYPE_SELf 11319
#define SLICE15_F0f 11320
#define SLICE15_F1f 11321
#define SLICE15_F2f 11322
#define SLICE15_F3f 11323
#define SLICE15_F4f 11324
#define SLICE15_RANGE_CHECK_SELf 11325
#define SLICE15_S_TYPE_SELf 11326
#define SLICE16_F2f 11327
#define SLICE16_F3f 11328
#define SLICE1_0_PAIRINGf 11329
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 11330
#define SLICE1_DOUBLE_WIDE_MODEf 11331
#define SLICE1_D_TYPE_SELf 11332
#define SLICE1_F0f 11333
#define SLICE1_F1f 11334
#define SLICE1_F2f 11335
#define SLICE1_F3f 11336
#define SLICE1_F4f 11337
#define SLICE1_RANGE_CHECK_SELf 11338
#define SLICE1_S_TYPE_SELf 11339
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 11340
#define SLICE2_DOUBLE_WIDE_MODEf 11341
#define SLICE2_D_TYPE_SELf 11342
#define SLICE2_F0f 11343
#define SLICE2_F1f 11344
#define SLICE2_F2f 11345
#define SLICE2_F3f 11346
#define SLICE2_F4f 11347
#define SLICE2_RANGE_CHECK_SELf 11348
#define SLICE2_S_TYPE_SELf 11349
#define SLICE3_2_PAIRINGf 11350
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 11351
#define SLICE3_DOUBLE_WIDE_MODEf 11352
#define SLICE3_D_TYPE_SELf 11353
#define SLICE3_F0f 11354
#define SLICE3_F1f 11355
#define SLICE3_F2f 11356
#define SLICE3_F3f 11357
#define SLICE3_F4f 11358
#define SLICE3_RANGE_CHECK_SELf 11359
#define SLICE3_S_TYPE_SELf 11360
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 11361
#define SLICE4_DOUBLE_WIDE_MODEf 11362
#define SLICE4_D_TYPE_SELf 11363
#define SLICE4_F0f 11364
#define SLICE4_F1f 11365
#define SLICE4_F2f 11366
#define SLICE4_F3f 11367
#define SLICE4_F4f 11368
#define SLICE4_RANGE_CHECK_SELf 11369
#define SLICE4_S_TYPE_SELf 11370
#define SLICE5_4_PAIRINGf 11371
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 11372
#define SLICE5_DOUBLE_WIDE_MODEf 11373
#define SLICE5_D_TYPE_SELf 11374
#define SLICE5_F0f 11375
#define SLICE5_F1f 11376
#define SLICE5_F2f 11377
#define SLICE5_F3f 11378
#define SLICE5_F4f 11379
#define SLICE5_RANGE_CHECK_SELf 11380
#define SLICE5_S_TYPE_SELf 11381
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 11382
#define SLICE6_DOUBLE_WIDE_MODEf 11383
#define SLICE6_D_TYPE_SELf 11384
#define SLICE6_F0f 11385
#define SLICE6_F1f 11386
#define SLICE6_F2f 11387
#define SLICE6_F3f 11388
#define SLICE6_F4f 11389
#define SLICE6_RANGE_CHECK_SELf 11390
#define SLICE6_S_TYPE_SELf 11391
#define SLICE7_6_PAIRINGf 11392
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 11393
#define SLICE7_DOUBLE_WIDE_MODEf 11394
#define SLICE7_D_TYPE_SELf 11395
#define SLICE7_F0f 11396
#define SLICE7_F1f 11397
#define SLICE7_F2f 11398
#define SLICE7_F3f 11399
#define SLICE7_F4f 11400
#define SLICE7_RANGE_CHECK_SELf 11401
#define SLICE7_S_TYPE_SELf 11402
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 11403
#define SLICE8_DOUBLE_WIDE_MODEf 11404
#define SLICE8_D_TYPE_SELf 11405
#define SLICE8_F0f 11406
#define SLICE8_F1f 11407
#define SLICE8_F2f 11408
#define SLICE8_F3f 11409
#define SLICE8_F4f 11410
#define SLICE8_RANGE_CHECK_SELf 11411
#define SLICE8_S_TYPE_SELf 11412
#define SLICE9_8_PAIRINGf 11413
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 11414
#define SLICE9_DOUBLE_WIDE_MODEf 11415
#define SLICE9_D_TYPE_SELf 11416
#define SLICE9_F0f 11417
#define SLICE9_F1f 11418
#define SLICE9_F2f 11419
#define SLICE9_F3f 11420
#define SLICE9_F4f 11421
#define SLICE9_RANGE_CHECK_SELf 11422
#define SLICE9_S_TYPE_SELf 11423
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 11424
#define SLICE_0_DOUBLE_WIDE_MODEf 11425
#define SLICE_0_DST_CLASS_ID_SELf 11426
#define SLICE_0_ENABLEf 11427
#define SLICE_0_F2f 11428
#define SLICE_0_F3f 11429
#define SLICE_0_F4f 11430
#define SLICE_0_INTERFACE_CLASS_ID_SELf 11431
#define SLICE_0_IPV6_KEY_MODEf 11432
#define SLICE_0_IP_FIELD_SELECTf 11433
#define SLICE_0_LOWER_TMf 11434
#define SLICE_0_LOWER_TM_9_8f 11435
#define SLICE_0_MODEf 11436
#define SLICE_0_SRC_CLASS_ID_SELf 11437
#define SLICE_0_TCP_FN_SELf 11438
#define SLICE_0_TMf 11439
#define SLICE_0_TM_9_8f 11440
#define SLICE_0_TOS_FN_SELf 11441
#define SLICE_0_TTL_FN_SELf 11442
#define SLICE_0_UPPER_TMf 11443
#define SLICE_0_UPPER_TM_9_8f 11444
#define SLICE_0_WWf 11445
#define SLICE_10_DST_CLASS_ID_SELf 11446
#define SLICE_10_ENABLEf 11447
#define SLICE_10_F4f 11448
#define SLICE_10_INTERFACE_CLASS_ID_SELf 11449
#define SLICE_10_LOWER_TM_9_8f 11450
#define SLICE_10_MODEf 11451
#define SLICE_10_SRC_CLASS_ID_SELf 11452
#define SLICE_10_TCP_FN_SELf 11453
#define SLICE_10_TMf 11454
#define SLICE_10_TOS_FN_SELf 11455
#define SLICE_10_TTL_FN_SELf 11456
#define SLICE_10_UPPER_TM_9_8f 11457
#define SLICE_11_DST_CLASS_ID_SELf 11458
#define SLICE_11_ENABLEf 11459
#define SLICE_11_F4f 11460
#define SLICE_11_INTERFACE_CLASS_ID_SELf 11461
#define SLICE_11_LOWER_TM_9_8f 11462
#define SLICE_11_MODEf 11463
#define SLICE_11_SRC_CLASS_ID_SELf 11464
#define SLICE_11_TCP_FN_SELf 11465
#define SLICE_11_TMf 11466
#define SLICE_11_TOS_FN_SELf 11467
#define SLICE_11_TTL_FN_SELf 11468
#define SLICE_11_UPPER_TM_9_8f 11469
#define SLICE_12_DST_CLASS_ID_SELf 11470
#define SLICE_12_ENABLEf 11471
#define SLICE_12_F4f 11472
#define SLICE_12_INTERFACE_CLASS_ID_SELf 11473
#define SLICE_12_LOWER_TM_9_8f 11474
#define SLICE_12_MODEf 11475
#define SLICE_12_SRC_CLASS_ID_SELf 11476
#define SLICE_12_TCP_FN_SELf 11477
#define SLICE_12_TMf 11478
#define SLICE_12_TOS_FN_SELf 11479
#define SLICE_12_TTL_FN_SELf 11480
#define SLICE_12_UPPER_TM_9_8f 11481
#define SLICE_13_DST_CLASS_ID_SELf 11482
#define SLICE_13_ENABLEf 11483
#define SLICE_13_F4f 11484
#define SLICE_13_INTERFACE_CLASS_ID_SELf 11485
#define SLICE_13_LOWER_TM_9_8f 11486
#define SLICE_13_MODEf 11487
#define SLICE_13_SRC_CLASS_ID_SELf 11488
#define SLICE_13_TCP_FN_SELf 11489
#define SLICE_13_TMf 11490
#define SLICE_13_TOS_FN_SELf 11491
#define SLICE_13_TTL_FN_SELf 11492
#define SLICE_13_UPPER_TM_9_8f 11493
#define SLICE_14_DST_CLASS_ID_SELf 11494
#define SLICE_14_ENABLEf 11495
#define SLICE_14_F4f 11496
#define SLICE_14_INTERFACE_CLASS_ID_SELf 11497
#define SLICE_14_LOWER_TM_9_8f 11498
#define SLICE_14_MODEf 11499
#define SLICE_14_SRC_CLASS_ID_SELf 11500
#define SLICE_14_TCP_FN_SELf 11501
#define SLICE_14_TMf 11502
#define SLICE_14_TOS_FN_SELf 11503
#define SLICE_14_TTL_FN_SELf 11504
#define SLICE_14_UPPER_TM_9_8f 11505
#define SLICE_15_DST_CLASS_ID_SELf 11506
#define SLICE_15_ENABLEf 11507
#define SLICE_15_F4f 11508
#define SLICE_15_INTERFACE_CLASS_ID_SELf 11509
#define SLICE_15_LOWER_TM_9_8f 11510
#define SLICE_15_MODEf 11511
#define SLICE_15_SRC_CLASS_ID_SELf 11512
#define SLICE_15_TCP_FN_SELf 11513
#define SLICE_15_TMf 11514
#define SLICE_15_TOS_FN_SELf 11515
#define SLICE_15_TTL_FN_SELf 11516
#define SLICE_15_UPPER_TM_9_8f 11517
#define SLICE_16_ENABLEf 11518
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 11519
#define SLICE_1_DOUBLE_WIDE_MODEf 11520
#define SLICE_1_DST_CLASS_ID_SELf 11521
#define SLICE_1_ENABLEf 11522
#define SLICE_1_F2f 11523
#define SLICE_1_F3f 11524
#define SLICE_1_F4f 11525
#define SLICE_1_INTERFACE_CLASS_ID_SELf 11526
#define SLICE_1_IPV6_KEY_MODEf 11527
#define SLICE_1_IP_FIELD_SELECTf 11528
#define SLICE_1_LOWER_TMf 11529
#define SLICE_1_LOWER_TM_9_8f 11530
#define SLICE_1_MODEf 11531
#define SLICE_1_SRC_CLASS_ID_SELf 11532
#define SLICE_1_TCP_FN_SELf 11533
#define SLICE_1_TMf 11534
#define SLICE_1_TM_9_8f 11535
#define SLICE_1_TOS_FN_SELf 11536
#define SLICE_1_TTL_FN_SELf 11537
#define SLICE_1_UPPER_TMf 11538
#define SLICE_1_UPPER_TM_9_8f 11539
#define SLICE_1_WWf 11540
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 11541
#define SLICE_2_DOUBLE_WIDE_MODEf 11542
#define SLICE_2_DST_CLASS_ID_SELf 11543
#define SLICE_2_ENABLEf 11544
#define SLICE_2_F2f 11545
#define SLICE_2_F3f 11546
#define SLICE_2_F4f 11547
#define SLICE_2_INTERFACE_CLASS_ID_SELf 11548
#define SLICE_2_IPV6_KEY_MODEf 11549
#define SLICE_2_IP_FIELD_SELECTf 11550
#define SLICE_2_LOWER_TMf 11551
#define SLICE_2_LOWER_TM_9_8f 11552
#define SLICE_2_MODEf 11553
#define SLICE_2_SRC_CLASS_ID_SELf 11554
#define SLICE_2_TCP_FN_SELf 11555
#define SLICE_2_TMf 11556
#define SLICE_2_TM_9_8f 11557
#define SLICE_2_TOS_FN_SELf 11558
#define SLICE_2_TTL_FN_SELf 11559
#define SLICE_2_UPPER_TMf 11560
#define SLICE_2_UPPER_TM_9_8f 11561
#define SLICE_2_WWf 11562
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 11563
#define SLICE_3_DOUBLE_WIDE_MODEf 11564
#define SLICE_3_DST_CLASS_ID_SELf 11565
#define SLICE_3_ENABLEf 11566
#define SLICE_3_F2f 11567
#define SLICE_3_F3f 11568
#define SLICE_3_F4f 11569
#define SLICE_3_INTERFACE_CLASS_ID_SELf 11570
#define SLICE_3_IPV6_KEY_MODEf 11571
#define SLICE_3_IP_FIELD_SELECTf 11572
#define SLICE_3_LOWER_TMf 11573
#define SLICE_3_LOWER_TM_9_8f 11574
#define SLICE_3_MODEf 11575
#define SLICE_3_SRC_CLASS_ID_SELf 11576
#define SLICE_3_TCP_FN_SELf 11577
#define SLICE_3_TMf 11578
#define SLICE_3_TM_9_8f 11579
#define SLICE_3_TOS_FN_SELf 11580
#define SLICE_3_TTL_FN_SELf 11581
#define SLICE_3_UPPER_TMf 11582
#define SLICE_3_UPPER_TM_9_8f 11583
#define SLICE_3_WWf 11584
#define SLICE_4_DST_CLASS_ID_SELf 11585
#define SLICE_4_ENABLEf 11586
#define SLICE_4_F4f 11587
#define SLICE_4_INTERFACE_CLASS_ID_SELf 11588
#define SLICE_4_LOWER_TM_9_8f 11589
#define SLICE_4_MODEf 11590
#define SLICE_4_SRC_CLASS_ID_SELf 11591
#define SLICE_4_TCP_FN_SELf 11592
#define SLICE_4_TMf 11593
#define SLICE_4_TM_9_8f 11594
#define SLICE_4_TOS_FN_SELf 11595
#define SLICE_4_TTL_FN_SELf 11596
#define SLICE_4_UPPER_TM_9_8f 11597
#define SLICE_5_DST_CLASS_ID_SELf 11598
#define SLICE_5_ENABLEf 11599
#define SLICE_5_F4f 11600
#define SLICE_5_INTERFACE_CLASS_ID_SELf 11601
#define SLICE_5_LOWER_TM_9_8f 11602
#define SLICE_5_MODEf 11603
#define SLICE_5_SRC_CLASS_ID_SELf 11604
#define SLICE_5_TCP_FN_SELf 11605
#define SLICE_5_TMf 11606
#define SLICE_5_TM_9_8f 11607
#define SLICE_5_TOS_FN_SELf 11608
#define SLICE_5_TTL_FN_SELf 11609
#define SLICE_5_UPPER_TM_9_8f 11610
#define SLICE_6_DST_CLASS_ID_SELf 11611
#define SLICE_6_ENABLEf 11612
#define SLICE_6_F4f 11613
#define SLICE_6_INTERFACE_CLASS_ID_SELf 11614
#define SLICE_6_LOWER_TM_9_8f 11615
#define SLICE_6_MODEf 11616
#define SLICE_6_SRC_CLASS_ID_SELf 11617
#define SLICE_6_TCP_FN_SELf 11618
#define SLICE_6_TMf 11619
#define SLICE_6_TM_9_8f 11620
#define SLICE_6_TOS_FN_SELf 11621
#define SLICE_6_TTL_FN_SELf 11622
#define SLICE_6_UPPER_TM_9_8f 11623
#define SLICE_7_DST_CLASS_ID_SELf 11624
#define SLICE_7_ENABLEf 11625
#define SLICE_7_F4f 11626
#define SLICE_7_INTERFACE_CLASS_ID_SELf 11627
#define SLICE_7_LOWER_TM_9_8f 11628
#define SLICE_7_MODEf 11629
#define SLICE_7_SRC_CLASS_ID_SELf 11630
#define SLICE_7_TCP_FN_SELf 11631
#define SLICE_7_TMf 11632
#define SLICE_7_TM_9_8f 11633
#define SLICE_7_TOS_FN_SELf 11634
#define SLICE_7_TTL_FN_SELf 11635
#define SLICE_7_UPPER_TM_9_8f 11636
#define SLICE_8_DST_CLASS_ID_SELf 11637
#define SLICE_8_ENABLEf 11638
#define SLICE_8_F4f 11639
#define SLICE_8_INTERFACE_CLASS_ID_SELf 11640
#define SLICE_8_LOWER_TM_9_8f 11641
#define SLICE_8_MODEf 11642
#define SLICE_8_SRC_CLASS_ID_SELf 11643
#define SLICE_8_TCP_FN_SELf 11644
#define SLICE_8_TMf 11645
#define SLICE_8_TOS_FN_SELf 11646
#define SLICE_8_TTL_FN_SELf 11647
#define SLICE_8_UPPER_TM_9_8f 11648
#define SLICE_9_DST_CLASS_ID_SELf 11649
#define SLICE_9_ENABLEf 11650
#define SLICE_9_F4f 11651
#define SLICE_9_INTERFACE_CLASS_ID_SELf 11652
#define SLICE_9_LOWER_TM_9_8f 11653
#define SLICE_9_MODEf 11654
#define SLICE_9_SRC_CLASS_ID_SELf 11655
#define SLICE_9_TCP_FN_SELf 11656
#define SLICE_9_TMf 11657
#define SLICE_9_TOS_FN_SELf 11658
#define SLICE_9_TTL_FN_SELf 11659
#define SLICE_9_UPPER_TM_9_8f 11660
#define SLICE_ENABLE_SLICE_0f 11661
#define SLICE_ENABLE_SLICE_1f 11662
#define SLICE_ENABLE_SLICE_2f 11663
#define SLICE_ENABLE_SLICE_3f 11664
#define SLICE_IDXf 11665
#define SLICE_SELECT_BITMAPf 11666
#define SLOPEf 11667
#define SLOT_BITMAPf 11668
#define SLOWDOWN_XORf 11669
#define SLQ_BYTE_CNTf 11670
#define SLQ_CORRECTED_ERRORf 11671
#define SLQ_CORRECTED_ERROR_DISINTf 11672
#define SLQ_ENABLE_ECCf 11673
#define SLQ_FORCE_UNCORRECTABLE_ERRORf 11674
#define SLQ_MEM_TMf 11675
#define SLQ_PKT_CNTf 11676
#define SLQ_PTRf 11677
#define SLQ_UNCORRECTED_ERRORf 11678
#define SLQ_UNCORRECTED_ERROR_DISINTf 11679
#define SL_BIT_OFFSET0f 11680
#define SL_BIT_OFFSET1f 11681
#define SL_BYTE_OFFSET0f 11682
#define SL_BYTE_OFFSET1f 11683
#define SL_LENGTH0f 11684
#define SL_LENGTH1f 11685
#define SM0_STATEf 11686
#define SM1_STATEf 11687
#define SM2_STATEf 11688
#define SM3_STATEf 11689
#define SMALL_CNTRSf 11690
#define SMALL_ING_BUF_CELL_OBSf 11691
#define SMALL_ING_BUF_OVERFLOWf 11692
#define SMPf 11693
#define SNAPf 11694
#define SNAP_OTHER_DECODE_ENABLEf 11695
#define SNGL_ENABLEf 11696
#define SNGL_PKT_MODE_ENf 11697
#define SNGL_PKT_OUTf 11698
#define SOBMHf 11699
#define SOEf 11700
#define SOE_MASKf 11701
#define SOE_VALUEf 11702
#define SOFTRESETERRORf 11703
#define SOFTRESETINTMASKf 11704
#define SOFTRESETPBMf 11705
#define SOFTRESETPORTBITMAPf 11706
#define SOFTRESETSHUTDOWNENf 11707
#define SOFT_RESETf 11708
#define SOFT_RESET_XP4f 11709
#define SOFT_RESET_XP5f 11710
#define SOFT_RESET_XP6f 11711
#define SOFT_RESET_XP7f 11712
#define SOFT_RSTf 11713
#define SOFT_RST_WRPTRf 11714
#define SOME_RDI_DEFECT_COUNTERf 11715
#define SOME_RDI_DEFECT_INTRf 11716
#define SOME_RDI_DEFECT_INT_ENABLEf 11717
#define SOME_RMEP_CCM_DEFECT_COUNTERf 11718
#define SOME_RMEP_CCM_DEFECT_INTRf 11719
#define SOME_RMEP_CCM_DEFECT_INT_ENABLEf 11720
#define SOP_CELL_PTRf 11721
#define SOP_DROP_ONLY_POLICY_ENf 11722
#define SOP_EOPf 11723
#define SOP_EOP_THRESHOLDf 11724
#define SOP_ERRf 11725
#define SOP_MISSING_ERR_CNT_Af 11726
#define SOP_MISSING_ERR_CNT_A_DISINTf 11727
#define SOP_MISSING_ERR_CNT_Bf 11728
#define SOP_MISSING_ERR_CNT_B_DISINTf 11729
#define SOP_POLICYf 11730
#define SOP_THRESHOLDf 11731
#define SOSf 11732
#define SOTf 11733
#define SOT_0f 11734
#define SOT_1f 11735
#define SOT_2f 11736
#define SOT_3f 11737
#define SOT_4f 11738
#define SOT_ADDR_Af 11739
#define SOT_ADDR_Bf 11740
#define SOT_CNTf 11741
#define SOT_ITAG_ACTIONf 11742
#define SOT_MASKf 11743
#define SOT_OR_K_IDLE_LOW_BYTEf 11744
#define SOT_OTAG_ACTIONf 11745
#define SOT_POTAG_ACTIONf 11746
#define SOT_TO_GRANT1f 11747
#define SOT_TO_GRANT2f 11748
#define SOT_VALUEf 11749
#define SOT_WATCHDOG_THRESHf 11750
#define SOURCEf 11751
#define SOURCE_DESTINATION_SELECTf 11752
#define SOURCE_IDf 11753
#define SOURCE_IP_ADDRf 11754
#define SOURCE_IP_ADDR_LWR_64f 11755
#define SOURCE_IP_ADDR_UPR_64f 11756
#define SOURCE_NODEf 11757
#define SOURCE_NODE_TYPEf 11758
#define SOURCE_PORT_NUMBERf 11759
#define SOURCE_PORT_NUMBER_MASKf 11760
#define SOURCE_TRUNK_MAP_INTRf 11761
#define SOURCE_TRUNK_MAP_PARITY_ERRf 11762
#define SOURCE_VPf 11763
#define SOURCE_VP_TMf 11764
#define SP0f 11765
#define SP1f 11766
#define SP2f 11767
#define SP3f 11768
#define SP4f 11769
#define SP5f 11770
#define SP6f 11771
#define SP7f 11772
#define SPACE_ALL_SBUS_OPSf 11773
#define SPAREf 11774
#define SPARE_MASKf 11775
#define SPEEDf 11776
#define SPEEDUP_MODEf 11777
#define SPEED_10f 11778
#define SPEED_100f 11779
#define SPEED_1000f 11780
#define SPEED_10000f 11781
#define SPEED_10000_CX4f 11782
#define SPEED_12000f 11783
#define SPEED_12500f 11784
#define SPEED_13000f 11785
#define SPEED_15000f 11786
#define SPEED_16000f 11787
#define SPEED_2500f 11788
#define SPEED_5000f 11789
#define SPEED_6000f 11790
#define SPEED_SELECTf 11791
#define SPIDf 11792
#define SPLIT_DROP_RESOLVEf 11793
#define SPORT_EN_BITf 11794
#define SPP_FIFO_OVERFLOWf 11795
#define SPP_FIFO_OVERFLOW_DISINTf 11796
#define SPQCTf 11797
#define SPTf 11798
#define SPT_SHAPER_CORRECTED_ERRORf 11799
#define SPT_SHAPER_CORRECTED_ERROR_DISINTf 11800
#define SPT_SHAPER_ENABLE_ECCf 11801
#define SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 11802
#define SPT_SHAPER_TM_ENABLEf 11803
#define SPT_SHAPER_UNCORRECTED_ERRORf 11804
#define SPT_SHAPER_UNCORRECTED_ERROR_DISINTf 11805
#define SPT_WERR_CORRECTED_ERRORf 11806
#define SPT_WERR_CORRECTED_ERROR_DISINTf 11807
#define SPT_WERR_ENABLE_ECCf 11808
#define SPT_WERR_FORCE_UNCORRECTABLE_ERRORf 11809
#define SPT_WERR_TM_ENABLEf 11810
#define SPT_WERR_UNCORRECTED_ERRORf 11811
#define SPT_WERR_UNCORRECTED_ERROR_DISINTf 11812
#define SP_ECC_ENf 11813
#define SP_RESETf 11814
#define SP_STARTCNTf 11815
#define SP_TMf 11816
#define SP_TREE_PORT0f 11817
#define SP_TREE_PORT0_M0f 11818
#define SP_TREE_PORT0_M1f 11819
#define SP_TREE_PORT1f 11820
#define SP_TREE_PORT10f 11821
#define SP_TREE_PORT10_M0f 11822
#define SP_TREE_PORT10_M1f 11823
#define SP_TREE_PORT11f 11824
#define SP_TREE_PORT11_M0f 11825
#define SP_TREE_PORT11_M1f 11826
#define SP_TREE_PORT12f 11827
#define SP_TREE_PORT12_M0f 11828
#define SP_TREE_PORT12_M1f 11829
#define SP_TREE_PORT13f 11830
#define SP_TREE_PORT13_M0f 11831
#define SP_TREE_PORT13_M1f 11832
#define SP_TREE_PORT14f 11833
#define SP_TREE_PORT14_M0f 11834
#define SP_TREE_PORT14_M1f 11835
#define SP_TREE_PORT15f 11836
#define SP_TREE_PORT15_M0f 11837
#define SP_TREE_PORT15_M1f 11838
#define SP_TREE_PORT16f 11839
#define SP_TREE_PORT16_M0f 11840
#define SP_TREE_PORT16_M1f 11841
#define SP_TREE_PORT17f 11842
#define SP_TREE_PORT17_M0f 11843
#define SP_TREE_PORT17_M1f 11844
#define SP_TREE_PORT18f 11845
#define SP_TREE_PORT18_M0f 11846
#define SP_TREE_PORT18_M1f 11847
#define SP_TREE_PORT19f 11848
#define SP_TREE_PORT19_M0f 11849
#define SP_TREE_PORT19_M1f 11850
#define SP_TREE_PORT1_M0f 11851
#define SP_TREE_PORT1_M1f 11852
#define SP_TREE_PORT2f 11853
#define SP_TREE_PORT20f 11854
#define SP_TREE_PORT20_M0f 11855
#define SP_TREE_PORT20_M1f 11856
#define SP_TREE_PORT21f 11857
#define SP_TREE_PORT21_M0f 11858
#define SP_TREE_PORT21_M1f 11859
#define SP_TREE_PORT22f 11860
#define SP_TREE_PORT22_M0f 11861
#define SP_TREE_PORT22_M1f 11862
#define SP_TREE_PORT23f 11863
#define SP_TREE_PORT23_M0f 11864
#define SP_TREE_PORT23_M1f 11865
#define SP_TREE_PORT24f 11866
#define SP_TREE_PORT24_M0f 11867
#define SP_TREE_PORT24_M1f 11868
#define SP_TREE_PORT25f 11869
#define SP_TREE_PORT25_M0f 11870
#define SP_TREE_PORT26f 11871
#define SP_TREE_PORT26_M0f 11872
#define SP_TREE_PORT27f 11873
#define SP_TREE_PORT27_M0f 11874
#define SP_TREE_PORT28f 11875
#define SP_TREE_PORT29f 11876
#define SP_TREE_PORT2_M0f 11877
#define SP_TREE_PORT2_M1f 11878
#define SP_TREE_PORT3f 11879
#define SP_TREE_PORT30f 11880
#define SP_TREE_PORT31f 11881
#define SP_TREE_PORT32f 11882
#define SP_TREE_PORT33f 11883
#define SP_TREE_PORT34f 11884
#define SP_TREE_PORT35f 11885
#define SP_TREE_PORT36f 11886
#define SP_TREE_PORT37f 11887
#define SP_TREE_PORT38f 11888
#define SP_TREE_PORT39f 11889
#define SP_TREE_PORT3_M0f 11890
#define SP_TREE_PORT3_M1f 11891
#define SP_TREE_PORT4f 11892
#define SP_TREE_PORT40f 11893
#define SP_TREE_PORT41f 11894
#define SP_TREE_PORT42f 11895
#define SP_TREE_PORT43f 11896
#define SP_TREE_PORT44f 11897
#define SP_TREE_PORT45f 11898
#define SP_TREE_PORT46f 11899
#define SP_TREE_PORT47f 11900
#define SP_TREE_PORT48f 11901
#define SP_TREE_PORT49f 11902
#define SP_TREE_PORT4_M0f 11903
#define SP_TREE_PORT4_M1f 11904
#define SP_TREE_PORT5f 11905
#define SP_TREE_PORT50f 11906
#define SP_TREE_PORT51f 11907
#define SP_TREE_PORT52f 11908
#define SP_TREE_PORT53f 11909
#define SP_TREE_PORT5_M0f 11910
#define SP_TREE_PORT5_M1f 11911
#define SP_TREE_PORT6f 11912
#define SP_TREE_PORT6_M0f 11913
#define SP_TREE_PORT6_M1f 11914
#define SP_TREE_PORT7f 11915
#define SP_TREE_PORT7_M0f 11916
#define SP_TREE_PORT7_M1f 11917
#define SP_TREE_PORT8f 11918
#define SP_TREE_PORT8_M0f 11919
#define SP_TREE_PORT8_M1f 11920
#define SP_TREE_PORT9f 11921
#define SP_TREE_PORT9_M0f 11922
#define SP_TREE_PORT9_M1f 11923
#define SRAM_MODEf 11924
#define SRCf 11925
#define SRCMODf 11926
#define SRCMOD2IBP_MODULE1f 11927
#define SRCMOD2IBP_MODULE1_ENf 11928
#define SRCMOD2IBP_MODULE2f 11929
#define SRCMOD2IBP_MODULE2_ENf 11930
#define SRCMOD2IBP_MODULE3f 11931
#define SRCMOD2IBP_MODULE3_ENf 11932
#define SRCMOD_INDEXf 11933
#define SRCPORTf 11934
#define SRCROUTE_TOCPUf 11935
#define SRCTRUNKMAP_TMf 11936
#define SRCTRUNKMAP_WWf 11937
#define SRC_CDONEf 11938
#define SRC_CERRf 11939
#define SRC_CONTAINER_MODEf 11940
#define SRC_CONTAINER_OVERLAY_ENABLEf 11941
#define SRC_DEV_FAILUREf 11942
#define SRC_DISCARDf 11943
#define SRC_DISCARD0f 11944
#define SRC_DISCARD1f 11945
#define SRC_HBIT_TMf 11946
#define SRC_HBIT_WWf 11947
#define SRC_HIGIGf 11948
#define SRC_HITf 11949
#define SRC_IP_ADDRf 11950
#define SRC_IP_CFGf 11951
#define SRC_MODf 11952
#define SRC_MODIDf 11953
#define SRC_MODID_BLOCK_MIRROR_COPYf 11954
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 11955
#define SRC_MODID_BLOCK_TMf 11956
#define SRC_MODID_BLOCK_WWf 11957
#define SRC_MODID_EGRESS_BLOCK_TMf 11958
#define SRC_MODID_EGRESS_PAR_ERRf 11959
#define SRC_MODID_INGRESS_BLOCK_PAR_ERRf 11960
#define SRC_PORTf 11961
#define SRC_PORT_NUMf 11962
#define SRC_PORT_TGIDf 11963
#define SRC_RDYf 11964
#define SRC_REMOVAL_ENf 11965
#define SRC_ROUTEf 11966
#define SRC_SALf 11967
#define SRC_SYS_PORT_IDf 11968
#define SRC_Tf 11969
#define SRC_TGIDf 11970
#define SRC_TGID_PORTf 11971
#define SRC_TRUNK_PAR_ERRf 11972
#define SRP_FWD_ACTIONf 11973
#define SRP_PKT_TO_CPUf 11974
#define SRSTf 11975
#define SSf 11976
#define SSRf 11977
#define STACK_ARCH_ENf 11978
#define STACK_MODEf 11979
#define STAD0f 11980
#define STAD1f 11981
#define STAD2f 11982
#define STAGE_NUMBERf 11983
#define STALE_GRANT_Af 11984
#define STALE_GRANT_A_DISINTf 11985
#define STALE_GRANT_Bf 11986
#define STALE_GRANT_B_DISINTf 11987
#define STARTf 11988
#define STARTQUEUEf 11989
#define START_ADDRf 11990
#define START_ADDRESSf 11991
#define START_BY_START_ERRf 11992
#define START_BY_START_ERR_ENf 11993
#define START_CFAP_INITf 11994
#define START_CNTRIDf 11995
#define START_FLAGf 11996
#define START_IPV4_IDf 11997
#define START_LAB_TESTf 11998
#define START_PFAP_INITf 11999
#define START_POLLING_STATEf 12000
#define START_SFI_SEQf 12001
#define STARVING_THRESHf 12002
#define STATf 12003
#define STAT0_ADJUSTf 12004
#define STAT0_LENGTH0f 12005
#define STAT0_LENGTH1f 12006
#define STAT0_META0_SELf 12007
#define STAT0_META1_SELf 12008
#define STAT0_OFFSET0f 12009
#define STAT0_OFFSET1f 12010
#define STAT0_PER_FRAME_ADJf 12011
#define STAT0_SEGMENTf 12012
#define STAT1_ADJUSTf 12013
#define STAT1_LENGTH0f 12014
#define STAT1_LENGTH1f 12015
#define STAT1_META0_SELf 12016
#define STAT1_META1_SELf 12017
#define STAT1_OFFSET0f 12018
#define STAT1_OFFSET1f 12019
#define STAT1_PER_FRAME_ADJf 12020
#define STAT1_SEGMENTf 12021
#define STATEf 12022
#define STATICMOVE_TOCPUf 12023
#define STATIC_BITf 12024
#define STATIC_L3MC_PFMf 12025
#define STATIC_LEARN_TIMER_CTLf 12026
#define STATIC_MH_PFMf 12027
#define STATION_MOVEf 12028
#define STATSCFG_CORRECTED_ERRORf 12029
#define STATSCFG_CORRECTED_ERROR_DISINTf 12030
#define STATSCFG_ENABLE_ECCf 12031
#define STATSCFG_FORCE_UNCORRECTABLE_ERRORf 12032
#define STATSCFG_UNCORRECTED_ERRORf 12033
#define STATSCFG_UNCORRECTED_ERROR_DISINTf 12034
#define STATS_ACCOUNTING_MODEf 12035
#define STATS_CFG_MEM_TMf 12036
#define STATS_DMA_ACTIVEf 12037
#define STATS_DMA_DONEf 12038
#define STATS_DMA_ERRORf 12039
#define STATS_DMA_ITER_DONEf 12040
#define STATS_DMA_OPN_COMPLETEf 12041
#define STATS_LABELf 12042
#define STATS_PAR_ENf 12043
#define STATS_RSV_FIFO_OVERFLOWf 12044
#define STATUSf 12045
#define STATUS_BITMAPf 12046
#define STATUS_DISINTf 12047
#define STATUS_RSVf 12048
#define STAT_DMA_ACTIVEf 12049
#define STAT_DMA_DONEf 12050
#define STAT_DMA_ITR_DONEf 12051
#define STAT_DMA_OPN_CMPLTf 12052
#define STDMA_MEM_TMf 12053
#define STEPf 12054
#define STEP_ADDRESSf 12055
#define STGf 12056
#define STG_CHECK_ENABLEf 12057
#define STG_CPU_COSf 12058
#define STG_L2MC_IPMC_MBIST_DONEf 12059
#define STG_L2MC_IPMC_MBIST_ENf 12060
#define STG_L2MC_IPMC_MBIST_GOf 12061
#define STG_TOCPUf 12062
#define STG_VECTORf 12063
#define STICKY_ERROR_CCM_DEFECTf 12064
#define STICKY_LOCK_DETf 12065
#define STICKY_PAUSEf 12066
#define STICKY_RMEP_CCM_DEFECTf 12067
#define STICKY_RMEP_INTERFACE_STATUSUPf 12068
#define STICKY_RMEP_INTERFACE_STATUS_DEFECTf 12069
#define STICKY_RMEP_LAST_RDIf 12070
#define STICKY_RMEP_PORT_STATUSUPf 12071
#define STICKY_RMEP_PORT_STATUS_DEFECTf 12072
#define STICKY_SOME_RDI_DEFECTf 12073
#define STICKY_SOME_RMEP_CCM_DEFECTf 12074
#define STICKY_XCON_CCM_DEFECTf 12075
#define STNMOVE_ON_L2SRC_DISCf 12076
#define STOPf 12077
#define STOP_AUTO_SCAN_ON_LCHGf 12078
#define STOP_DKf 12079
#define STOP_LS_ON_CHANGEf 12080
#define STOP_LS_ON_FIRST_CHANGEf 12081
#define STRAP_OPTIONSf 12082
#define STRICTPRMBLf 12083
#define STRIPCRCf 12084
#define STRIPRXPADDINGf 12085
#define STRIP_HG_EXTf 12086
#define STRIP_PAD_ENf 12087
#define STS_SELECTf 12088
#define ST_COUNTf 12089
#define ST_MCNTf 12090
#define ST_MODULEf 12091
#define ST_PORT_TBLf 12092
#define ST_SIMPLEXf 12093
#define SUBNET_BASED_VID_ENABLEf 12094
#define SUBNET_VLAN_CAM_BIST_DONE_STATUSf 12095
#define SUBNET_VLAN_CAM_BIST_ENABLE_BITf 12096
#define SUBNET_VLAN_CAM_BIST_GO_STATUSf 12097
#define SUBNET_VLAN_CAM_S10_STATUSf 12098
#define SUBNET_VLAN_CAM_S2_STATUSf 12099
#define SUBNET_VLAN_CAM_S3_STATUSf 12100
#define SUBNET_VLAN_CAM_S5_STATUSf 12101
#define SUBNET_VLAN_CAM_S6_STATUSf 12102
#define SUBNET_VLAN_CAM_S8_STATUSf 12103
#define SUBNET_VLAN_SAM_BITSf 12104
#define SUBTRACTf 12105
#define SUB_CMDf 12106
#define SUB_N2NT0f 12107
#define SUB_N2NT1f 12108
#define SUB_N2NT10f 12109
#define SUB_N2NT11f 12110
#define SUB_N2NT12f 12111
#define SUB_N2NT13f 12112
#define SUB_N2NT14f 12113
#define SUB_N2NT15f 12114
#define SUB_N2NT2f 12115
#define SUB_N2NT3f 12116
#define SUB_N2NT4f 12117
#define SUB_N2NT5f 12118
#define SUB_N2NT6f 12119
#define SUB_N2NT7f 12120
#define SUB_N2NT8f 12121
#define SUB_N2NT9f 12122
#define SUB_PORT_SELf 12123
#define SUB_PORT_VALUEf 12124
#define SUB_SELf 12125
#define SUB_SEL_NONUCf 12126
#define SUB_SEL_UCf 12127
#define SUB_TUNNEL_TYPEf 12128
#define SUPER_EFf 12129
#define SUPPRESS_COLOR_SENSITIVE_ACTIONSf 12130
#define SUPPRESS_MEMFULLf 12131
#define SUPPRESS_SW_ACTIONSf 12132
#define SUPPRESS_VXLTf 12133
#define SURPLUS_COUNTf 12134
#define SUSPECT_FLOW_CONVERT_DISABLEf 12135
#define SUSPECT_FLOW_INSERT_DISABLEf 12136
#define SVCCTR_PAR_ENf 12137
#define SVC_CTR_TMf 12138
#define SVIDf 12139
#define SVL_ENABLEf 12140
#define SVPf 12141
#define SVP_DISABLE_VLAN_CHECKS_TMf 12142
#define SVP_NETWORK_PORTf 12143
#define SVP_PAR_ERRf 12144
#define SVP_VALIDf 12145
#define SVP_VALID_MASKf 12146
#define SVT_CORRECTED_ERRORf 12147
#define SVT_CORRECTED_ERROR_DISINTf 12148
#define SVT_ENABLE_ECCf 12149
#define SVT_ENTRYf 12150
#define SVT_FORCE_UNCORRECTABLE_ERRORf 12151
#define SVT_TMf 12152
#define SVT_UNCORRECTED_ERRORf 12153
#define SVT_UNCORRECTED_ERROR_DISINTf 12154
#define SW1_INVALID_VLANf 12155
#define SW2_EOP_BUFFER_A_PAR_ERRf 12156
#define SW2_EOP_BUFFER_B_PAR_ERRf 12157
#define SW2_EOP_BUFFER_C_PAR_ERRf 12158
#define SW2_RAM_CONTROL_3_RESERVEDf 12159
#define SW2_RAM_CONTROL_4_RESERVEDf 12160
#define SW2_RAM_CONTROL_5_RESERVEDf 12161
#define SWITCHf 12162
#define SWITCH_ENf 12163
#define SW_BITf 12164
#define SW_CTRL_RXTX_AFTER_LKUPf 12165
#define SW_MODEf 12166
#define SW_PKT_TYPE_KEYf 12167
#define SW_PKT_TYPE_MASKf 12168
#define SW_RDIf 12169
#define SW_RESETf 12170
#define SW_RESET_OUTf 12171
#define SYNCOKf 12172
#define SYNC_AB_PLANESf 12173
#define SYND0f 12174
#define SYND1f 12175
#define SYND2f 12176
#define SYND3f 12177
#define SYNDROMEf 12178
#define SYNDROME0f 12179
#define SYNDROME1f 12180
#define SYNDROME2f 12181
#define SYNDROME3f 12182
#define SYSCFG_TMf 12183
#define SYSPORTf 12184
#define SYSPORT_FIELDf 12185
#define SYSPORT_MASKf 12186
#define SYSPORT_VALUEf 12187
#define SYSTEM_PORTf 12188
#define SYS_CONFIG_PAR_ERRf 12189
#define SYS_LIMITf 12190
#define SYS_MAC_COUNTf 12191
#define SYS_MAC_LIMITf 12192
#define SYS_OVER_LIMIT_DROPf 12193
#define SYS_OVER_LIMIT_TOCPUf 12194
#define SYS_PORTf 12195
#define SYS_PORT_BASEf 12196
#define SZf 12197
#define S_FIELDf 12198
#define S_FIELD_MASKf 12199
#define S_MSM_LOST_BYTE_ALIGNMENTf 12200
#define S_MSM_OFFf 12201
#define S_MSM_RUN_BYTE_ALIGNMENTf 12202
#define S_MSM_RUN_TIME_ALIGNf 12203
#define S_RFf 12204
#define S_RF_BITSf 12205
#define S_TASM_EVEN_IDLEf 12206
#define S_TASM_EVEN_SOT_EARLYf 12207
#define S_TASM_EVEN_SOT_MISSINGf 12208
#define S_TASM_EVEN_SOT_SEARCHf 12209
#define S_TASM_EVEN_SOT_WINDOW_CLOSEDf 12210
#define S_TASM_EVEN_SOT_WINDOW_OPENf 12211
#define S_TASM_EVEN_START_TS_COUNTERf 12212
#define S_TASM_ODD_IDLEf 12213
#define S_TASM_ODD_SOT_EARLYf 12214
#define S_TASM_ODD_SOT_MISSINGf 12215
#define S_TASM_ODD_SOT_SEARCHf 12216
#define S_TASM_ODD_SOT_WINDOW_CLOSEDf 12217
#define S_TASM_ODD_SOT_WINDOW_OPENf 12218
#define S_TASM_ODD_START_TS_COUNTERf 12219
#define Tf 12220
#define TABLE_DMA_COMPLETEf 12221
#define TAB_FULLf 12222
#define TAGf 12223
#define TAGEDf 12224
#define TAGED_BPf 12225
#define TAG_ACTION_PROFILE_PTRf 12226
#define TAG_AGER_ENf 12227
#define TAG_AGER_PERIODf 12228
#define TAG_RTN_FIFO_OVERFLOWf 12229
#define TAG_RTN_FIFO_OVERFLOW_DISINTf 12230
#define TAG_RTN_FIFO_OVERFLOW_MASKf 12231
#define TAG_RTN_FIFO_UNDERRUNf 12232
#define TAG_RTN_FIFO_UNDERRUN_DISINTf 12233
#define TAG_RTN_FIFO_UNDERRUN_MASKf 12234
#define TAG_TIMEOUT_TAGf 12235
#define TAILPOINTERf 12236
#define TAIL_DROP_PKT_CNTf 12237
#define TAIL_DROP_PKT_CNT_DISINTf 12238
#define TAIL_LLAf 12239
#define TAIL_LLA_A_CORRECTED_ERRORf 12240
#define TAIL_LLA_A_CORRECTED_ERROR_DISINTf 12241
#define TAIL_LLA_A_UNCORRECTED_ERRORf 12242
#define TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf 12243
#define TAIL_LLA_B_CORRECTED_ERRORf 12244
#define TAIL_LLA_B_CORRECTED_ERROR_DISINTf 12245
#define TAIL_LLA_B_UNCORRECTED_ERRORf 12246
#define TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf 12247
#define TAIL_LLA_ENABLE_ECCf 12248
#define TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 12249
#define TAIL_LLA_MEM_TM01f 12250
#define TAIL_LLA_MEM_TM2f 12251
#define TAIL_LLA_OFFSETf 12252
#define TALf 12253
#define TAP_OTP_RESETB_UDRf 12254
#define TARGET_TABf 12255
#define TASM_EVEN_IDLEf 12256
#define TASM_EVEN_SOT_EARLYf 12257
#define TASM_EVEN_SOT_MISSINGf 12258
#define TASM_EVEN_SOT_SEARCHf 12259
#define TASM_EVEN_SOT_WINDOW_CLOSEDf 12260
#define TASM_EVEN_SOT_WINDOW_OPENf 12261
#define TASM_EVEN_START_TS_COUNTERf 12262
#define TASM_ODD_IDLEf 12263
#define TASM_ODD_SOT_EARLYf 12264
#define TASM_ODD_SOT_MISSINGf 12265
#define TASM_ODD_SOT_SEARCHf 12266
#define TASM_ODD_SOT_WINDOW_CLOSEDf 12267
#define TASM_ODD_SOT_WINDOW_OPENf 12268
#define TASM_ODD_START_TS_COUNTERf 12269
#define TA_EVEN_ERR_CNTf 12270
#define TA_ODD_ERR_CNTf 12271
#define TBD0f 12272
#define TBD1f 12273
#define TBDMA_MEM_TMf 12274
#define TBFRAGMCNTf 12275
#define TC8_CMODEf 12276
#define TCAM_MODEf 12277
#define TCAM_OFFSET_OVRDf 12278
#define TCAM_SELf 12279
#define TCAM_SRC_LATENCYf 12280
#define TCAM_TYPEf 12281
#define TCCDf 12282
#define TCFIDf 12283
#define TCFID_BPf 12284
#define TCKf 12285
#define TCLf 12286
#define TCPf 12287
#define TCP_END_DETECT_ENABLEf 12288
#define TCP_FLAGS_CHECK_ENABLEf 12289
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 12290
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 12291
#define TCP_FLAGS_SYN_FIN_ENABLEf 12292
#define TCP_FLAGS_SYN_FRAG_ENABLEf 12293
#define TCP_FLAG_MASKf 12294
#define TCP_FLAG_MODEf 12295
#define TCP_FRAG_CHECK_ENABLEf 12296
#define TCP_HDR_OFFSET_EQ1_ENABLEf 12297
#define TCP_HDR_PARTIAL_ENABLEf 12298
#define TCP_MAXf 12299
#define TCP_MINf 12300
#define TCP_SPORT_EQ_DPORT_ENABLEf 12301
#define TCP_SRCf 12302
#define TCRDf 12303
#define TCRDHf 12304
#define TCWDf 12305
#define TC_FP_CORRECTED_ERRORf 12306
#define TC_FP_CORRECTED_ERROR_DISINTf 12307
#define TC_FP_ENABLE_ECCf 12308
#define TC_FP_FIFO_FIFO_LEVEL_GT_ONEf 12309
#define TC_FP_FIFO_RDATA_VLDf 12310
#define TC_FP_FORCE_UNCORRECTABLE_ERRORf 12311
#define TC_FP_MEM_TMf 12312
#define TC_FP_RF_RADDRf 12313
#define TC_FP_RF_WADDRf 12314
#define TC_FP_TAGIDf 12315
#define TC_FP_UNCORRECTED_ERRORf 12316
#define TC_FP_UNCORRECTED_ERROR_DISINTf 12317
#define TDIf 12318
#define TDLLf 12319
#define TDMMODE0f 12320
#define TDMMODE1f 12321
#define TDM_ENABLEf 12322
#define TDM_MODEf 12323
#define TDM_START_CALENDARf 12324
#define TDM_WRAP_PTRf 12325
#define TDOf 12326
#define TDS_DRVf 12327
#define TDW0f 12328
#define TDW1f 12329
#define TDW2f 12330
#define TDW3f 12331
#define TDW4f 12332
#define TDW5f 12333
#define TEf 12334
#define TECNf 12335
#define TEMP_DATAf 12336
#define TEMP_DATA_25f 12337
#define TESTf 12338
#define TESTA_ENf 12339
#define TESTA_SELf 12340
#define TESTDBUS_RBUS_BITf 12341
#define TESTD_ENf 12342
#define TESTD_SELf 12343
#define TEST_BACKf 12344
#define TEST_DATAf 12345
#define TEST_DISABLEf 12346
#define TEST_ENABLEf 12347
#define TEST_MODEf 12348
#define TEST_PAUSEf 12349
#define TEST_PCKT_BYTE_CNT_MODEf 12350
#define TEST_SELf 12351
#define TEST_SELECTf 12352
#define TFAWf 12353
#define TGIDf 12354
#define TGID_1f 12355
#define TGID_HIf 12356
#define TGID_LOf 12357
#define TGID_PORTf 12358
#define TGIP4f 12359
#define TGIP4_BPf 12360
#define TGIP6f 12361
#define TGIP6_BPf 12362
#define TGIPMC4f 12363
#define TGIPMC4_BPf 12364
#define TGIPMC6f 12365
#define TGIPMC6_BPf 12366
#define TG_SIZEf 12367
#define THDO_COLOR_HYSTERESIS_ENf 12368
#define THD_SELf 12369
#define THERMAL_MON_PWRDWNf 12370
#define THERMAL_MON_RESETf 12371
#define THEVENIN_75_SELf 12372
#define THREE_MPLS_LABELf 12373
#define THRESHf 12374
#define THRESH0f 12375
#define THRESH1f 12376
#define THRESH1_EXPf 12377
#define THRESH1_MANTf 12378
#define THRESH2f 12379
#define THRESH2_EXPf 12380
#define THRESH2_MANTf 12381
#define THRESH3f 12382
#define THRESH3_EXPf 12383
#define THRESH3_MANTf 12384
#define THRESH4_EXPf 12385
#define THRESH4_MANTf 12386
#define THRESH5_EXPf 12387
#define THRESH5_MANTf 12388
#define THRESH6_EXPf 12389
#define THRESH6_MANTf 12390
#define THRESH7_EXPf 12391
#define THRESH7_MANTf 12392
#define THRESHOLDf 12393
#define THRESHOLD0f 12394
#define THRESHOLD1f 12395
#define THRESHOLD2f 12396
#define THRESHOLD3f 12397
#define THRESHOLD_EJECT_ENf 12398
#define THRESHOLD_ERRORf 12399
#define THRESHOLD_ERROR_DISINTf 12400
#define THRESH_Af 12401
#define THRESH_Bf 12402
#define THRESH_Cf 12403
#define THROTDENOMf 12404
#define THROTNUMf 12405
#define THROTNUMERf 12406
#define THROTTLEf 12407
#define TI2RIDLEf 12408
#define TI2WIDLEf 12409
#define TICKf 12410
#define TICK_CYCLESf 12411
#define TICK_PERIOD_TOO_SMALLf 12412
#define TICK_SELf 12413
#define TIMEf 12414
#define TIMEOUTf 12415
#define TIMEOUT_COUNTf 12416
#define TIMEOUT_VALf 12417
#define TIMERf 12418
#define TIMER_ENABLEf 12419
#define TIMESLOTf 12420
#define TIMESTAMPf 12421
#define TIMESTAMP_LSBf 12422
#define TIMESTAMP_MSBf 12423
#define TIMESYNC_ATTRIBUTESf 12424
#define TIMESYNC_MODEf 12425
#define TIMESYNC_TIMERf 12426
#define TIME_CAPTURE_COMPLETEf 12427
#define TIME_CAPTURE_MODEf 12428
#define TIME_CODE_ENABLEf 12429
#define TIME_STAMP_RX_ENf 12430
#define TIME_STAMP_TX_ENf 12431
#define TIME_STAMP_UPD_DISf 12432
#define TIME_SYNC_PACKET_DROPf 12433
#define TIME_TICKf 12434
#define TIME_VALf 12435
#define TINITf 12436
#define TIPD4f 12437
#define TIPD4_BPf 12438
#define TIPD6f 12439
#define TIPD6_BPf 12440
#define TIPMCD4f 12441
#define TIPMCD4_BPf 12442
#define TIPMCD6f 12443
#define TIPMCD6_BPf 12444
#define TL2MCDf 12445
#define TL2MCD_BPf 12446
#define TL2_MPLS_BPf 12447
#define TL3_MPLS_BPf 12448
#define TMf 12449
#define TM0f 12450
#define TM1f 12451
#define TM2f 12452
#define TM3f 12453
#define TM4f 12454
#define TMAXf 12455
#define TMAXEXCEEDED0f 12456
#define TMAXEXCEEDED1f 12457
#define TMAXEXCEEDED2f 12458
#define TMDSf 12459
#define TME_ONLYf 12460
#define TMINf 12461
#define TMIRRf 12462
#define TMIRR_BPf 12463
#define TMPLS_BPf 12464
#define TMRDf 12465
#define TMRDTMODf 12466
#define TMRSCf 12467
#define TMSf 12468
#define TMTUD_BPf 12469
#define TMW0f 12470
#define TMW1f 12471
#define TMW2f 12472
#define TMW3f 12473
#define TMW4f 12474
#define TMW5f 12475
#define TM_0f 12476
#define TM_1f 12477
#define TM_2f 12478
#define TM_3f 12479
#define TM_CNG_MAPf 12480
#define TM_COSPCPf 12481
#define TM_CTRf 12482
#define TM_DEFIP_HITf 12483
#define TM_DESCPf 12484
#define TM_DSCP_TABLEf 12485
#define TM_EGR_MASKf 12486
#define TM_EXPf 12487
#define TM_FLNKf 12488
#define TM_FP_PORT_FIELD_SELECTf 12489
#define TM_FP_UDFf 12490
#define TM_ING_L3_NEXT_HOPf 12491
#define TM_INITIAL_ING_L3_NEXT_HOPf 12492
#define TM_INITIAL_L3_ECMPf 12493
#define TM_L2MCf 12494
#define TM_L2_ENTRYf 12495
#define TM_L2_HITf 12496
#define TM_L2_USER_ENTRYf 12497
#define TM_L2_USER_ENTRY_DATAf 12498
#define TM_L3MCf 12499
#define TM_L3_DEFIPf 12500
#define TM_L3_DEFIP_DATAf 12501
#define TM_L3_ECMPf 12502
#define TM_L3_ENTRYf 12503
#define TM_L3_HITf 12504
#define TM_L3_INTFf 12505
#define TM_NEXT_HOPf 12506
#define TM_PLNKf 12507
#define TM_PRCPf 12508
#define TM_PRI_CNGf 12509
#define TM_PROTOCOL_DATAf 12510
#define TM_RELEASE_FIFOf 12511
#define TM_SRC_TRUNKf 12512
#define TM_SUBNET_DATAf 12513
#define TM_VLANf 12514
#define TM_VLAN_MACf 12515
#define TM_VLAN_STGf 12516
#define TM_VLAN_SUBNET_CAMf 12517
#define TM_VLAN_XLATE_CAMf 12518
#define TM_VXLT_CAMf 12519
#define TM_VXLT_DATAf 12520
#define TM_XLATE_DATAf 12521
#define TOCPU_TRUNCATION_SIZEf 12522
#define TOP_BOTTOMf 12523
#define TOQ0_CELLHDR_ERRf 12524
#define TOQ0_CELLHDR_PAR_ERRf 12525
#define TOQ0_CELLHDR_PAR_ERR_ENf 12526
#define TOQ0_CELLLINK_ERRf 12527
#define TOQ0_CELLLINK_PAR_ERRf 12528
#define TOQ0_CELLLINK_PAR_ERR_ENf 12529
#define TOQ0_IPMC_TBL_PAR_ERRf 12530
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 12531
#define TOQ0_PKTHDR1_ERRf 12532
#define TOQ0_PKTHDR1_PAR_ERRf 12533
#define TOQ0_PKTHDR1_PAR_ERR_ENf 12534
#define TOQ0_PKTLINK_ERRf 12535
#define TOQ0_PKTLINK_PAR_ERRf 12536
#define TOQ0_PKTLINK_PAR_ERR_ENf 12537
#define TOQ0_VLAN_TBL_PAR_ERRf 12538
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 12539
#define TOQ1_CELLHDR_ERRf 12540
#define TOQ1_CELLHDR_PAR_ERRf 12541
#define TOQ1_CELLHDR_PAR_ERR_ENf 12542
#define TOQ1_CELLLINK_ERRf 12543
#define TOQ1_CELLLINK_PAR_ERRf 12544
#define TOQ1_CELLLINK_PAR_ERR_ENf 12545
#define TOQ1_IPMC_TBL_PAR_ERRf 12546
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 12547
#define TOQ1_PKTHDR1_ERRf 12548
#define TOQ1_PKTHDR1_PAR_ERRf 12549
#define TOQ1_PKTHDR1_PAR_ERR_ENf 12550
#define TOQ1_PKTLINK_ERRf 12551
#define TOQ1_PKTLINK_PAR_ERRf 12552
#define TOQ1_PKTLINK_PAR_ERR_ENf 12553
#define TOQ1_VLAN_TBL_PAR_ERRf 12554
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 12555
#define TOS_FN_PAR_ERRf 12556
#define TOS_Pf 12557
#define TOTALDYNCELLLIMITf 12558
#define TOTALDYNCELLRESETLIMITf 12559
#define TOTALDYNCELLRESETLIMITSELf 12560
#define TOTALDYNCELLSETLIMITf 12561
#define TOTALDYNCELLUSEDf 12562
#define TOTAL_BUFFER_COUNTf 12563
#define TOTAL_BUFFER_LIMITf 12564
#define TOTAL_BUFFER_LIMIT_REDf 12565
#define TOTAL_BUFFER_LIMIT_YELLOWf 12566
#define TOTAL_MARGINf 12567
#define TOTAL_SHARED_COUNTf 12568
#define TOTAL_SHARED_LIMITf 12569
#define TO_ES_REQUESTSf 12570
#define TPAUSEf 12571
#define TPIDf 12572
#define TPID_ENABLEf 12573
#define TPID_SELf 12574
#define TPKTDf 12575
#define TPKTD_BPf 12576
#define TP_ENf 12577
#define TR2WIDLEf 12578
#define TRACE_CTRLf 12579
#define TRAFFIC_COUNTERf 12580
#define TRAFFIC_COUNTER_MODEf 12581
#define TRANSPORT_BASED_Q_ASSIGNMENTf 12582
#define TRASf 12583
#define TRCf 12584
#define TRCDRf 12585
#define TRCDWf 12586
#define TREAD_ENBf 12587
#define TREAT_ALL_PKTS_AS_TCPf 12588
#define TREAT_PKTPRI_AS_DOT1Pf 12589
#define TREFf 12590
#define TREX2_DEBUG_ENABLEf 12591
#define TRFCf 12592
#define TRIMAC_RESETf 12593
#define TRLf 12594
#define TRPf 12595
#define TRRDf 12596
#define TRSTf 12597
#define TRSTBf 12598
#define TRTWf 12599
#define TRUNKf 12600
#define TRUNK0_OVER_IPMCf 12601
#define TRUNK0_OVER_MCf 12602
#define TRUNK0_OVER_UCf 12603
#define TRUNK0_OVER_VIDf 12604
#define TRUNK1_OVER_IPMCf 12605
#define TRUNK1_OVER_MCf 12606
#define TRUNK1_OVER_UCf 12607
#define TRUNK1_OVER_VIDf 12608
#define TRUNK2_OVER_IPMCf 12609
#define TRUNK2_OVER_MCf 12610
#define TRUNK2_OVER_UCf 12611
#define TRUNK2_OVER_VIDf 12612
#define TRUNK3_OVER_IPMCf 12613
#define TRUNK3_OVER_MCf 12614
#define TRUNK3_OVER_UCf 12615
#define TRUNK3_OVER_VIDf 12616
#define TRUNKENf 12617
#define TRUNKS128f 12618
#define TRUNK_BITMAPf 12619
#define TRUNK_BITMAP_HIf 12620
#define TRUNK_BITMAP_LOf 12621
#define TRUNK_BITMAP_M0f 12622
#define TRUNK_BITMAP_M1f 12623
#define TRUNK_BITMAP_PAR_ERRf 12624
#define TRUNK_BITMAP_TMf 12625
#define TRUNK_BITMAP_WWf 12626
#define TRUNK_CFG_VALf 12627
#define TRUNK_EGRESS_MASKf 12628
#define TRUNK_EGRESS_MASK_HIf 12629
#define TRUNK_EGRESS_MASK_LOf 12630
#define TRUNK_EGRESS_MASK_M0f 12631
#define TRUNK_EGRESS_MASK_M1f 12632
#define TRUNK_EGR_MASK_PAR_ERRf 12633
#define TRUNK_EGR_MASK_TMf 12634
#define TRUNK_EGR_MASK_WWf 12635
#define TRUNK_GROUP_PAR_ERRf 12636
#define TRUNK_GROUP_SW_TMf 12637
#define TRUNK_GROUP_TMf 12638
#define TRUNK_GROUP_WWf 12639
#define TRUNK_POOL_SIZEf 12640
#define TRUST_DOT1P_PTRf 12641
#define TRUST_DSCPf 12642
#define TRUST_DSCP_PTRf 12643
#define TRUST_DSCP_V4f 12644
#define TRUST_DSCP_V6f 12645
#define TRUST_INCOMING_VIDf 12646
#define TRUST_OUTER_DOT1Pf 12647
#define TRUST_OUTER_DOT1P_PTRf 12648
#define TSAMPLEf 12649
#define TSIPLf 12650
#define TSLLD_BPf 12651
#define TSLOTS_IN_EPOCH_COUNTERf 12652
#define TSLOTS_IN_PREV_EPOCHf 12653
#define TSTAGf 12654
#define TSTAG_MASKf 12655
#define TSTAG_VALUEf 12656
#define TSTGDf 12657
#define TSTGD_BPf 12658
#define TSTMODEENf 12659
#define TSTMUXf 12660
#define TS_BURST_SIZEf 12661
#define TS_EVENT_BLOCK_IF_IN_CTXTf 12662
#define TS_FWD_ACTIONf 12663
#define TS_HDR_PARITY_ERR_Af 12664
#define TS_HDR_PARITY_ERR_A_DINSTf 12665
#define TS_HDR_PARITY_ERR_Bf 12666
#define TS_HDR_PARITY_ERR_B_DINSTf 12667
#define TS_HEADER_ENf 12668
#define TS_HOLD_MODEf 12669
#define TS_LENGTHf 12670
#define TS_MSG_BITMAPf 12671
#define TS_NUMf 12672
#define TS_PKTf 12673
#define TS_PKT_TO_CPUf 12674
#define TS_QS_PRI_THROTTLE_HALT_ENf 12675
#define TS_TAG_Af 12676
#define TS_TAG_Bf 12677
#define TS_TAG_MASK_Af 12678
#define TS_TAG_MASK_Bf 12679
#define TS_TAG_PARITY_ENf 12680
#define TS_TEST_CNTf 12681
#define TS_TREX2_DEBUG_ENABLEf 12682
#define TTLf 12683
#define TTL_DROP_CPU_COSf 12684
#define TTL_DROP_TOCPUf 12685
#define TTL_FN_PAR_ERRf 12686
#define TTL_RANGE_CHECK_ENABLEf 12687
#define TTL_RANGE_VALf 12688
#define TTL_THRESHf 12689
#define TTL_THRESHOLDf 12690
#define TTNLf 12691
#define TTNLEf 12692
#define TTNLE_BPf 12693
#define TTNL_BPf 12694
#define TTTLDf 12695
#define TTTLD_BPf 12696
#define TUNNEL_CAM_BIST_DONE_STATUSf 12697
#define TUNNEL_CAM_BIST_ENABLE_BITf 12698
#define TUNNEL_CAM_BIST_GO_STATUSf 12699
#define TUNNEL_CAM_S2_STATUSf 12700
#define TUNNEL_CAM_S3_STATUSf 12701
#define TUNNEL_CAM_S5_STATUSf 12702
#define TUNNEL_CAM_S6_STATUSf 12703
#define TUNNEL_CAM_S8_STATUSf 12704
#define TUNNEL_CLASS_IDf 12705
#define TUNNEL_CPU_COSf 12706
#define TUNNEL_DATAf 12707
#define TUNNEL_DECAP_TYPEf 12708
#define TUNNEL_ERR_TOCPUf 12709
#define TUNNEL_IDf 12710
#define TUNNEL_INDEXf 12711
#define TUNNEL_IPV4_DIP_MASKf 12712
#define TUNNEL_IPV4_SIP_MASKf 12713
#define TUNNEL_IPV6_DIP_MASKf 12714
#define TUNNEL_IPV6_SIP_MASKf 12715
#define TUNNEL_LABELf 12716
#define TUNNEL_MASKf 12717
#define TUNNEL_SAM_BITSf 12718
#define TUNNEL_TOCPUf 12719
#define TUNNEL_TPID_INDEXf 12720
#define TUNNEL_TTLf 12721
#define TUNNEL_TYPEf 12722
#define TUNNEL_URPF_DEFAULTROUTECHECKf 12723
#define TUNNEL_URPF_MODEf 12724
#define TUNNEL_VLAN_IDf 12725
#define TUNNEL_VRF_IDf 12726
#define TUNNEL_VRF_OVERRIDEf 12727
#define TVLANf 12728
#define TVLANDf 12729
#define TVLAND_BPf 12730
#define TVLAN_BPf 12731
#define TVXLTMDf 12732
#define TVXLTMD_BPf 12733
#define TW2RIDLEf 12734
#define TWLf 12735
#define TWRf 12736
#define TWTRf 12737
#define TXACTf 12738
#define TXCOSNUMf 12739
#define TXD1G_FIFO_RSTBf 12740
#define TXENf 12741
#define TXEN0f 12742
#define TXEPORTNUMf 12743
#define TXFIFO_ERRf 12744
#define TXFIFO_EVEN_CORRECTED_ERRORf 12745
#define TXFIFO_EVEN_CORRECTED_ERROR_DINSTf 12746
#define TXFIFO_EVEN_ECC_ERROR_ADDRESSf 12747
#define TXFIFO_EVEN_ENABLE_ECCf 12748
#define TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf 12749
#define TXFIFO_EVEN_TMf 12750
#define TXFIFO_EVEN_UNCORRECTED_ERRORf 12751
#define TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf 12752
#define TXFIFO_ODD_CORRECTED_ERRORf 12753
#define TXFIFO_ODD_CORRECTED_ERROR_DINSTf 12754
#define TXFIFO_ODD_ECC_ERROR_ADDRESSf 12755
#define TXFIFO_ODD_ENABLE_ECCf 12756
#define TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf 12757
#define TXFIFO_ODD_TMf 12758
#define TXFIFO_ODD_UNCORRECTED_ERRORf 12759
#define TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf 12760
#define TXFIFO_OVERRUNf 12761
#define TXFIFO_RESETf 12762
#define TXFIFO_RSTLf 12763
#define TXFIFO_UNDERRUNf 12764
#define TXIPORTNUMf 12765
#define TXLANESWAPf 12766
#define TXLLFCMSGCNT_STATSf 12767
#define TXPKTCOUNTf 12768
#define TXPKTCOUNT_ENf 12769
#define TXPKTCOUNT_SELf 12770
#define TXPLL_LOCKf 12771
#define TXPORTNUMf 12772
#define TXPRf 12773
#define TXRESETf 12774
#define TX_ADDR_INSf 12775
#define TX_BYTE_SWAPf 12776
#define TX_CRC_CORUPT_ENf 12777
#define TX_CRC_PROGRAMf 12778
#define TX_DLL90_LOCKEDf 12779
#define TX_DLLDSKW_LOCKEDf 12780
#define TX_DMA_ABORT_NEEDS_CLEANUPf 12781
#define TX_EARLY_SOT_ERRORf 12782
#define TX_EARLY_SOT_ERROR_DISINTf 12783
#define TX_ENAf 12784
#define TX_ENABLEf 12785
#define TX_FATAL_ERROR_STATEf 12786
#define TX_FATAL_ERROR_STATE_ENf 12787
#define TX_FIFO_AFULL_THRESHf 12788
#define TX_FIFO_ERRORf 12789
#define TX_FIFO_EVEN_AFULL_THRESH_REACHEDf 12790
#define TX_FIFO_EVEN_OVERFLOWf 12791
#define TX_FIFO_EVEN_UNDERRUNf 12792
#define TX_FIFO_MEMf 12793
#define TX_FIFO_MEM0_TMf 12794
#define TX_FIFO_MEM1_TMf 12795
#define TX_FIFO_MEM_ECC_ENf 12796
#define TX_FIFO_MEM_ERRf 12797
#define TX_FIFO_ODD_AFULL_THRESH_REACHEDf 12798
#define TX_FIFO_ODD_OVERFLOWf 12799
#define TX_FIFO_ODD_UNDERRUNf 12800
#define TX_FIFO_RESETf 12801
#define TX_FIFO_UNDERRUN_CHK_ENf 12802
#define TX_HEC_ERR_CNTf 12803
#define TX_HG_RMOD0f 12804
#define TX_HG_RMOD1f 12805
#define TX_HG_RMOD2f 12806
#define TX_HG_RMOD3f 12807
#define TX_IPG_LENGTHf 12808
#define TX_LAUNCH_ENf 12809
#define TX_MIB_COUNTER_MEM0_TMf 12810
#define TX_MIB_COUNTER_MEM1_TMf 12811
#define TX_PAUf 12812
#define TX_PAUSE_BIT_POSf 12813
#define TX_PAUSE_CAPABILITYf 12814
#define TX_PAUSE_OVERRIDE_CONTROLf 12815
#define TX_PAUSE_STATUS_CHANGEf 12816
#define TX_PAUSE_STAT_MODf 12817
#define TX_PLL_LOCKf 12818
#define TX_PWRDWNf 12819
#define TX_STATUSf 12820
#define TX_STATUS_DISINTf 12821
#define TX_TEST_CNTf 12822
#define TX_THROTTLE0f 12823
#define TX_THROTTLE1f 12824
#define TX_TREX2_DEBUG_ENABLEf 12825
#define TX_TS_DATAf 12826
#define TX_TS_FIFO_EMPTYf 12827
#define TX_TS_FIFO_FULLf 12828
#define TYPf 12829
#define TYPEf 12830
#define TYPE0f 12831
#define TYPE1f 12832
#define TYPE10f 12833
#define TYPE11f 12834
#define TYPE12f 12835
#define TYPE13f 12836
#define TYPE14f 12837
#define TYPE15f 12838
#define TYPE2f 12839
#define TYPE3f 12840
#define TYPE4f 12841
#define TYPE5f 12842
#define TYPE6f 12843
#define TYPE7f 12844
#define TYPE8f 12845
#define TYPE9f 12846
#define TYPELOOKUP_CORRECTED_ERRORf 12847
#define TYPELOOKUP_CORRECTED_ERROR_DISINTf 12848
#define TYPELOOKUP_ECC_ERROR_ADDRESSf 12849
#define TYPELOOKUP_ENABLE_ECCf 12850
#define TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf 12851
#define TYPELOOKUP_UNCORRECTED_ERRORf 12852
#define TYPELOOKUP_UNCORRECTED_ERROR_DISINTf 12853
#define TYPE_MEM_TMf 12854
#define TZQf 12855
#define T_1f 12856
#define UCBITMAPf 12857
#define UC_COUNTERf 12858
#define UC_THRESH_HIf 12859
#define UC_THRESH_LOf 12860
#define UC_TRUNK_HASH_USE_SRC_PORTf 12861
#define UDF1_ADD_GRE_OPTIONS0f 12862
#define UDF1_ADD_GRE_OPTIONS1f 12863
#define UDF1_ADD_GRE_OPTIONS2f 12864
#define UDF1_ADD_GRE_OPTIONS3f 12865
#define UDF1_ADD_IPV4_OPTIONS0f 12866
#define UDF1_ADD_IPV4_OPTIONS1f 12867
#define UDF1_ADD_IPV4_OPTIONS2f 12868
#define UDF1_ADD_IPV4_OPTIONS3f 12869
#define UDF1_BASE_OFFSET_0f 12870
#define UDF1_BASE_OFFSET_1f 12871
#define UDF1_BASE_OFFSET_2f 12872
#define UDF1_BASE_OFFSET_3f 12873
#define UDF1_OFFSET0f 12874
#define UDF1_OFFSET1f 12875
#define UDF1_OFFSET2f 12876
#define UDF1_OFFSET3f 12877
#define UDF2_ADD_GRE_OPTIONS0f 12878
#define UDF2_ADD_GRE_OPTIONS1f 12879
#define UDF2_ADD_GRE_OPTIONS2f 12880
#define UDF2_ADD_GRE_OPTIONS3f 12881
#define UDF2_ADD_IPV4_OPTIONS0f 12882
#define UDF2_ADD_IPV4_OPTIONS1f 12883
#define UDF2_ADD_IPV4_OPTIONS2f 12884
#define UDF2_ADD_IPV4_OPTIONS3f 12885
#define UDF2_BASE_OFFSET_0f 12886
#define UDF2_BASE_OFFSET_1f 12887
#define UDF2_BASE_OFFSET_2f 12888
#define UDF2_BASE_OFFSET_3f 12889
#define UDF2_OFFSET0f 12890
#define UDF2_OFFSET1f 12891
#define UDF2_OFFSET2f 12892
#define UDF2_OFFSET3f 12893
#define UDPf 12894
#define UDP_DST_PORTf 12895
#define UDP_MAXf 12896
#define UDP_MINf 12897
#define UDP_SPORT_EQ_DPORT_ENABLEf 12898
#define UDP_SRCf 12899
#define UDP_SRC_PORTf 12900
#define UDP_TUNNELf 12901
#define UDP_TUNNEL_TYPEf 12902
#define UDP_TUN_SPf 12903
#define UGf 12904
#define UHSM_CFGf 12905
#define UIPMC_TOCPUf 12906
#define UMAN_EP_FLSH_WAIT_CNTRf 12907
#define UMAN_IP_FLSH_WAIT_CNTRf 12908
#define UMAN_LINKUP_DLY_CNTRf 12909
#define UMC_IDXf 12910
#define UMC_INDEXf 12911
#define UMC_TOCPUf 12912
#define UNDERFLOW_FIFO_NUMf 12913
#define UNDERFLOW_HAPPENEDf 12914
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 12915
#define UNIFORM_TRUNK_DIST_ENABLEf 12916
#define UNKNOWN_HGI_BITMAP_PAR_ERRf 12917
#define UNKNOWN_HGI_BITMAP_TMf 12918
#define UNKNOWN_HGI_BMAPf 12919
#define UNKNOWN_IPMC_ENABLEf 12920
#define UNKNOWN_IPMC_METER_INDEXf 12921
#define UNKNOWN_IPV4_MC_TOCPUf 12922
#define UNKNOWN_IPV6_MC_TOCPUf 12923
#define UNKNOWN_L2MC_ENABLEf 12924
#define UNKNOWN_L2MC_METER_INDEXf 12925
#define UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf 12926
#define UNKNOWN_MCAST_BLOCK_MASK_TMf 12927
#define UNKNOWN_MCAST_MASK_SELf 12928
#define UNKNOWN_OPCODE_BITMAPf 12929
#define UNKNOWN_OPCODE_ENABLEf 12930
#define UNKNOWN_PPD_FIELD_BITMAP_Af 12931
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 12932
#define UNKNOWN_TUNNEL_IPMC_DROPf 12933
#define UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf 12934
#define UNKNOWN_UCAST_BLOCK_MASK_TMf 12935
#define UNKNOWN_UCAST_MASK_SELf 12936
#define UNMANAGED_MODEf 12937
#define UNMAPPED_ERRORf 12938
#define UNMAPPED_ERROR_DISINTf 12939
#define UNMOD_PKT_VALIDf 12940
#define UNRESOLVEDL3SRC_TOCPUf 12941
#define UNTAGf 12942
#define UNTAG_ALL_RCV_ENf 12943
#define UNTAG_ENf 12944
#define UNTAG_PAYLOADf 12945
#define UNTAG_PKTf 12946
#define UNTAG_VLANf 12947
#define UNUSEDf 12948
#define UNUSED1f 12949
#define UNUSED2f 12950
#define UNUSED_0f 12951
#define UNUSED_16f 12952
#define UNUSED_18f 12953
#define UNUSED_20f 12954
#define UNUSED_22f 12955
#define UNUSED_23f 12956
#define UNUSED_31_28f 12957
#define UNUSED_47_17f 12958
#define UNUSED_IVIDf 12959
#define UNUSED_MODEf 12960
#define UPDATEf 12961
#define UPDATE_DSCPf 12962
#define UPDATE_HG_FABRIC_SRC_FOR_L2f 12963
#define UPDATE_HG_FABRIC_SRC_FOR_L3f 12964
#define UPDATE_IPf 12965
#define UPDATE_PW_INIT_COUNTERSf 12966
#define UPDATE_VLAN_PRI_CFIf 12967
#define UPD_TSf 12968
#define UPK_PEf 12969
#define UPK_PE_CLRf 12970
#define UPK_PE_ENf 12971
#define UPLINKf 12972
#define UPLINK_PORT_BLOCK_MASKf 12973
#define UPLINK_SELECTf 12974
#define UPPER_BOUNDSf 12975
#define UPPER_LIMITf 12976
#define UPR_S_RF_BITSf 12977
#define URPFf 12978
#define URPF_COUNTf 12979
#define URPF_DEFAULTROUTECHECKf 12980
#define URPF_MISS_TOCPUf 12981
#define URPF_MODEf 12982
#define USEf 12983
#define USE_468_FROM_PLL468f 12984
#define USE_CRCf 12985
#define USE_DEFAULT_DPf 12986
#define USE_DEFAULT_ECNf 12987
#define USE_DEFAULT_INDEXf 12988
#define USE_DEST_PORTf 12989
#define USE_EPC_LINK_BMPf 12990
#define USE_EXPf 12991
#define USE_FLOW_METER_IDXf 12992
#define USE_GRANT_SCENARIO_FOR_BOUNDARYf 12993
#define USE_IGR_PAUSE_FRAME_DETf 12994
#define USE_INCOMING_DOT1Pf 12995
#define USE_INNER_PRIf 12996
#define USE_IP_LENGTHf 12997
#define USE_IVID_AS_OVIDf 12998
#define USE_LEARN_VIDf 12999
#define USE_LEN_ADJ_IDXf 13000
#define USE_MH_INTERNAL_PRIf 13001
#define USE_MH_PKT_PRIf 13002
#define USE_MH_PRIORITYf 13003
#define USE_MH_VIDf 13004
#define USE_OLD_LIMIT_COUNTEDf 13005
#define USE_OLD_REMOTEf 13006
#define USE_OUTER_HDR_DSCPf 13007
#define USE_OUTER_HDR_TTLf 13008
#define USE_PORT_TABLE_GROUP_IDf 13009
#define USE_PPD3_DROP_ENABLEf 13010
#define USE_PPD3_DSCP_ENABLEf 13011
#define USE_PPD3_PKT_PRI_ENABLEf 13012
#define USE_PPD_SOURCEf 13013
#define USE_QM_FOR_COS_SELf 13014
#define USE_QM_FOR_MH_PRIf 13015
#define USE_SC_FOR_COS_SELf 13016
#define USE_SC_FOR_MH_PRIf 13017
#define USE_TAGGED_HEADERf 13018
#define USE_TCP_UDP_PORTSf 13019
#define USE_TUNNEL_DSCPf 13020
#define USE_TUNNEL_PHBf 13021
#define USE_UPPERf 13022
#define USE_VFP_CLASS_IDf 13023
#define USE_VFP_CLASS_ID_Hf 13024
#define USE_VFP_CLASS_ID_Lf 13025
#define USE_VFP_VRF_IDf 13026
#define USE_VINTF_CTR_IDXf 13027
#define UT_BITMAPf 13028
#define UT_BITMAP_HIf 13029
#define UT_BITMAP_LOf 13030
#define UT_BITMAP_M0f 13031
#define UT_BITMAP_M1f 13032
#define UT_ITAG_ACTIONf 13033
#define UT_OTAG_ACTIONf 13034
#define UT_PORT_BITMAPf 13035
#define UT_PORT_BITMAP_HIf 13036
#define UT_PORT_BITMAP_LOf 13037
#define UUCAST_TOCPUf 13038
#define UUC_IDXf 13039
#define UUC_INDEXf 13040
#define UVLAN_TOCPUf 13041
#define Vf 13042
#define V0f 13043
#define V1f 13044
#define V2f 13045
#define V3f 13046
#define V4DSTMISS_TOCPUf 13047
#define V4IPMC_ENABLEf 13048
#define V4IPMC_L2_ENABLEf 13049
#define V4L3DSTMISS_TOCPUf 13050
#define V4L3ERR_TOCPUf 13051
#define V4L3_ENABLEf 13052
#define V4_BOUNDARYf 13053
#define V4_ENABLEf 13054
#define V6f 13055
#define V6DSTMISS_TOCPUf 13056
#define V6IPMC_ENABLEf 13057
#define V6IPMC_L2_ENABLEf 13058
#define V6L3DSTMISS_TOCPUf 13059
#define V6L3ERR_TOCPUf 13060
#define V6L3_ENABLEf 13061
#define V6_0f 13062
#define V6_1f 13063
#define V6_2f 13064
#define V6_3f 13065
#define V6_BOUNDARYf 13066
#define V6_ENABLEf 13067
#define VALIDf 13068
#define VALID0f 13069
#define VALID1f 13070
#define VALIDMASKf 13071
#define VALID_0f 13072
#define VALID_1f 13073
#define VALID_10f 13074
#define VALID_11f 13075
#define VALID_12f 13076
#define VALID_13f 13077
#define VALID_14f 13078
#define VALID_15f 13079
#define VALID_2f 13080
#define VALID_3f 13081
#define VALID_4f 13082
#define VALID_5f 13083
#define VALID_6f 13084
#define VALID_7f 13085
#define VALID_8f 13086
#define VALID_9f 13087
#define VALID_BITf 13088
#define VALID_DEQ_PLANE_A_CNTf 13089
#define VALID_DEQ_PLANE_B_CNTf 13090
#define VALID_RANGE_BITMAPf 13091
#define VALUEf 13092
#define VALUE0f 13093
#define VALUE1f 13094
#define VALUE10f 13095
#define VALUE11f 13096
#define VALUE12f 13097
#define VALUE13f 13098
#define VALUE14f 13099
#define VALUE15f 13100
#define VALUE2f 13101
#define VALUE3f 13102
#define VALUE4f 13103
#define VALUE5f 13104
#define VALUE6f 13105
#define VALUE7f 13106
#define VALUE8f 13107
#define VALUE9f 13108
#define VBMf 13109
#define VCDL_RX_BYPASSf 13110
#define VCDL_RX_OFFSETf 13111
#define VCDL_TX_BYPASSf 13112
#define VCDL_TX_OFFSETf 13113
#define VCLABELf 13114
#define VCLABELMISS_TOCPUf 13115
#define VCO_RNGf 13116
#define VC_AND_SWAP_INDEXf 13117
#define VC_ENf 13118
#define VC_LABELf 13119
#define VC_LABEL_VALIDf 13120
#define VERf 13121
#define VFIf 13122
#define VFI_1_INTRf 13123
#define VFI_1_PAR_INTRf 13124
#define VFI_1_TMf 13125
#define VFI_GROUPf 13126
#define VFI_IDf 13127
#define VFI_INTRf 13128
#define VFI_PAR_ERRf 13129
#define VFI_SHADOWf 13130
#define VFI_TMf 13131
#define VFI_VALIDf 13132
#define VFPf 13133
#define VFPDRf 13134
#define VFP_CLASS_IDf 13135
#define VFP_CLASS_ID_Hf 13136
#define VFP_CLASS_ID_Lf 13137
#define VFP_ENABLEf 13138
#define VFP_MATCHED_RULEf 13139
#define VFP_POLICY_PAR_ERRf 13140
#define VFP_POLICY_TABLE_INTRf 13141
#define VFP_PORT_GROUP_IDf 13142
#define VFP_PRI_ACTION_FB2_MODEf 13143
#define VFP_VRF_IDf 13144
#define VFP_VRF_ID_UNSEDf 13145
#define VIDf 13146
#define VIDBITMAPf 13147
#define VID_OR_PORTf 13148
#define VINTFCTR_PAR_ENf 13149
#define VINTF_CTR_IDXf 13150
#define VINTF_CTR_TMf 13151
#define VIRTUAL_PORT_ENf 13152
#define VIRTUAL_PORT_LEARNING_CLASSf 13153
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 13154
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13155
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13156
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13157
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 13158
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 13159
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 13160
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 13161
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 13162
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13163
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13164
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13165
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 13166
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 13167
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 13168
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 13169
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 13170
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13171
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13172
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13173
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 13174
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 13175
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 13176
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 13177
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 13178
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13179
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13180
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13181
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 13182
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 13183
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 13184
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 13185
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 13186
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13187
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13188
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13189
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 13190
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 13191
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 13192
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 13193
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 13194
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13195
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13196
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13197
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 13198
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 13199
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 13200
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 13201
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 13202
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13203
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13204
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13205
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 13206
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 13207
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 13208
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 13209
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13210
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13211
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13212
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 13213
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 13214
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 13215
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 13216
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13217
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13218
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13219
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 13220
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 13221
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 13222
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 13223
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 13224
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13225
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13226
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13227
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 13228
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 13229
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 13230
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 13231
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 13232
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13233
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13234
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13235
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 13236
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 13237
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 13238
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 13239
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 13240
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13241
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13242
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13243
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 13244
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 13245
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 13246
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 13247
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 13248
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13249
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13250
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13251
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 13252
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 13253
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 13254
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 13255
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 13256
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13257
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13258
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13259
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 13260
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 13261
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 13262
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 13263
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 13264
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13265
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13266
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13267
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 13268
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 13269
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 13270
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 13271
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 13272
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13273
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13274
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13275
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 13276
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 13277
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 13278
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 13279
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 13280
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 13281
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 13282
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 13283
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 13284
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 13285
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 13286
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 13287
#define VLANf 13288
#define VLAN__CLASS_IDf 13289
#define VLAN__CPUf 13290
#define VLAN__DESTINATIONf 13291
#define VLAN__DESTINATION_1f 13292
#define VLAN__DEST_TYPEf 13293
#define VLAN__DST_DISCARDf 13294
#define VLAN__DUMMY_INDEXf 13295
#define VLAN__EH_QUEUE_TAGf 13296
#define VLAN__EH_TAG_TYPEf 13297
#define VLAN__EH_TMf 13298
#define VLAN__IVIDf 13299
#define VLAN__L3f 13300
#define VLAN__LIMIT_COUNTEDf 13301
#define VLAN__MAC_BLOCK_INDEXf 13302
#define VLAN__MIRRORf 13303
#define VLAN__MIRROR0f 13304
#define VLAN__MIRROR1f 13305
#define VLAN__MODULE_IDf 13306
#define VLAN__MODULE_ID_1f 13307
#define VLAN__OVIDf 13308
#define VLAN__PENDINGf 13309
#define VLAN__PORT_NUMf 13310
#define VLAN__PORT_NUM_1f 13311
#define VLAN__PRIf 13312
#define VLAN__REMOTEf 13313
#define VLAN__REMOTE_TRUNKf 13314
#define VLAN__REMOTE_TRUNK_1f 13315
#define VLAN__RPEf 13316
#define VLAN__SCPf 13317
#define VLAN__SRC_DISCARDf 13318
#define VLAN__STATIC_BITf 13319
#define VLAN__Tf 13320
#define VLAN__TGIDf 13321
#define VLAN__TGID_1f 13322
#define VLAN__T_1f 13323
#define VLAN__VPGf 13324
#define VLAN__VPG_1f 13325
#define VLAN__VPG_TYPEf 13326
#define VLAN__VPG_TYPE_1f 13327
#define VLANDRf 13328
#define VLANIDf 13329
#define VLAN_ASSIGN_POLICYf 13330
#define VLAN_BLOCK_ENf 13331
#define VLAN_CC_OR_PBTf 13332
#define VLAN_CFIf 13333
#define VLAN_CHECK_ENf 13334
#define VLAN_CLASS_IDf 13335
#define VLAN_COSf 13336
#define VLAN_COS_MAP_PAR_ERRf 13337
#define VLAN_COS_MAP_TMf 13338
#define VLAN_COS_MAP_WWf 13339
#define VLAN_CPU_COSf 13340
#define VLAN_FWD_STATEf 13341
#define VLAN_FWD_STATE0f 13342
#define VLAN_FWD_STATE1f 13343
#define VLAN_FWD_STATE2f 13344
#define VLAN_FWD_STATE3f 13345
#define VLAN_FWD_STATE4f 13346
#define VLAN_FWD_STATE5f 13347
#define VLAN_FWD_STATE6f 13348
#define VLAN_FWD_STATE7f 13349
#define VLAN_GROUP_BITMAPf 13350
#define VLAN_IDf 13351
#define VLAN_ID_0f 13352
#define VLAN_ID_1f 13353
#define VLAN_ID_2f 13354
#define VLAN_ID_3f 13355
#define VLAN_ID_BIT12f 13356
#define VLAN_ID_MASKf 13357
#define VLAN_ID_SHADOWf 13358
#define VLAN_ID_UNUSED_0f 13359
#define VLAN_ID_UNUSED_1f 13360
#define VLAN_INTRf 13361
#define VLAN_MAC_OR_XLATE_INTRf 13362
#define VLAN_MATCHf 13363
#define VLAN_MAX0f 13364
#define VLAN_MAX1f 13365
#define VLAN_MAX2f 13366
#define VLAN_MAX3f 13367
#define VLAN_MAX4f 13368
#define VLAN_MAX5f 13369
#define VLAN_MAX_0f 13370
#define VLAN_MAX_1f 13371
#define VLAN_MAX_2f 13372
#define VLAN_MAX_3f 13373
#define VLAN_MAX_4f 13374
#define VLAN_MAX_5f 13375
#define VLAN_MAX_6f 13376
#define VLAN_MAX_7f 13377
#define VLAN_MEMBER_TMf 13378
#define VLAN_MEMBER_WWf 13379
#define VLAN_MIN0f 13380
#define VLAN_MIN1f 13381
#define VLAN_MIN2f 13382
#define VLAN_MIN3f 13383
#define VLAN_MIN4f 13384
#define VLAN_MIN5f 13385
#define VLAN_MIN_0f 13386
#define VLAN_MIN_1f 13387
#define VLAN_MIN_2f 13388
#define VLAN_MIN_3f 13389
#define VLAN_MIN_4f 13390
#define VLAN_MIN_5f 13391
#define VLAN_MIN_6f 13392
#define VLAN_MIN_7f 13393
#define VLAN_MPLS_INTRf 13394
#define VLAN_MPLS_TMf 13395
#define VLAN_OR_VFI_MAC_COUNT_INTRf 13396
#define VLAN_OR_VFI_MAC_COUNT_TMf 13397
#define VLAN_OR_VFI_MAC_LIMIT_INTRf 13398
#define VLAN_OR_VFI_MAC_LIMIT_TMf 13399
#define VLAN_OVERLAY_ENABLEf 13400
#define VLAN_PADf 13401
#define VLAN_PARITY_ERRf 13402
#define VLAN_PAR_ERRf 13403
#define VLAN_PRECEDENCEf 13404
#define VLAN_PRIf 13405
#define VLAN_PROFILE_2_PAR_ERRf 13406
#define VLAN_PROFILE_2_TMf 13407
#define VLAN_PROFILE_PTRf 13408
#define VLAN_PROTOCOL_DATA_INDEXf 13409
#define VLAN_PROTOCOL_DATA_PARITY_ERRf 13410
#define VLAN_PROT_PAR_ERRf 13411
#define VLAN_RANGE_IDXf 13412
#define VLAN_RANGE_INDEXf 13413
#define VLAN_RANGE_PAR_ERRf 13414
#define VLAN_RANGE_TMf 13415
#define VLAN_STG_INTRf 13416
#define VLAN_STG_PARITY_ERRf 13417
#define VLAN_STG_TMf 13418
#define VLAN_STG_WWf 13419
#define VLAN_SUBNET_DATA_PARITY_ERRf 13420
#define VLAN_SUBNET_PAR_ERRf 13421
#define VLAN_TABLE_INTRf 13422
#define VLAN_TAG_CONTROLf 13423
#define VLAN_TMf 13424
#define VLAN_TOCPUf 13425
#define VLAN_VALIDATION_PTRf 13426
#define VLAN_XLATE_INTRf 13427
#define VLAN_XLATE_TMf 13428
#define VLAN_XLATE_WWf 13429
#define VLDf 13430
#define VLIDf 13431
#define VLPADf 13432
#define VOQARRIVALS_A_CORRECTED_ERRORf 13433
#define VOQARRIVALS_A_CORRECTED_ERROR_DISINTf 13434
#define VOQARRIVALS_A_UNCORRECTED_ERRORf 13435
#define VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf 13436
#define VOQARRIVALS_B_CORRECTED_ERRORf 13437
#define VOQARRIVALS_B_CORRECTED_ERROR_DISINTf 13438
#define VOQARRIVALS_B_UNCORRECTED_ERRORf 13439
#define VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf 13440
#define VOQARRIVALS_ENABLE_ECCf 13441
#define VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf 13442
#define VOQARRIVALS_MEM_TMf 13443
#define VOQCONFIG_CORRECTED_ERRORf 13444
#define VOQCONFIG_CORRECTED_ERROR_DISINTf 13445
#define VOQCONFIG_ENABLE_ECCf 13446
#define VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf 13447
#define VOQCONFIG_MEM_TMf 13448
#define VOQCONFIG_UNCORRECTED_ERRORf 13449
#define VOQCONFIG_UNCORRECTED_ERROR_DISINTf 13450
#define VOQ_ARRIVAL_SATURATIONf 13451
#define VOQ_ARRIVAL_SATURATION_DISINTf 13452
#define VOQ_PDROPMAX0f 13453
#define VOQ_PDROPMAX1f 13454
#define VOQ_PDROPMAX2f 13455
#define VOQ_PDROPMAX3f 13456
#define VOQ_THRESHOLDf 13457
#define VPGf 13458
#define VPG_1f 13459
#define VPG_TYPEf 13460
#define VPG_TYPE_1f 13461
#define VPLSINDEXf 13462
#define VPLSINDEXTYPEf 13463
#define VPLS_BITMAP_M0f 13464
#define VPLS_BITMAP_M1f 13465
#define VPLS_TABLE_ERRf 13466
#define VPTAGf 13467
#define VP_0f 13468
#define VP_1f 13469
#define VRFf 13470
#define VRF_HIf 13471
#define VRF_IDf 13472
#define VRF_ID_0f 13473
#define VRF_ID_1f 13474
#define VRF_ID_2f 13475
#define VRF_ID_3f 13476
#define VRF_ID_MASKf 13477
#define VRF_ID_MASK0f 13478
#define VRF_ID_MASK1f 13479
#define VRF_INTRf 13480
#define VRF_LOf 13481
#define VRF_OVERLAY_MODEf 13482
#define VRF_PORT_ENABLEf 13483
#define VRF_TMf 13484
#define VRF_VFIf 13485
#define VTH_CTRLf 13486
#define VT_ENABLEf 13487
#define VT_KEY_TYPEf 13488
#define VT_KEY_TYPE_2f 13489
#define VT_KEY_TYPE_2_USE_GLPf 13490
#define VT_KEY_TYPE_USE_GLPf 13491
#define VT_MISS_DROPf 13492
#define VT_MISS_UNTAGf 13493
#define VT_MISS_UT_DROPf 13494
#define VT_PORT_GROUP_IDf 13495
#define VT_SYS_PORT_OVERRIDEf 13496
#define VXLT_CPU_COSf 13497
#define VXLT_MISSf 13498
#define VXLT_PAR_ERRf 13499
#define VXLT_TOCPUf 13500
#define W2R_NOPSf 13501
#define WAIT_FOR_5_EP_CELLSf 13502
#define WAMU_ERR_ENf 13503
#define WAMU_PAR_ERRf 13504
#define WAN_MODEf 13505
#define WATCHDOG_FREQ_DISf 13506
#define WB_CONGEST_THRESHOLDf 13507
#define WB_FULL_THRESHOLDf 13508
#define WB_OVERFLOWf 13509
#define WB_OVERFLOW_DISINTf 13510
#define WCD_DA_MISSf 13511
#define WCD_SA_MISSf 13512
#define WD72_IPf 13513
#define WDAT36_RMWf 13514
#define WDMFf 13515
#define WDMRf 13516
#define WDOEBFf 13517
#define WDOEBRf 13518
#define WDRR_CREDITf 13519
#define WDRR_RESIDUEf 13520
#define WDRR_RESIDUE_SIGNf 13521
#define WEIGHTf 13522
#define WEIGHT_COUNTf 13523
#define WEIGHT_RECIPf 13524
#define WFIFO_CTL_CORRECTED_ERRORf 13525
#define WFIFO_CTL_CORRECTED_ERROR_DISINTf 13526
#define WFIFO_CTL_ENABLE_ECCf 13527
#define WFIFO_CTL_ERROR_ADDRESSf 13528
#define WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf 13529
#define WFIFO_CTL_TMf 13530
#define WFIFO_CTL_UNCORRECTED_ERRORf 13531
#define WFIFO_CTL_UNCORRECTED_ERROR_DISINTf 13532
#define WFIFO_DATA0_LSB_TMf 13533
#define WFIFO_DATA0_MSB_TMf 13534
#define WFIFO_DATA1_LSB_TMf 13535
#define WFIFO_DATA1_MSB_TMf 13536
#define WFQ_PRIOS_MAX_BW_MASKf 13537
#define WFQ_PRIOS_MIN_BW_MASKf 13538
#define WFQ_SP_MASKf 13539
#define WGTf 13540
#define WLANf 13541
#define WLAN__CAPWAP_WLAN_MC_BITMAPf 13542
#define WLAN__DVPf 13543
#define WLAN__INTF_NUMf 13544
#define WLAN__MAC_ADDRESSf 13545
#define WLAN__RESERVEDf 13546
#define WLAN__VINTF_CTR_IDXf 13547
#define WLAN_DOT1X_DROPf 13548
#define WLAN_MAC__DOT1X_STATEf 13549
#define WLAN_MAC__MAC_ADDRf 13550
#define WLAN_MAC__RESERVED_0f 13551
#define WLAN_MAC__RICf 13552
#define WLAN_MAC__RIC_HA_VPf 13553
#define WLAN_MAC__RIC_WTP_VPf 13554
#define WLAN_MAC__ROCf 13555
#define WLAN_MOVE_CPU_COSf 13556
#define WLAN_MOVE_DROPf 13557
#define WLAN_MOVE_TOCPUf 13558
#define WLAN_ROAM_ERRORf 13559
#define WLAN_ROAM_ERROR_DROPf 13560
#define WLAN_SVP__BSSIDf 13561
#define WLAN_SVP__DATAf 13562
#define WLAN_SVP__EXP_TUNNEL_IDf 13563
#define WLAN_SVP__KEYf 13564
#define WLAN_SVP__RESERVEDf 13565
#define WLAN_SVP__RIDf 13566
#define WLAN_SVP__SVPf 13567
#define WLAN_SVP__TUNNEL_IDf 13568
#define WLAN_SVP_MISS_CPU_COSf 13569
#define WLAN_SVP_MISS_TOCPUf 13570
#define WLAN_SVP_PAR_ERRf 13571
#define WLAN_TMf 13572
#define WM72_IPf 13573
#define WORD0f 13574
#define WORD1f 13575
#define WORD2f 13576
#define WORD3f 13577
#define WORD_AVAILf 13578
#define WPf 13579
#define WPTRf 13580
#define WRAP_ENf 13581
#define WRDATAQ_EMPTYf 13582
#define WRDATAQ_FULLf 13583
#define WRDATAQ_POP_ERRORf 13584
#define WRDATAQ_POP_STATE_0f 13585
#define WRDATAQ_POP_STATE_1f 13586
#define WRDATAQ_POP_STATE_2f 13587
#define WRDATAQ_POP_STATE_3f 13588
#define WRDATAQ_PUSH_ERRORf 13589
#define WRDATAQ_READ_FLAGSf 13590
#define WRDATAQ_READ_PTRf 13591
#define WRDATAQ_WRITE_FLAGSf 13592
#define WRDATAQ_WRITE_PTRf 13593
#define WRDM72_INST_OPCf 13594
#define WREDCURVE_CORRECTED_ERRORf 13595
#define WREDCURVE_CORRECTED_ERROR_DISINTf 13596
#define WREDCURVE_ENABLE_ECCf 13597
#define WREDCURVE_FORCE_UNCORRECTABLE_ERRORf 13598
#define WREDCURVE_MEM_TMf 13599
#define WREDCURVE_UNCORRECTED_ERRORf 13600
#define WREDCURVE_UNCORRECTED_ERROR_DISINTf 13601
#define WREDSTATE_CORRECTED_ERRORf 13602
#define WREDSTATE_CORRECTED_ERROR_DISINTf 13603
#define WREDSTATE_ENABLE_ECCf 13604
#define WREDSTATE_FORCE_UNCORRECTABLE_ERRORf 13605
#define WREDSTATE_MEM_TM01f 13606
#define WREDSTATE_MEM_TM2f 13607
#define WREDSTATE_UNCORRECTED_ERRORf 13608
#define WREDSTATE_UNCORRECTED_ERROR_DISINTf 13609
#define WRED_AVG_QSIZEf 13610
#define WRED_ENABLEf 13611
#define WRED_PAR_ERRf 13612
#define WRED_PAR_ERR_ENf 13613
#define WRITE1CLR_DATAf 13614
#define WRITE_FIFO_EMPTYf 13615
#define WRITE_FIFO_FULLf 13616
#define WRITE_FIFO_POP_ERRORf 13617
#define WRITE_FIFO_PUSH_ERRORf 13618
#define WRITE_PTRSf 13619
#define WRITE_TO_READ_DELAYf 13620
#define WRPTRf 13621
#define WRPTRWRAPf 13622
#define WRP_BUSYf 13623
#define WRP_CONTINUE_TO_FAILf 13624
#define WRP_DATA_READYf 13625
#define WRP_DOUTf 13626
#define WRP_ERRORf 13627
#define WRP_FAILf 13628
#define WRP_PBYPf 13629
#define WRP_PCOUNTf 13630
#define WRP_PROG_SELf 13631
#define WRP_SADBYPf 13632
#define WRP_TIME_MARGINf 13633
#define WRP_VSELf 13634
#define WRRD_EQ_FLAGf 13635
#define WRRD_FIFO_EQ_RSTf 13636
#define WR_BRST_ENf 13637
#define WR_DATAf 13638
#define WR_DATA_OR_REPL_DEL_BMf 13639
#define WR_PKLT_SFI_NUMf 13640
#define WR_PKLT_SFI_NUM_0f 13641
#define WR_PKLT_SFI_NUM_1f 13642
#define WR_PKLT_SFI_NUM_2f 13643
#define WR_PKLT_SFI_NUM_3f 13644
#define WR_PKLT_SFI_NUM_4f 13645
#define WR_PTRf 13646
#define WTIMEf 13647
#define WWf 13648
#define WW_CNG_MAPf 13649
#define WW_DSCP_TABLEf 13650
#define WW_EGR_MASKf 13651
#define WW_FP_UDFf 13652
#define WW_L2MCf 13653
#define WW_L2_ENTRYf 13654
#define WW_L2_HITf 13655
#define WW_L2_USER_ENTRY_DATAf 13656
#define WW_PRI_CNGf 13657
#define WW_PROTOCOL_DATAf 13658
#define WW_VLANf 13659
#define WW_VLAN_STGf 13660
#define XAUI1_LANE_MODEf 13661
#define XAUI_1000BASEX_MODEf 13662
#define XCONFIGf 13663
#define XCONFIG_LOCAL_ACTIVE_VALUEf 13664
#define XCONFIG_LOCAL_NULL_VALUEf 13665
#define XCONFIG_MASKf 13666
#define XCONFIG_VALUEf 13667
#define XCON_CCM_DEFECT_INTRf 13668
#define XCON_CCM_DEFECT_INT_ENABLEf 13669
#define XCON_CCM_DEFECT_RECEIVE_CCMf 13670
#define XCON_CCM_DEFECT_TIMESTAMPf 13671
#define XGPLL_BYPASS_CLK156f 13672
#define XGPLL_BYPASS_CMLf 13673
#define XGPLL_BYPASS_CMOSf 13674
#define XGPLL_CONTROL_PWRDNf 13675
#define XGPLL_CONTROL_PWRDN_INDEXf 13676
#define XGPLL_EN125f 13677
#define XGPLL_STATUSf 13678
#define XGPORT_MODE_BITSf 13679
#define XGS_MODEf 13680
#define XGS_MP_CLEARf 13681
#define XGXS0_AUTONEG_COMPLETEf 13682
#define XGXS0_DUPLEX_STATUSf 13683
#define XGXS0_FIBER_RXACTf 13684
#define XGXS0_FIBER_TXACTf 13685
#define XGXS0_LINKf 13686
#define XGXS0_LINK10Gf 13687
#define XGXS0_LINK_STATUSf 13688
#define XGXS0_PLL_PWRDWNf 13689
#define XGXS0_SGMIIf 13690
#define XGXS0_SPEED1000f 13691
#define XGXS0_SPEED10000f 13692
#define XGXS0_SPEED10000_CX4f 13693
#define XGXS0_SPEED10000_DXGXSf 13694
#define XGXS0_SPEED10000_HI_DXGXSf 13695
#define XGXS0_SPEED10500_DXGXSf 13696
#define XGXS0_SPEED10500_HI_DXGXSf 13697
#define XGXS0_SPEED12000f 13698
#define XGXS0_SPEED12500f 13699
#define XGXS0_SPEED12773_DXGXSf 13700
#define XGXS0_SPEED12773_HI_DXGXSf 13701
#define XGXS0_SPEED13000f 13702
#define XGXS0_SPEED15000f 13703
#define XGXS0_SPEED16000f 13704
#define XGXS0_SPEED20000f 13705
#define XGXS0_SPEED21000f 13706
#define XGXS0_SPEED2500f 13707
#define XGXS0_SPEED25455f 13708
#define XGXS0_SPEED5000f 13709
#define XGXS0_SPEED5000_SINGLEf 13710
#define XGXS0_SPEED6000f 13711
#define XGXS0_SPEED6364_SINGLEf 13712
#define XGXS0_SPEED_10f 13713
#define XGXS0_SPEED_100f 13714
#define XGXS0_TICKf 13715
#define XGXS1_PLL_PWRDWNf 13716
#define XG_PKTBUF_DELAYf 13717
#define XG_PKTBUF_READ_PROTECT_DISABLEf 13718
#define XG_PLL2_RST_Lf 13719
#define XMIT_THRESHOLDf 13720
#define XMODEf 13721
#define XOFFf 13722
#define XOFF_0_VALf 13723
#define XOFF_1_VALf 13724
#define XOFF_2_VALf 13725
#define XOFF_3_VALf 13726
#define XOFF_4_VALf 13727
#define XOFF_5_VALf 13728
#define XOFF_6_VALf 13729
#define XOFF_7_VALf 13730
#define XOFF_REFRESH_TIMEf 13731
#define XOFF_THRESHOLDf 13732
#define XOFF_TIMEOUT_VALUEf 13733
#define XOFF_VALf 13734
#define XONf 13735
#define XON_THRESHOLDf 13736
#define XP0_CFG_PROTOCOLf 13737
#define XP0_E2ECC_NUM_PORTSf 13738
#define XP0_ECC_ENf 13739
#define XP0_FIFO_OVERFLOWf 13740
#define XP0_FIFO_OVERFLOW_DISINTf 13741
#define XP0_FIFO_OVERFLOW_MASKf 13742
#define XP0_FIFO_UNDERRUNf 13743
#define XP0_FIFO_UNDERRUN_DISINTf 13744
#define XP0_FIFO_UNDERRUN_MASKf 13745
#define XP0_RESETf 13746
#define XP0_SEND_XOFF_MESSAGEf 13747
#define XP0_SEND_XON_MESSAGEf 13748
#define XP0_TMf 13749
#define XP1_CFG_PROTOCOLf 13750
#define XP1_E2ECC_NUM_PORTSf 13751
#define XP1_ECC_ENf 13752
#define XP1_FIFO_OVERFLOWf 13753
#define XP1_FIFO_OVERFLOW_DISINTf 13754
#define XP1_FIFO_OVERFLOW_MASKf 13755
#define XP1_FIFO_UNDERRUNf 13756
#define XP1_FIFO_UNDERRUN_DISINTf 13757
#define XP1_FIFO_UNDERRUN_MASKf 13758
#define XP1_RESETf 13759
#define XP1_SEND_XOFF_MESSAGEf 13760
#define XP1_SEND_XON_MESSAGEf 13761
#define XP1_TMf 13762
#define XP2_CFG_PROTOCOLf 13763
#define XP2_E2ECC_NUM_PORTSf 13764
#define XP2_ECC_ENf 13765
#define XP2_FIFO_OVERFLOWf 13766
#define XP2_FIFO_OVERFLOW_DISINTf 13767
#define XP2_FIFO_OVERFLOW_MASKf 13768
#define XP2_FIFO_UNDERRUNf 13769
#define XP2_FIFO_UNDERRUN_DISINTf 13770
#define XP2_FIFO_UNDERRUN_MASKf 13771
#define XP2_RESETf 13772
#define XP2_SEND_XOFF_MESSAGEf 13773
#define XP2_SEND_XON_MESSAGEf 13774
#define XP2_TMf 13775
#define XP3_CFG_PROTOCOLf 13776
#define XP3_E2ECC_NUM_PORTSf 13777
#define XP3_ECC_ENf 13778
#define XP3_FIFO_OVERFLOWf 13779
#define XP3_FIFO_OVERFLOW_DISINTf 13780
#define XP3_FIFO_OVERFLOW_MASKf 13781
#define XP3_FIFO_UNDERRUNf 13782
#define XP3_FIFO_UNDERRUN_DISINTf 13783
#define XP3_FIFO_UNDERRUN_MASKf 13784
#define XP3_RESETf 13785
#define XP3_SEND_XOFF_MESSAGEf 13786
#define XP3_SEND_XON_MESSAGEf 13787
#define XP3_TMf 13788
#define XP4_DP_B0f 13789
#define XP4_DP_B1f 13790
#define XP4_DP_CORRECTED_ERRORf 13791
#define XP4_DP_CORRECTED_ERROR_DISINTf 13792
#define XP4_DP_ECC_ERROR_ADDRESSf 13793
#define XP4_DP_ENABLE_ECCf 13794
#define XP4_DP_FIFO_OVERFLOW_ERRORf 13795
#define XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf 13796
#define XP4_DP_FORCE_UNCORRECTABLE_ERRORf 13797
#define XP4_DP_UNCORRECTED_ERRORf 13798
#define XP4_DP_UNCORRECTED_ERROR_DISINTf 13799
#define XP4_FC_FIFO_OVERFLOW_ERRORf 13800
#define XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf 13801
#define XP4_FC_SIZE_ERRORf 13802
#define XP4_FC_SIZE_ERROR_DISINTf 13803
#define XP5_DP_B0f 13804
#define XP5_DP_B1f 13805
#define XP5_DP_CORRECTED_ERRORf 13806
#define XP5_DP_CORRECTED_ERROR_DISINTf 13807
#define XP5_DP_ECC_ERROR_ADDRESSf 13808
#define XP5_DP_ENABLE_ECCf 13809
#define XP5_DP_FIFO_OVERFLOW_ERRORf 13810
#define XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf 13811
#define XP5_DP_FORCE_UNCORRECTABLE_ERRORf 13812
#define XP5_DP_UNCORRECTED_ERRORf 13813
#define XP5_DP_UNCORRECTED_ERROR_DISINTf 13814
#define XP5_FC_FIFO_OVERFLOW_ERRORf 13815
#define XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf 13816
#define XP5_FC_SIZE_ERRORf 13817
#define XP5_FC_SIZE_ERROR_DISINTf 13818
#define XP6_DP_B0f 13819
#define XP6_DP_B1f 13820
#define XP6_DP_CORRECTED_ERRORf 13821
#define XP6_DP_CORRECTED_ERROR_DISINTf 13822
#define XP6_DP_ECC_ERROR_ADDRESSf 13823
#define XP6_DP_ENABLE_ECCf 13824
#define XP6_DP_FIFO_OVERFLOW_ERRORf 13825
#define XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf 13826
#define XP6_DP_FORCE_UNCORRECTABLE_ERRORf 13827
#define XP6_DP_UNCORRECTED_ERRORf 13828
#define XP6_DP_UNCORRECTED_ERROR_DISINTf 13829
#define XP6_FC_FIFO_OVERFLOW_ERRORf 13830
#define XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf 13831
#define XP6_FC_SIZE_ERRORf 13832
#define XP6_FC_SIZE_ERROR_DISINTf 13833
#define XP7_DP_B0f 13834
#define XP7_DP_B1f 13835
#define XP7_DP_CORRECTED_ERRORf 13836
#define XP7_DP_CORRECTED_ERROR_DISINTf 13837
#define XP7_DP_ECC_ERROR_ADDRESSf 13838
#define XP7_DP_ENABLE_ECCf 13839
#define XP7_DP_FIFO_OVERFLOW_ERRORf 13840
#define XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf 13841
#define XP7_DP_FORCE_UNCORRECTABLE_ERRORf 13842
#define XP7_DP_UNCORRECTED_ERRORf 13843
#define XP7_DP_UNCORRECTED_ERROR_DISINTf 13844
#define XP7_FC_FIFO_OVERFLOW_ERRORf 13845
#define XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf 13846
#define XP7_FC_SIZE_ERRORf 13847
#define XP7_FC_SIZE_ERROR_DISINTf 13848
#define XPAUSE_ENf 13849
#define XPAUSE_RX_ENf 13850
#define XPAUSE_TX_ENf 13851
#define XPORT0f 13852
#define XPORT1f 13853
#define XPORT2f 13854
#define XPORT24_SEND_E2E_HOLf 13855
#define XPORT24_SEND_E2E_IBPf 13856
#define XPORT25_SEND_E2E_HOLf 13857
#define XPORT25_SEND_E2E_IBPf 13858
#define XPORT26_SEND_E2E_HOLf 13859
#define XPORT26_SEND_E2E_IBPf 13860
#define XPORT27_SEND_E2E_HOLf 13861
#define XPORT27_SEND_E2E_IBPf 13862
#define XPORT3f 13863
#define XPORT4f 13864
#define XPORT5f 13865
#define XPORT6f 13866
#define XPORT7f 13867
#define XPORT_ENf 13868
#define XPORT_MODE_BITSf 13869
#define XPORT_THRESHOLDf 13870
#define XP_BUFFER_TMf 13871
#define XP_FC_DISABLEf 13872
#define XP_STARTCNTf 13873
#define XQ0f 13874
#define XQ0_DATAf 13875
#define XQ0_HOTSWAP_RST_Lf 13876
#define XQ0_PARITYf 13877
#define XQ0_RST_Lf 13878
#define XQ1f 13879
#define XQ10f 13880
#define XQ11f 13881
#define XQ12f 13882
#define XQ13f 13883
#define XQ1_DATAf 13884
#define XQ1_HOTSWAP_RST_Lf 13885
#define XQ1_PARITYf 13886
#define XQ1_RST_Lf 13887
#define XQ2f 13888
#define XQ2_DATAf 13889
#define XQ2_HOTSWAP_RST_Lf 13890
#define XQ2_PARITYf 13891
#define XQ2_RST_Lf 13892
#define XQ3f 13893
#define XQ3_HOTSWAP_RST_Lf 13894
#define XQ3_RST_Lf 13895
#define XQ4f 13896
#define XQ4_HOTSWAP_RST_Lf 13897
#define XQ4_RST_Lf 13898
#define XQ5f 13899
#define XQ5_HOTSWAP_RST_Lf 13900
#define XQ5_RST_Lf 13901
#define XQ6f 13902
#define XQ7f 13903
#define XQ8f 13904
#define XQ9f 13905
#define XQBODE_TXFIFOf 13906
#define XQBOD_RXFIFOf 13907
#define XQMBISTDONEf 13908
#define XQMBISTENf 13909
#define XQMBISTGOf 13910
#define XQMINENTRYf 13911
#define XQP0_ECC_ENf 13912
#define XQP0_RESETf 13913
#define XQP0_TMf 13914
#define XQP0_TO_CMIC_PERR_INTRf 13915
#define XQP1_ECC_ENf 13916
#define XQP1_RESETf 13917
#define XQP1_TMf 13918
#define XQP1_TO_CMIC_PERR_INTRf 13919
#define XQP2_ECC_ENf 13920
#define XQP2_RESETf 13921
#define XQP2_TMf 13922
#define XQP2_TO_CMIC_PERR_INTRf 13923
#define XQP3_ECC_ENf 13924
#define XQP3_RESETf 13925
#define XQP3_TMf 13926
#define XQP3_TO_CMIC_PERR_INTRf 13927
#define XQP4_ECC_ENf 13928
#define XQP4_RESETf 13929
#define XQP4_TMf 13930
#define XQP5_ECC_ENf 13931
#define XQP5_RESETf 13932
#define XQP5_TMf 13933
#define XQPARITYERRORf 13934
#define XQPARITYERRORINTMASKf 13935
#define XQPARITYERRORPBMf 13936
#define XQPARITYERRORPBM_HIf 13937
#define XQPARITYERRORPKTPTRf 13938
#define XQPARITYERRORPTRf 13939
#define XQPARITYERRORTYPEf 13940
#define XQPORT_MODE_BITSf 13941
#define XQP_STARTCNTf 13942
#define XQREDLIMITf 13943
#define XQSETLIMITf 13944
#define XQYELLIMITf 13945
#define XQ_COSf 13946
#define XQ_CPU_COSf 13947
#define XQ_ERRf 13948
#define XQ_MARGINf 13949
#define XQ_PARITY_ERRf 13950
#define XQ_PEf 13951
#define XQ_PE_CLRf 13952
#define XQ_PE_ENf 13953
#define XQ_RDYf 13954
#define YEARf 13955
#define YELLOW_DROPENDPOINTf 13956
#define YELLOW_DROPSTARTPOINTf 13957
#define YELLOW_MAXDROPRATEf 13958
#define YP_CHANGE_DOT1Pf 13959
#define YP_CHANGE_DSCPf 13960
#define YP_CHANGE_PRIORITYf 13961
#define YP_COPYTOCPUf 13962
#define YP_COPY_TO_CPUf 13963
#define YP_DROPf 13964
#define YP_DROP_PRECEDENCEf 13965
#define YP_DSCPf 13966
#define YP_NEWPRIf 13967
#define YP_NEW_DOT1Pf 13968
#define YP_NEW_DSCPf 13969
#define Y_CHANGE_COS_OR_INT_PRIf 13970
#define Y_CHANGE_DOT1Pf 13971
#define Y_CHANGE_DSCPf 13972
#define Y_CHANGE_ECNf 13973
#define Y_CHANGE_INNER_CFIf 13974
#define Y_CHANGE_OUTER_CFIf 13975
#define Y_CHANGE_PKT_PRIf 13976
#define Y_CHANGE_REDIR_INT_PRIf 13977
#define Y_COPY_TO_CPUf 13978
#define Y_COS_INT_PRIf 13979
#define Y_DROPf 13980
#define Y_DROP_PRECEDENCEf 13981
#define Y_NEW_DOT1Pf 13982
#define Y_NEW_DSCPf 13983
#define Y_NEW_INNER_CFIf 13984
#define Y_NEW_INNER_PRIf 13985
#define Y_NEW_OUTER_CFIf 13986
#define Y_NEW_PKT_PRIf 13987
#define Y_NEW_REDIR_INT_PRIf 13988
#define Y_REDIR_DROP_PRECEDENCEf 13989
#define Y_REPLACE_INNER_PRIf 13990
#define ZQ_CAL_MRS_Nf 13991
#define NUM_SOC_FIELD 13992

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         38
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 38 */
#define SOC_MAX_NUM_PORTS               0	/* max 57 */
#define SOC_MAX_MEM_BYTES               0	/* max 85 */

#ifdef	BCM_5690_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5690_A0 */

#ifdef	BCM_5670_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5670_A0 */

#ifdef	BCM_5673_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5673_A0 */

#ifdef	BCM_5674_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5674_A0 */

#ifdef	BCM_5665_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_A0 */

#ifdef	BCM_5665_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_B0 */

#ifdef	BCM_5650_C0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5650_C0 */

#ifdef	BCM_5695_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5695_A0 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56601_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_A0 */

#ifdef	BCM_56601_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_B0 */

#ifdef	BCM_56601_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_C0 */

#ifdef	BCM_56602_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_A0 */

#ifdef	BCM_56602_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_B0 */

#ifdef	BCM_56602_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_C0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56624_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_B0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56680_B0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_B0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#ifdef	BCM_53314_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53314_A0 */

#ifdef	BCM_56634_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_A0 */

#ifdef	BCM_56524_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_A0 */

#ifdef	BCM_56685_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_A0 */

#ifdef	BCM_56334_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_A0 */

#ifdef	BCM_88230_A0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_A0 */

#define SOC_MAX_REG_FIELD_BITS          57
#define SOC_MAX_MEM_FIELD_BITS          640
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
