
---------- Begin Simulation Statistics ----------
final_tick                               1320319492098                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145394                       # Simulator instruction rate (inst/s)
host_mem_usage                                4505144                       # Number of bytes of host memory used
host_op_rate                                   254737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   667.73                       # Real time elapsed on the host
host_tick_rate                               40387153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    97083854                       # Number of instructions simulated
sim_ops                                     170096185                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026968                       # Number of seconds simulated
sim_ticks                                 26967784482                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               5                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         5                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  7                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        39097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests        79041                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          345                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests         9698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests        23836                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113005                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          496                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56178                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          231                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16948                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   117309                       # Number of branches fetched
system.switch_cpus0.committedInsts            1000002                       # Number of instructions committed
system.switch_cpus0.committedOps              1452740                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             152930                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   39                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses              66073                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    9                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1349116                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   15                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5057154                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5057153.530811                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads       715708                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       828767                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts        96812                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          6832                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 6832                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         3416                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         3416                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                504                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.469189                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1452684                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1452684                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3000823                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1302061                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             152884                       # Number of load instructions
system.switch_cpus0.num_mem_refs               218915                       # number of memory refs
system.switch_cpus0.num_store_insts             66031                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         1574      0.11%      0.11% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1197642     82.35%     82.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           36133      2.48%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.95% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          149468     10.28%     95.22% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          62615      4.31%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         3416      0.23%     99.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         3416      0.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1454264                       # Class of executed instruction
system.switch_cpus1.Branches                   197223                       # Number of branches fetched
system.switch_cpus1.committedInsts             877539                       # Number of instructions committed
system.switch_cpus1.committedOps              1775783                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             256294                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             187236                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1112576                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5057154                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5057153.530811                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       734452                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       394044                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts        89824                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         14479                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                14479                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        24305                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        12735                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              93055                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.469189                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1757528                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1757528                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      3726175                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1378556                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             256292                       # Number of load instructions
system.switch_cpus1.num_mem_refs               443526                       # number of memory refs
system.switch_cpus1.num_store_insts            187234                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         5896      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1313098     73.94%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             818      0.05%     74.32% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2023      0.11%     74.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            577      0.03%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2316      0.13%     74.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2322      0.13%     74.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5207      0.29%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          254542     14.33%     89.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         186658     10.51%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1750      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          576      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1775783                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups     12326278                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect      1810989                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted     13445393                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      4384305                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups     12326278                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      7941973                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups     13514313                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS        25610                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted      1311008                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       42884454                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      55036034                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts      1810989                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         5330021                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      2842687                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitNonSpecStalls          102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.commitSquashedInsts     69810240                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     45206309                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     65570779                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     49631872                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.321143                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.154704                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     27219169     54.84%     54.84% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      9634297     19.41%     74.25% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2209190      4.45%     78.70% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      4668682      9.41%     88.11% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      1590414      3.20%     91.32% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5       752654      1.52%     92.83% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6       357819      0.72%     93.55% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       356960      0.72%     94.27% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      2842687      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     49631872                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts          216984                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls        11154                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       65569483                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads            6786681                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass         1171      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     54213631     82.68%     82.68% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult      1645678      2.51%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead      6678189     10.18%     95.38% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      2815126      4.29%     99.67% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead       108492      0.17%     99.83% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite       108492      0.17%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     65570779                       # Class of committed instruction
system.switch_cpus_10.commit.refs             9710299                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         45206309                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           65570779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.318705                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.318705                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     12855313                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts    157874986                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles      21181561                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       23136940                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles      1859911                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       578594                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         13189183                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                925                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          5117012                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses                221                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches         13514313                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines       12908446                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           31367363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes       827939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts           115080941                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles          494                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.SquashCycles      3719822                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.226698                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     26384424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      4409915                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.930442                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     59612324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.800418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.512344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      33144977     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       1570269      2.63%     58.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       1662076      2.79%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       1608514      2.70%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       1503232      2.52%     66.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5       2116598      3.55%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       1134505      1.90%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       1160710      1.95%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      15711443     26.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     59612324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads         996511                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes        890290                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                 1462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts      2474435                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       7806923                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          1.728906                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          18373980                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         5114204                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      9017476                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     15710176                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       141234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      7524468                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts    136418958                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     13259776                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts      2898532                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts    103066615                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents         8611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents      1678200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles      1859911                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles      1681432                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked         3093                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads       725930                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         1842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         4972                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads         5270                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      8923495                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores      4600850                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents         4972                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect      2088092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect       386343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      140847049                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count          100535113                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.566959                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       79854537                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            1.686441                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent           101584426                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads     165406128                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     88935121                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.758320                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.758320                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       511772      0.48%      0.48% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     84303185     79.56%     80.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1665482      1.57%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     12856640     12.13%     93.75% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      4555105      4.30%     98.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead      1070942      1.01%     99.05% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      1002021      0.95%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    105965147                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses      2406497                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      4503681                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      1883240                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes      3980786                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          1346654                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.012708                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       819191     60.83%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     60.83% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead        60080      4.46%     65.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       133849      9.94%     75.23% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead       286668     21.29%     96.52% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        46866      3.48%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses    104393532                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    268915237                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     98651873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes    203291233                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded       136417247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued      105965147                       # Number of instructions issued
system.switch_cpus_10.iq.iqNonSpecInstsAdded         1711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqSquashedInstsExamined     70848179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued       529646                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         1609                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.iqSquashedOperandsExamined    102990775                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     59612324                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.777571                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.069142                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     26440836     44.35%     44.35% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      6947873     11.66%     56.01% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      6163965     10.34%     66.35% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      7275153     12.20%     78.55% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      5622109      9.43%     87.99% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      2777007      4.66%     92.64% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      2673967      4.49%     97.13% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      1244700      2.09%     99.22% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       466714      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     59612324                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                1.777528                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses         12908446                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads      1206108                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores        89335                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     15710176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      7524468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     36735381                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              59613786                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles     11246097                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps     96406302                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents      1211300                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles      22337882                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents           38                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents         1335                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    378915321                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts    150767762                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands    222638100                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       22402298                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents       435194                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles      1859911                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles      1766132                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps     126231798                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups      1124446                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    259449528                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        3977970                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         181584944                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        280785858                       # The number of ROB writes
system.switch_cpus_10.timesIdled                    8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     11101588                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1171720                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      9033481                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5355357                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     11101588                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5746231                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16570134                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3693041                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       843776                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45143780                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      25002647                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1187676                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228945                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4317336                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24922868                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000001                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101296874                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     55767780                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.816405                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.473164                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     25809193     46.28%     46.28% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      8006497     14.36%     60.64% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7193978     12.90%     73.54% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5235501      9.39%     82.92% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1424261      2.55%     85.48% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1211236      2.17%     87.65% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1084440      1.94%     89.59% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1485338      2.66%     92.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4317336      7.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     55767780                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835010                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640365                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100232299                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568923                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350622      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74964313     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48691      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116606      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33358      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133432      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133718      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300508      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468319     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613387     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100604      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33316      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101296874                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215626                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000001                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101296874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.192276                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.192276                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     10451106                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    139602856                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25737235                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       22059964                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1192542                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       168997                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16554792                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6427                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11590495                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16570134                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13222531                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           31324429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       397065                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          251                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            70153061                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        18610                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       135626                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2385084                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.277958                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26938392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9048398                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.176793                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     59609850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.432560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.360510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      36251988     60.82%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1727286      2.90%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        776547      1.30%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1714955      2.88%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1232232      2.07%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1705235      2.86%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1860155      3.12%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2768335      4.64%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11573117     19.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     59609850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1418415                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        748057                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 3936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1569722                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12541464                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.938482                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28142632                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11590411                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      7056067                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18299758                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        44576                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       762248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12468636                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    126219638                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16552221                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1966108                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115560277                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        23150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents         8786                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1192542                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        39414                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5762542                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6416                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15043                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3730830                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1821928                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6416                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1350229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       219493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135405076                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114459814                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576484                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       78058856                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.920023                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114825346                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185394074                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89517689                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.838732                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.838732                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       646581      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87468117     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48691      0.04%     75.02% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       117747      0.10%     75.12% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33388      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133494      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136135      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       301973      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16643911     14.16%     89.79% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11717523      9.97%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       234098      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        44732      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117526390                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       988499                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1975759                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       852029                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1289522                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           522827                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004449                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       429473     82.14%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        52086      9.96%     92.11% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36702      7.02%     99.13% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          417      0.08%     99.21% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         4148      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116414137                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    293280776                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113607785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149858318                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       126139430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117526390                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        80208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24922735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        71083                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        63550                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     34382504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     59609850                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.971593                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.007923                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     21271544     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7679808     12.88%     48.57% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9819216     16.47%     65.04% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6712748     11.26%     76.30% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6362895     10.67%     86.98% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3933879      6.60%     93.58% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2377239      3.99%     97.56% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       934671      1.57%     99.13% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       517850      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     59609850                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.971463                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13256754                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              34249                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3106952                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       703274                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18299758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12468636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51336604                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              59613786                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      9513698                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101988546                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       216509                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26444074                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       250448                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       129432                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    337831798                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134920281                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135772453                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21464143                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        20618                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1192542                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       579435                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33783881                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1677521                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    219721048                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       415952                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        26719                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1125171                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        26719                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         177670186                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        256321858                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              604                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10042                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33316                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port        26160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total        26160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  87321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       837120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total       837120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1937856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1937856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2774976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43358                       # Request fanout histogram
system.membus.reqLayer4.occupancy            18332571                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29992124                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69467218                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  26967784482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   26967781980                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_hits::.switch_cpus_10.data         1058                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::total           1058                       # number of demand (read+write) hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.data         1058                       # number of overall hits
system.cpu0.l3cache.overall_hits::total          1058                       # number of overall hits
system.cpu0.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data         1034                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst           77                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data        11702                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total        13080                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data         1034                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst           77                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data        11702                       # number of overall misses
system.cpu0.l3cache.overall_misses::total        13080                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     27182145                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data    138112068                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst     11374092                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data   1854537027                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total   2031205332                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     27182145                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data    138112068                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst     11374092                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data   1854537027                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total   2031205332                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          265                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data         1034                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst           77                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data        12760                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total        14138                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          265                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data         1034                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst           77                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data        12760                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total        14138                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data     0.917085                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total     0.925166                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data     0.917085                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total     0.925166                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 102574.132075                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 133570.665377                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 147715.480519                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 158480.347547                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 155290.927523                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 102574.132075                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 133570.665377                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 147715.480519                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 158480.347547                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 155290.927523                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data         1034                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst           77                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data        11702                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total        13078                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data         1034                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst           77                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data        11702                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total        13078                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     27071640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    137680890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst     11341983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data   1849657293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total   2025751806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     27071640                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    137680890                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst     11341983                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data   1849657293                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total   2025751806                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.917085                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.925025                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.917085                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.925025                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102157.132075                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 133153.665377                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 147298.480519                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 158063.347547                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 154897.675944                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102157.132075                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 133153.665377                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 147298.480519                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 158063.347547                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 154897.675944                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data          233                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data         7454                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total         7687                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data          233                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data         7454                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total         7687                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data          486                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data         9531                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total        10017                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     74010828                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data   1237262769                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total   1311273597                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data          486                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data         9531                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total        10017                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 152285.654321                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 129814.580737                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 130904.821503                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          486                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data         9531                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total        10017                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     73808166                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data   1233288342                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total   1307096508                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 151868.654321                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 129397.580737                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 130487.821503                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.data         1058                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::total         1058                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          265                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          548                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst           77                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data         2171                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total         3063                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     27182145                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     64101240                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst     11374092                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    617274258                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total    719931735                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          265                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          548                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst           77                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data         3229                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total         4121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.672344                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total     0.743266                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102574.132075                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 116973.065693                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 147715.480519                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 284327.157070                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 235041.376102                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          548                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst           77                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         2171                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total         3061                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     27071640                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     63872724                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     11341983                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    616368951                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total    718655298                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.672344                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.742781                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 102157.132075                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 116556.065693                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 147298.480519                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 283910.157070                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 234777.947730                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         138.720216                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs             23836                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs           13080                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            1.822324                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.040850                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     5.379758                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    20.684067                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     1.359411                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   111.256130                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000164                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000631                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000041                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.003395                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.004233                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        13080                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3         4225                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4         8402                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.399170                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses          394456                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses         394456                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1348851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     12908353                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14257205                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1348851                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     12908353                       # number of overall hits
system.cpu0.icache.overall_hits::total       14257205                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst           90                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           357                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst           90                       # number of overall misses
system.cpu0.icache.overall_misses::total          357                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     29392245                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst     13204305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42596550                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     29392245                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst     13204305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42596550                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1349116                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     12908443                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14257562                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1349116                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     12908443                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14257562                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.666667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.666667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 110914.132075                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 146714.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 119318.067227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 110914.132075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 146714.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 119318.067227                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          657                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   164.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst           77                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst           77                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     29281740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst     11987082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41268822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     29281740                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst     11987082                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41268822                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 110497.132075                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 155676.389610                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 120669.070175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 110497.132075                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 155676.389610                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 120669.070175                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1348851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     12908353                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14257205                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst           90                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          357                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     29392245                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst     13204305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42596550                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1349116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     12908443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14257562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 110914.132075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 146714.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 119318.067227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst           77                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     29281740                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst     11987082                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41268822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 110497.132075                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 155676.389610                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 120669.070175                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            6.780019                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14257549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              344                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         41446.363372                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.040850                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     5.379758                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     1.359410                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.010507                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.002655                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.013242                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        114060840                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       114060840                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp         4121                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty         7687                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict         2011                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq        10017                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp        10017                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq         4121                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side        37974                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side      1396800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples        14138                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0             14138    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total         14138                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy      16349736                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy     17684136                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       215592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     15033557                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15249149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       216049                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     15243926                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15459975                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data         1125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data        89726                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         90851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         1430                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       121730                       # number of overall misses
system.cpu0.dcache.overall_misses::total       123160                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    121608459                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data   4818955416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4940563875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    121608459                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data   4818955416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4940563875                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       216717                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     15123283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15340000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       217479                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     15365656                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15583135                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005191                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.005933                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005922                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.007922                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007903                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 108096.408000                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 53707.458440                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54380.952053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 85040.880420                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 39587.245675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40115.003857                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        42898                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       182385                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1558                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1566                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.534018                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   116.465517                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        28212                       # number of writebacks
system.cpu0.dcache.writebacks::total            28212                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data        54681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data        54681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54684                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         1122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data        35045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        36167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         1421                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data        38188                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        39609                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    120975453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data   1575061959                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1696037412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    149052897                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data   2157378273                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2306431170                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.005177                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.002317                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.006534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.002485                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 107821.259358                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 44943.985133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46894.611441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 104892.960591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 56493.617707                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58229.977278                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 39088                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       151536                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     12122222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12273758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          632                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data        74639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        75271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     43491849                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data   3459727236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3503219085                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       152168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     12196861                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12349029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.004153                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.006120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 68816.216772                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 46352.807996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46541.418142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data        54672                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        54675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data        19967                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     43064424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data    222903597                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    265968021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.001637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 68464.903021                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 11163.599790                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12913.576471                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        64056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      2911335                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2975391                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data        15087                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     78116610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data   1359228180                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1437344790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        64549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      2926422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2990971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007638                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.005155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 158451.541582                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 90092.674488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92255.763158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data        15078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15571                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     77911029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data   1352158362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1430069391                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007638                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.005152                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 158034.541582                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 89677.567449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91841.846445                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          457                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data       210369                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       210826                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          305                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data        32004                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        32309                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data       242373                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       243135                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.400262                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.132044                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.132885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          299                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data         3143                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3442                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28077444                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data    582316314                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    610393758                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.392388                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.012968                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.014157                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 93904.494983                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 185274.041998                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 177336.943056                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           10.353500                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15499586                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            39600                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           391.403687                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351978666                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.891126                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     9.462374                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.001740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.018481                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.020222                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        124704680                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       124704680                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.data          387                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data        25419                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          25806                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data          387                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data        25419                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         25806                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          265                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1034                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst           77                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data        12760                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        14138                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          265                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1034                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst           77                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data        12760                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        14138                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     28839720                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    144579738                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     11855727                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data   1952991561                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2138266746                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     28839720                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    144579738                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     11855727                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data   1952991561                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2138266746                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          265                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data         1421                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst           77                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data        38179                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        39944                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          265                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data         1421                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst           77                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data        38179                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        39944                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.727657                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.334215                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.353946                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.727657                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.334215                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.353946                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 108829.132075                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 139825.665377                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 153970.480519                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 153055.764969                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 151242.519876                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 108829.132075                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 139825.665377                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 153970.480519                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 153055.764969                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 151242.519876                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7687                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7687                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          265                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1034                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst           77                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data        12760                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        14136                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          265                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1034                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst           77                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data        12760                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        14136                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     28729215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    144148560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     11823618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data   1947670641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2132372034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     28729215                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    144148560                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     11823618                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data   1947670641                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2132372034                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.727657                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.334215                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.353895                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.727657                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.334215                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.353895                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 108412.132075                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 139408.665377                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 153553.480519                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 152638.764969                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 150846.918081                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 108412.132075                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 139408.665377                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 153553.480519                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 152638.764969                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 150846.918081                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                10043                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data          848                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data        27364                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        28212                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data          848                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data        27364                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        28212                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data            9                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data            7                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data         5538                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         5545                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          486                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data         9531                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        10017                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     77050758                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data   1296879174                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1373929932                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data          493                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data        15069                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        15562                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.985801                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.632491                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.643683                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 158540.654321                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 136069.580737                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 137159.821503                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          486                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data         9531                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        10017                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     76848096                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data   1292904747                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1369752843                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.985801                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.632491                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.643683                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 158123.654321                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 135652.580737                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 136742.821503                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            2                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          265                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst           77                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          344                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     28839720                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     11855727                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     40695447                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst          265                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          344                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 108829.132075                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 153970.480519                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 118300.718023                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          265                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst           77                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          342                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     28729215                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     11823618                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     40552833                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.994186                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 108412.132075                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 153553.480519                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 118575.535088                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          380                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data        19881                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        20261                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data         3229                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         3777                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     67528980                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    656112387                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    723641367                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          928                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data        23110                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        24038                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.590517                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.139723                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.157126                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 123228.065693                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 203193.678229                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 191591.571882                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          548                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         3229                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         3777                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     67300464                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    654765894                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    722066358                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.590517                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.139723                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157126                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 122811.065693                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 202776.678229                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 191174.571882                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          72.879311                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             79004                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           14139                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.587665                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.012148                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.611208                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data    13.871476                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.361418                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    57.023061                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000393                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.003387                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000088                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.013922                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.017793                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2940                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         1278203                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        1278203                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        24382                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        35899                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        13232                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        15562                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        15562                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          344                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        24038                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       118306                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           118994                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4339968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4361984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      10043                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               491968                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        49996                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.007641                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.087077                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             49614     99.24%     99.24% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               382      0.76%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         49996                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      56488071                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     49543353                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       427842                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   26967781980                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           23                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             23                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           23                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            23                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1119                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28871                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30278                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1119                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           88                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28871                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30278                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     21322044                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    130958433                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     14389836                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   3342713700                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   3509384013                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     21322044                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    130958433                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     14389836                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   3342713700                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   3509384013                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1119                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           88                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28894                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30301                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1119                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           88                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28894                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30301                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999204                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999241                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999204                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999241                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 107687.090909                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 117031.664879                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 163520.863636                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 115781.015552                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 115905.410298                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 107687.090909                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 117031.664879                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 163520.863636                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 115781.015552                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 115905.410298                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l3cache.writebacks::total               1                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1119                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28871                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30276                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1119                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28871                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30276                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     21239478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    130491810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     14353140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   3330674493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   3496758921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     21239478                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    130491810                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     14353140                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   3330674493                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   3496758921                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999204                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999175                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999204                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999175                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107270.090909                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 116614.664879                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 163103.863636                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 115364.015552                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 115496.066885                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107270.090909                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 116614.664879                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 163103.863636                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 115364.015552                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 115496.066885                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  836                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            2                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            2                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      2457798                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       412413                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2870211                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data       117038                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       137471                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 114808.440000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2449041                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       411162                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2860203                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data       116621                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       137054                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 119175.125000                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           23                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           88                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28868                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30253                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     21322044                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    128500635                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     14389836                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3342301287                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   3506513802                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1098                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28891                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999204                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999240                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 107687.090909                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 117031.543716                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 163520.863636                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 115778.761501                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 115906.316795                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28868                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30252                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     21239478                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    128042769                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     14353140                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3330263331                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   3493898718                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999204                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999207                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 107270.090909                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 116614.543716                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 163103.863636                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 115361.761501                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 115493.148155                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         299.871357                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56178                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30278                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855407                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.020425                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.020425                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     3.880020                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    21.720433                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.533345                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   272.696709                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000118                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000663                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008322                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009151                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29442                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1081                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        10440                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        17852                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.898499                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          929126                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         929126                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1112378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13222418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14334797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1112378                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13222418                       # number of overall hits
system.cpu1.icache.overall_hits::total       14334797                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          110                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           309                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          110                       # number of overall misses
system.cpu1.icache.overall_misses::total          309                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     22973364                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     17861778                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     40835142                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     22973364                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     17861778                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     40835142                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1112576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13222528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14335106                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1112576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13222528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14335106                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 116027.090909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 162379.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132152.563107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 116027.090909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 162379.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132152.563107                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2077                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   115.388889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     22890798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     15087060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37977858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     22890798                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     15087060                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37977858                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115610.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 171443.863636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132789.713287                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115610.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 171443.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132789.713287                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1112378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13222418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14334797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          110                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          309                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     22973364                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     17861778                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     40835142                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1112576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13222528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14335106                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 116027.090909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 162379.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132152.563107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     22890798                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     15087060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37977858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 115610.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 171443.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132789.713287                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.628195                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14335084                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         49948.027875                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.020425                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.039913                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.567857                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000040                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.007890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003062                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.010993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        114681135                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       114681135                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30276                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26704                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30276                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86479                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1939776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        836                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31137                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007419                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.085814                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30906     99.26%     99.26% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               231      0.74%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31137                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23432064                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37904049                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       442353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21328767                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21771120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       442353                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21328767                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21771120                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89561                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1177                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89561                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90739                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    140726241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   7194394248                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7335120489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    140726241                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   7194394248                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7335120489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       443530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21418328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21861859                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       443530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21418328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21861859                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004182                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004182                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004151                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 119563.501274                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 80329.543529                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80837.572477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 119563.501274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 80329.543529                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80837.572477                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    38.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          177                       # number of writebacks
system.cpu1.dcache.writebacks::total              177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        34124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        34124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34124                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55437                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56614                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    140235432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   3760316682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3900552114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    140235432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   3760316682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3900552114                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002588                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002654                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002588                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 119146.501274                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 67830.450457                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68897.306567                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 119146.501274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 67830.450457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68897.306567                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56103                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       255138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10682115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10937253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89435                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    138093303                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   7193033577                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7331126880                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       256294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10771550                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11027844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 119457.874567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 80427.501280                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80925.554194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        34124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56467                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    137611251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   3759008553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3896619804                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004510                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 119040.874567                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 67961.319683                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69007.027184                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       187215                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10833867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2632938                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1360671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3993609                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       187236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646778                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10834015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data       125378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 10798.976190                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26983.844595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2624181                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1308129                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3932310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data       124961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 10381.976190                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26750.408163                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.271239                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21827735                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56615                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           385.546852                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000496                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.409398                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     8.861345                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.017307                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.020061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        174951487                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       174951487                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           58                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26543                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26601                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           58                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26543                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26601                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1119                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28894                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30301                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1119                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           88                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28894                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30301                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     22560534                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    137957778                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     14940276                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   3523852245                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3699310833                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     22560534                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    137957778                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     14940276                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   3523852245                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3699310833                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1177                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           88                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55437                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        56902                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1177                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           88                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55437                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        56902                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.950722                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.521204                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.532512                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.950722                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.521204                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.532512                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 113942.090909                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 123286.664879                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 169775.863636                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 121957.923617                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 122085.437213                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 113942.090909                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 123286.664879                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 169775.863636                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 121957.923617                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 122085.437213                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1119                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28894                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30299                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1119                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28894                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30299                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     22477968                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    137491155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     14903580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   3511803447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3686676150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     22477968                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    137491155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     14903580                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   3511803447                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3686676150                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.950722                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.521204                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.532477                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.950722                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.521204                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.532477                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113525.090909                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 122869.664879                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 169358.863636                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 121540.923617                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 121676.495924                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113525.090909                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 122869.664879                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 169358.863636                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 121540.923617                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 121676.495924                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26205                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          168                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          177                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          168                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          177                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            6                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2589153                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       431178                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      3020331                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.023810                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.168919                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data       123293                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       143726                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 120813.240000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2580396                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       429927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      3010323                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.023810                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162162                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data       122876                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       143309                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 125430.125000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           88                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          287                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     22560534                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     14940276                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     37500810                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          287                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 113942.090909                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 169775.863636                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 130664.843206                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          286                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     22477968                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     14903580                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     37381548                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996516                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 113525.090909                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 169358.863636                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 130704.713287                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           58                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26420                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26478                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28891                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        29989                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    135368625                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3523421067                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3658789692                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1156                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55311                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56467                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.949827                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.522337                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.531089                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 123286.543716                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 121955.663252                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 122004.391343                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1098                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28891                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        29989                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    134910759                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3511373520                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3646284279                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.949827                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.522337                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.531089                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 122869.543716                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 121538.663252                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121587.391343                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          76.164879                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            112959                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30301                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.727897                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003607                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.020425                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.677211                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    10.200303                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.188083                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    65.075250                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000165                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002490                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.015888                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.018595                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1081                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2437                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1837741                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1837741                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        56754                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82354                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          287                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56467                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       169333                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           169907                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3634688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3653056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26436                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83338                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006432                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.079940                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             82802     99.36%     99.36% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               536      0.64%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83338                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47269869                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     70824114                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       357786                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  26967784482                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  26967784482                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  26967784482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1320319492098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        66176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        71616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data       748928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1847744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2774912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         1034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data        11702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             4746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       628899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2453891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       469894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2655613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst       182737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data     27771210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       208842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     68516715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102897292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         4746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       628899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       469894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst       182737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       208842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1497490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         2373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 2373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            4746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       628899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2453891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       469894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2657986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst       182737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data     27771210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       208842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     68516715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102899665                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
