m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/video_ip_sim_qsys/testbench/video_ip_sim_qsys_tb/simulation
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 7Y6gi@ZHb3Tj9V[FlU6c@3
!s110 1675964694
!i10b 1
!s100 g7U>YPHMEA_[CDVd`Y::l0
Ig=iOln9LNo<==Bo_[R0OK0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
R0
w1675961361
8../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv
F../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1675964694.000000
!s107 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|video_ip_sim_qsys_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm
tCvgOpt 0
