- en: <!--yml
  prefs: []
  type: TYPE_NORMAL
- en: 'category: 未分类'
  prefs: []
  type: TYPE_NORMAL
- en: 'date: 2024-05-27 13:13:54'
  prefs: []
  type: TYPE_NORMAL
- en: -->
  prefs: []
  type: TYPE_NORMAL
- en: 1800-2023 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification,
    and Verification Language | IEEE Standard | IEEE Xplore
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: 来源：[https://ieeexplore.ieee.org/document/10458102](https://ieeexplore.ieee.org/document/10458102)
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: A not-for-profit organization, IEEE is the world's largest technical professional
    organization dedicated to advancing technology for the benefit of humanity.
  prefs: []
  type: TYPE_NORMAL
- en: © Copyright 2024 IEEE - All rights reserved. Use of this web site signifies
    your agreement to the terms and conditions.
  prefs: []
  type: TYPE_NORMAL
