# Synopsys Constraint Checker(syntax only), version map201409latrcp1, Build 005R, built Feb 11 2015
# Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Tue Dec 29 11:32:53 2015


##### DESIGN INFO #######################################################

Top View:                "UniboardTop"
Constraint File(s):      "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/constraints.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                        Requested     Requested     Clock        Clock              
Clock                                        Frequency     Period        Type         Group              
---------------------------------------------------------------------------------------------------------
ClockDividerP_12s_1|clk_o_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
clk_12MHz                                    12.0 MHz      83.000        declared     default_clkgroup   
=========================================================================================================
