#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 10 22:58:33 2021
# Process ID: 10462
# Current directory: /home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steve/Desktop/capstone/test_vivado/pynq_training/single_layer_nn/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steve/Desktop/capstone/test_vivado/pynq_training/mlp/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steve/Desktop/capstone/test_vivado/pynq_training/mlp_sigmoid/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10497
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2727.707 ; gain = 30.902 ; free physical = 150 ; free virtual = 5043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_7' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_axi_dma_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_7' (1#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_axi_dma_0_7_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_7' is unconnected for instance 'axi_dma_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_7' is unconnected for instance 'axi_dma_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_7' is unconnected for instance 'axi_dma_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_7' is unconnected for instance 'axi_dma_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_7' is unconnected for instance 'axi_dma_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_7' has 64 connections declared, but only 59 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:151]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_8' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_axi_smc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_8' (2#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_axi_smc_8_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_8' is unconnected for instance 'axi_smc' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:211]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_1_axi_smc_8' is unconnected for instance 'axi_smc' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:211]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_8' is unconnected for instance 'axi_smc' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:211]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_8' has 60 connections declared, but only 57 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:211]
INFO: [Synth 8-6157] synthesizing module 'design_1_mlp_sigmoid_0_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_mlp_sigmoid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mlp_sigmoid_0_0' (3#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_mlp_sigmoid_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXIS_TSTRB' of module 'design_1_mlp_sigmoid_0_0' is unconnected for instance 'mlp_sigmoid_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7023] instance 'mlp_sigmoid_0' of module 'design_1_mlp_sigmoid_0_0' has 14 connections declared, but only 13 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:269]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_8' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1040]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (4#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1040]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1312]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (5#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1439]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 34 connections declared, but only 33 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1439]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (6#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1312]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1475]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (7#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1626]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 40 connections declared, but only 39 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1626]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (8#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1475]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1011]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (256) of module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1028]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1029]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_0' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:1032]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 74 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:963]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_8' (10#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:451]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_7' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_rst_ps8_0_100M_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_7' (11#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_rst_ps8_0_100M_7_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_7' is unconnected for instance 'rst_ps8_0_100M' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:358]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_7' is unconnected for instance 'rst_ps8_0_100M' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:358]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_7' is unconnected for instance 'rst_ps8_0_100M' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:358]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_7' is unconnected for instance 'rst_ps8_0_100M' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:358]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_7' has 10 connections declared, but only 6 given [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_2' [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_zynq_ultra_ps_e_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_2' (12#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/.Xil/Vivado-10462-steve/realtime/design_1_zynq_ultra_ps_e_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (13#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (14#1) [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2774.613 ; gain = 77.809 ; free physical = 971 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.457 ; gain = 96.652 ; free physical = 982 ; free virtual = 5850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.457 ; gain = 96.652 ; free physical = 982 ; free virtual = 5850
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.457 ; gain = 0.000 ; free physical = 976 ; free virtual = 5844
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_2/design_1_zynq_ultra_ps_e_0_2/design_1_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_2/design_1_zynq_ultra_ps_e_0_2/design_1_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_7/design_1_axi_dma_0_7/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_7/design_1_axi_dma_0_7/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_axi_smc_8/design_1_axi_smc_8/design_1_axi_smc_8_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_axi_smc_8/design_1_axi_smc_8/design_1_axi_smc_8_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_mlp_sigmoid_0_0/design_1_mlp_sigmoid_0_0/design_1_mlp_sigmoid_0_0_in_context.xdc] for cell 'design_1_i/mlp_sigmoid_0'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_mlp_sigmoid_0_0/design_1_mlp_sigmoid_0_0/design_1_mlp_sigmoid_0_0_in_context.xdc] for cell 'design_1_i/mlp_sigmoid_0'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_7/design_1_rst_ps8_0_100M_7/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_7/design_1_rst_ps8_0_100M_7/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.332 ; gain = 0.000 ; free physical = 895 ; free virtual = 5763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.332 ; gain = 0.000 ; free physical = 895 ; free virtual = 5763
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.332 ; gain = 177.527 ; free physical = 956 ; free virtual = 5824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.332 ; gain = 177.527 ; free physical = 956 ; free virtual = 5824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mlp_sigmoid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.332 ; gain = 177.527 ; free physical = 956 ; free virtual = 5824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.332 ; gain = 177.527 ; free physical = 959 ; free virtual = 5828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.332 ; gain = 177.527 ; free physical = 946 ; free virtual = 5819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3324.645 ; gain = 627.840 ; free physical = 341 ; free virtual = 5242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3324.645 ; gain = 627.840 ; free physical = 341 ; free virtual = 5242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3343.676 ; gain = 646.871 ; free physical = 359 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_us_0           |         1|
|3     |design_1_auto_us_1           |         1|
|4     |design_1_axi_dma_0_7         |         1|
|5     |design_1_axi_smc_8           |         1|
|6     |design_1_mlp_sigmoid_0_0     |         1|
|7     |design_1_rst_ps8_0_100M_7    |         1|
|8     |design_1_zynq_ultra_ps_e_0_2 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_us           |     2|
|3     |design_1_axi_dma_0         |     1|
|4     |design_1_axi_smc           |     1|
|5     |design_1_mlp_sigmoid_0     |     1|
|6     |design_1_rst_ps8_0_100M    |     1|
|7     |design_1_xbar              |     1|
|8     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.613 ; gain = 652.809 ; free physical = 370 ; free virtual = 5251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3349.613 ; gain = 571.934 ; free physical = 407 ; free virtual = 5287
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3349.621 ; gain = 652.809 ; free physical = 407 ; free virtual = 5288
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3349.621 ; gain = 0.000 ; free physical = 407 ; free virtual = 5288
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.363 ; gain = 0.000 ; free physical = 433 ; free virtual = 5313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3391.301 ; gain = 986.734 ; free physical = 568 ; free virtual = 5449
INFO: [Common 17-1381] The checkpoint '/home/steve/Desktop/capstone/test_vivado/test_9_streammul/test_9_streammul.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 22:59:25 2021...
