{"vcs1":{"timestamp_begin":1684262555.839114008, "rt":1.27, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262557.194949980, "rt":1.22, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1684262558.490759714, "rt":0.51, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262555.205231715}
{"VCS_COMP_START_TIME": 1684262555.205231715}
{"VCS_COMP_END_TIME": 1684262560.470821215}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211968}}
