Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/ --output-directory=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/ --report-file=bsf:/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.qsys
Progress: Loading amm_master_example/amm_master_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding master_template_0 [master_template 1.0]
Progress: Parameterizing module master_template_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/ --output-directory=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.sopcinfo --report-file=html:/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.html --report-file=qip:/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.qip --report-file=cmp:/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys.qsys --language=VERILOG
Progress: Loading amm_master_example/amm_master_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding master_template_0 [master_template 1.0]
Progress: Parameterizing module master_template_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: amm_master_qsys: Generating amm_master_qsys "amm_master_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Info: new_sdram_controller_0: Starting RTL generation for module 'amm_master_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /package/eda/altera/altera13.0sp1/quartus/linux/perl/bin/perl -I /package/eda/altera/altera13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_new_sdram_controller_0 --dir=/tmp/alt6367_3811923531655214432.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/package/eda/altera/altera13.0sp1/quartus --verilog --config=/tmp/alt6367_3811923531655214432.dir/0003_new_sdram_controller_0_gen//amm_master_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'amm_master_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "amm_master_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: master_template_0: "amm_master_qsys" instantiated master_template "master_template_0"
Info: master_template_0_avalon_master_translator: "amm_master_qsys" instantiated altera_merlin_master_translator "master_template_0_avalon_master_translator"
Info: new_sdram_controller_0_s1_translator: "amm_master_qsys" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info: rst_controller: "amm_master_qsys" instantiated altera_reset_controller "rst_controller"
Info: amm_master_qsys: Done amm_master_qsys" with 6 modules, 12 files, 139342 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
