
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                         12.50   17.15 v input external delay
                  0.00    0.00   17.15 v wb_rst_i (in)
     1    0.17                           wb_rst_i (net)
                  0.20    0.10   17.25 v mprj/wb_rst_i (user_proj_example)
                                 17.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.33                           wb_clk_i (net)
                  0.87    0.14    5.71 ^ mprj/clk (user_proj_example)
                          0.25    5.96   clock uncertainty
                          0.00    5.96   clock reconvergence pessimism
                          6.40   12.36   library hold time
                                 12.36   data required time
-----------------------------------------------------------------------------
                                 12.36   data required time
                                -17.25   data arrival time
-----------------------------------------------------------------------------
                                  4.89   slack (MET)



