
*** Running vivado
    with args -log sccomp_dataflow.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sccomp_dataflow.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sccomp_dataflow.tcl -notrace
Command: synth_design -top sccomp_dataflow -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 306.563 ; gain = 99.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow.v:24]
INFO: [Synth 8-638] synthesizing module 'IMEM' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [D:/vivado_projects/CPU54/CPU54.runs/synth_1/.Xil/Vivado-42176-LAPTOP-PHQGBIQQ/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (1#1) [D:/vivado_projects/CPU54/CPU54.runs/synth_1/.Xil/Vivado-42176-LAPTOP-PHQGBIQQ/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (2#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'DMEM' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (3#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAL bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MTLO bound to: 6'b100010 
	Parameter MFHI bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MULT bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Decoder.v:23]
	Parameter ADD_OPE bound to: 6'b100000 
	Parameter ADDU_OPE bound to: 6'b100001 
	Parameter SUB_OPE bound to: 6'b100010 
	Parameter SUBU_OPE bound to: 6'b100011 
	Parameter AND_OPE bound to: 6'b100100 
	Parameter OR_OPE bound to: 6'b100101 
	Parameter XOR_OPE bound to: 6'b100110 
	Parameter NOR_OPE bound to: 6'b100111 
	Parameter SLT_OPE bound to: 6'b101010 
	Parameter SLTU_OPE bound to: 6'b101011 
	Parameter SLL_OPE bound to: 6'b000000 
	Parameter SRL_OPE bound to: 6'b000010 
	Parameter SRA_OPE bound to: 6'b000011 
	Parameter SLLV_OPE bound to: 6'b000100 
	Parameter SRLV_OPE bound to: 6'b000110 
	Parameter SRAV_OPE bound to: 6'b000111 
	Parameter JR_OPE bound to: 6'b001000 
	Parameter ADDI_OPE bound to: 6'b001000 
	Parameter ADDIU_OPE bound to: 6'b001001 
	Parameter ANDI_OPE bound to: 6'b001100 
	Parameter ORI_OPE bound to: 6'b001101 
	Parameter XORI_OPE bound to: 6'b001110 
	Parameter LW_OPE bound to: 6'b100011 
	Parameter SW_OPE bound to: 6'b101011 
	Parameter BEQ_OPE bound to: 6'b000100 
	Parameter BNE_OPE bound to: 6'b000101 
	Parameter SLTI_OPE bound to: 6'b001010 
	Parameter SLTIU_OPE bound to: 6'b001011 
	Parameter LUI_OPE bound to: 6'b001111 
	Parameter J_OPE bound to: 6'b000010 
	Parameter JAL_OPE bound to: 6'b000011 
	Parameter CLZ_OPE bound to: 6'b100000 
	Parameter JALR_OPE bound to: 6'b001001 
	Parameter MTHI_OPE bound to: 6'b010001 
	Parameter MFHI_OPE bound to: 6'b010000 
	Parameter MTLO_OPE bound to: 6'b010011 
	Parameter MFLO_OPE bound to: 6'b010010 
	Parameter SB_OPE bound to: 6'b101000 
	Parameter SH_OPE bound to: 6'b101001 
	Parameter LB_OPE bound to: 6'b100000 
	Parameter LH_OPE bound to: 6'b100001 
	Parameter LBU_OPE bound to: 6'b100100 
	Parameter LHU_OPE bound to: 6'b100101 
	Parameter ERET_OPE bound to: 6'b011000 
	Parameter BREAK_OPE bound to: 6'b001101 
	Parameter SYSCALL_OPE bound to: 6'b001100 
	Parameter TEQ_OPE bound to: 6'b110100 
	Parameter MFC0_OPE bound to: 5'b00000 
	Parameter MTC0_OPE bound to: 5'b00100 
	Parameter MULT_OPE bound to: 6'b011000 
	Parameter MULTU_OPE bound to: 6'b011001 
	Parameter DIV_OPE bound to: 6'b011010 
	Parameter DIVU_OPE bound to: 6'b011011 
	Parameter BGEZ_OPE bound to: 6'b000001 
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAL bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MTLO bound to: 6'b100010 
	Parameter MFHI bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MULT bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
INFO: [Synth 8-256] done synthesizing module 'Decoder' (4#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Controler' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Controller.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAL bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MTLO bound to: 6'b100010 
	Parameter MFHI bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MULT bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
INFO: [Synth 8-256] done synthesizing module 'Controler' (5#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/ALU.v:23]
	Parameter ADDU bound to: 4'b0000 
	Parameter ADD bound to: 4'b0010 
	Parameter SUBU bound to: 4'b0001 
	Parameter SUB bound to: 4'b0011 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter XOR bound to: 4'b0110 
	Parameter NOR bound to: 4'b0111 
	Parameter LUI1 bound to: 4'b1000 
	Parameter LUI2 bound to: 4'b1001 
	Parameter SLT bound to: 4'b1011 
	Parameter SLTU bound to: 4'b1010 
	Parameter SRA bound to: 4'b1100 
	Parameter SLL bound to: 4'b1110 
	Parameter SLA bound to: 4'b1111 
	Parameter SRL bound to: 4'b1101 
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[31] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[30] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[29] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[28] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[27] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[26] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[25] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[24] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[23] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[22] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[21] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[20] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[19] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[18] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[17] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[16] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[15] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[14] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[13] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[12] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[11] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[10] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[9] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[8] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[7] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[6] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[5] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[4] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[3] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[2] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[1] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[0] in module regfile. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:39]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/PC.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register pc_reg_reg in module PC. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/PC.v:34]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'HI_LO' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/HI_LO.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register HI_reg in module HI_LO. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/HI_LO.v:38]
INFO: [Synth 8-256] done synthesizing module 'HI_LO' (9#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/HI_LO.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX' (10#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'DIV' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/DIV.v:23]
INFO: [Synth 8-256] done synthesizing module 'DIV' (11#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/DIV.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUL' (12#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:23]
	Parameter SYSCALL bound to: 5'b01000 
	Parameter BREAK bound to: 5'b01001 
	Parameter TEQ bound to: 5'b01101 
	Parameter STATUS bound to: 4'b1100 
	Parameter CAUSE bound to: 4'b1101 
	Parameter EPC bound to: 4'b1110 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[31] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[30] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[29] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[28] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[27] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[26] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[25] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[24] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[23] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[22] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[21] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[20] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[19] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[18] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[17] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[16] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[15] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[14] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[13] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[12] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[11] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[10] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[9] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[8] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[7] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[6] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[5] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[4] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[3] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[2] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[1] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cp0_reg_reg[0] in module CP0. [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:51]
INFO: [Synth 8-256] done synthesizing module 'CP0' (13#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-638] synthesizing module 'CLZ' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CLZ.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLZ' (14#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CLZ.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu' (15#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (16#1) [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow.v:24]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[31]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[30]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[29]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[28]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[27]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[26]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[25]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[24]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[23]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[22]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[21]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[20]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[19]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[18]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[17]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[16]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[15]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[13]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[12]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[11]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[10]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[9]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[8]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[7]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[6]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design Controler has unconnected port mux[0]
WARNING: [Synth 8-3331] design Controler has unconnected port op_flags[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 347.480 ; gain = 140.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[31] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[30] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[29] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[28] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[27] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[26] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[25] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[24] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[23] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[22] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[21] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[20] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[19] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[18] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[17] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[16] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[15] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[14] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[13] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[12] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[11] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[10] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[9] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[8] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[7] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[6] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[5] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[4] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[3] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[2] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[1] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line6[0] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[31] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[30] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[29] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[28] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[27] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[26] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[25] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[24] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[23] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[22] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[21] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[20] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[19] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[18] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[17] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[16] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[15] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[14] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[13] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[12] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[11] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[10] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[9] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[8] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[7] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[6] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[5] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[4] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[3] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[2] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[1] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX6_1:line7[0] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:328]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[31] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[30] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[29] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[28] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[27] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[26] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[25] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[24] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[23] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[22] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[21] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[20] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[19] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[18] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[17] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[16] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[15] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[14] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[13] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[12] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[11] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[10] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[9] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[8] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[7] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[6] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[5] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[4] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[3] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[2] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[1] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line4[0] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line7[31] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line7[30] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line7[29] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
WARNING: [Synth 8-3295] tying undriven pin MUX7_1:line7[28] to constant 0 [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/CPU.v:341]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 347.480 ; gain = 140.086
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_1' instantiated as 'imem/imem' [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/IMEM.v:28]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_projects/CPU54/CPU54.runs/synth_1/.Xil/Vivado-42176-LAPTOP-PHQGBIQQ/dcp/dist_mem_gen_1_in_context.xdc] for cell 'imem/imem'
Finished Parsing XDC File [D:/vivado_projects/CPU54/CPU54.runs/synth_1/.Xil/Vivado-42176-LAPTOP-PHQGBIQQ/dcp/dist_mem_gen_1_in_context.xdc] for cell 'imem/imem'
Parsing XDC File [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_seg[0]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'o_seg[1]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'o_seg[2]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'o_seg[3]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'o_seg[4]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'o_seg[5]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'o_seg[6]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'o_seg[7]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'o_sel[0]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'o_sel[1]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'o_sel[2]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'o_sel[3]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'o_sel[4]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'o_sel[5]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'o_sel[6]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'o_sel[7]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'o_sel[7]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'o_sel[6]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'o_sel[5]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'o_sel[4]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'o_sel[3]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'o_sel[2]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'o_sel[1]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'o_sel[0]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'o_seg[7]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'o_seg[6]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'o_seg[5]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'o_seg[4]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'o_seg[3]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'o_seg[2]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'o_seg[1]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'o_seg[0]'. [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc:39]
Finished Parsing XDC File [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sccomp_dataflow_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_projects/CPU54/CPU54.srcs/constrs_1/new/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sccomp_dataflow_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sccomp_dataflow_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 660.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_flags_42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cause1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "R" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/MUL.v:47]
INFO: [Synth 8-5546] ROM "cp0_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 26    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 140   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DMEM 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 75    
Module Controler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module DIV 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module CP0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 3     
Module CLZ 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_flags_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_flags_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[31]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[30]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[29]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[28]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[27]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[26]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[25]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[24]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[23]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[22]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[21]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[20]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[19]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[18]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[17]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[16]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[15]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[13]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[12]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[11]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[10]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[9]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[8]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[7]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[6]
WARNING: [Synth 8-3331] design CP0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design DIV has unconnected port sign_flag
WARNING: [Synth 8-3331] design Controler has unconnected port mux[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 660.859 ; gain = 453.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------+-----------+----------------------+---------------+
|Module Name     | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+----------------+---------------+-----------+----------------------+---------------+
|sccomp_dataflow | dmem/dmem_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+----------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MUL         | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MUL         | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 660.859 ; gain = 453.465
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 660.859 ; gain = 453.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 690.617 ; gain = 483.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 717.750 ; gain = 510.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 761.328 ; gain = 553.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:07 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:07 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:07 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_1 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   656|
|4     |DSP48E1        |     4|
|5     |LUT1           |   195|
|6     |LUT2           |   794|
|7     |LUT3           |  2215|
|8     |LUT4           |   216|
|9     |LUT5           |   356|
|10    |LUT6           |  1619|
|11    |MUXF7          |   430|
|12    |MUXF8          |     1|
|13    |RAM32M         |    18|
|14    |FDCE           |    32|
|15    |FDRE           |  2111|
|16    |FDSE           |     1|
|17    |IBUF           |     2|
|18    |OBUF           |    64|
+------+---------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |  8747|
|2     |  dmem         |DMEM    |    34|
|3     |  imem         |IMEM    |  1486|
|4     |  sccpu        |cpu     |  7158|
|5     |    CP0_inst   |CP0     |  1531|
|6     |    DIV_inst   |DIV     |  2676|
|7     |    HI_LO_inst |HI_LO   |    65|
|8     |    MUL_inst   |MUL     |    74|
|9     |    MUX6_1     |MUX     |    64|
|10    |    MUX7_1     |MUX_0   |    98|
|11    |    PC_inst    |PC      |   115|
|12    |    cpu_ref    |regfile |  2531|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 761.328 ; gain = 553.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 761.328 ; gain = 211.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 761.328 ; gain = 553.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 2162 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 192 Warnings, 66 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:07 . Memory (MB): peak = 761.328 ; gain = 529.953
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 761.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 09:36:38 2024...
