m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/OLAOLUWA/Documents/rgb_to_gray/simulation
Eir_lcd_main
Z0 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
32
Z3 !s110 1716538579
!i10b 1
Z4 w1712659484
!i122 313
Z5 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation
Z6 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/ir_lcd_main.vhd
Z7 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/ir_lcd_main.vhd
l0
L14 1
VR[1aJSfLU6l1TIEJJa_1E1
!s100 9O<R2;QB``OXA@T1[BgQ81
Z8 OV;C;2020.1;71
Z9 !s108 1716538578.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/ir_lcd_main.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/ir_lcd_main.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Air_lcd_main_rtl
Z14 DEx4 work 10 lcd_driver 0 22 8zZz`h[YW1:j_cPZB4gN^0
Z15 DEx4 work 20 tl1838_lcd_interface 0 22 YN`jmY[4UUl8^LWb`9gUi3
Z16 DEx4 work 14 tl1838_decoder 0 22 B8TAX6G]cSS@f]XkOVAiI1
R0
R1
R2
Z17 DEx4 work 11 ir_lcd_main 0 22 R[1aJSfLU6l1TIEJJa_1E1
32
R3
!i10b 1
!i122 313
l36
L25 31
V;1G78z0z5aCHP5K1Um7Cc0
!s100 KIe7JK2?Ka683Q@zUM5Bb2
R8
R9
R10
R11
!i113 1
R12
R13
Eir_lcd_main_tb
Z18 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z19 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R0
R1
R2
32
Z20 !s110 1716538577
!i10b 1
Z21 w1716538489
!i122 305
R5
Z22 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd
Z23 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd
l0
L9 1
VGlDe25AZTEBRClPh3zFHO2
!s100 h]?<Hm<VeJPYLK4FgRL>U3
R8
Z24 !s108 1716538577.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd|
Z26 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd|
!i113 1
R12
R13
Air_lcd_main_behav
R17
R18
R19
R0
R1
R2
DEx4 work 14 ir_lcd_main_tb 0 22 GlDe25AZTEBRClPh3zFHO2
32
R20
!i10b 1
!i122 305
l26
L12 172
VdzDki0_;jFJa=YQ_O1J]S2
!s100 YQ;A6EgJdm9X[b?c?[zmD3
R8
R24
R25
R26
!i113 1
R12
R13
Elcd_driver
R0
R1
R2
32
Z27 !s110 1716538578
!i10b 1
Z28 w1714329686
!i122 310
R5
Z29 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/lcd_driver.vhd
Z30 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/lcd_driver.vhd
l0
L8 1
V8zZz`h[YW1:j_cPZB4gN^0
!s100 `=DT9^AYB]RDN4;342M`b3
R8
R9
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/lcd_driver.vhd|
Z32 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/lcd_driver.vhd|
!i113 1
R12
R13
Alcd_driver_rtl
R0
R1
R2
R14
32
R27
!i10b 1
!i122 310
l60
L20 171
VD?<YglRFRnfNd6ga82::12
!s100 N^YV^z=6kffC>6^oU3f=c1
R8
R9
R31
R32
!i113 1
R12
R13
Elcd_driver_tb
R18
R19
R0
R1
R2
32
R20
!i10b 1
Z33 w1716538444
!i122 306
R5
Z34 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd
Z35 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd
l0
L9 1
VYXb^3^znKQREG6Lh43z@D3
!s100 M>AMZcm];[YBNL@X_IZK20
R8
R24
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd|
Z37 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd|
!i113 1
R12
R13
Alcd_driver_behav
R14
R18
R19
R0
R1
R2
DEx4 work 13 lcd_driver_tb 0 22 YXb^3^znKQREG6Lh43z@D3
32
R20
!i10b 1
!i122 306
l23
L12 118
VZ54W5jW[j;dYY0mJ`fI5H1
!s100 UdHNdZWDM@O99z?_5@`GH2
R8
R24
R36
R37
!i113 1
R12
R13
Ppack_tb
R0
R1
R2
32
b1
R20
!i10b 1
!i122 307
w1711661093
R5
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R8
b1
R24
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R18
R0
R1
R2
32
R20
!i10b 1
!i122 307
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R8
R24
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Etl1838_decoder
R0
R1
R2
32
R27
!i10b 1
Z38 w1714342421
!i122 311
R5
Z39 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_decoder.vhd
Z40 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_decoder.vhd
l0
L22 1
VB8TAX6G]cSS@f]XkOVAiI1
!s100 lOk2>>02iQ17;z;Dzo`R81
R8
R9
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_decoder.vhd|
Z42 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_decoder.vhd|
!i113 1
R12
R13
Atl1838_decoder_rtl
R0
R1
R2
R16
32
R27
!i10b 1
!i122 311
l62
L31 137
VEUa>?LUDBYHkRM07<z>9?1
!s100 2oWn^XdeYgZOZb_^4^e_E3
R8
R9
R41
R42
!i113 1
R12
R13
Etl1838_decoder_tb
R18
R19
R0
R1
R2
32
R27
!i10b 1
Z43 w1716538414
!i122 308
R5
Z44 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd
Z45 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd
l0
L9 1
VN@U5MSUKE@5?I?oSzU:Ha2
!s100 Mcbbc9<a0am@mH<IDfi>82
R8
R9
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd|
Z47 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd|
!i113 1
R12
R13
Atl1838_decoder_behav
R16
R18
R19
R0
R1
R2
DEx4 work 17 tl1838_decoder_tb 0 22 N@U5MSUKE@5?I?oSzU:Ha2
32
R27
!i10b 1
!i122 308
l21
L12 164
VhknfN6Nod>jhEcbFkLU^f2
!s100 ;V45]k:Z`ddY59CEz[XDW2
R8
R9
R46
R47
!i113 1
R12
R13
Etl1838_lcd_interface
R0
R1
R2
32
R27
!i10b 1
Z48 w1712343930
!i122 312
R5
Z49 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd
Z50 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd
l0
L7 1
VYN`jmY[4UUl8^LWb`9gUi3
!s100 ZLFzR5M=h[GKWE5bNi5il2
R8
R9
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd|
Z52 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd|
!i113 1
R12
R13
Atl1838_lcd_interface_rtl
R0
R1
R2
R15
32
R27
!i10b 1
!i122 312
l46
L14 62
VXO17nmJcZH@Oaj3f7fXoA3
!s100 mS948iJnmQ[K0LN`@dB2O3
R8
R9
R51
R52
!i113 1
R12
R13
Etl1838_lcd_interface_tb
R18
R19
R0
R1
R2
32
R27
!i10b 1
Z53 w1716538385
!i122 309
R5
Z54 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd
Z55 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd
l0
L9 1
VAMV4mJ1QIi6m;6bbYQBiJ1
!s100 hn6el6H3E4]_bX<<_zZ3f1
R8
R9
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd|
Z57 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P07_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd|
!i113 1
R12
R13
Atl1838_lcd_interface_behav
R15
R18
R19
R0
R1
R2
DEx4 work 23 tl1838_lcd_interface_tb 0 22 AMV4mJ1QIi6m;6bbYQBiJ1
32
R27
!i10b 1
!i122 309
l19
L12 110
V2gNM=>[7EWgFmZEl8T:VX2
!s100 ?EOM?;POAWzIVo4bAY_mT0
R8
R9
R56
R57
!i113 1
R12
R13
