============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.15-s086_1
  Generated on:           Jul 30 2024  08:32:33 pm
  Module:                 syn_tle
  Technology library:     sky130_fd_sc_hs__tt_025C_1v80 1.0000000000
  Operating conditions:   typ 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                 Pin                                  Type              Fanout  Load Slew Delay Arrival   
                                                                                (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------------
(clock CLK_IN)                               launch                                                   0 R 
mma
  gen_tree_adder_gen_column_block_0_gen_row_block_6_tree_add
    gen_layer_2_binary_tree_adder_layer
      genblk1_1_add
        add_9_17_retime_s1_1433_reg/CLK                                              2000    +0       0 R 
        add_9_17_retime_s1_1433_reg/Q        sky130_fd_sc_hs__dfxtp_4        2  18.8   35  +306     306 F 
        add_9_17_g2607/B                                                                     +0     306   
        add_9_17_g2607/Y                     sky130_fd_sc_hs__xnor2_2        3  13.8   72  +135     441 F 
        g970/A_N                                                                             +0     441   
        g970/Y                               sky130_fd_sc_hs__nand3b_1      19 107.7  763  +631    1072 F 
        g966/A1                                                                              +0    1072   
        g966/X                               sky130_fd_sc_hs__a21o_4         1   6.4   40  +322    1394 F 
      genblk1_1_add/sum[0] 
    gen_layer_2_binary_tree_adder_layer/outputs[1][0] 
    gen_layer_3_binary_tree_adder_layer/inputs[1][0] 
      genblk1_0_add/b[0] 
        add_9_17_g2745/A                                                                     +0    1395   
        add_9_17_g2745/COUT                  sky130_fd_sc_hs__ha_2           1   9.4   38  +138    1533 F 
        add_9_17_g2744/CIN                                                                   +0    1533   
        add_9_17_g2744/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +229    1762 F 
        add_9_17_g2743/CIN                                                                   +0    1762   
        add_9_17_g2743/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    1997 F 
        add_9_17_g2742/CIN                                                                   +0    1997   
        add_9_17_g2742/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    2232 F 
        add_9_17_g2741/CIN                                                                   +0    2232   
        add_9_17_g2741/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    2466 F 
        add_9_17_g2740/CIN                                                                   +0    2466   
        add_9_17_g2740/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    2701 F 
        add_9_17_g2739/CIN                                                                   +0    2701   
        add_9_17_g2739/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    2935 F 
        add_9_17_g2738/CIN                                                                   +0    2935   
        add_9_17_g2738/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    3170 F 
        add_9_17_g2737/CIN                                                                   +0    3170   
        add_9_17_g2737/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    3404 F 
        add_9_17_g2736/CIN                                                                   +0    3405   
        add_9_17_g2736/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    3639 F 
        add_9_17_g2735/CIN                                                                   +0    3639   
        add_9_17_g2735/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    3874 F 
        add_9_17_g2734/CIN                                                                   +0    3874   
        add_9_17_g2734/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    4108 F 
        add_9_17_g2733/CIN                                                                   +0    4108   
        add_9_17_g2733/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    4343 F 
        add_9_17_g2732/CIN                                                                   +0    4343   
        add_9_17_g2732/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    4578 F 
        add_9_17_g2731/CIN                                                                   +0    4578   
        add_9_17_g2731/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    4812 F 
        add_9_17_g2730/CIN                                                                   +0    4812   
        add_9_17_g2730/COUT                  sky130_fd_sc_hs__fa_2           1   9.4   57  +234    5047 F 
        add_9_17_g2729/CIN                                                                   +0    5047   
        add_9_17_g2729/SUM                   sky130_fd_sc_hs__fa_2           1   3.3   35  +325    5371 R 
        add_9_17_retime_s2_284_reg/D    <<<  sky130_fd_sc_hs__dfxtp_4                        +0    5371   
        add_9_17_retime_s2_284_reg/CLK       setup                                   2000  +106    5478 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_IN)                               capture                                              10000 R 
                                             uncertainty                                  -2000    8000 R 
----------------------------------------------------------------------------------------------------------
Cost Group   : 'CLK_IN' (path_group 'CLK_IN')
Timing slack :    2522ps 
Start-point  : mma/gen_tree_adder_gen_column_block_0_gen_row_block_6_tree_add/gen_layer_2_binary_tree_adder_layer/genblk1_1_add/add_9_17_retime_s1_1433_reg/CLK
End-point    : mma/gen_tree_adder_gen_column_block_0_gen_row_block_6_tree_add/gen_layer_3_binary_tree_adder_layer/genblk1_0_add/add_9_17_retime_s2_284_reg/D

