// Copyright 2020 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include "snrt.h"

#include "data.h"

void snax_mac_launch(){
    // Write start CSR to launch accelerator
    write_csr(0x3c0, 0);
}

void snax_mac_sw_barrier(){
    // poll csr 0x3c3 until HWPE MAC accelerator is finished
    while (read_csr(0x3c3)) {};
}

void snax_mac_sw_clear(){
    // poll csr 0x3c3 until HWPE MAC accelerator is finished
    write_csr(0x3c5, 0);
    asm volatile("nop\n");
    asm volatile("nop\n");
    asm volatile("nop\n");
}

void snax_mac_setup_simple_mult(uint32_t* a, uint32_t* b,
                                uint32_t* o, uint32_t vector_length){
    /* Setup the hwpe_mac accelerator in simple_mult mode.
     * This computes the product A*B in 32 bits and stores it starting
     * from the pointer given by O
     * args:
     *  a: pointer in TCDM (L1) to vector A
     *  b: pointer in TCDM (L1) to vector B
     *  o: pointer in TCDM (L1) to where output O must be stored
     *  vector_length: length of A,B and O
     * */

    // Set addresses
    write_csr(0x3d0, (uint32_t)a);
    write_csr(0x3d1, (uint32_t)b);
    write_csr(0x3d3, (uint32_t)o);

    // Set configs
    write_csr(0x3d4, 1);   // Number of iterations
    write_csr(0x3d5, vector_length);  // Vector length
    write_csr(0x3d6, 1);   // Set simple multiplication
}


void cpu_simple_mult(uint32_t* a, uint32_t* b,
                     uint32_t* o, uint32_t vector_length){
    for (uint32_t i = 0; i < vector_length; i++) {
        o[i] = a[i] * b[i];
    };
}

int check_simple_mult(uint32_t* output, uint32_t* output_golden,
                      uint32_t vector_length){
    /*
     * Compare output to output_golden with length vector_length
     */
    uint32_t err = 0;
    for (uint32_t i = 0; i < vector_length; i++) {
        // Check if output is same as golden output
        if (output[i] != output_golden[i]) {
            err++;
        };
    };
    return err;
}

int main() {

    uint32_t *local_a, *local_b;
    uint32_t *local_o;

    // Allocate space in TCDM
    local_a = (uint32_t *)snrt_l1_next();
    local_b = local_a + VEC_LEN;
    local_o = local_b + VEC_LEN;

    uint32_t dma_pre_load = snrt_mcycle();

    // Use data mover core to bring data from L3 to TCDM
    if (snrt_is_dm_core()) {
        size_t vector_size = VEC_LEN * sizeof(uint32_t);
        snrt_dma_start_1d(local_a, A, vector_size);
        snrt_dma_start_1d(local_b, B, vector_size);
    }

    // Wait until DMA transfer is done
    snrt_cluster_hw_barrier();

    // Read the mcycle CSR (this is our way to mark/delimit a specific
    // code region for benchmarking)
    uint32_t pre_is_compute_core = snrt_mcycle();

    if (snrt_is_compute_core()) {

        // First run
        snax_mac_setup_simple_mult(local_a, local_b, local_o, VEC_LEN);

        snax_mac_launch();

        snax_mac_sw_barrier();

        snax_mac_sw_clear();

        // Second run
        snax_mac_setup_simple_mult(local_a, local_b, local_o, VEC_LEN);

        snax_mac_launch();

        snax_mac_sw_barrier();

        snax_mac_sw_clear();

        // Third run
        snax_mac_setup_simple_mult(local_a, local_b, local_o, VEC_LEN);

        snax_mac_launch();

        snax_mac_sw_barrier();

        snax_mac_sw_clear();

    }

    // Perform correctness check
    int err = 0;
    if (snrt_is_compute_core()){
        err = check_simple_mult(local_o, OUT, VEC_LEN);
        // Compute using CPU multiplier and check
        uint32_t cpu_output[VEC_LEN];
        cpu_simple_mult(local_a, local_b, cpu_output, VEC_LEN);
        // Compare CPU result with golden model
        err += check_simple_mult(cpu_output, OUT, VEC_LEN);
    };
    return err;
}
