{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694821975750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694821975750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 23:52:55 2023 " "Processing started: Fri Sep 15 23:52:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694821975750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694821975750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694821975751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694821975944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694821975945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694821988514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694821988514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694821988515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694821988515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694821988575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box box:inst8 " "Elaborating entity \"box\" for hierarchy \"box:inst8\"" {  } { { "bcd.bdf" "inst8" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 64 400 496 224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694821988580 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "box.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/box.bdf" { { 96 192 240 128 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1694821988580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 88 616 792 104 "a" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694821988981 "|bcd|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 104 616 792 120 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694821988981 "|bcd|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 120 616 792 136 "c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694821988981 "|bcd|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "g VCC " "Pin \"g\" is stuck at VCC" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 184 616 792 200 "g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694821988981 "|bcd|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694821988981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694821989071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694821989071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/lab_cd_gabriel_reale/LAB_CD/lista_4/bcd.bdf" { { 432 -176 -8 448 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694821989108 "|bcd|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694821989108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694821989109 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694821989109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694821989109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694821989116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 23:53:09 2023 " "Processing ended: Fri Sep 15 23:53:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694821989116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694821989116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694821989116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694821989116 ""}
