

================================================================
== Vitis HLS Report for 'histogram_map3'
================================================================
* Date:           Thu Jun  9 19:58:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.727 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1066|     1066|  10.660 us|  10.660 us|  1066|  1066|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57   |histogram_map3_Pipeline_VITIS_LOOP_4_1   |      546|      546|  5.460 us|  5.460 us|  546|  546|       no|
        |grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63  |histogram_map3_Pipeline_VITIS_LOOP_10_2  |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     128|    224|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     178|    383|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63  |histogram_map3_Pipeline_VITIS_LOOP_10_2  |        0|   0|  116|  173|    0|
    |grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57   |histogram_map3_Pipeline_VITIS_LOOP_4_1   |        0|   0|   12|   51|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  128|  224|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  31|          6|    1|          6|
    |ap_done          |   9|          2|    1|          2|
    |hist_address0    |  20|          4|   10|         40|
    |hist_ce0         |  20|          4|    1|          4|
    |hist_ce1         |   9|          2|    1|          2|
    |hist_d0          |  20|          4|   32|        128|
    |hist_we0         |  20|          4|    1|          4|
    |inputA_address0  |  14|          3|    9|         27|
    |inputA_ce0       |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 157|         32|   57|        216|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   5|   0|    5|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63_ap_start_reg  |   1|   0|    1|          0|
    |grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57_ap_start_reg   |   1|   0|    1|          0|
    |old_1_loc_fu_22                                                 |  10|   0|   10|          0|
    |old_reg_103                                                     |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  50|   0|   50|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  histogram_map3|  return value|
|inputA_address0  |  out|    9|   ap_memory|          inputA|         array|
|inputA_ce0       |  out|    1|   ap_memory|          inputA|         array|
|inputA_q0        |   in|   32|   ap_memory|          inputA|         array|
|hist_address0    |  out|   10|   ap_memory|            hist|         array|
|hist_ce0         |  out|    1|   ap_memory|            hist|         array|
|hist_we0         |  out|    1|   ap_memory|            hist|         array|
|hist_d0          |  out|   32|   ap_memory|            hist|         array|
|hist_address1    |  out|   10|   ap_memory|            hist|         array|
|hist_ce1         |  out|    1|   ap_memory|            hist|         array|
|hist_q1          |   in|   32|   ap_memory|            hist|         array|
+-----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%old_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'old_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_map3_Pipeline_VITIS_LOOP_4_1, i32 %hist"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputA_addr = getelementptr i32 %inputA, i64 0, i64 0" [histogram_parallel.cpp:8]   --->   Operation 9 'getelementptr' 'inputA_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (3.25ns)   --->   "%old = load i9 %inputA_addr" [histogram_parallel.cpp:8]   --->   Operation 10 'load' 'old' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_map3_Pipeline_VITIS_LOOP_4_1, i32 %hist"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/2] (3.25ns)   --->   "%old = load i9 %inputA_addr" [histogram_parallel.cpp:8]   --->   Operation 12 'load' 'old' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 13 [2/2] (1.58ns)   --->   "%call_ln8 = call void @histogram_map3_Pipeline_VITIS_LOOP_10_2, i32 %old, i32 %inputA, i32 %hist, i32 %acc_loc, i10 %old_1_loc" [histogram_parallel.cpp:8]   --->   Operation 13 'call' 'call_ln8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln8 = call void @histogram_map3_Pipeline_VITIS_LOOP_10_2, i32 %old, i32 %inputA, i32 %hist, i32 %acc_loc, i10 %old_1_loc" [histogram_parallel.cpp:8]   --->   Operation 14 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 16 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%old_1_loc_load = load i10 %old_1_loc"   --->   Operation 17 'load' 'old_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %old_1_loc_load" [histogram_parallel.cpp:21]   --->   Operation 18 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%hist_addr_1 = getelementptr i32 %hist, i64 0, i64 %zext_ln21" [histogram_parallel.cpp:21]   --->   Operation 19 'getelementptr' 'hist_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %acc_loc_load, i10 %hist_addr_1" [histogram_parallel.cpp:21]   --->   Operation 20 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [histogram_parallel.cpp:22]   --->   Operation 21 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
old_1_loc         (alloca       ) [ 001111]
acc_loc           (alloca       ) [ 001111]
inputA_addr       (getelementptr) [ 001000]
call_ln0          (call         ) [ 000000]
old               (load         ) [ 000110]
call_ln8          (call         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
acc_loc_load      (load         ) [ 000000]
old_1_loc_load    (load         ) [ 000000]
zext_ln21         (zext         ) [ 000000]
hist_addr_1       (getelementptr) [ 000000]
store_ln21        (store        ) [ 000000]
ret_ln22          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_map3_Pipeline_VITIS_LOOP_4_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_map3_Pipeline_VITIS_LOOP_10_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="old_1_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="old_1_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="acc_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="inputA_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputA_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="hist_addr_1_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="10" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr_1/5 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln21_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="0" index="3" bw="32" slack="0"/>
<pin id="68" dir="0" index="4" bw="32" slack="2"/>
<pin id="69" dir="0" index="5" bw="10" slack="2"/>
<pin id="70" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="acc_loc_load_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="4"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="old_1_loc_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="4"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_1_loc_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln21_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="86" class="1005" name="old_1_loc_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="2"/>
<pin id="88" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="old_1_loc "/>
</bind>
</comp>

<comp id="92" class="1005" name="acc_loc_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="98" class="1005" name="inputA_addr_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="1"/>
<pin id="100" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="inputA_addr "/>
</bind>
</comp>

<comp id="103" class="1005" name="old_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="77"><net_src comp="74" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="89"><net_src comp="22" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="63" pin=5"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="26" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="63" pin=4"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="101"><net_src comp="30" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="106"><net_src comp="38" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputA | {}
	Port: hist | {1 2 3 4 5 }
 - Input state : 
	Port: histogram_map3 : inputA | {1 2 3 4 }
	Port: histogram_map3 : hist | {3 4 }
  - Chain level:
	State 1
		old : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln21 : 1
		hist_addr_1 : 2
		store_ln21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   |  grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57 |    0    |    10   |    24   |
|          | grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63 |  3.176  |   127   |    99   |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |                  zext_ln21_fu_81                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  3.176  |   137   |   123   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  acc_loc_reg_92  |   32   |
|inputA_addr_reg_98|    9   |
| old_1_loc_reg_86 |   10   |
|    old_reg_103   |   32   |
+------------------+--------+
|       Total      |   83   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   137  |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   220  |   132  |
+-----------+--------+--------+--------+
