// Seed: 3714315811
module module_0;
  logic [-1 : 1 'b0] id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  bit id_1;
  always @(posedge -1 or posedge (id_1)) begin : LABEL_0
    id_1 <= -1;
  end
endmodule
module module_2 #(
    parameter id_1 = 32'd35
) (
    input supply0 id_0,
    input wire _id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    input wire id_12
);
  integer id_14;
  wire [1  -  -1 'h0 : 1] id_15;
  wire [id_1 : -1] id_16;
  logic id_17;
  module_0 modCall_1 ();
endmodule
