
ST7735_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001024  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08001130  08001130  00011130  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080011d4  080011d4  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  080011d4  080011d4  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080011d4  080011d4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011d4  080011d4  000111d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080011d8  080011d8  000111d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080011dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000014  080011f0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080011f0  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006926  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001731  00000000  00000000  00026963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00002d6c  00000000  00000000  00028094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000540  00000000  00000000  0002ae00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000720  00000000  00000000  0002b340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015bda  00000000  00000000  0002ba60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e13  00000000  00000000  0004163a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007b82a  00000000  00000000  0004944d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000c4c77  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000dbc  00000000  00000000  000c4cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08001118 	.word	0x08001118

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08001118 	.word	0x08001118

0800014c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800014c:	b510      	push	{r4, lr}
 800014e:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000150:	2220      	movs	r2, #32
 8000152:	2100      	movs	r1, #0
 8000154:	a807      	add	r0, sp, #28
 8000156:	f000 ffd7 	bl	8001108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800015a:	2214      	movs	r2, #20
 800015c:	2100      	movs	r1, #0
 800015e:	a801      	add	r0, sp, #4
 8000160:	f000 ffd2 	bl	8001108 <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000164:	2310      	movs	r3, #16
 8000166:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000168:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800016a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800016e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000172:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000174:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000176:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000178:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800017a:	f000 fa95 	bl	80006a8 <HAL_RCC_OscConfig>
 800017e:	b108      	cbz	r0, 8000184 <SystemClock_Config+0x38>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000180:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000182:	e7fe      	b.n	8000182 <SystemClock_Config+0x36>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000184:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000186:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800018a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800018e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000190:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000194:	4621      	mov	r1, r4
 8000196:	a801      	add	r0, sp, #4
 8000198:	f000 fc5c 	bl	8000a54 <HAL_RCC_ClockConfig>
 800019c:	b108      	cbz	r0, 80001a2 <SystemClock_Config+0x56>
 800019e:	b672      	cpsid	i
  while (1)
 80001a0:	e7fe      	b.n	80001a0 <SystemClock_Config+0x54>
}
 80001a2:	b010      	add	sp, #64	; 0x40
 80001a4:	bd10      	pop	{r4, pc}
	...

080001a8 <main>:
{
 80001a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80001aa:	b087      	sub	sp, #28
  HAL_Init();
 80001ac:	f000 f912 	bl	80003d4 <HAL_Init>
  SystemClock_Config();
 80001b0:	f7ff ffcc 	bl	800014c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001b4:	2210      	movs	r2, #16
 80001b6:	2100      	movs	r1, #0
 80001b8:	a802      	add	r0, sp, #8
 80001ba:	f000 ffa5 	bl	8001108 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001be:	4b31      	ldr	r3, [pc, #196]	; (8000284 <main+0xdc>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001c4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001c6:	4830      	ldr	r0, [pc, #192]	; (8000288 <main+0xe0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001c8:	f042 0210 	orr.w	r2, r2, #16
 80001cc:	619a      	str	r2, [r3, #24]
 80001ce:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001d2:	f002 0210 	and.w	r2, r2, #16
 80001d6:	9200      	str	r2, [sp, #0]
 80001d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001da:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001dc:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001de:	f042 0204 	orr.w	r2, r2, #4
 80001e2:	619a      	str	r2, [r3, #24]
 80001e4:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001e6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001e8:	f003 0304 	and.w	r3, r3, #4
 80001ec:	9301      	str	r3, [sp, #4]
 80001ee:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001f0:	f000 fa54 	bl	800069c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80001f4:	2200      	movs	r2, #0
 80001f6:	210e      	movs	r1, #14
 80001f8:	4824      	ldr	r0, [pc, #144]	; (800028c <main+0xe4>)
 80001fa:	f000 fa4f 	bl	800069c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001fe:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000200:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000204:	4820      	ldr	r0, [pc, #128]	; (8000288 <main+0xe0>)
 8000206:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000208:	e9cd 3602 	strd	r3, r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800020c:	e9cd 5704 	strd	r5, r7, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000210:	f000 f96e 	bl	80004f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000214:	230e      	movs	r3, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000216:	481d      	ldr	r0, [pc, #116]	; (800028c <main+0xe4>)
 8000218:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800021a:	e9cd 3602 	strd	r3, r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800021e:	e9cd 5704 	strd	r5, r7, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000222:	f000 f965 	bl	80004f0 <HAL_GPIO_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000226:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 800022a:	4c19      	ldr	r4, [pc, #100]	; (8000290 <main+0xe8>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800022c:	4a19      	ldr	r2, [pc, #100]	; (8000294 <main+0xec>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800022e:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000232:	e9c4 2300 	strd	r2, r3, [r4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800023a:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800023e:	2308      	movs	r3, #8
 8000240:	e9c4 1306 	strd	r1, r3, [r4, #24]
  hspi1.Init.CRCPolynomial = 10;
 8000244:	230a      	movs	r3, #10
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000246:	4620      	mov	r0, r4
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000248:	e9c4 5508 	strd	r5, r5, [r4, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800024c:	62a5      	str	r5, [r4, #40]	; 0x28
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800024e:	e9c4 7604 	strd	r7, r6, [r4, #16]
  hspi1.Init.CRCPolynomial = 10;
 8000252:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000254:	f000 fcfe 	bl	8000c54 <HAL_SPI_Init>
 8000258:	4605      	mov	r5, r0
 800025a:	b108      	cbz	r0, 8000260 <main+0xb8>
 800025c:	b672      	cpsid	i
  while (1)
 800025e:	e7fe      	b.n	800025e <main+0xb6>
  ST7735_TFT_init(&hspi1);
 8000260:	4620      	mov	r0, r4
 8000262:	f000 fe95 	bl	8000f90 <ST7735_TFT_init>
  ST7735_TFT_fillScreen(BLUE);
 8000266:	201f      	movs	r0, #31
 8000268:	f000 fed0 	bl	800100c <ST7735_TFT_fillScreen>
  for(uint8_t i = 0; i < 16; i++){
 800026c:	b2e8      	uxtb	r0, r5
	  else ST7735_TFT_writeA(i, i*8, 0);
 800026e:	00c1      	lsls	r1, r0, #3
 8000270:	2200      	movs	r2, #0
 8000272:	f001 01f8 	and.w	r1, r1, #248	; 0xf8
  for(uint8_t i = 0; i < 16; i++){
 8000276:	3501      	adds	r5, #1
	  else ST7735_TFT_writeA(i, i*8, 0);
 8000278:	f000 fef0 	bl	800105c <ST7735_TFT_writeA>
  for(uint8_t i = 0; i < 16; i++){
 800027c:	2d10      	cmp	r5, #16
 800027e:	d1f5      	bne.n	800026c <main+0xc4>
  while(1);
 8000280:	e7fe      	b.n	8000280 <main+0xd8>
 8000282:	bf00      	nop
 8000284:	40021000 	.word	0x40021000
 8000288:	40011000 	.word	0x40011000
 800028c:	40010800 	.word	0x40010800
 8000290:	20000030 	.word	0x20000030
 8000294:	40013000 	.word	0x40013000

08000298 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000298:	4b0a      	ldr	r3, [pc, #40]	; (80002c4 <HAL_MspInit+0x2c>)
{
 800029a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800029c:	699a      	ldr	r2, [r3, #24]
 800029e:	f042 0201 	orr.w	r2, r2, #1
 80002a2:	619a      	str	r2, [r3, #24]
 80002a4:	699a      	ldr	r2, [r3, #24]
 80002a6:	f002 0201 	and.w	r2, r2, #1
 80002aa:	9200      	str	r2, [sp, #0]
 80002ac:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ae:	69da      	ldr	r2, [r3, #28]
 80002b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80002b4:	61da      	str	r2, [r3, #28]
 80002b6:	69db      	ldr	r3, [r3, #28]
 80002b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002bc:	9301      	str	r3, [sp, #4]
 80002be:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c0:	b002      	add	sp, #8
 80002c2:	4770      	bx	lr
 80002c4:	40021000 	.word	0x40021000

080002c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80002c8:	b510      	push	{r4, lr}
 80002ca:	4604      	mov	r4, r0
 80002cc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ce:	2210      	movs	r2, #16
 80002d0:	2100      	movs	r1, #0
 80002d2:	a802      	add	r0, sp, #8
 80002d4:	f000 ff18 	bl	8001108 <memset>
  if(hspi->Instance==SPI1)
 80002d8:	6822      	ldr	r2, [r4, #0]
 80002da:	4b11      	ldr	r3, [pc, #68]	; (8000320 <HAL_SPI_MspInit+0x58>)
 80002dc:	429a      	cmp	r2, r3
 80002de:	d11d      	bne.n	800031c <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80002e0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80002e4:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e6:	480f      	ldr	r0, [pc, #60]	; (8000324 <HAL_SPI_MspInit+0x5c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80002e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80002ec:	619a      	str	r2, [r3, #24]
 80002ee:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f0:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80002f2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80002f6:	9200      	str	r2, [sp, #0]
 80002f8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002fa:	699a      	ldr	r2, [r3, #24]
 80002fc:	f042 0204 	orr.w	r2, r2, #4
 8000300:	619a      	str	r2, [r3, #24]
 8000302:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000304:	22a0      	movs	r2, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	f003 0304 	and.w	r3, r3, #4
 800030a:	9301      	str	r3, [sp, #4]
 800030c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800030e:	2302      	movs	r3, #2
 8000310:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000314:	2303      	movs	r3, #3
 8000316:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000318:	f000 f8ea 	bl	80004f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800031c:	b006      	add	sp, #24
 800031e:	bd10      	pop	{r4, pc}
 8000320:	40013000 	.word	0x40013000
 8000324:	40010800 	.word	0x40010800

08000328 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000328:	e7fe      	b.n	8000328 <NMI_Handler>

0800032a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800032a:	e7fe      	b.n	800032a <HardFault_Handler>

0800032c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800032c:	e7fe      	b.n	800032c <MemManage_Handler>

0800032e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800032e:	e7fe      	b.n	800032e <BusFault_Handler>

08000330 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000330:	e7fe      	b.n	8000330 <UsageFault_Handler>

08000332 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000332:	4770      	bx	lr

08000334 <DebugMon_Handler>:
 8000334:	4770      	bx	lr

08000336 <PendSV_Handler>:
 8000336:	4770      	bx	lr

08000338 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000338:	f000 b85e 	b.w	80003f8 <HAL_IncTick>

0800033c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800033c:	4770      	bx	lr
	...

08000340 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000340:	480c      	ldr	r0, [pc, #48]	; (8000374 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000342:	490d      	ldr	r1, [pc, #52]	; (8000378 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000344:	4a0d      	ldr	r2, [pc, #52]	; (800037c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000348:	e002      	b.n	8000350 <LoopCopyDataInit>

0800034a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800034c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034e:	3304      	adds	r3, #4

08000350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000354:	d3f9      	bcc.n	800034a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000356:	4a0a      	ldr	r2, [pc, #40]	; (8000380 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000358:	4c0a      	ldr	r4, [pc, #40]	; (8000384 <LoopFillZerobss+0x22>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800035c:	e001      	b.n	8000362 <LoopFillZerobss>

0800035e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000360:	3204      	adds	r2, #4

08000362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000364:	d3fb      	bcc.n	800035e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000366:	f7ff ffe9 	bl	800033c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800036a:	f000 fea9 	bl	80010c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800036e:	f7ff ff1b 	bl	80001a8 <main>
  bx lr
 8000372:	4770      	bx	lr
  ldr r0, =_sdata
 8000374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000378:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800037c:	080011dc 	.word	0x080011dc
  ldr r2, =_sbss
 8000380:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000384:	20000090 	.word	0x20000090

08000388 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000388:	e7fe      	b.n	8000388 <ADC1_2_IRQHandler>
	...

0800038c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800038c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <HAL_InitTick+0x3c>)
{
 8000390:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000392:	7818      	ldrb	r0, [r3, #0]
 8000394:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000398:	fbb3 f3f0 	udiv	r3, r3, r0
 800039c:	4a0b      	ldr	r2, [pc, #44]	; (80003cc <HAL_InitTick+0x40>)
 800039e:	6810      	ldr	r0, [r2, #0]
 80003a0:	fbb0 f0f3 	udiv	r0, r0, r3
 80003a4:	f000 f890 	bl	80004c8 <HAL_SYSTICK_Config>
 80003a8:	4604      	mov	r4, r0
 80003aa:	b958      	cbnz	r0, 80003c4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003ac:	2d0f      	cmp	r5, #15
 80003ae:	d809      	bhi.n	80003c4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003b0:	4602      	mov	r2, r0
 80003b2:	4629      	mov	r1, r5
 80003b4:	f04f 30ff 	mov.w	r0, #4294967295
 80003b8:	f000 f854 	bl	8000464 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003bc:	4620      	mov	r0, r4
 80003be:	4b04      	ldr	r3, [pc, #16]	; (80003d0 <HAL_InitTick+0x44>)
 80003c0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80003c2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80003c4:	2001      	movs	r0, #1
 80003c6:	e7fc      	b.n	80003c2 <HAL_InitTick+0x36>
 80003c8:	20000004 	.word	0x20000004
 80003cc:	20000000 	.word	0x20000000
 80003d0:	20000008 	.word	0x20000008

080003d4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003d4:	4a07      	ldr	r2, [pc, #28]	; (80003f4 <HAL_Init+0x20>)
{
 80003d6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003d8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003da:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003dc:	f043 0310 	orr.w	r3, r3, #16
 80003e0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003e2:	f000 f82d 	bl	8000440 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80003e6:	200f      	movs	r0, #15
 80003e8:	f7ff ffd0 	bl	800038c <HAL_InitTick>
  HAL_MspInit();
 80003ec:	f7ff ff54 	bl	8000298 <HAL_MspInit>
}
 80003f0:	2000      	movs	r0, #0
 80003f2:	bd08      	pop	{r3, pc}
 80003f4:	40022000 	.word	0x40022000

080003f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80003f8:	4a03      	ldr	r2, [pc, #12]	; (8000408 <HAL_IncTick+0x10>)
 80003fa:	4b04      	ldr	r3, [pc, #16]	; (800040c <HAL_IncTick+0x14>)
 80003fc:	6811      	ldr	r1, [r2, #0]
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	440b      	add	r3, r1
 8000402:	6013      	str	r3, [r2, #0]
}
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	20000088 	.word	0x20000088
 800040c:	20000004 	.word	0x20000004

08000410 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000410:	4b01      	ldr	r3, [pc, #4]	; (8000418 <HAL_GetTick+0x8>)
 8000412:	6818      	ldr	r0, [r3, #0]
}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	20000088 	.word	0x20000088

0800041c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800041c:	b538      	push	{r3, r4, r5, lr}
 800041e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000420:	f7ff fff6 	bl	8000410 <HAL_GetTick>
 8000424:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000426:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000428:	bf1e      	ittt	ne
 800042a:	4b04      	ldrne	r3, [pc, #16]	; (800043c <HAL_Delay+0x20>)
 800042c:	781b      	ldrbne	r3, [r3, #0]
 800042e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000430:	f7ff ffee 	bl	8000410 <HAL_GetTick>
 8000434:	1b43      	subs	r3, r0, r5
 8000436:	42a3      	cmp	r3, r4
 8000438:	d3fa      	bcc.n	8000430 <HAL_Delay+0x14>
  {
  }
}
 800043a:	bd38      	pop	{r3, r4, r5, pc}
 800043c:	20000004 	.word	0x20000004

08000440 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000440:	4907      	ldr	r1, [pc, #28]	; (8000460 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000442:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000444:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800044a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800044e:	0412      	lsls	r2, r2, #16
 8000450:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800045c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800045e:	4770      	bx	lr
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000464:	4b16      	ldr	r3, [pc, #88]	; (80004c0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	68dc      	ldr	r4, [r3, #12]
 800046a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800046e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000472:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000474:	2b04      	cmp	r3, #4
 8000476:	bf28      	it	cs
 8000478:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800047a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800047c:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000480:	bf98      	it	ls
 8000482:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000484:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000488:	bf88      	it	hi
 800048a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800048c:	ea21 0303 	bic.w	r3, r1, r3
 8000490:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000492:	fa05 f404 	lsl.w	r4, r5, r4
 8000496:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 800049a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800049c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004a0:	bfac      	ite	ge
 80004a2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004a6:	4a07      	ldrlt	r2, [pc, #28]	; (80004c4 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	bfab      	itete	ge
 80004b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004bc:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	e000ed00 	.word	0xe000ed00
 80004c4:	e000ed14 	.word	0xe000ed14

080004c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004c8:	3801      	subs	r0, #1
 80004ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004ce:	d20b      	bcs.n	80004e8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004d0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d4:	21f0      	movs	r1, #240	; 0xf0
 80004d6:	4a05      	ldr	r2, [pc, #20]	; (80004ec <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004d8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004da:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004de:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004e0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004e2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004e4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004e6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004e8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004ea:	4770      	bx	lr
 80004ec:	e000ed00 	.word	0xe000ed00

080004f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80004f4:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80004f6:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004f8:	4f61      	ldr	r7, [pc, #388]	; (8000680 <HAL_GPIO_Init+0x190>)
 80004fa:	4b62      	ldr	r3, [pc, #392]	; (8000684 <HAL_GPIO_Init+0x194>)
      switch (GPIO_Init->Mode)
 80004fc:	f8df c188 	ldr.w	ip, [pc, #392]	; 8000688 <HAL_GPIO_Init+0x198>
 8000500:	f8df e188 	ldr.w	lr, [pc, #392]	; 800068c <HAL_GPIO_Init+0x19c>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000504:	680d      	ldr	r5, [r1, #0]
 8000506:	fa35 f406 	lsrs.w	r4, r5, r6
 800050a:	d102      	bne.n	8000512 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 800050c:	b003      	add	sp, #12
 800050e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000512:	f04f 0801 	mov.w	r8, #1
 8000516:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800051a:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 800051e:	ea38 0505 	bics.w	r5, r8, r5
 8000522:	d177      	bne.n	8000614 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000524:	684d      	ldr	r5, [r1, #4]
 8000526:	2d03      	cmp	r5, #3
 8000528:	d807      	bhi.n	800053a <HAL_GPIO_Init+0x4a>
 800052a:	3d01      	subs	r5, #1
 800052c:	2d02      	cmp	r5, #2
 800052e:	f200 8082 	bhi.w	8000636 <HAL_GPIO_Init+0x146>
 8000532:	e8df f005 	tbb	[pc, r5]
 8000536:	9792      	.short	0x9792
 8000538:	9d          	.byte	0x9d
 8000539:	00          	.byte	0x00
 800053a:	2d12      	cmp	r5, #18
 800053c:	f000 8095 	beq.w	800066a <HAL_GPIO_Init+0x17a>
 8000540:	d86a      	bhi.n	8000618 <HAL_GPIO_Init+0x128>
 8000542:	2d11      	cmp	r5, #17
 8000544:	f000 808b 	beq.w	800065e <HAL_GPIO_Init+0x16e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000548:	2cff      	cmp	r4, #255	; 0xff
 800054a:	bf98      	it	ls
 800054c:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800054e:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000552:	bf88      	it	hi
 8000554:	f100 0a04 	addhi.w	sl, r0, #4
 8000558:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800055c:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000560:	bf88      	it	hi
 8000562:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000564:	fa09 fb05 	lsl.w	fp, r9, r5
 8000568:	ea28 080b 	bic.w	r8, r8, fp
 800056c:	fa02 f505 	lsl.w	r5, r2, r5
 8000570:	ea48 0505 	orr.w	r5, r8, r5
 8000574:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000578:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800057c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000580:	d048      	beq.n	8000614 <HAL_GPIO_Init+0x124>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000582:	69bd      	ldr	r5, [r7, #24]
 8000584:	f026 0803 	bic.w	r8, r6, #3
 8000588:	f045 0501 	orr.w	r5, r5, #1
 800058c:	61bd      	str	r5, [r7, #24]
 800058e:	69bd      	ldr	r5, [r7, #24]
 8000590:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000594:	f005 0501 	and.w	r5, r5, #1
 8000598:	9501      	str	r5, [sp, #4]
 800059a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800059e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005a4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80005a8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005ac:	fa09 f90b 	lsl.w	r9, r9, fp
 80005b0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005b4:	4d36      	ldr	r5, [pc, #216]	; (8000690 <HAL_GPIO_Init+0x1a0>)
 80005b6:	42a8      	cmp	r0, r5
 80005b8:	d05e      	beq.n	8000678 <HAL_GPIO_Init+0x188>
 80005ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005be:	42a8      	cmp	r0, r5
 80005c0:	d05c      	beq.n	800067c <HAL_GPIO_Init+0x18c>
 80005c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005c6:	42a8      	cmp	r0, r5
 80005c8:	bf0c      	ite	eq
 80005ca:	2502      	moveq	r5, #2
 80005cc:	2503      	movne	r5, #3
 80005ce:	fa05 f50b 	lsl.w	r5, r5, fp
 80005d2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80005d6:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80005da:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005dc:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80005e0:	bf14      	ite	ne
 80005e2:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005e4:	43a5      	biceq	r5, r4
 80005e6:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80005e8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005ea:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80005ee:	bf14      	ite	ne
 80005f0:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005f2:	43a5      	biceq	r5, r4
 80005f4:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80005f6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005f8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80005fc:	bf14      	ite	ne
 80005fe:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000600:	43a5      	biceq	r5, r4
 8000602:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000604:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000606:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800060a:	bf14      	ite	ne
 800060c:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800060e:	ea25 0404 	biceq.w	r4, r5, r4
 8000612:	60dc      	str	r4, [r3, #12]
	position++;
 8000614:	3601      	adds	r6, #1
 8000616:	e775      	b.n	8000504 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8000618:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000694 <HAL_GPIO_Init+0x1a4>
 800061c:	454d      	cmp	r5, r9
 800061e:	d00a      	beq.n	8000636 <HAL_GPIO_Init+0x146>
 8000620:	d815      	bhi.n	800064e <HAL_GPIO_Init+0x15e>
 8000622:	4575      	cmp	r5, lr
 8000624:	d007      	beq.n	8000636 <HAL_GPIO_Init+0x146>
 8000626:	f5a9 3980 	sub.w	r9, r9, #65536	; 0x10000
 800062a:	454d      	cmp	r5, r9
 800062c:	d003      	beq.n	8000636 <HAL_GPIO_Init+0x146>
 800062e:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8000632:	454d      	cmp	r5, r9
 8000634:	d188      	bne.n	8000548 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000636:	688a      	ldr	r2, [r1, #8]
 8000638:	b1e2      	cbz	r2, 8000674 <HAL_GPIO_Init+0x184>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800063a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800063c:	bf08      	it	eq
 800063e:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000642:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 8000646:	bf18      	it	ne
 8000648:	f8c0 8014 	strne.w	r8, [r0, #20]
 800064c:	e77c      	b.n	8000548 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800064e:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8000698 <HAL_GPIO_Init+0x1a8>
 8000652:	454d      	cmp	r5, r9
 8000654:	d0ef      	beq.n	8000636 <HAL_GPIO_Init+0x146>
 8000656:	4565      	cmp	r5, ip
 8000658:	e7ec      	b.n	8000634 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800065a:	68ca      	ldr	r2, [r1, #12]
          break;
 800065c:	e774      	b.n	8000548 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800065e:	68ca      	ldr	r2, [r1, #12]
 8000660:	3204      	adds	r2, #4
          break;
 8000662:	e771      	b.n	8000548 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000664:	68ca      	ldr	r2, [r1, #12]
 8000666:	3208      	adds	r2, #8
          break;
 8000668:	e76e      	b.n	8000548 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800066a:	68ca      	ldr	r2, [r1, #12]
 800066c:	320c      	adds	r2, #12
          break;
 800066e:	e76b      	b.n	8000548 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8000670:	2200      	movs	r2, #0
 8000672:	e769      	b.n	8000548 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000674:	2204      	movs	r2, #4
 8000676:	e767      	b.n	8000548 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000678:	2500      	movs	r5, #0
 800067a:	e7a8      	b.n	80005ce <HAL_GPIO_Init+0xde>
 800067c:	2501      	movs	r5, #1
 800067e:	e7a6      	b.n	80005ce <HAL_GPIO_Init+0xde>
 8000680:	40021000 	.word	0x40021000
 8000684:	40010400 	.word	0x40010400
 8000688:	10320000 	.word	0x10320000
 800068c:	10120000 	.word	0x10120000
 8000690:	40010800 	.word	0x40010800
 8000694:	10220000 	.word	0x10220000
 8000698:	10310000 	.word	0x10310000

0800069c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800069c:	b10a      	cbz	r2, 80006a2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800069e:	6101      	str	r1, [r0, #16]
  }
}
 80006a0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80006a2:	0409      	lsls	r1, r1, #16
 80006a4:	e7fb      	b.n	800069e <HAL_GPIO_WritePin+0x2>
	...

080006a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80006ac:	4605      	mov	r5, r0
 80006ae:	b338      	cbz	r0, 8000700 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006b0:	6803      	ldr	r3, [r0, #0]
 80006b2:	07db      	lsls	r3, r3, #31
 80006b4:	d410      	bmi.n	80006d8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80006b6:	682b      	ldr	r3, [r5, #0]
 80006b8:	079f      	lsls	r7, r3, #30
 80006ba:	d45e      	bmi.n	800077a <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80006bc:	682b      	ldr	r3, [r5, #0]
 80006be:	0719      	lsls	r1, r3, #28
 80006c0:	f100 8095 	bmi.w	80007ee <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80006c4:	682b      	ldr	r3, [r5, #0]
 80006c6:	075a      	lsls	r2, r3, #29
 80006c8:	f100 80c1 	bmi.w	800084e <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80006cc:	69e8      	ldr	r0, [r5, #28]
 80006ce:	2800      	cmp	r0, #0
 80006d0:	f040 812c 	bne.w	800092c <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 80006d4:	2000      	movs	r0, #0
 80006d6:	e029      	b.n	800072c <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80006d8:	4c90      	ldr	r4, [pc, #576]	; (800091c <HAL_RCC_OscConfig+0x274>)
 80006da:	6863      	ldr	r3, [r4, #4]
 80006dc:	f003 030c 	and.w	r3, r3, #12
 80006e0:	2b04      	cmp	r3, #4
 80006e2:	d007      	beq.n	80006f4 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006e4:	6863      	ldr	r3, [r4, #4]
 80006e6:	f003 030c 	and.w	r3, r3, #12
 80006ea:	2b08      	cmp	r3, #8
 80006ec:	d10a      	bne.n	8000704 <HAL_RCC_OscConfig+0x5c>
 80006ee:	6863      	ldr	r3, [r4, #4]
 80006f0:	03de      	lsls	r6, r3, #15
 80006f2:	d507      	bpl.n	8000704 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006f4:	6823      	ldr	r3, [r4, #0]
 80006f6:	039c      	lsls	r4, r3, #14
 80006f8:	d5dd      	bpl.n	80006b6 <HAL_RCC_OscConfig+0xe>
 80006fa:	686b      	ldr	r3, [r5, #4]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1da      	bne.n	80006b6 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8000700:	2001      	movs	r0, #1
 8000702:	e013      	b.n	800072c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000704:	686b      	ldr	r3, [r5, #4]
 8000706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800070a:	d112      	bne.n	8000732 <HAL_RCC_OscConfig+0x8a>
 800070c:	6823      	ldr	r3, [r4, #0]
 800070e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000712:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000714:	f7ff fe7c 	bl	8000410 <HAL_GetTick>
 8000718:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800071a:	6823      	ldr	r3, [r4, #0]
 800071c:	0398      	lsls	r0, r3, #14
 800071e:	d4ca      	bmi.n	80006b6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000720:	f7ff fe76 	bl	8000410 <HAL_GetTick>
 8000724:	1b80      	subs	r0, r0, r6
 8000726:	2864      	cmp	r0, #100	; 0x64
 8000728:	d9f7      	bls.n	800071a <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 800072a:	2003      	movs	r0, #3
}
 800072c:	b002      	add	sp, #8
 800072e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000732:	b99b      	cbnz	r3, 800075c <HAL_RCC_OscConfig+0xb4>
 8000734:	6823      	ldr	r3, [r4, #0]
 8000736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800073a:	6023      	str	r3, [r4, #0]
 800073c:	6823      	ldr	r3, [r4, #0]
 800073e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000742:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000744:	f7ff fe64 	bl	8000410 <HAL_GetTick>
 8000748:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800074a:	6823      	ldr	r3, [r4, #0]
 800074c:	0399      	lsls	r1, r3, #14
 800074e:	d5b2      	bpl.n	80006b6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000750:	f7ff fe5e 	bl	8000410 <HAL_GetTick>
 8000754:	1b80      	subs	r0, r0, r6
 8000756:	2864      	cmp	r0, #100	; 0x64
 8000758:	d9f7      	bls.n	800074a <HAL_RCC_OscConfig+0xa2>
 800075a:	e7e6      	b.n	800072a <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800075c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000760:	6823      	ldr	r3, [r4, #0]
 8000762:	d103      	bne.n	800076c <HAL_RCC_OscConfig+0xc4>
 8000764:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000768:	6023      	str	r3, [r4, #0]
 800076a:	e7cf      	b.n	800070c <HAL_RCC_OscConfig+0x64>
 800076c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000770:	6023      	str	r3, [r4, #0]
 8000772:	6823      	ldr	r3, [r4, #0]
 8000774:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000778:	e7cb      	b.n	8000712 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800077a:	4c68      	ldr	r4, [pc, #416]	; (800091c <HAL_RCC_OscConfig+0x274>)
 800077c:	6863      	ldr	r3, [r4, #4]
 800077e:	f013 0f0c 	tst.w	r3, #12
 8000782:	d007      	beq.n	8000794 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000784:	6863      	ldr	r3, [r4, #4]
 8000786:	f003 030c 	and.w	r3, r3, #12
 800078a:	2b08      	cmp	r3, #8
 800078c:	d110      	bne.n	80007b0 <HAL_RCC_OscConfig+0x108>
 800078e:	6863      	ldr	r3, [r4, #4]
 8000790:	03da      	lsls	r2, r3, #15
 8000792:	d40d      	bmi.n	80007b0 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000794:	6823      	ldr	r3, [r4, #0]
 8000796:	079b      	lsls	r3, r3, #30
 8000798:	d502      	bpl.n	80007a0 <HAL_RCC_OscConfig+0xf8>
 800079a:	692b      	ldr	r3, [r5, #16]
 800079c:	2b01      	cmp	r3, #1
 800079e:	d1af      	bne.n	8000700 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007a0:	6823      	ldr	r3, [r4, #0]
 80007a2:	696a      	ldr	r2, [r5, #20]
 80007a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80007a8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80007ac:	6023      	str	r3, [r4, #0]
 80007ae:	e785      	b.n	80006bc <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80007b0:	692a      	ldr	r2, [r5, #16]
 80007b2:	4b5b      	ldr	r3, [pc, #364]	; (8000920 <HAL_RCC_OscConfig+0x278>)
 80007b4:	b16a      	cbz	r2, 80007d2 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 80007b6:	2201      	movs	r2, #1
 80007b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80007ba:	f7ff fe29 	bl	8000410 <HAL_GetTick>
 80007be:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007c0:	6823      	ldr	r3, [r4, #0]
 80007c2:	079f      	lsls	r7, r3, #30
 80007c4:	d4ec      	bmi.n	80007a0 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007c6:	f7ff fe23 	bl	8000410 <HAL_GetTick>
 80007ca:	1b80      	subs	r0, r0, r6
 80007cc:	2802      	cmp	r0, #2
 80007ce:	d9f7      	bls.n	80007c0 <HAL_RCC_OscConfig+0x118>
 80007d0:	e7ab      	b.n	800072a <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 80007d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80007d4:	f7ff fe1c 	bl	8000410 <HAL_GetTick>
 80007d8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007da:	6823      	ldr	r3, [r4, #0]
 80007dc:	0798      	lsls	r0, r3, #30
 80007de:	f57f af6d 	bpl.w	80006bc <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007e2:	f7ff fe15 	bl	8000410 <HAL_GetTick>
 80007e6:	1b80      	subs	r0, r0, r6
 80007e8:	2802      	cmp	r0, #2
 80007ea:	d9f6      	bls.n	80007da <HAL_RCC_OscConfig+0x132>
 80007ec:	e79d      	b.n	800072a <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007ee:	69aa      	ldr	r2, [r5, #24]
 80007f0:	4e4a      	ldr	r6, [pc, #296]	; (800091c <HAL_RCC_OscConfig+0x274>)
 80007f2:	4b4b      	ldr	r3, [pc, #300]	; (8000920 <HAL_RCC_OscConfig+0x278>)
 80007f4:	b1e2      	cbz	r2, 8000830 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80007f6:	2201      	movs	r2, #1
 80007f8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80007fc:	f7ff fe08 	bl	8000410 <HAL_GetTick>
 8000800:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000802:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000804:	079b      	lsls	r3, r3, #30
 8000806:	d50d      	bpl.n	8000824 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000808:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800080c:	4b45      	ldr	r3, [pc, #276]	; (8000924 <HAL_RCC_OscConfig+0x27c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	fbb3 f3f2 	udiv	r3, r3, r2
 8000814:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000816:	bf00      	nop
  }
  while (Delay --);
 8000818:	9b01      	ldr	r3, [sp, #4]
 800081a:	1e5a      	subs	r2, r3, #1
 800081c:	9201      	str	r2, [sp, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d1f9      	bne.n	8000816 <HAL_RCC_OscConfig+0x16e>
 8000822:	e74f      	b.n	80006c4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000824:	f7ff fdf4 	bl	8000410 <HAL_GetTick>
 8000828:	1b00      	subs	r0, r0, r4
 800082a:	2802      	cmp	r0, #2
 800082c:	d9e9      	bls.n	8000802 <HAL_RCC_OscConfig+0x15a>
 800082e:	e77c      	b.n	800072a <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8000830:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8000834:	f7ff fdec 	bl	8000410 <HAL_GetTick>
 8000838:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800083a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800083c:	079f      	lsls	r7, r3, #30
 800083e:	f57f af41 	bpl.w	80006c4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000842:	f7ff fde5 	bl	8000410 <HAL_GetTick>
 8000846:	1b00      	subs	r0, r0, r4
 8000848:	2802      	cmp	r0, #2
 800084a:	d9f6      	bls.n	800083a <HAL_RCC_OscConfig+0x192>
 800084c:	e76d      	b.n	800072a <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800084e:	4c33      	ldr	r4, [pc, #204]	; (800091c <HAL_RCC_OscConfig+0x274>)
 8000850:	69e3      	ldr	r3, [r4, #28]
 8000852:	00d8      	lsls	r0, r3, #3
 8000854:	d424      	bmi.n	80008a0 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 8000856:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	69e3      	ldr	r3, [r4, #28]
 800085a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085e:	61e3      	str	r3, [r4, #28]
 8000860:	69e3      	ldr	r3, [r4, #28]
 8000862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800086a:	4e2f      	ldr	r6, [pc, #188]	; (8000928 <HAL_RCC_OscConfig+0x280>)
 800086c:	6833      	ldr	r3, [r6, #0]
 800086e:	05d9      	lsls	r1, r3, #23
 8000870:	d518      	bpl.n	80008a4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000872:	68eb      	ldr	r3, [r5, #12]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d126      	bne.n	80008c6 <HAL_RCC_OscConfig+0x21e>
 8000878:	6a23      	ldr	r3, [r4, #32]
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000880:	f7ff fdc6 	bl	8000410 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000884:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000888:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800088a:	6a23      	ldr	r3, [r4, #32]
 800088c:	079b      	lsls	r3, r3, #30
 800088e:	d53f      	bpl.n	8000910 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8000890:	2f00      	cmp	r7, #0
 8000892:	f43f af1b 	beq.w	80006cc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000896:	69e3      	ldr	r3, [r4, #28]
 8000898:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800089c:	61e3      	str	r3, [r4, #28]
 800089e:	e715      	b.n	80006cc <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80008a0:	2700      	movs	r7, #0
 80008a2:	e7e2      	b.n	800086a <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80008a4:	6833      	ldr	r3, [r6, #0]
 80008a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008aa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80008ac:	f7ff fdb0 	bl	8000410 <HAL_GetTick>
 80008b0:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008b2:	6833      	ldr	r3, [r6, #0]
 80008b4:	05da      	lsls	r2, r3, #23
 80008b6:	d4dc      	bmi.n	8000872 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008b8:	f7ff fdaa 	bl	8000410 <HAL_GetTick>
 80008bc:	eba0 0008 	sub.w	r0, r0, r8
 80008c0:	2864      	cmp	r0, #100	; 0x64
 80008c2:	d9f6      	bls.n	80008b2 <HAL_RCC_OscConfig+0x20a>
 80008c4:	e731      	b.n	800072a <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008c6:	b9ab      	cbnz	r3, 80008f4 <HAL_RCC_OscConfig+0x24c>
 80008c8:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80008ca:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008ce:	f023 0301 	bic.w	r3, r3, #1
 80008d2:	6223      	str	r3, [r4, #32]
 80008d4:	6a23      	ldr	r3, [r4, #32]
 80008d6:	f023 0304 	bic.w	r3, r3, #4
 80008da:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80008dc:	f7ff fd98 	bl	8000410 <HAL_GetTick>
 80008e0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008e2:	6a23      	ldr	r3, [r4, #32]
 80008e4:	0798      	lsls	r0, r3, #30
 80008e6:	d5d3      	bpl.n	8000890 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80008e8:	f7ff fd92 	bl	8000410 <HAL_GetTick>
 80008ec:	1b80      	subs	r0, r0, r6
 80008ee:	4540      	cmp	r0, r8
 80008f0:	d9f7      	bls.n	80008e2 <HAL_RCC_OscConfig+0x23a>
 80008f2:	e71a      	b.n	800072a <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008f4:	2b05      	cmp	r3, #5
 80008f6:	6a23      	ldr	r3, [r4, #32]
 80008f8:	d103      	bne.n	8000902 <HAL_RCC_OscConfig+0x25a>
 80008fa:	f043 0304 	orr.w	r3, r3, #4
 80008fe:	6223      	str	r3, [r4, #32]
 8000900:	e7ba      	b.n	8000878 <HAL_RCC_OscConfig+0x1d0>
 8000902:	f023 0301 	bic.w	r3, r3, #1
 8000906:	6223      	str	r3, [r4, #32]
 8000908:	6a23      	ldr	r3, [r4, #32]
 800090a:	f023 0304 	bic.w	r3, r3, #4
 800090e:	e7b6      	b.n	800087e <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000910:	f7ff fd7e 	bl	8000410 <HAL_GetTick>
 8000914:	1b80      	subs	r0, r0, r6
 8000916:	4540      	cmp	r0, r8
 8000918:	d9b7      	bls.n	800088a <HAL_RCC_OscConfig+0x1e2>
 800091a:	e706      	b.n	800072a <HAL_RCC_OscConfig+0x82>
 800091c:	40021000 	.word	0x40021000
 8000920:	42420000 	.word	0x42420000
 8000924:	20000000 	.word	0x20000000
 8000928:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800092c:	4c2a      	ldr	r4, [pc, #168]	; (80009d8 <HAL_RCC_OscConfig+0x330>)
 800092e:	6863      	ldr	r3, [r4, #4]
 8000930:	f003 030c 	and.w	r3, r3, #12
 8000934:	2b08      	cmp	r3, #8
 8000936:	d03e      	beq.n	80009b6 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000938:	2200      	movs	r2, #0
 800093a:	4b28      	ldr	r3, [pc, #160]	; (80009dc <HAL_RCC_OscConfig+0x334>)
 800093c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800093e:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000940:	d12c      	bne.n	800099c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000942:	f7ff fd65 	bl	8000410 <HAL_GetTick>
 8000946:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000948:	6823      	ldr	r3, [r4, #0]
 800094a:	0199      	lsls	r1, r3, #6
 800094c:	d420      	bmi.n	8000990 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800094e:	6a2b      	ldr	r3, [r5, #32]
 8000950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000954:	d105      	bne.n	8000962 <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000956:	6862      	ldr	r2, [r4, #4]
 8000958:	68a9      	ldr	r1, [r5, #8]
 800095a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800095e:	430a      	orrs	r2, r1
 8000960:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000962:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000964:	6862      	ldr	r2, [r4, #4]
 8000966:	430b      	orrs	r3, r1
 8000968:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800096c:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800096e:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000970:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000972:	4b1a      	ldr	r3, [pc, #104]	; (80009dc <HAL_RCC_OscConfig+0x334>)
 8000974:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000976:	f7ff fd4b 	bl	8000410 <HAL_GetTick>
 800097a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800097c:	6823      	ldr	r3, [r4, #0]
 800097e:	019a      	lsls	r2, r3, #6
 8000980:	f53f aea8 	bmi.w	80006d4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000984:	f7ff fd44 	bl	8000410 <HAL_GetTick>
 8000988:	1b40      	subs	r0, r0, r5
 800098a:	2802      	cmp	r0, #2
 800098c:	d9f6      	bls.n	800097c <HAL_RCC_OscConfig+0x2d4>
 800098e:	e6cc      	b.n	800072a <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000990:	f7ff fd3e 	bl	8000410 <HAL_GetTick>
 8000994:	1b80      	subs	r0, r0, r6
 8000996:	2802      	cmp	r0, #2
 8000998:	d9d6      	bls.n	8000948 <HAL_RCC_OscConfig+0x2a0>
 800099a:	e6c6      	b.n	800072a <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 800099c:	f7ff fd38 	bl	8000410 <HAL_GetTick>
 80009a0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	019b      	lsls	r3, r3, #6
 80009a6:	f57f ae95 	bpl.w	80006d4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80009aa:	f7ff fd31 	bl	8000410 <HAL_GetTick>
 80009ae:	1b40      	subs	r0, r0, r5
 80009b0:	2802      	cmp	r0, #2
 80009b2:	d9f6      	bls.n	80009a2 <HAL_RCC_OscConfig+0x2fa>
 80009b4:	e6b9      	b.n	800072a <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80009b6:	2801      	cmp	r0, #1
 80009b8:	f43f aeb8 	beq.w	800072c <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 80009bc:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80009be:	6a2a      	ldr	r2, [r5, #32]
 80009c0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80009c4:	4291      	cmp	r1, r2
 80009c6:	f47f ae9b 	bne.w	8000700 <HAL_RCC_OscConfig+0x58>
 80009ca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80009cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80009d0:	4293      	cmp	r3, r2
 80009d2:	f43f ae7f 	beq.w	80006d4 <HAL_RCC_OscConfig+0x2c>
 80009d6:	e693      	b.n	8000700 <HAL_RCC_OscConfig+0x58>
 80009d8:	40021000 	.word	0x40021000
 80009dc:	42420000 	.word	0x42420000

080009e0 <HAL_RCC_GetSysClockFreq>:
{
 80009e0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80009e2:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <HAL_RCC_GetSysClockFreq+0x64>)
{
 80009e4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80009e6:	ac02      	add	r4, sp, #8
 80009e8:	f103 0510 	add.w	r5, r3, #16
 80009ec:	4622      	mov	r2, r4
 80009ee:	6818      	ldr	r0, [r3, #0]
 80009f0:	6859      	ldr	r1, [r3, #4]
 80009f2:	3308      	adds	r3, #8
 80009f4:	c203      	stmia	r2!, {r0, r1}
 80009f6:	42ab      	cmp	r3, r5
 80009f8:	4614      	mov	r4, r2
 80009fa:	d1f7      	bne.n	80009ec <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80009fc:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8000a00:	4911      	ldr	r1, [pc, #68]	; (8000a48 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a02:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000a06:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a08:	f003 020c 	and.w	r2, r3, #12
 8000a0c:	2a08      	cmp	r2, #8
 8000a0e:	d117      	bne.n	8000a40 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a10:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000a14:	3218      	adds	r2, #24
 8000a16:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a18:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a1a:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a1e:	d50c      	bpl.n	8000a3a <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a20:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a22:	4a0a      	ldr	r2, [pc, #40]	; (8000a4c <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a24:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a28:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	446b      	add	r3, sp
 8000a2e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a32:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000a36:	b007      	add	sp, #28
 8000a38:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000a3a:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <HAL_RCC_GetSysClockFreq+0x70>)
 8000a3c:	4358      	muls	r0, r3
 8000a3e:	e7fa      	b.n	8000a36 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8000a40:	4802      	ldr	r0, [pc, #8]	; (8000a4c <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8000a42:	e7f8      	b.n	8000a36 <HAL_RCC_GetSysClockFreq+0x56>
 8000a44:	08001140 	.word	0x08001140
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	007a1200 	.word	0x007a1200
 8000a50:	003d0900 	.word	0x003d0900

08000a54 <HAL_RCC_ClockConfig>:
{
 8000a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a58:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	b910      	cbnz	r0, 8000a64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000a5e:	2001      	movs	r0, #1
}
 8000a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000a64:	4a44      	ldr	r2, [pc, #272]	; (8000b78 <HAL_RCC_ClockConfig+0x124>)
 8000a66:	6813      	ldr	r3, [r2, #0]
 8000a68:	f003 0307 	and.w	r3, r3, #7
 8000a6c:	428b      	cmp	r3, r1
 8000a6e:	d328      	bcc.n	8000ac2 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a70:	6821      	ldr	r1, [r4, #0]
 8000a72:	078e      	lsls	r6, r1, #30
 8000a74:	d430      	bmi.n	8000ad8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a76:	07ca      	lsls	r2, r1, #31
 8000a78:	d443      	bmi.n	8000b02 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000a7a:	4a3f      	ldr	r2, [pc, #252]	; (8000b78 <HAL_RCC_ClockConfig+0x124>)
 8000a7c:	6813      	ldr	r3, [r2, #0]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	42ab      	cmp	r3, r5
 8000a84:	d865      	bhi.n	8000b52 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a86:	6822      	ldr	r2, [r4, #0]
 8000a88:	4d3c      	ldr	r5, [pc, #240]	; (8000b7c <HAL_RCC_ClockConfig+0x128>)
 8000a8a:	f012 0f04 	tst.w	r2, #4
 8000a8e:	d16c      	bne.n	8000b6a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a90:	0713      	lsls	r3, r2, #28
 8000a92:	d506      	bpl.n	8000aa2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000a94:	686b      	ldr	r3, [r5, #4]
 8000a96:	6922      	ldr	r2, [r4, #16]
 8000a98:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000a9c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000aa0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000aa2:	f7ff ff9d 	bl	80009e0 <HAL_RCC_GetSysClockFreq>
 8000aa6:	686b      	ldr	r3, [r5, #4]
 8000aa8:	4a35      	ldr	r2, [pc, #212]	; (8000b80 <HAL_RCC_ClockConfig+0x12c>)
 8000aaa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000aae:	5cd3      	ldrb	r3, [r2, r3]
 8000ab0:	40d8      	lsrs	r0, r3
 8000ab2:	4b34      	ldr	r3, [pc, #208]	; (8000b84 <HAL_RCC_ClockConfig+0x130>)
 8000ab4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000ab6:	4b34      	ldr	r3, [pc, #208]	; (8000b88 <HAL_RCC_ClockConfig+0x134>)
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	f7ff fc67 	bl	800038c <HAL_InitTick>
  return HAL_OK;
 8000abe:	2000      	movs	r0, #0
 8000ac0:	e7ce      	b.n	8000a60 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ac2:	6813      	ldr	r3, [r2, #0]
 8000ac4:	f023 0307 	bic.w	r3, r3, #7
 8000ac8:	430b      	orrs	r3, r1
 8000aca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000acc:	6813      	ldr	r3, [r2, #0]
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	d1c3      	bne.n	8000a5e <HAL_RCC_ClockConfig+0xa>
 8000ad6:	e7cb      	b.n	8000a70 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ad8:	4b28      	ldr	r3, [pc, #160]	; (8000b7c <HAL_RCC_ClockConfig+0x128>)
 8000ada:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ade:	bf1e      	ittt	ne
 8000ae0:	685a      	ldrne	r2, [r3, #4]
 8000ae2:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000ae6:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ae8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000aea:	bf42      	ittt	mi
 8000aec:	685a      	ldrmi	r2, [r3, #4]
 8000aee:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000af2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000af4:	685a      	ldr	r2, [r3, #4]
 8000af6:	68a0      	ldr	r0, [r4, #8]
 8000af8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000afc:	4302      	orrs	r2, r0
 8000afe:	605a      	str	r2, [r3, #4]
 8000b00:	e7b9      	b.n	8000a76 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b02:	6862      	ldr	r2, [r4, #4]
 8000b04:	4e1d      	ldr	r6, [pc, #116]	; (8000b7c <HAL_RCC_ClockConfig+0x128>)
 8000b06:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b08:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b0a:	d11a      	bne.n	8000b42 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b10:	d0a5      	beq.n	8000a5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b12:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b14:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b18:	f023 0303 	bic.w	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000b20:	f7ff fc76 	bl	8000410 <HAL_GetTick>
 8000b24:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b26:	6873      	ldr	r3, [r6, #4]
 8000b28:	6862      	ldr	r2, [r4, #4]
 8000b2a:	f003 030c 	and.w	r3, r3, #12
 8000b2e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000b32:	d0a2      	beq.n	8000a7a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b34:	f7ff fc6c 	bl	8000410 <HAL_GetTick>
 8000b38:	1bc0      	subs	r0, r0, r7
 8000b3a:	4540      	cmp	r0, r8
 8000b3c:	d9f3      	bls.n	8000b26 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8000b3e:	2003      	movs	r0, #3
 8000b40:	e78e      	b.n	8000a60 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b42:	2a02      	cmp	r2, #2
 8000b44:	d102      	bne.n	8000b4c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b46:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000b4a:	e7e1      	b.n	8000b10 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b4c:	f013 0f02 	tst.w	r3, #2
 8000b50:	e7de      	b.n	8000b10 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b52:	6813      	ldr	r3, [r2, #0]
 8000b54:	f023 0307 	bic.w	r3, r3, #7
 8000b58:	432b      	orrs	r3, r5
 8000b5a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b5c:	6813      	ldr	r3, [r2, #0]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	42ab      	cmp	r3, r5
 8000b64:	f47f af7b 	bne.w	8000a5e <HAL_RCC_ClockConfig+0xa>
 8000b68:	e78d      	b.n	8000a86 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b6a:	686b      	ldr	r3, [r5, #4]
 8000b6c:	68e1      	ldr	r1, [r4, #12]
 8000b6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b72:	430b      	orrs	r3, r1
 8000b74:	606b      	str	r3, [r5, #4]
 8000b76:	e78b      	b.n	8000a90 <HAL_RCC_ClockConfig+0x3c>
 8000b78:	40022000 	.word	0x40022000
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	08001130 	.word	0x08001130
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000008 	.word	0x20000008

08000b8c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000b8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000b90:	461c      	mov	r4, r3
 8000b92:	4616      	mov	r6, r2
 8000b94:	460f      	mov	r7, r1
 8000b96:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8000b98:	f7ff fc3a 	bl	8000410 <HAL_GetTick>
 8000b9c:	4434      	add	r4, r6
 8000b9e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8000ba0:	f7ff fc36 	bl	8000410 <HAL_GetTick>
 8000ba4:	4680      	mov	r8, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8000ba6:	4b23      	ldr	r3, [pc, #140]	; (8000c34 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8000bae:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000bb0:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8000bb2:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000bb4:	6893      	ldr	r3, [r2, #8]
 8000bb6:	ea37 0303 	bics.w	r3, r7, r3
 8000bba:	d001      	beq.n	8000bc0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e02e      	b.n	8000c1e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 8000bc0:	1c73      	adds	r3, r6, #1
 8000bc2:	d0f7      	beq.n	8000bb4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8000bc4:	f7ff fc24 	bl	8000410 <HAL_GetTick>
 8000bc8:	eba0 0008 	sub.w	r0, r0, r8
 8000bcc:	42a0      	cmp	r0, r4
 8000bce:	d329      	bcc.n	8000c24 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000bd0:	682b      	ldr	r3, [r5, #0]
 8000bd2:	685a      	ldr	r2, [r3, #4]
 8000bd4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000bd8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000bda:	686a      	ldr	r2, [r5, #4]
 8000bdc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000be0:	d10a      	bne.n	8000bf8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 8000be2:	68aa      	ldr	r2, [r5, #8]
 8000be4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000be8:	d002      	beq.n	8000bf0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000bea:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000bee:	d103      	bne.n	8000bf8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000bf6:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000bf8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000bfa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000bfe:	d107      	bne.n	8000c10 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c0e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000c16:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8000c18:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8000c1a:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000c1e:	b002      	add	sp, #8
 8000c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(count == 0U)
 8000c24:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8000c26:	2b00      	cmp	r3, #0
      count--;
 8000c28:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8000c2a:	bf08      	it	eq
 8000c2c:	2400      	moveq	r4, #0
      count--;
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	e7be      	b.n	8000bb0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8000c32:	bf00      	nop
 8000c34:	20000000 	.word	0x20000000

08000c38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000c38:	b510      	push	{r4, lr}
 8000c3a:	4613      	mov	r3, r2
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000c3c:	460a      	mov	r2, r1
 8000c3e:	2180      	movs	r1, #128	; 0x80
{
 8000c40:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000c42:	f7ff ffa3 	bl	8000b8c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8000c46:	b120      	cbz	r0, 8000c52 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000c48:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000c4a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c4c:	f043 0320 	orr.w	r3, r3, #32
 8000c50:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000c52:	bd10      	pop	{r4, pc}

08000c54 <HAL_SPI_Init>:
{
 8000c54:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000c56:	4604      	mov	r4, r0
 8000c58:	2800      	cmp	r0, #0
 8000c5a:	d051      	beq.n	8000d00 <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8000c5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d14a      	bne.n	8000cf8 <HAL_SPI_Init+0xa4>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000c62:	6842      	ldr	r2, [r0, #4]
 8000c64:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000c68:	d000      	beq.n	8000c6c <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c6a:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000c70:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8000c74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c78:	b923      	cbnz	r3, 8000c84 <HAL_SPI_Init+0x30>
    HAL_SPI_MspInit(hspi);
 8000c7a:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8000c7c:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000c80:	f7ff fb22 	bl	80002c8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000c84:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000c86:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000c88:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000c8c:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000c8e:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000c90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c94:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000c96:	6863      	ldr	r3, [r4, #4]
 8000c98:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8000c9c:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8000ca0:	4303      	orrs	r3, r0
 8000ca2:	68e0      	ldr	r0, [r4, #12]
 8000ca4:	69a1      	ldr	r1, [r4, #24]
 8000ca6:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 8000caa:	4303      	orrs	r3, r0
 8000cac:	6920      	ldr	r0, [r4, #16]
 8000cae:	f000 0002 	and.w	r0, r0, #2
 8000cb2:	4303      	orrs	r3, r0
 8000cb4:	6960      	ldr	r0, [r4, #20]
 8000cb6:	f000 0001 	and.w	r0, r0, #1
 8000cba:	4303      	orrs	r3, r0
 8000cbc:	f401 7000 	and.w	r0, r1, #512	; 0x200
 8000cc0:	4303      	orrs	r3, r0
 8000cc2:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000cc4:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000cc6:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8000cca:	4303      	orrs	r3, r0
 8000ccc:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000cce:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000cd2:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8000cd6:	4303      	orrs	r3, r0
 8000cd8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000cda:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8000cde:	4303      	orrs	r3, r0
 8000ce0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000ce2:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000ce4:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000ce6:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000ce8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000cec:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000cee:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000cf0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000cf2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8000cf6:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cf8:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000cfe:	e7b5      	b.n	8000c6c <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8000d00:	2001      	movs	r0, #1
 8000d02:	e7f8      	b.n	8000cf6 <HAL_SPI_Init+0xa2>

08000d04 <HAL_SPI_Transmit>:
{
 8000d04:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000d08:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000d0a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000d0e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000d10:	2b01      	cmp	r3, #1
{
 8000d12:	460d      	mov	r5, r1
 8000d14:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 8000d16:	f000 80a0 	beq.w	8000e5a <HAL_SPI_Transmit+0x156>
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000d20:	f7ff fb76 	bl	8000410 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8000d24:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8000d28:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	b2d8      	uxtb	r0, r3
 8000d2e:	f040 8092 	bne.w	8000e56 <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d05d      	beq.n	8000df2 <HAL_SPI_Transmit+0xee>
 8000d36:	2f00      	cmp	r7, #0
 8000d38:	d05b      	beq.n	8000df2 <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000d40:	2300      	movs	r3, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000d42:	68a2      	ldr	r2, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000d44:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000d46:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->RxISR       = NULL;
 8000d4a:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8000d4e:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000d50:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8000d52:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000d54:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000d56:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_DISABLE(hspi);
 8000d58:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000d5a:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000d5c:	d107      	bne.n	8000d6e <HAL_SPI_Transmit+0x6a>
    __HAL_SPI_DISABLE(hspi);
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000d64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d6c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000d6e:	681a      	ldr	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000d70:	68e1      	ldr	r1, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000d72:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000d74:	bf5e      	ittt	pl
 8000d76:	681a      	ldrpl	r2, [r3, #0]
 8000d78:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000d7c:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000d7e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000d82:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000d84:	d141      	bne.n	8000e0a <HAL_SPI_Transmit+0x106>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000d86:	b10a      	cbz	r2, 8000d8c <HAL_SPI_Transmit+0x88>
 8000d88:	2f01      	cmp	r7, #1
 8000d8a:	d107      	bne.n	8000d9c <HAL_SPI_Transmit+0x98>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000d8c:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000d90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d92:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000d94:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000d96:	3b01      	subs	r3, #1
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000d9c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	b9a3      	cbnz	r3, 8000dcc <HAL_SPI_Transmit+0xc8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000da2:	4642      	mov	r2, r8
 8000da4:	4631      	mov	r1, r6
 8000da6:	4620      	mov	r0, r4
 8000da8:	f7ff ff46 	bl	8000c38 <SPI_EndRxTxTransaction>
 8000dac:	2800      	cmp	r0, #0
 8000dae:	d14f      	bne.n	8000e50 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000db0:	68a3      	ldr	r3, [r4, #8]
 8000db2:	b933      	cbnz	r3, 8000dc2 <HAL_SPI_Transmit+0xbe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	6823      	ldr	r3, [r4, #0]
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	9201      	str	r2, [sp, #4]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	9301      	str	r3, [sp, #4]
 8000dc0:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000dc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000dc4:	3800      	subs	r0, #0
 8000dc6:	bf18      	it	ne
 8000dc8:	2001      	movne	r0, #1
error:
 8000dca:	e012      	b.n	8000df2 <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000dcc:	6822      	ldr	r2, [r4, #0]
 8000dce:	6893      	ldr	r3, [r2, #8]
 8000dd0:	0798      	lsls	r0, r3, #30
 8000dd2:	d505      	bpl.n	8000de0 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000dd4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000dd6:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000dda:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000ddc:	6323      	str	r3, [r4, #48]	; 0x30
 8000dde:	e7d9      	b.n	8000d94 <HAL_SPI_Transmit+0x90>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000de0:	f7ff fb16 	bl	8000410 <HAL_GetTick>
 8000de4:	eba0 0008 	sub.w	r0, r0, r8
 8000de8:	42b0      	cmp	r0, r6
 8000dea:	d30b      	bcc.n	8000e04 <HAL_SPI_Transmit+0x100>
 8000dec:	1c71      	adds	r1, r6, #1
 8000dee:	d0d5      	beq.n	8000d9c <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8000df0:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000df2:	2301      	movs	r3, #1
 8000df4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000dfe:	b002      	add	sp, #8
 8000e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000e04:	2e00      	cmp	r6, #0
 8000e06:	d1c9      	bne.n	8000d9c <HAL_SPI_Transmit+0x98>
 8000e08:	e7f2      	b.n	8000df0 <HAL_SPI_Transmit+0xec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000e0a:	b10a      	cbz	r2, 8000e10 <HAL_SPI_Transmit+0x10c>
 8000e0c:	2f01      	cmp	r7, #1
 8000e0e:	d108      	bne.n	8000e22 <HAL_SPI_Transmit+0x11e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000e10:	782a      	ldrb	r2, [r5, #0]
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000e12:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000e14:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e16:	3301      	adds	r3, #1
 8000e18:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000e1a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000e22:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0bb      	beq.n	8000da2 <HAL_SPI_Transmit+0x9e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	689a      	ldr	r2, [r3, #8]
 8000e2e:	0792      	lsls	r2, r2, #30
 8000e30:	d502      	bpl.n	8000e38 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000e32:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000e34:	7812      	ldrb	r2, [r2, #0]
 8000e36:	e7ec      	b.n	8000e12 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000e38:	f7ff faea 	bl	8000410 <HAL_GetTick>
 8000e3c:	eba0 0008 	sub.w	r0, r0, r8
 8000e40:	42b0      	cmp	r0, r6
 8000e42:	d302      	bcc.n	8000e4a <HAL_SPI_Transmit+0x146>
 8000e44:	1c73      	adds	r3, r6, #1
 8000e46:	d0ec      	beq.n	8000e22 <HAL_SPI_Transmit+0x11e>
 8000e48:	e7d2      	b.n	8000df0 <HAL_SPI_Transmit+0xec>
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	d1e9      	bne.n	8000e22 <HAL_SPI_Transmit+0x11e>
 8000e4e:	e7cf      	b.n	8000df0 <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000e50:	2320      	movs	r3, #32
 8000e52:	6563      	str	r3, [r4, #84]	; 0x54
 8000e54:	e7ac      	b.n	8000db0 <HAL_SPI_Transmit+0xac>
    errorcode = HAL_BUSY;
 8000e56:	2002      	movs	r0, #2
 8000e58:	e7cb      	b.n	8000df2 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8000e5a:	2002      	movs	r0, #2
 8000e5c:	e7cf      	b.n	8000dfe <HAL_SPI_Transmit+0xfa>
	...

08000e60 <send_byte>:
	RST_PIN(DC_PORT, DC);
	send_byte(cmd);
	SET_PIN(DC_PORT, DC);
}

static void send_byte(uint8_t byte){
 8000e60:	b513      	push	{r0, r1, r4, lr}
	RST_PIN(CS_PORT, CS);
 8000e62:	4c0b      	ldr	r4, [pc, #44]	; (8000e90 <send_byte+0x30>)
static void send_byte(uint8_t byte){
 8000e64:	f88d 0007 	strb.w	r0, [sp, #7]
	RST_PIN(CS_PORT, CS);
 8000e68:	68e3      	ldr	r3, [r4, #12]
	HAL_SPI_Transmit(spi_ptr, &byte, 1, 1000);
 8000e6a:	480a      	ldr	r0, [pc, #40]	; (8000e94 <send_byte+0x34>)
	RST_PIN(CS_PORT, CS);
 8000e6c:	f023 0304 	bic.w	r3, r3, #4
 8000e70:	60e3      	str	r3, [r4, #12]
	HAL_SPI_Transmit(spi_ptr, &byte, 1, 1000);
 8000e72:	2201      	movs	r2, #1
 8000e74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e78:	f10d 0107 	add.w	r1, sp, #7
 8000e7c:	6800      	ldr	r0, [r0, #0]
 8000e7e:	f7ff ff41 	bl	8000d04 <HAL_SPI_Transmit>
	SET_PIN(CS_PORT, CS);
 8000e82:	68e3      	ldr	r3, [r4, #12]
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	60e3      	str	r3, [r4, #12]
}
 8000e8a:	b002      	add	sp, #8
 8000e8c:	bd10      	pop	{r4, pc}
 8000e8e:	bf00      	nop
 8000e90:	40010800 	.word	0x40010800
 8000e94:	2000008c 	.word	0x2000008c

08000e98 <send_command>:
static void send_command(uint8_t cmd){
 8000e98:	b510      	push	{r4, lr}
	RST_PIN(DC_PORT, DC);
 8000e9a:	4c06      	ldr	r4, [pc, #24]	; (8000eb4 <send_command+0x1c>)
 8000e9c:	68e3      	ldr	r3, [r4, #12]
 8000e9e:	f023 0302 	bic.w	r3, r3, #2
 8000ea2:	60e3      	str	r3, [r4, #12]
	send_byte(cmd);
 8000ea4:	f7ff ffdc 	bl	8000e60 <send_byte>
	SET_PIN(DC_PORT, DC);
 8000ea8:	68e3      	ldr	r3, [r4, #12]
 8000eaa:	f043 0302 	orr.w	r3, r3, #2
 8000eae:	60e3      	str	r3, [r4, #12]
}
 8000eb0:	bd10      	pop	{r4, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <send_data>:

static void send_data(uint8_t buff[], uint16_t size){
 8000eb8:	460a      	mov	r2, r1
	HAL_SPI_Transmit(spi_ptr, buff, size, 1000);
 8000eba:	4601      	mov	r1, r0
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <send_data+0x10>)
 8000ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec2:	6800      	ldr	r0, [r0, #0]
 8000ec4:	f7ff bf1e 	b.w	8000d04 <HAL_SPI_Transmit>
 8000ec8:	2000008c 	.word	0x2000008c

08000ecc <send_pixelVal>:
}

static void send_pixelVal(Colors_t color){
 8000ecc:	b513      	push	{r0, r1, r4, lr}
	uint8_t buff[2]={(color>>8), color&0xFF};
 8000ece:	0a03      	lsrs	r3, r0, #8
	RST_PIN(CS_PORT, CS);
 8000ed0:	4c09      	ldr	r4, [pc, #36]	; (8000ef8 <send_pixelVal+0x2c>)
	uint8_t buff[2]={(color>>8), color&0xFF};
 8000ed2:	f88d 0005 	strb.w	r0, [sp, #5]
 8000ed6:	f88d 3004 	strb.w	r3, [sp, #4]
	RST_PIN(CS_PORT, CS);
 8000eda:	68e3      	ldr	r3, [r4, #12]
	send_data(buff, 2);
 8000edc:	2102      	movs	r1, #2
	RST_PIN(CS_PORT, CS);
 8000ede:	f023 0304 	bic.w	r3, r3, #4
 8000ee2:	60e3      	str	r3, [r4, #12]
	send_data(buff, 2);
 8000ee4:	a801      	add	r0, sp, #4
 8000ee6:	f7ff ffe7 	bl	8000eb8 <send_data>
	SET_PIN(CS_PORT, CS);
 8000eea:	68e3      	ldr	r3, [r4, #12]
 8000eec:	f043 0304 	orr.w	r3, r3, #4
 8000ef0:	60e3      	str	r3, [r4, #12]
}
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd10      	pop	{r4, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40010800 	.word	0x40010800

08000efc <ST7735_TFT_setXBoundary>:
void ST7735_TFT_setXBoundary(uint8_t x_start, uint8_t x_end){
 8000efc:	b538      	push	{r3, r4, r5, lr}
	x.start = x_start;
 8000efe:	4d0a      	ldr	r5, [pc, #40]	; (8000f28 <ST7735_TFT_setXBoundary+0x2c>)
	RST_PIN(CS_PORT, CS);
 8000f00:	4c0a      	ldr	r4, [pc, #40]	; (8000f2c <ST7735_TFT_setXBoundary+0x30>)
	x.start = x_start;
 8000f02:	7068      	strb	r0, [r5, #1]
	send_command(CASET);
 8000f04:	202a      	movs	r0, #42	; 0x2a
	x.end = x_end;
 8000f06:	70e9      	strb	r1, [r5, #3]
	send_command(CASET);
 8000f08:	f7ff ffc6 	bl	8000e98 <send_command>
	RST_PIN(CS_PORT, CS);
 8000f0c:	68e3      	ldr	r3, [r4, #12]
	send_data(x.reg_val, 4);
 8000f0e:	2104      	movs	r1, #4
	RST_PIN(CS_PORT, CS);
 8000f10:	f023 0304 	bic.w	r3, r3, #4
 8000f14:	60e3      	str	r3, [r4, #12]
	send_data(x.reg_val, 4);
 8000f16:	4628      	mov	r0, r5
 8000f18:	f7ff ffce 	bl	8000eb8 <send_data>
	SET_PIN(CS_PORT, CS);
 8000f1c:	68e3      	ldr	r3, [r4, #12]
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	60e3      	str	r3, [r4, #12]
}
 8000f24:	bd38      	pop	{r3, r4, r5, pc}
 8000f26:	bf00      	nop
 8000f28:	2000000c 	.word	0x2000000c
 8000f2c:	40010800 	.word	0x40010800

08000f30 <ST7735_TFT_setYBoundary>:
void ST7735_TFT_setYBoundary(uint8_t y_start, uint8_t y_end){
 8000f30:	b538      	push	{r3, r4, r5, lr}
	y.start = y_start;
 8000f32:	4d0a      	ldr	r5, [pc, #40]	; (8000f5c <ST7735_TFT_setYBoundary+0x2c>)
	RST_PIN(CS_PORT, CS);
 8000f34:	4c0a      	ldr	r4, [pc, #40]	; (8000f60 <ST7735_TFT_setYBoundary+0x30>)
	y.start = y_start;
 8000f36:	7068      	strb	r0, [r5, #1]
	send_command(RASET);
 8000f38:	202b      	movs	r0, #43	; 0x2b
	y.end = y_end;
 8000f3a:	70e9      	strb	r1, [r5, #3]
	send_command(RASET);
 8000f3c:	f7ff ffac 	bl	8000e98 <send_command>
	RST_PIN(CS_PORT, CS);
 8000f40:	68e3      	ldr	r3, [r4, #12]
	send_data(y.reg_val, 4);
 8000f42:	2104      	movs	r1, #4
	RST_PIN(CS_PORT, CS);
 8000f44:	f023 0304 	bic.w	r3, r3, #4
 8000f48:	60e3      	str	r3, [r4, #12]
	send_data(y.reg_val, 4);
 8000f4a:	4628      	mov	r0, r5
 8000f4c:	f7ff ffb4 	bl	8000eb8 <send_data>
	SET_PIN(CS_PORT, CS);
 8000f50:	68e3      	ldr	r3, [r4, #12]
 8000f52:	f043 0304 	orr.w	r3, r3, #4
 8000f56:	60e3      	str	r3, [r4, #12]
}
 8000f58:	bd38      	pop	{r3, r4, r5, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000010 	.word	0x20000010
 8000f60:	40010800 	.word	0x40010800

08000f64 <ST7735_TFT_setWindow>:
void ST7735_TFT_setWindow(uint8_t x_start, uint8_t x_end, uint8_t y_start, uint8_t y_end){
 8000f64:	b538      	push	{r3, r4, r5, lr}
 8000f66:	4614      	mov	r4, r2
 8000f68:	461d      	mov	r5, r3
	ST7735_TFT_setXBoundary(x_start, x_end);
 8000f6a:	f7ff ffc7 	bl	8000efc <ST7735_TFT_setXBoundary>
	ST7735_TFT_setYBoundary(y_start, y_end);
 8000f6e:	4629      	mov	r1, r5
 8000f70:	4620      	mov	r0, r4
}
 8000f72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ST7735_TFT_setYBoundary(y_start, y_end);
 8000f76:	f7ff bfdb 	b.w	8000f30 <ST7735_TFT_setYBoundary>

08000f7a <ST7735_TFT_setColorMod>:
void ST7735_TFT_setColorMod(COLMOD_arg_t colmod){
 8000f7a:	b510      	push	{r4, lr}
 8000f7c:	4604      	mov	r4, r0
	send_command(COLMOD);
 8000f7e:	203a      	movs	r0, #58	; 0x3a
 8000f80:	f7ff ff8a 	bl	8000e98 <send_command>
	send_byte(colmod);
 8000f84:	4620      	mov	r0, r4
}
 8000f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	send_byte(colmod);
 8000f8a:	f7ff bf69 	b.w	8000e60 <send_byte>
	...

08000f90 <ST7735_TFT_init>:
void ST7735_TFT_init(SPI_HandleTypeDef *hspi_ptr){
 8000f90:	b510      	push	{r4, lr}
	spi_ptr = hspi_ptr;
 8000f92:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <ST7735_TFT_init+0x6c>)
	SET_PIN(CS_PORT,CS);
 8000f94:	4c1a      	ldr	r4, [pc, #104]	; (8001000 <ST7735_TFT_init+0x70>)
	spi_ptr = hspi_ptr;
 8000f96:	6018      	str	r0, [r3, #0]
	SET_PIN(CS_PORT,CS);
 8000f98:	68e3      	ldr	r3, [r4, #12]
	HAL_Delay(5);
 8000f9a:	2005      	movs	r0, #5
	SET_PIN(CS_PORT,CS);
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	60e3      	str	r3, [r4, #12]
	SET_PIN(RST_PORT,RST);
 8000fa2:	68e3      	ldr	r3, [r4, #12]
 8000fa4:	f043 0308 	orr.w	r3, r3, #8
 8000fa8:	60e3      	str	r3, [r4, #12]
	SET_PIN(DC_PORT,DC);
 8000faa:	68e3      	ldr	r3, [r4, #12]
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	60e3      	str	r3, [r4, #12]
	RST_PIN(RST_PORT, RST);
 8000fb2:	68e3      	ldr	r3, [r4, #12]
 8000fb4:	f023 0308 	bic.w	r3, r3, #8
 8000fb8:	60e3      	str	r3, [r4, #12]
	HAL_Delay(5);
 8000fba:	f7ff fa2f 	bl	800041c <HAL_Delay>
	SET_PIN(RST_PORT, RST);
 8000fbe:	68e3      	ldr	r3, [r4, #12]
	HAL_Delay(200); //after max 120ms resetting cancel occurs
 8000fc0:	20c8      	movs	r0, #200	; 0xc8
	SET_PIN(RST_PORT, RST);
 8000fc2:	f043 0308 	orr.w	r3, r3, #8
 8000fc6:	60e3      	str	r3, [r4, #12]
	HAL_Delay(200); //after max 120ms resetting cancel occurs
 8000fc8:	f7ff fa28 	bl	800041c <HAL_Delay>
	send_command(SLPOUT);
 8000fcc:	2011      	movs	r0, #17
 8000fce:	f7ff ff63 	bl	8000e98 <send_command>
	send_command(DISPON);
 8000fd2:	2029      	movs	r0, #41	; 0x29
 8000fd4:	f7ff ff60 	bl	8000e98 <send_command>
	HAL_Delay(300);
 8000fd8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000fdc:	f7ff fa1e 	bl	800041c <HAL_Delay>
	ST7735_TFT_setColorMod(BitPerPixel_16);
 8000fe0:	2005      	movs	r0, #5
 8000fe2:	f7ff ffca 	bl	8000f7a <ST7735_TFT_setColorMod>
}
 8000fe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ST7735_TFT_setWindow(x.start, x.end, y.start, y.end);
 8000fea:	4a06      	ldr	r2, [pc, #24]	; (8001004 <ST7735_TFT_init+0x74>)
 8000fec:	4806      	ldr	r0, [pc, #24]	; (8001008 <ST7735_TFT_init+0x78>)
 8000fee:	78d3      	ldrb	r3, [r2, #3]
 8000ff0:	78c1      	ldrb	r1, [r0, #3]
 8000ff2:	7852      	ldrb	r2, [r2, #1]
 8000ff4:	7840      	ldrb	r0, [r0, #1]
 8000ff6:	f7ff bfb5 	b.w	8000f64 <ST7735_TFT_setWindow>
 8000ffa:	bf00      	nop
 8000ffc:	2000008c 	.word	0x2000008c
 8001000:	40010800 	.word	0x40010800
 8001004:	20000010 	.word	0x20000010
 8001008:	2000000c 	.word	0x2000000c

0800100c <ST7735_TFT_fillScreen>:
void ST7735_TFT_fillScreen(Colors_t color){
 800100c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ST7735_TFT_setWindow(0, ST7735_TFT_DEFAULT_XMAX_ADDR, 0, ST7735_TFT_DEFAULT_YMAX_ADDR);
 800100e:	2200      	movs	r2, #0
void ST7735_TFT_fillScreen(Colors_t color){
 8001010:	4604      	mov	r4, r0
	ST7735_TFT_setWindow(0, ST7735_TFT_DEFAULT_XMAX_ADDR, 0, ST7735_TFT_DEFAULT_YMAX_ADDR);
 8001012:	239f      	movs	r3, #159	; 0x9f
 8001014:	4610      	mov	r0, r2
 8001016:	217f      	movs	r1, #127	; 0x7f
 8001018:	f7ff ffa4 	bl	8000f64 <ST7735_TFT_setWindow>
	send_command(RAMWR);
 800101c:	202c      	movs	r0, #44	; 0x2c
 800101e:	f7ff ff3b 	bl	8000e98 <send_command>
	uint8_t buff[2]={(color>>8), color&0xFF};
 8001022:	0a23      	lsrs	r3, r4, #8
 8001024:	f88d 4005 	strb.w	r4, [sp, #5]
	RST_PIN(CS_PORT, CS);
 8001028:	f44f 44a0 	mov.w	r4, #20480	; 0x5000
 800102c:	4d0a      	ldr	r5, [pc, #40]	; (8001058 <ST7735_TFT_fillScreen+0x4c>)
	uint8_t buff[2]={(color>>8), color&0xFF};
 800102e:	f88d 3004 	strb.w	r3, [sp, #4]
	RST_PIN(CS_PORT, CS);
 8001032:	68eb      	ldr	r3, [r5, #12]
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	60eb      	str	r3, [r5, #12]
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 800103a:	3c01      	subs	r4, #1
		send_data(buff, 2);
 800103c:	2102      	movs	r1, #2
 800103e:	a801      	add	r0, sp, #4
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 8001040:	b2a4      	uxth	r4, r4
		send_data(buff, 2);
 8001042:	f7ff ff39 	bl	8000eb8 <send_data>
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 8001046:	2c00      	cmp	r4, #0
 8001048:	d1f7      	bne.n	800103a <ST7735_TFT_fillScreen+0x2e>
	SET_PIN(CS_PORT, CS);
 800104a:	68eb      	ldr	r3, [r5, #12]
 800104c:	f043 0304 	orr.w	r3, r3, #4
 8001050:	60eb      	str	r3, [r5, #12]
}
 8001052:	b003      	add	sp, #12
 8001054:	bd30      	pop	{r4, r5, pc}
 8001056:	bf00      	nop
 8001058:	40010800 	.word	0x40010800

0800105c <ST7735_TFT_writeA>:
void ST7735_TFT_writeA(uint8_t ch, uint8_t x, uint8_t y){
 800105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105e:	4604      	mov	r4, r0
	RST_PIN(CS_PORT, CS);
 8001060:	2500      	movs	r5, #0
	ST7735_TFT_setWindow(x, x+7, y, y+7);
 8001062:	1dd3      	adds	r3, r2, #7
void ST7735_TFT_writeA(uint8_t ch, uint8_t x, uint8_t y){
 8001064:	4608      	mov	r0, r1
	ST7735_TFT_setWindow(x, x+7, y, y+7);
 8001066:	3107      	adds	r1, #7
 8001068:	b2db      	uxtb	r3, r3
 800106a:	b2c9      	uxtb	r1, r1
 800106c:	f7ff ff7a 	bl	8000f64 <ST7735_TFT_setWindow>
	send_command(RAMWR);
 8001070:	202c      	movs	r0, #44	; 0x2c
 8001072:	f7ff ff11 	bl	8000e98 <send_command>
	RST_PIN(CS_PORT, CS);
 8001076:	4a10      	ldr	r2, [pc, #64]	; (80010b8 <ST7735_TFT_writeA+0x5c>)
 8001078:	4e10      	ldr	r6, [pc, #64]	; (80010bc <ST7735_TFT_writeA+0x60>)
 800107a:	68d3      	ldr	r3, [r2, #12]
 800107c:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
 8001080:	f023 0304 	bic.w	r3, r3, #4
 8001084:	60d3      	str	r3, [r2, #12]
void ST7735_TFT_writeA(uint8_t ch, uint8_t x, uint8_t y){
 8001086:	2407      	movs	r4, #7
			uint16_t val = arr[ch][i]>>j;
 8001088:	5d77      	ldrb	r7, [r6, r5]
 800108a:	fa47 f304 	asr.w	r3, r7, r4
			if((val&1)==1)send_pixelVal(YELLOW);
 800108e:	07da      	lsls	r2, r3, #31
 8001090:	bf4c      	ite	mi
 8001092:	f64f 70e0 	movwmi	r0, #65504	; 0xffe0
			else send_pixelVal(BLUE);
 8001096:	201f      	movpl	r0, #31
 8001098:	f7ff ff18 	bl	8000ecc <send_pixelVal>
		for(uint8_t j = 7; j > 0; j--){
 800109c:	3c01      	subs	r4, #1
 800109e:	d1f3      	bne.n	8001088 <ST7735_TFT_writeA+0x2c>
		if((arr[ch][i]&1) == 1)send_pixelVal(YELLOW);
 80010a0:	07fb      	lsls	r3, r7, #31
 80010a2:	bf4c      	ite	mi
 80010a4:	f64f 70e0 	movwmi	r0, #65504	; 0xffe0
		else send_pixelVal(BLUE);
 80010a8:	201f      	movpl	r0, #31
	for(uint8_t i = 0; i < 8; i++){
 80010aa:	3501      	adds	r5, #1
		else send_pixelVal(BLUE);
 80010ac:	f7ff ff0e 	bl	8000ecc <send_pixelVal>
	for(uint8_t i = 0; i < 8; i++){
 80010b0:	2d08      	cmp	r5, #8
 80010b2:	d1e8      	bne.n	8001086 <ST7735_TFT_writeA+0x2a>
}
 80010b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40010800 	.word	0x40010800
 80010bc:	08001151 	.word	0x08001151

080010c0 <__libc_init_array>:
 80010c0:	b570      	push	{r4, r5, r6, lr}
 80010c2:	2600      	movs	r6, #0
 80010c4:	4d0c      	ldr	r5, [pc, #48]	; (80010f8 <__libc_init_array+0x38>)
 80010c6:	4c0d      	ldr	r4, [pc, #52]	; (80010fc <__libc_init_array+0x3c>)
 80010c8:	1b64      	subs	r4, r4, r5
 80010ca:	10a4      	asrs	r4, r4, #2
 80010cc:	42a6      	cmp	r6, r4
 80010ce:	d109      	bne.n	80010e4 <__libc_init_array+0x24>
 80010d0:	f000 f822 	bl	8001118 <_init>
 80010d4:	2600      	movs	r6, #0
 80010d6:	4d0a      	ldr	r5, [pc, #40]	; (8001100 <__libc_init_array+0x40>)
 80010d8:	4c0a      	ldr	r4, [pc, #40]	; (8001104 <__libc_init_array+0x44>)
 80010da:	1b64      	subs	r4, r4, r5
 80010dc:	10a4      	asrs	r4, r4, #2
 80010de:	42a6      	cmp	r6, r4
 80010e0:	d105      	bne.n	80010ee <__libc_init_array+0x2e>
 80010e2:	bd70      	pop	{r4, r5, r6, pc}
 80010e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80010e8:	4798      	blx	r3
 80010ea:	3601      	adds	r6, #1
 80010ec:	e7ee      	b.n	80010cc <__libc_init_array+0xc>
 80010ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80010f2:	4798      	blx	r3
 80010f4:	3601      	adds	r6, #1
 80010f6:	e7f2      	b.n	80010de <__libc_init_array+0x1e>
 80010f8:	080011d4 	.word	0x080011d4
 80010fc:	080011d4 	.word	0x080011d4
 8001100:	080011d4 	.word	0x080011d4
 8001104:	080011d8 	.word	0x080011d8

08001108 <memset>:
 8001108:	4603      	mov	r3, r0
 800110a:	4402      	add	r2, r0
 800110c:	4293      	cmp	r3, r2
 800110e:	d100      	bne.n	8001112 <memset+0xa>
 8001110:	4770      	bx	lr
 8001112:	f803 1b01 	strb.w	r1, [r3], #1
 8001116:	e7f9      	b.n	800110c <memset+0x4>

08001118 <_init>:
 8001118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800111a:	bf00      	nop
 800111c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800111e:	bc08      	pop	{r3}
 8001120:	469e      	mov	lr, r3
 8001122:	4770      	bx	lr

08001124 <_fini>:
 8001124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001126:	bf00      	nop
 8001128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800112a:	bc08      	pop	{r3}
 800112c:	469e      	mov	lr, r3
 800112e:	4770      	bx	lr
