vendor_name = ModelSim
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/MUX2.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/REG_8BIT.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/SHIFT_RIGHT_3.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/SHIFT_RIGHT_1.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/MUX28.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/ADD.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/ABS_MIN_MAX.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/ADD_SUB_MAX.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/TTKT.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/DATAPATH.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/DECODE_WRITE.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/DECODE_AU.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/DECODE_TRI.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/CONTROL.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/SRA_DTP_PL.bdf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/Waveform.vwf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/WF_CONTROL.vwf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/WF_REG.vwf
source_file = 1, E:/THIET_KE_LUAN_LY_SO/datapath_pinelined_SRA/SRA_DTP_PL/db/SRA_DTP_PL.cbx.xml
design_name = REG_8BIT
instance = comp, \CLK~I , CLK, REG_8BIT, 1
instance = comp, \INPUT[7]~I , INPUT[7], REG_8BIT, 1
instance = comp, \W~I , W, REG_8BIT, 1
instance = comp, \INPUT[6]~I , INPUT[6], REG_8BIT, 1
instance = comp, \RESET~I , RESET, REG_8BIT, 1
instance = comp, \INPUT[5]~I , INPUT[5], REG_8BIT, 1
instance = comp, \INPUT[4]~I , INPUT[4], REG_8BIT, 1
instance = comp, \INPUT[3]~I , INPUT[3], REG_8BIT, 1
instance = comp, \INPUT[2]~I , INPUT[2], REG_8BIT, 1
instance = comp, \INPUT[1]~I , INPUT[1], REG_8BIT, 1
instance = comp, \INPUT[0]~I , INPUT[0], REG_8BIT, 1
instance = comp, \OUTPUT[7]~I , OUTPUT[7], REG_8BIT, 1
instance = comp, \OUTPUT[6]~I , OUTPUT[6], REG_8BIT, 1
instance = comp, \OUTPUT[5]~I , OUTPUT[5], REG_8BIT, 1
instance = comp, \OUTPUT[4]~I , OUTPUT[4], REG_8BIT, 1
instance = comp, \OUTPUT[3]~I , OUTPUT[3], REG_8BIT, 1
instance = comp, \OUTPUT[2]~I , OUTPUT[2], REG_8BIT, 1
instance = comp, \OUTPUT[1]~I , OUTPUT[1], REG_8BIT, 1
instance = comp, \OUTPUT[0]~I , OUTPUT[0], REG_8BIT, 1
