

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Sat Dec 15 03:40:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467761|  467761|  467761|  467761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  467760|  467760|     19490|          -|          -|    24|    no    |
        | + Loop 1.1              |   19488|   19488|      1218|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1216|    1216|        76|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond5)
	3  / (exitcond5)
5 --> 
	6  / (!exitcond6)
	14  / (exitcond6)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:95
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_21 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:4  br i1 %exitcond3, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_109 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:4  %tmp_109 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:5  %p_shl2_cast = zext i6 %tmp_109 to i10

ST_2: tmp_110 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:6  %tmp_110 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_111 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:7  %tmp_111 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:8  %p_shl_cast = zext i7 %tmp_111 to i8

ST_2: tmp_112 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:9  %tmp_112 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_127_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:10  %tmp_127_cast = sext i8 %tmp_112 to i9

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
.preheader47.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47.preheader:12  br label %.preheader47

ST_2: StgValue_35 (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:109
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond4 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47:1  %exitcond4 = icmp eq i5 %h, -15

ST_3: empty_42 (29)  [1/1] 0.00ns
.preheader47:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_39 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47:3  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_43 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:0  %tmp_cast_43 = zext i5 %h to i10

ST_3: tmp_113 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:1  %tmp_113 = add i10 %tmp_cast_43, %tmp_110

ST_3: p_shl3_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:2  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_113, i4 0)

ST_3: tmp_114 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:3  %tmp_114 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_113, i1 false)

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:4  %p_shl4_cast = zext i11 %tmp_114 to i14

ST_3: tmp_115 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:5  %tmp_115 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_46 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_47 (157)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond5 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46:1  %exitcond5 = icmp eq i5 %w, -15

ST_4: empty_44 (42)  [1/1] 0.00ns
.preheader46:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_51 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46:3  br i1 %exitcond5, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_52 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (154)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:96
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_54 (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:96
:1  br label %.preheader47


 <State 5>: 6.83ns
ST_5: p_Val2_s (47)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_40, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (48)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond6 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond6 = icmp eq i2 %m, -1

ST_5: empty_45 (50)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (51)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_6 = add i2 %m, 1

ST_5: StgValue_60 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond6, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_92_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:0  %tmp_92_cast = zext i2 %m to i9

ST_5: tmp_117 (55)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:1  %tmp_117 = add i9 %tmp_127_cast, %tmp_92_cast

ST_5: tmp2 (58)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_93 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:6  %tmp_93 = add i5 %h, %tmp2_cast

ST_5: tmp_94_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:7  %tmp_94_cast = zext i5 %tmp_93 to i10

ST_5: tmp_120 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:8  %tmp_120 = add i10 %tmp_110, %tmp_94_cast

ST_5: p_Val2_37 (132)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1


 <State 6>: 2.34ns
ST_6: tmp_118 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node tmp_119)
.preheader.preheader:2  %tmp_118 = shl i9 %tmp_117, 2

ST_6: tmp_119 (57)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
.preheader.preheader:3  %tmp_119 = sub i9 %tmp_118, %tmp_117

ST_6: p_shl5_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:9  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_120, i4 0)

ST_6: tmp_121 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:10  %tmp_121 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_120, i1 false)

ST_6: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:11  %p_shl6_cast = zext i11 %tmp_121 to i14

ST_6: tmp_122 (66)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:12  %tmp_122 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_75 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_Val2_40 (69)  [1/1] 0.00ns
.preheader:0  %p_Val2_40 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (70)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_7: exitcond (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_46 (72)  [1/1] 0.00ns
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (73)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_81 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_95_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:0  %tmp_95_cast = zext i2 %n to i9

ST_7: tmp_123 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:1  %tmp_123 = add i9 %tmp_95_cast, %tmp_119

ST_7: tmp_140_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:2  %tmp_140_cast = zext i9 %tmp_123 to i64

ST_7: weight_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_140_cast

ST_7: tmp3 (80)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i5

ST_7: tmp_96 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:6  %tmp_96 = add i5 %tmp3_cast, %w

ST_7: tmp_97_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:7  %tmp_97_cast = zext i5 %tmp_96 to i14

ST_7: tmp_124 (84)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:8  %tmp_124 = add i14 %tmp_97_cast, %tmp_122

ST_7: weight_V_load (87)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_92 (129)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_141_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:9  %tmp_141_cast = zext i14 %tmp_124 to i64

ST_8: input_V_addr (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:10  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_141_cast

ST_8: weight_V_load (87)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: input_V_load (89)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 9>: 3.25ns
ST_9: input_V_load (89)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 10>: 6.43ns
ST_10: OP1_V (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_10: p_Val2_5 (91)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:15  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_126 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:21  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_98 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:16  %tmp_98 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_40, i6 0)

ST_11: tmp_130_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:17  %tmp_130_cast = sext i14 %tmp_98 to i16

ST_11: p_Val2_41 (94)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:18  %p_Val2_41 = add i16 %tmp_130_cast, %p_Val2_5

ST_11: signbit (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 15)

ST_11: p_Val2_42 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:20  %p_Val2_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_41, i32 6, i32 13)

ST_11: tmp_99 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:22  %tmp_99 = zext i1 %tmp_126 to i8

ST_11: tmp_127 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node carry)
_ifconv:23  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 13)

ST_11: p_Val2_43 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:24  %p_Val2_43 = add i8 %p_Val2_42, %tmp_99

ST_11: newsignbit (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_43, i32 7)

ST_11: tmp_100 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node carry)
_ifconv:26  %tmp_100 = xor i1 %newsignbit, true

ST_11: carry (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_127, %tmp_100

ST_11: tmp_102 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:29  %tmp_102 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_41, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_129 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 14)

ST_12: Range1_all_ones (106)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_102, -1

ST_12: Range1_all_zeros (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_102, 0

ST_12: deleted_zeros (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_101 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_101 = xor i1 %tmp_129, true

ST_12: p_41_i_i (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_101

ST_12: deleted_ones (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i6 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_103 (115)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:39  %tmp_103 = xor i1 %signbit, true

ST_12: overflow (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i6, %tmp_103

ST_12: brmerge40_demorgan_i (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (120)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_103

ST_13: underflow_not (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_48_mux (124)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:48  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_43

ST_13: p_Val2_s_47 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_47 = select i1 %underflow, i8 -128, i8 %p_Val2_43

ST_13: sum_V (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_47

ST_13: StgValue_136 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:100
_ifconv:51  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_88 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:0  %tmp_88 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_37 (132)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1

ST_14: tmp_89 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:2  %tmp_89 = sext i8 %p_Val2_37 to i9

ST_14: p_Val2_38 (134)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:3  %p_Val2_38 = add i9 %tmp_88, %tmp_89

ST_14: isneg (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_38, i32 8)

ST_14: result_V (136)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_37

ST_14: newsignbit_6 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:6  %newsignbit_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_90 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_90 = xor i1 %newsignbit_6, true

ST_15: underflow_6 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_6 = and i1 %isneg, %tmp_90

ST_15: brmerge_i_i (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_6

ST_15: isneg_not (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_6, %isneg_not

ST_15: result_V_mux (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (144)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:104 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_6, i8 -128, i8 %result_V

ST_15: result_1 (145)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:104 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_91_cast (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:15  %tmp_91_cast = zext i5 %w to i14

ST_15: tmp_116 (147)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:16  %tmp_116 = add i14 %tmp_115, %tmp_91_cast

ST_15: tmp_132_cast (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:17  %tmp_132_cast = zext i14 %tmp_116 to i64

ST_15: output_V_addr (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_132_cast

ST_15: StgValue_156 (150)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_6 (151)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:97
_ifconv1:20  %w_6 = add i5 %w, 1

ST_15: StgValue_158 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:97
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:95) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:95) [7]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:95) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:96) [27]  (0 ns)
	'add' operation ('tmp_113', acceleartor_hls_padding/components.cpp:105) [33]  (2.32 ns)
	'add' operation ('tmp_115', acceleartor_hls_padding/components.cpp:105) [37]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:97) [40]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:97) [41]  (3.31 ns)

 <State 5>: 6.83ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:99) [48]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:101) [58]  (2.17 ns)
	'add' operation ('tmp_93', acceleartor_hls_padding/components.cpp:101) [60]  (2.33 ns)
	'add' operation ('tmp_120', acceleartor_hls_padding/components.cpp:101) [62]  (2.32 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'add' operation ('tmp_122', acceleartor_hls_padding/components.cpp:101) [66]  (2.34 ns)

 <State 7>: 6.85ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:100) [70]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:101) [80]  (2.17 ns)
	'add' operation ('tmp_96', acceleartor_hls_padding/components.cpp:101) [82]  (2.33 ns)
	'add' operation ('tmp_124', acceleartor_hls_padding/components.cpp:101) [84]  (2.34 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:101) [86]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:101) on array 'input_V' [89]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:101) on array 'input_V' [89]  (3.25 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:101) [91]  (6.43 ns)

 <State 11>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:101) [94]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:101) [100]  (2.32 ns)
	'xor' operation ('tmp_100', acceleartor_hls_padding/components.cpp:101) [102]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:101) [103]  (2.07 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:101) [106]  (2.07 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:101) [111]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:101) [117]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:101) [118]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:101) [119]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:101) [120]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:101) [121]  (2.07 ns)

 <State 13>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_48_mux', acceleartor_hls_padding/components.cpp:101) [124]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:101) [126]  (2.07 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:104) on array 'bias_V' [132]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:104) [134]  (2.32 ns)

 <State 15>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_90', acceleartor_hls_padding/components.cpp:104) [138]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:104) [139]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:104) [144]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:104) [145]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:105) of variable 'result_1', acceleartor_hls_padding/components.cpp:104 on array 'output_V' [150]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
