// Copyright 2020 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// Automatically generated by parse-opcodes.

/// The different instruction formats.
#[derive(Debug, Copy, Clone)]
pub enum Format {
    Illegal(u32),
    Unit(FormatUnit),
    AqrlRdRs1(FormatAqrlRdRs1),
    AqrlRdRs1Rs2(FormatAqrlRdRs1Rs2),
    Bimm12hiBimm12loRs1Rs2(FormatBimm12hiBimm12loRs1Rs2),
    FmPredRdRs1Succ(FormatFmPredRdRs1Succ),
    Imm12Rd(FormatImm12Rd),
    Imm12RdRmRs1(FormatImm12RdRmRs1),
    Imm12RdRs1(FormatImm12RdRs1),
    Imm12Rs1(FormatImm12Rs1),
    Imm12Rs1StaggerMaskStaggerMax(FormatImm12Rs1StaggerMaskStaggerMax),
    Imm12hiImm12loRs1Rs2(FormatImm12hiImm12loRs1Rs2),
    Imm20Rd(FormatImm20Rd),
    Imm5Rd(FormatImm5Rd),
    Imm5RdRs1(FormatImm5RdRs1),
    Jimm20Rd(FormatJimm20Rd),
    RdRmRs1(FormatRdRmRs1),
    RdRmRs1Rs2(FormatRdRmRs1Rs2),
    RdRmRs1Rs2Rs3(FormatRdRmRs1Rs2Rs3),
    RdRs1(FormatRdRs1),
    RdRs1Rs2(FormatRdRs1Rs2),
    RdRs1Rs2Rs3(FormatRdRs1Rs2Rs3),
    RdRs1Rs3Shamt(FormatRdRs1Rs3Shamt),
    RdRs1Shamt(FormatRdRs1Shamt),
    RdRs1Shamtw(FormatRdRs1Shamtw),
    RdRs2(FormatRdRs2),
    Rs1(FormatRs1),
    Rs1Rs2(FormatRs1Rs2),
}

impl Format {
    pub fn raw(&self) -> u32 {
        match self {
            Self::Illegal(x) => *x,
            Self::Unit(x) => x.raw,
            Self::AqrlRdRs1(x) => x.raw,
            Self::AqrlRdRs1Rs2(x) => x.raw,
            Self::Bimm12hiBimm12loRs1Rs2(x) => x.raw,
            Self::FmPredRdRs1Succ(x) => x.raw,
            Self::Imm12Rd(x) => x.raw,
            Self::Imm12RdRmRs1(x) => x.raw,
            Self::Imm12RdRs1(x) => x.raw,
            Self::Imm12Rs1(x) => x.raw,
            Self::Imm12Rs1StaggerMaskStaggerMax(x) => x.raw,
            Self::Imm12hiImm12loRs1Rs2(x) => x.raw,
            Self::Imm20Rd(x) => x.raw,
            Self::Imm5Rd(x) => x.raw,
            Self::Imm5RdRs1(x) => x.raw,
            Self::Jimm20Rd(x) => x.raw,
            Self::RdRmRs1(x) => x.raw,
            Self::RdRmRs1Rs2(x) => x.raw,
            Self::RdRmRs1Rs2Rs3(x) => x.raw,
            Self::RdRs1(x) => x.raw,
            Self::RdRs1Rs2(x) => x.raw,
            Self::RdRs1Rs2Rs3(x) => x.raw,
            Self::RdRs1Rs3Shamt(x) => x.raw,
            Self::RdRs1Shamt(x) => x.raw,
            Self::RdRs1Shamtw(x) => x.raw,
            Self::RdRs2(x) => x.raw,
            Self::Rs1(x) => x.raw,
            Self::Rs1Rs2(x) => x.raw,
        }
    }
}

impl std::fmt::Display for Format {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Illegal(x) => write!(f, "<illegal 0x{:x}>", x),
            Self::Unit(x) => write!(f, "{}", x),
            Self::AqrlRdRs1(x) => write!(f, "{}", x),
            Self::AqrlRdRs1Rs2(x) => write!(f, "{}", x),
            Self::Bimm12hiBimm12loRs1Rs2(x) => write!(f, "{}", x),
            Self::FmPredRdRs1Succ(x) => write!(f, "{}", x),
            Self::Imm12Rd(x) => write!(f, "{}", x),
            Self::Imm12RdRmRs1(x) => write!(f, "{}", x),
            Self::Imm12RdRs1(x) => write!(f, "{}", x),
            Self::Imm12Rs1(x) => write!(f, "{}", x),
            Self::Imm12Rs1StaggerMaskStaggerMax(x) => write!(f, "{}", x),
            Self::Imm12hiImm12loRs1Rs2(x) => write!(f, "{}", x),
            Self::Imm20Rd(x) => write!(f, "{}", x),
            Self::Imm5Rd(x) => write!(f, "{}", x),
            Self::Imm5RdRs1(x) => write!(f, "{}", x),
            Self::Jimm20Rd(x) => write!(f, "{}", x),
            Self::RdRmRs1(x) => write!(f, "{}", x),
            Self::RdRmRs1Rs2(x) => write!(f, "{}", x),
            Self::RdRmRs1Rs2Rs3(x) => write!(f, "{}", x),
            Self::RdRs1(x) => write!(f, "{}", x),
            Self::RdRs1Rs2(x) => write!(f, "{}", x),
            Self::RdRs1Rs2Rs3(x) => write!(f, "{}", x),
            Self::RdRs1Rs3Shamt(x) => write!(f, "{}", x),
            Self::RdRs1Shamt(x) => write!(f, "{}", x),
            Self::RdRs1Shamtw(x) => write!(f, "{}", x),
            Self::RdRs2(x) => write!(f, "{}", x),
            Self::Rs1(x) => write!(f, "{}", x),
            Self::Rs1Rs2(x) => write!(f, "{}", x),
        }
    }
}

/// The `Unit` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatUnit {
    pub op: OpcodeUnit,
    pub raw: u32,
}

impl FormatUnit {}

/// Opcodes with the `Unit` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeUnit {
    Ecall,
    Ebreak,
    Uret,
    Sret,
    Mret,
    Dret,
    Wfi,
}

impl std::fmt::Display for FormatUnit {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeUnit {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Ecall => write!(f, "ecall"),
            Self::Ebreak => write!(f, "ebreak"),
            Self::Uret => write!(f, "uret"),
            Self::Sret => write!(f, "sret"),
            Self::Mret => write!(f, "mret"),
            Self::Dret => write!(f, "dret"),
            Self::Wfi => write!(f, "wfi"),
        }
    }
}

/// The `AqrlRdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatAqrlRdRs1 {
    pub op: OpcodeAqrlRdRs1,
    pub raw: u32,
    pub aqrl: u32,
    pub rd: u32,
    pub rs1: u32,
}

impl FormatAqrlRdRs1 {}

/// Opcodes with the `AqrlRdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeAqrlRdRs1 {
    LrW,
    LrD,
}

impl std::fmt::Display for FormatAqrlRdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " aqrl={:x}", self.aqrl)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeAqrlRdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::LrW => write!(f, "lr.w"),
            Self::LrD => write!(f, "lr.d"),
        }
    }
}

/// The `AqrlRdRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatAqrlRdRs1Rs2 {
    pub op: OpcodeAqrlRdRs1Rs2,
    pub raw: u32,
    pub aqrl: u32,
    pub rd: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatAqrlRdRs1Rs2 {}

/// Opcodes with the `AqrlRdRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeAqrlRdRs1Rs2 {
    AmoaddW,
    AmoxorW,
    AmoorW,
    AmoandW,
    AmominW,
    AmomaxW,
    AmominuW,
    AmomaxuW,
    AmoswapW,
    ScW,
    AmoaddD,
    AmoxorD,
    AmoorD,
    AmoandD,
    AmominD,
    AmomaxD,
    AmominuD,
    AmomaxuD,
    AmoswapD,
    ScD,
}

impl std::fmt::Display for FormatAqrlRdRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " aqrl={:x}", self.aqrl)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeAqrlRdRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::AmoaddW => write!(f, "amoadd.w"),
            Self::AmoxorW => write!(f, "amoxor.w"),
            Self::AmoorW => write!(f, "amoor.w"),
            Self::AmoandW => write!(f, "amoand.w"),
            Self::AmominW => write!(f, "amomin.w"),
            Self::AmomaxW => write!(f, "amomax.w"),
            Self::AmominuW => write!(f, "amominu.w"),
            Self::AmomaxuW => write!(f, "amomaxu.w"),
            Self::AmoswapW => write!(f, "amoswap.w"),
            Self::ScW => write!(f, "sc.w"),
            Self::AmoaddD => write!(f, "amoadd.d"),
            Self::AmoxorD => write!(f, "amoxor.d"),
            Self::AmoorD => write!(f, "amoor.d"),
            Self::AmoandD => write!(f, "amoand.d"),
            Self::AmominD => write!(f, "amomin.d"),
            Self::AmomaxD => write!(f, "amomax.d"),
            Self::AmominuD => write!(f, "amominu.d"),
            Self::AmomaxuD => write!(f, "amomaxu.d"),
            Self::AmoswapD => write!(f, "amoswap.d"),
            Self::ScD => write!(f, "sc.d"),
        }
    }
}

/// The `Bimm12hiBimm12loRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatBimm12hiBimm12loRs1Rs2 {
    pub op: OpcodeBimm12hiBimm12loRs1Rs2,
    pub raw: u32,
    pub bimm12hi: u32,
    pub bimm12lo: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatBimm12hiBimm12loRs1Rs2 {
    pub fn bimm(&self) -> i32 {
        (((((self.bimm12lo >> 0) & 0x1) << 11
            | ((self.bimm12lo >> 1) & 0xf) << 1
            | ((self.bimm12hi >> 0) & 0x3f) << 5
            | ((self.bimm12hi >> 6) & 0x1) << 12)
            << 19) as i32)
            >> 19
    }
}

/// Opcodes with the `Bimm12hiBimm12loRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeBimm12hiBimm12loRs1Rs2 {
    Beq,
    Bne,
    Blt,
    Bge,
    Bltu,
    Bgeu,
}

impl std::fmt::Display for FormatBimm12hiBimm12loRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " bimm12hi={:x}", self.bimm12hi)?;
        write!(f, " bimm12lo={:x}", self.bimm12lo)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeBimm12hiBimm12loRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Beq => write!(f, "beq"),
            Self::Bne => write!(f, "bne"),
            Self::Blt => write!(f, "blt"),
            Self::Bge => write!(f, "bge"),
            Self::Bltu => write!(f, "bltu"),
            Self::Bgeu => write!(f, "bgeu"),
        }
    }
}

/// The `FmPredRdRs1Succ` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatFmPredRdRs1Succ {
    pub op: OpcodeFmPredRdRs1Succ,
    pub raw: u32,
    pub fm: u32,
    pub pred: u32,
    pub rd: u32,
    pub rs1: u32,
    pub succ: u32,
}

impl FormatFmPredRdRs1Succ {}

/// Opcodes with the `FmPredRdRs1Succ` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeFmPredRdRs1Succ {
    Fence,
}

impl std::fmt::Display for FormatFmPredRdRs1Succ {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " fm={:x}", self.fm)?;
        write!(f, " pred={:x}", self.pred)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " succ={:x}", self.succ)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeFmPredRdRs1Succ {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Fence => write!(f, "fence"),
        }
    }
}

/// The `Imm12Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12Rd {
    pub op: OpcodeImm12Rd,
    pub raw: u32,
    pub imm12: u32,
    pub rd: u32,
}

impl FormatImm12Rd {
    pub fn imm(&self) -> i32 {
        ((self.imm12 << 20) as i32) >> 20
    }
}

/// Opcodes with the `Imm12Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12Rd {
    Scfgri,
}

impl std::fmt::Display for FormatImm12Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12={:x}", self.imm12)?;
        write!(f, " rd={:x}", self.rd)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Scfgri => write!(f, "scfgri"),
        }
    }
}

/// The `Imm12RdRmRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12RdRmRs1 {
    pub op: OpcodeImm12RdRmRs1,
    pub raw: u32,
    pub imm12: u32,
    pub rd: u32,
    pub rm: u32,
    pub rs1: u32,
}

impl FormatImm12RdRmRs1 {
    pub fn imm(&self) -> i32 {
        ((self.imm12 << 20) as i32) >> 20
    }
}

/// Opcodes with the `Imm12RdRmRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12RdRmRs1 {
    Irep,
}

impl std::fmt::Display for FormatImm12RdRmRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12={:x}", self.imm12)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rm={:x}", self.rm)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12RdRmRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Irep => write!(f, "irep"),
        }
    }
}

/// The `Imm12RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12RdRs1 {
    pub op: OpcodeImm12RdRs1,
    pub raw: u32,
    pub imm12: u32,
    pub rd: u32,
    pub rs1: u32,
}

impl FormatImm12RdRs1 {
    pub fn imm(&self) -> i32 {
        ((self.imm12 << 20) as i32) >> 20
    }
}

/// Opcodes with the `Imm12RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12RdRs1 {
    Jalr,
    Addi,
    Slti,
    Sltiu,
    Xori,
    Ori,
    Andi,
    Addiw,
    Lb,
    Lh,
    Lw,
    Ld,
    Lbu,
    Lhu,
    Lwu,
    FenceI,
    Csrrw,
    Csrrs,
    Csrrc,
    Csrrwi,
    Csrrsi,
    Csrrci,
    Flw,
    Fld,
    Flq,
}

impl std::fmt::Display for FormatImm12RdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12={:x}", self.imm12)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12RdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Jalr => write!(f, "jalr"),
            Self::Addi => write!(f, "addi"),
            Self::Slti => write!(f, "slti"),
            Self::Sltiu => write!(f, "sltiu"),
            Self::Xori => write!(f, "xori"),
            Self::Ori => write!(f, "ori"),
            Self::Andi => write!(f, "andi"),
            Self::Addiw => write!(f, "addiw"),
            Self::Lb => write!(f, "lb"),
            Self::Lh => write!(f, "lh"),
            Self::Lw => write!(f, "lw"),
            Self::Ld => write!(f, "ld"),
            Self::Lbu => write!(f, "lbu"),
            Self::Lhu => write!(f, "lhu"),
            Self::Lwu => write!(f, "lwu"),
            Self::FenceI => write!(f, "fence.i"),
            Self::Csrrw => write!(f, "csrrw"),
            Self::Csrrs => write!(f, "csrrs"),
            Self::Csrrc => write!(f, "csrrc"),
            Self::Csrrwi => write!(f, "csrrwi"),
            Self::Csrrsi => write!(f, "csrrsi"),
            Self::Csrrci => write!(f, "csrrci"),
            Self::Flw => write!(f, "flw"),
            Self::Fld => write!(f, "fld"),
            Self::Flq => write!(f, "flq"),
        }
    }
}

/// The `Imm12Rs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12Rs1 {
    pub op: OpcodeImm12Rs1,
    pub raw: u32,
    pub imm12: u32,
    pub rs1: u32,
}

impl FormatImm12Rs1 {
    pub fn imm(&self) -> i32 {
        ((self.imm12 << 20) as i32) >> 20
    }
}

/// Opcodes with the `Imm12Rs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12Rs1 {
    Scfgwi,
}

impl std::fmt::Display for FormatImm12Rs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12={:x}", self.imm12)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12Rs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Scfgwi => write!(f, "scfgwi"),
        }
    }
}

/// The `Imm12Rs1StaggerMaskStaggerMax` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12Rs1StaggerMaskStaggerMax {
    pub op: OpcodeImm12Rs1StaggerMaskStaggerMax,
    pub raw: u32,
    pub imm12: u32,
    pub rs1: u32,
    pub stagger_mask: u32,
    pub stagger_max: u32,
}

impl FormatImm12Rs1StaggerMaskStaggerMax {
    pub fn imm(&self) -> i32 {
        ((self.imm12 << 20) as i32) >> 20
    }
}

/// Opcodes with the `Imm12Rs1StaggerMaskStaggerMax` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12Rs1StaggerMaskStaggerMax {
    FrepO,
    FrepI,
}

impl std::fmt::Display for FormatImm12Rs1StaggerMaskStaggerMax {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12={:x}", self.imm12)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " stagger_mask={:x}", self.stagger_mask)?;
        write!(f, " stagger_max={:x}", self.stagger_max)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12Rs1StaggerMaskStaggerMax {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::FrepO => write!(f, "frep.o"),
            Self::FrepI => write!(f, "frep.i"),
        }
    }
}

/// The `Imm12hiImm12loRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm12hiImm12loRs1Rs2 {
    pub op: OpcodeImm12hiImm12loRs1Rs2,
    pub raw: u32,
    pub imm12hi: u32,
    pub imm12lo: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatImm12hiImm12loRs1Rs2 {
    pub fn imm(&self) -> i32 {
        (((((self.imm12lo >> 0) & 0x1f) << 0 | ((self.imm12hi >> 0) & 0x7f) << 5) << 20) as i32)
            >> 20
    }
}

/// Opcodes with the `Imm12hiImm12loRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm12hiImm12loRs1Rs2 {
    Sb,
    Sh,
    Sw,
    Sd,
    Fsw,
    Fsd,
    Fsq,
}

impl std::fmt::Display for FormatImm12hiImm12loRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm12hi={:x}", self.imm12hi)?;
        write!(f, " imm12lo={:x}", self.imm12lo)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm12hiImm12loRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Sb => write!(f, "sb"),
            Self::Sh => write!(f, "sh"),
            Self::Sw => write!(f, "sw"),
            Self::Sd => write!(f, "sd"),
            Self::Fsw => write!(f, "fsw"),
            Self::Fsd => write!(f, "fsd"),
            Self::Fsq => write!(f, "fsq"),
        }
    }
}

/// The `Imm20Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm20Rd {
    pub op: OpcodeImm20Rd,
    pub raw: u32,
    pub imm20: u32,
    pub rd: u32,
}

impl FormatImm20Rd {}

/// Opcodes with the `Imm20Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm20Rd {
    Lui,
    Auipc,
}

impl std::fmt::Display for FormatImm20Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm20={:x}", self.imm20)?;
        write!(f, " rd={:x}", self.rd)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm20Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Lui => write!(f, "lui"),
            Self::Auipc => write!(f, "auipc"),
        }
    }
}

/// The `Imm5Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm5Rd {
    pub op: OpcodeImm5Rd,
    pub raw: u32,
    pub imm5: u32,
    pub rd: u32,
}

impl FormatImm5Rd {}

/// Opcodes with the `Imm5Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm5Rd {
    Dmstati,
}

impl std::fmt::Display for FormatImm5Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm5={:x}", self.imm5)?;
        write!(f, " rd={:x}", self.rd)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm5Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Dmstati => write!(f, "dmstati"),
        }
    }
}

/// The `Imm5RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatImm5RdRs1 {
    pub op: OpcodeImm5RdRs1,
    pub raw: u32,
    pub imm5: u32,
    pub rd: u32,
    pub rs1: u32,
}

impl FormatImm5RdRs1 {}

/// Opcodes with the `Imm5RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeImm5RdRs1 {
    Dmcpyi,
}

impl std::fmt::Display for FormatImm5RdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " imm5={:x}", self.imm5)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeImm5RdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Dmcpyi => write!(f, "dmcpyi"),
        }
    }
}

/// The `Jimm20Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatJimm20Rd {
    pub op: OpcodeJimm20Rd,
    pub raw: u32,
    pub jimm20: u32,
    pub rd: u32,
}

impl FormatJimm20Rd {
    pub fn jimm(&self) -> i32 {
        (((((self.jimm20 >> 0) & 0xff) << 12
            | ((self.jimm20 >> 8) & 0x1) << 11
            | ((self.jimm20 >> 9) & 0x3ff) << 1
            | ((self.jimm20 >> 19) & 0x1) << 20)
            << 11) as i32)
            >> 11
    }
}

/// Opcodes with the `Jimm20Rd` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeJimm20Rd {
    Jal,
}

impl std::fmt::Display for FormatJimm20Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " jimm20={:x}", self.jimm20)?;
        write!(f, " rd={:x}", self.rd)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeJimm20Rd {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Jal => write!(f, "jal"),
        }
    }
}

/// The `RdRmRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRmRs1 {
    pub op: OpcodeRdRmRs1,
    pub raw: u32,
    pub rd: u32,
    pub rm: u32,
    pub rs1: u32,
}

impl FormatRdRmRs1 {}

/// Opcodes with the `RdRmRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRmRs1 {
    FsqrtS,
    FcvtSD,
    FcvtDS,
    FsqrtD,
    FcvtSQ,
    FcvtQS,
    FcvtDQ,
    FcvtQD,
    FsqrtQ,
    FcvtWS,
    FcvtWuS,
    FcvtLS,
    FcvtLuS,
    FcvtWD,
    FcvtWuD,
    FcvtLD,
    FcvtLuD,
    FcvtWQ,
    FcvtWuQ,
    FcvtLQ,
    FcvtLuQ,
    FcvtSW,
    FcvtSWu,
    FcvtSL,
    FcvtSLu,
    FcvtDW,
    FcvtDWu,
    FcvtDL,
    FcvtDLu,
    FcvtQW,
    FcvtQWu,
    FcvtQL,
    FcvtQLu,
}

impl std::fmt::Display for FormatRdRmRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rm={:x}", self.rm)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRmRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::FsqrtS => write!(f, "fsqrt.s"),
            Self::FcvtSD => write!(f, "fcvt.s.d"),
            Self::FcvtDS => write!(f, "fcvt.d.s"),
            Self::FsqrtD => write!(f, "fsqrt.d"),
            Self::FcvtSQ => write!(f, "fcvt.s.q"),
            Self::FcvtQS => write!(f, "fcvt.q.s"),
            Self::FcvtDQ => write!(f, "fcvt.d.q"),
            Self::FcvtQD => write!(f, "fcvt.q.d"),
            Self::FsqrtQ => write!(f, "fsqrt.q"),
            Self::FcvtWS => write!(f, "fcvt.w.s"),
            Self::FcvtWuS => write!(f, "fcvt.wu.s"),
            Self::FcvtLS => write!(f, "fcvt.l.s"),
            Self::FcvtLuS => write!(f, "fcvt.lu.s"),
            Self::FcvtWD => write!(f, "fcvt.w.d"),
            Self::FcvtWuD => write!(f, "fcvt.wu.d"),
            Self::FcvtLD => write!(f, "fcvt.l.d"),
            Self::FcvtLuD => write!(f, "fcvt.lu.d"),
            Self::FcvtWQ => write!(f, "fcvt.w.q"),
            Self::FcvtWuQ => write!(f, "fcvt.wu.q"),
            Self::FcvtLQ => write!(f, "fcvt.l.q"),
            Self::FcvtLuQ => write!(f, "fcvt.lu.q"),
            Self::FcvtSW => write!(f, "fcvt.s.w"),
            Self::FcvtSWu => write!(f, "fcvt.s.wu"),
            Self::FcvtSL => write!(f, "fcvt.s.l"),
            Self::FcvtSLu => write!(f, "fcvt.s.lu"),
            Self::FcvtDW => write!(f, "fcvt.d.w"),
            Self::FcvtDWu => write!(f, "fcvt.d.wu"),
            Self::FcvtDL => write!(f, "fcvt.d.l"),
            Self::FcvtDLu => write!(f, "fcvt.d.lu"),
            Self::FcvtQW => write!(f, "fcvt.q.w"),
            Self::FcvtQWu => write!(f, "fcvt.q.wu"),
            Self::FcvtQL => write!(f, "fcvt.q.l"),
            Self::FcvtQLu => write!(f, "fcvt.q.lu"),
        }
    }
}

/// The `RdRmRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRmRs1Rs2 {
    pub op: OpcodeRdRmRs1Rs2,
    pub raw: u32,
    pub rd: u32,
    pub rm: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatRdRmRs1Rs2 {}

/// Opcodes with the `RdRmRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRmRs1Rs2 {
    FaddS,
    FsubS,
    FmulS,
    FdivS,
    FaddD,
    FsubD,
    FmulD,
    FdivD,
    FaddQ,
    FsubQ,
    FmulQ,
    FdivQ,
}

impl std::fmt::Display for FormatRdRmRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rm={:x}", self.rm)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRmRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::FaddS => write!(f, "fadd.s"),
            Self::FsubS => write!(f, "fsub.s"),
            Self::FmulS => write!(f, "fmul.s"),
            Self::FdivS => write!(f, "fdiv.s"),
            Self::FaddD => write!(f, "fadd.d"),
            Self::FsubD => write!(f, "fsub.d"),
            Self::FmulD => write!(f, "fmul.d"),
            Self::FdivD => write!(f, "fdiv.d"),
            Self::FaddQ => write!(f, "fadd.q"),
            Self::FsubQ => write!(f, "fsub.q"),
            Self::FmulQ => write!(f, "fmul.q"),
            Self::FdivQ => write!(f, "fdiv.q"),
        }
    }
}

/// The `RdRmRs1Rs2Rs3` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRmRs1Rs2Rs3 {
    pub op: OpcodeRdRmRs1Rs2Rs3,
    pub raw: u32,
    pub rd: u32,
    pub rm: u32,
    pub rs1: u32,
    pub rs2: u32,
    pub rs3: u32,
}

impl FormatRdRmRs1Rs2Rs3 {}

/// Opcodes with the `RdRmRs1Rs2Rs3` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRmRs1Rs2Rs3 {
    FmaddS,
    FmsubS,
    FnmsubS,
    FnmaddS,
    FmaddD,
    FmsubD,
    FnmsubD,
    FnmaddD,
    FmaddQ,
    FmsubQ,
    FnmsubQ,
    FnmaddQ,
}

impl std::fmt::Display for FormatRdRmRs1Rs2Rs3 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rm={:x}", self.rm)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        write!(f, " rs3={:x}", self.rs3)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRmRs1Rs2Rs3 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::FmaddS => write!(f, "fmadd.s"),
            Self::FmsubS => write!(f, "fmsub.s"),
            Self::FnmsubS => write!(f, "fnmsub.s"),
            Self::FnmaddS => write!(f, "fnmadd.s"),
            Self::FmaddD => write!(f, "fmadd.d"),
            Self::FmsubD => write!(f, "fmsub.d"),
            Self::FnmsubD => write!(f, "fnmsub.d"),
            Self::FnmaddD => write!(f, "fnmadd.d"),
            Self::FmaddQ => write!(f, "fmadd.q"),
            Self::FmsubQ => write!(f, "fmsub.q"),
            Self::FnmsubQ => write!(f, "fnmsub.q"),
            Self::FnmaddQ => write!(f, "fnmadd.q"),
        }
    }
}

/// The `RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1 {
    pub op: OpcodeRdRs1,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
}

impl FormatRdRs1 {}

/// Opcodes with the `RdRs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1 {
    Clz,
    Ctz,
    Pcnt,
    SextB,
    SextH,
    Crc32B,
    Crc32H,
    Crc32W,
    Crc32cB,
    Crc32cH,
    Crc32cW,
    FmvXW,
    FclassS,
    FmvXD,
    FclassD,
    FmvXQ,
    FclassQ,
    FmvWX,
    FmvDX,
    FmvQX,
}

impl std::fmt::Display for FormatRdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Clz => write!(f, "clz"),
            Self::Ctz => write!(f, "ctz"),
            Self::Pcnt => write!(f, "pcnt"),
            Self::SextB => write!(f, "sext.b"),
            Self::SextH => write!(f, "sext.h"),
            Self::Crc32B => write!(f, "crc32.b"),
            Self::Crc32H => write!(f, "crc32.h"),
            Self::Crc32W => write!(f, "crc32.w"),
            Self::Crc32cB => write!(f, "crc32c.b"),
            Self::Crc32cH => write!(f, "crc32c.h"),
            Self::Crc32cW => write!(f, "crc32c.w"),
            Self::FmvXW => write!(f, "fmv.x.w"),
            Self::FclassS => write!(f, "fclass.s"),
            Self::FmvXD => write!(f, "fmv.x.d"),
            Self::FclassD => write!(f, "fclass.d"),
            Self::FmvXQ => write!(f, "fmv.x.q"),
            Self::FclassQ => write!(f, "fclass.q"),
            Self::FmvWX => write!(f, "fmv.w.x"),
            Self::FmvDX => write!(f, "fmv.d.x"),
            Self::FmvQX => write!(f, "fmv.q.x"),
        }
    }
}

/// The `RdRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1Rs2 {
    pub op: OpcodeRdRs1Rs2,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatRdRs1Rs2 {}

/// Opcodes with the `RdRs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1Rs2 {
    Add,
    Sub,
    Sll,
    Slt,
    Sltu,
    Xor,
    Srl,
    Sra,
    Or,
    And,
    Addw,
    Subw,
    Sllw,
    Srlw,
    Sraw,
    Mul,
    Mulh,
    Mulhsu,
    Mulhu,
    Div,
    Divu,
    Rem,
    Remu,
    Mulw,
    Divw,
    Divuw,
    Remw,
    Remuw,
    Andn,
    Orn,
    Xnor,
    Slo,
    Sro,
    Rol,
    Ror,
    Sbclr,
    Sbset,
    Sbinv,
    Sbext,
    Gorc,
    Grev,
    Sh1add,
    Sh2add,
    Sh3add,
    Clmul,
    Clmulr,
    Clmulh,
    Min,
    Max,
    Minu,
    Maxu,
    Shfl,
    Unshfl,
    Bext,
    Bdep,
    Pack,
    Packu,
    Packh,
    Bfp,
    FsgnjS,
    FsgnjnS,
    FsgnjxS,
    FminS,
    FmaxS,
    FsgnjD,
    FsgnjnD,
    FsgnjxD,
    FminD,
    FmaxD,
    FsgnjQ,
    FsgnjnQ,
    FsgnjxQ,
    FminQ,
    FmaxQ,
    FleS,
    FltS,
    FeqS,
    FleD,
    FltD,
    FeqD,
    FleQ,
    FltQ,
    FeqQ,
    Dmcpy,
}

impl std::fmt::Display for FormatRdRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Add => write!(f, "add"),
            Self::Sub => write!(f, "sub"),
            Self::Sll => write!(f, "sll"),
            Self::Slt => write!(f, "slt"),
            Self::Sltu => write!(f, "sltu"),
            Self::Xor => write!(f, "xor"),
            Self::Srl => write!(f, "srl"),
            Self::Sra => write!(f, "sra"),
            Self::Or => write!(f, "or"),
            Self::And => write!(f, "and"),
            Self::Addw => write!(f, "addw"),
            Self::Subw => write!(f, "subw"),
            Self::Sllw => write!(f, "sllw"),
            Self::Srlw => write!(f, "srlw"),
            Self::Sraw => write!(f, "sraw"),
            Self::Mul => write!(f, "mul"),
            Self::Mulh => write!(f, "mulh"),
            Self::Mulhsu => write!(f, "mulhsu"),
            Self::Mulhu => write!(f, "mulhu"),
            Self::Div => write!(f, "div"),
            Self::Divu => write!(f, "divu"),
            Self::Rem => write!(f, "rem"),
            Self::Remu => write!(f, "remu"),
            Self::Mulw => write!(f, "mulw"),
            Self::Divw => write!(f, "divw"),
            Self::Divuw => write!(f, "divuw"),
            Self::Remw => write!(f, "remw"),
            Self::Remuw => write!(f, "remuw"),
            Self::Andn => write!(f, "andn"),
            Self::Orn => write!(f, "orn"),
            Self::Xnor => write!(f, "xnor"),
            Self::Slo => write!(f, "slo"),
            Self::Sro => write!(f, "sro"),
            Self::Rol => write!(f, "rol"),
            Self::Ror => write!(f, "ror"),
            Self::Sbclr => write!(f, "sbclr"),
            Self::Sbset => write!(f, "sbset"),
            Self::Sbinv => write!(f, "sbinv"),
            Self::Sbext => write!(f, "sbext"),
            Self::Gorc => write!(f, "gorc"),
            Self::Grev => write!(f, "grev"),
            Self::Sh1add => write!(f, "sh1add"),
            Self::Sh2add => write!(f, "sh2add"),
            Self::Sh3add => write!(f, "sh3add"),
            Self::Clmul => write!(f, "clmul"),
            Self::Clmulr => write!(f, "clmulr"),
            Self::Clmulh => write!(f, "clmulh"),
            Self::Min => write!(f, "min"),
            Self::Max => write!(f, "max"),
            Self::Minu => write!(f, "minu"),
            Self::Maxu => write!(f, "maxu"),
            Self::Shfl => write!(f, "shfl"),
            Self::Unshfl => write!(f, "unshfl"),
            Self::Bext => write!(f, "bext"),
            Self::Bdep => write!(f, "bdep"),
            Self::Pack => write!(f, "pack"),
            Self::Packu => write!(f, "packu"),
            Self::Packh => write!(f, "packh"),
            Self::Bfp => write!(f, "bfp"),
            Self::FsgnjS => write!(f, "fsgnj.s"),
            Self::FsgnjnS => write!(f, "fsgnjn.s"),
            Self::FsgnjxS => write!(f, "fsgnjx.s"),
            Self::FminS => write!(f, "fmin.s"),
            Self::FmaxS => write!(f, "fmax.s"),
            Self::FsgnjD => write!(f, "fsgnj.d"),
            Self::FsgnjnD => write!(f, "fsgnjn.d"),
            Self::FsgnjxD => write!(f, "fsgnjx.d"),
            Self::FminD => write!(f, "fmin.d"),
            Self::FmaxD => write!(f, "fmax.d"),
            Self::FsgnjQ => write!(f, "fsgnj.q"),
            Self::FsgnjnQ => write!(f, "fsgnjn.q"),
            Self::FsgnjxQ => write!(f, "fsgnjx.q"),
            Self::FminQ => write!(f, "fmin.q"),
            Self::FmaxQ => write!(f, "fmax.q"),
            Self::FleS => write!(f, "fle.s"),
            Self::FltS => write!(f, "flt.s"),
            Self::FeqS => write!(f, "feq.s"),
            Self::FleD => write!(f, "fle.d"),
            Self::FltD => write!(f, "flt.d"),
            Self::FeqD => write!(f, "feq.d"),
            Self::FleQ => write!(f, "fle.q"),
            Self::FltQ => write!(f, "flt.q"),
            Self::FeqQ => write!(f, "feq.q"),
            Self::Dmcpy => write!(f, "dmcpy"),
        }
    }
}

/// The `RdRs1Rs2Rs3` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1Rs2Rs3 {
    pub op: OpcodeRdRs1Rs2Rs3,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
    pub rs2: u32,
    pub rs3: u32,
}

impl FormatRdRs1Rs2Rs3 {}

/// Opcodes with the `RdRs1Rs2Rs3` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1Rs2Rs3 {
    Cmix,
    Cmov,
    Fsl,
    Fsr,
}

impl std::fmt::Display for FormatRdRs1Rs2Rs3 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        write!(f, " rs3={:x}", self.rs3)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1Rs2Rs3 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Cmix => write!(f, "cmix"),
            Self::Cmov => write!(f, "cmov"),
            Self::Fsl => write!(f, "fsl"),
            Self::Fsr => write!(f, "fsr"),
        }
    }
}

/// The `RdRs1Rs3Shamt` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1Rs3Shamt {
    pub op: OpcodeRdRs1Rs3Shamt,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
    pub rs3: u32,
    pub shamt: u32,
}

impl FormatRdRs1Rs3Shamt {}

/// Opcodes with the `RdRs1Rs3Shamt` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1Rs3Shamt {
    Fsri,
}

impl std::fmt::Display for FormatRdRs1Rs3Shamt {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs3={:x}", self.rs3)?;
        write!(f, " shamt={:x}", self.shamt)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1Rs3Shamt {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Fsri => write!(f, "fsri"),
        }
    }
}

/// The `RdRs1Shamt` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1Shamt {
    pub op: OpcodeRdRs1Shamt,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
    pub shamt: u32,
}

impl FormatRdRs1Shamt {}

/// Opcodes with the `RdRs1Shamt` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1Shamt {
    Slli,
    Srli,
    Srai,
    Sloi,
    Sroi,
    Rori,
    Sbclri,
    Sbseti,
    Sbinvi,
    Sbexti,
    Gorci,
    Grevi,
}

impl std::fmt::Display for FormatRdRs1Shamt {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " shamt={:x}", self.shamt)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1Shamt {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Slli => write!(f, "slli"),
            Self::Srli => write!(f, "srli"),
            Self::Srai => write!(f, "srai"),
            Self::Sloi => write!(f, "sloi"),
            Self::Sroi => write!(f, "sroi"),
            Self::Rori => write!(f, "rori"),
            Self::Sbclri => write!(f, "sbclri"),
            Self::Sbseti => write!(f, "sbseti"),
            Self::Sbinvi => write!(f, "sbinvi"),
            Self::Sbexti => write!(f, "sbexti"),
            Self::Gorci => write!(f, "gorci"),
            Self::Grevi => write!(f, "grevi"),
        }
    }
}

/// The `RdRs1Shamtw` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs1Shamtw {
    pub op: OpcodeRdRs1Shamtw,
    pub raw: u32,
    pub rd: u32,
    pub rs1: u32,
    pub shamtw: u32,
}

impl FormatRdRs1Shamtw {}

/// Opcodes with the `RdRs1Shamtw` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs1Shamtw {
    Slliw,
    Srliw,
    Sraiw,
    Shfli,
    Unshfli,
}

impl std::fmt::Display for FormatRdRs1Shamtw {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " shamtw={:x}", self.shamtw)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs1Shamtw {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Slliw => write!(f, "slliw"),
            Self::Srliw => write!(f, "srliw"),
            Self::Sraiw => write!(f, "sraiw"),
            Self::Shfli => write!(f, "shfli"),
            Self::Unshfli => write!(f, "unshfli"),
        }
    }
}

/// The `RdRs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRdRs2 {
    pub op: OpcodeRdRs2,
    pub raw: u32,
    pub rd: u32,
    pub rs2: u32,
}

impl FormatRdRs2 {}

/// Opcodes with the `RdRs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRdRs2 {
    Dmstat,
    Scfgr,
}

impl std::fmt::Display for FormatRdRs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rd={:x}", self.rd)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRdRs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Dmstat => write!(f, "dmstat"),
            Self::Scfgr => write!(f, "scfgr"),
        }
    }
}

/// The `Rs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRs1 {
    pub op: OpcodeRs1,
    pub raw: u32,
    pub rs1: u32,
}

impl FormatRs1 {}

/// Opcodes with the `Rs1` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRs1 {
    Dmrep,
}

impl std::fmt::Display for FormatRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rs1={:x}", self.rs1)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRs1 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::Dmrep => write!(f, "dmrep"),
        }
    }
}

/// The `Rs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub struct FormatRs1Rs2 {
    pub op: OpcodeRs1Rs2,
    pub raw: u32,
    pub rs1: u32,
    pub rs2: u32,
}

impl FormatRs1Rs2 {}

/// Opcodes with the `Rs1Rs2` instruction format.
#[derive(Debug, Copy, Clone)]
pub enum OpcodeRs1Rs2 {
    SfenceVma,
    HfenceBvma,
    HfenceGvma,
    Dmsrc,
    Dmdst,
    Dmstr,
    Scfgw,
}

impl std::fmt::Display for FormatRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        write!(f, "{}", self.op)?;
        write!(f, " rs1={:x}", self.rs1)?;
        write!(f, " rs2={:x}", self.rs2)?;
        Ok(())
    }
}

impl std::fmt::Display for OpcodeRs1Rs2 {
    fn fmt(&self, f: &mut std::fmt::Formatter) -> std::fmt::Result {
        match self {
            Self::SfenceVma => write!(f, "sfence.vma"),
            Self::HfenceBvma => write!(f, "hfence.bvma"),
            Self::HfenceGvma => write!(f, "hfence.gvma"),
            Self::Dmsrc => write!(f, "dmsrc"),
            Self::Dmdst => write!(f, "dmdst"),
            Self::Dmstr => write!(f, "dmstr"),
            Self::Scfgw => write!(f, "scfgw"),
        }
    }
}

/// Parse a `u32` into an instruction.
pub fn parse_u32(raw: u32) -> Format {
    match raw & 0x7f {
        0x6f => return parse_jimm20_rd(OpcodeJimm20Rd::Jal, raw),
        0x37 => return parse_imm20_rd(OpcodeImm20Rd::Lui, raw),
        0x17 => return parse_imm20_rd(OpcodeImm20Rd::Auipc, raw),
        0x3f => return parse_imm12_rd_rm_rs1(OpcodeImm12RdRmRs1::Irep, raw),
        _ => (),
    }
    match raw & 0xff {
        0x8b => {
            return parse_imm12_rs1_stagger_mask_stagger_max(
                OpcodeImm12Rs1StaggerMaskStaggerMax::FrepO,
                raw,
            )
        }
        0xb => {
            return parse_imm12_rs1_stagger_mask_stagger_max(
                OpcodeImm12Rs1StaggerMaskStaggerMax::FrepI,
                raw,
            )
        }
        _ => (),
    }
    match raw & 0x707f {
        0x63 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Beq, raw),
        0x1063 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Bne, raw),
        0x4063 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Blt, raw),
        0x5063 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Bge, raw),
        0x6063 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Bltu, raw),
        0x7063 => return parse_bimm12hi_bimm12lo_rs1_rs2(OpcodeBimm12hiBimm12loRs1Rs2::Bgeu, raw),
        0x67 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Jalr, raw),
        0x13 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Addi, raw),
        0x2013 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Slti, raw),
        0x3013 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Sltiu, raw),
        0x4013 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Xori, raw),
        0x6013 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Ori, raw),
        0x7013 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Andi, raw),
        0x1b => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Addiw, raw),
        0x3 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lb, raw),
        0x1003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lh, raw),
        0x2003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lw, raw),
        0x3003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Ld, raw),
        0x4003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lbu, raw),
        0x5003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lhu, raw),
        0x6003 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Lwu, raw),
        0x23 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Sb, raw),
        0x1023 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Sh, raw),
        0x2023 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Sw, raw),
        0x3023 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Sd, raw),
        0xf => return parse_fm_pred_rd_rs1_succ(OpcodeFmPredRdRs1Succ::Fence, raw),
        0x100f => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::FenceI, raw),
        0x1073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrw, raw),
        0x2073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrs, raw),
        0x3073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrc, raw),
        0x5073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrwi, raw),
        0x6073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrsi, raw),
        0x7073 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Csrrci, raw),
        0x2007 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Flw, raw),
        0x3007 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Fld, raw),
        0x4007 => return parse_imm12_rd_rs1(OpcodeImm12RdRs1::Flq, raw),
        0x2027 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Fsw, raw),
        0x3027 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Fsd, raw),
        0x4027 => return parse_imm12hi_imm12lo_rs1_rs2(OpcodeImm12hiImm12loRs1Rs2::Fsq, raw),
        _ => (),
    }
    match raw & 0x7fff {
        0x202b => return parse_imm12_rs1(OpcodeImm12Rs1::Scfgwi, raw),
        _ => (),
    }
    match raw & 0xff07f {
        0x102b => return parse_imm12_rd(OpcodeImm12Rd::Scfgri, raw),
        _ => (),
    }
    match raw & 0x400707f {
        0x4005013 => return parse_rd_rs1_rs3_shamt(OpcodeRdRs1Rs3Shamt::Fsri, raw),
        _ => (),
    }
    match raw & 0x600007f {
        0x43 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmaddS, raw),
        0x47 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmsubS, raw),
        0x4b => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmsubS, raw),
        0x4f => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmaddS, raw),
        0x2000043 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmaddD, raw),
        0x2000047 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmsubD, raw),
        0x200004b => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmsubD, raw),
        0x200004f => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmaddD, raw),
        0x6000043 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmaddQ, raw),
        0x6000047 => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FmsubQ, raw),
        0x600004b => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmsubQ, raw),
        0x600004f => return parse_rd_rm_rs1_rs2_rs3(OpcodeRdRmRs1Rs2Rs3::FnmaddQ, raw),
        _ => (),
    }
    match raw & 0x600707f {
        0x6001033 => return parse_rd_rs1_rs2_rs3(OpcodeRdRs1Rs2Rs3::Cmix, raw),
        0x6005033 => return parse_rd_rs1_rs2_rs3(OpcodeRdRs1Rs2Rs3::Cmov, raw),
        0x4001033 => return parse_rd_rs1_rs2_rs3(OpcodeRdRs1Rs2Rs3::Fsl, raw),
        0x4005033 => return parse_rd_rs1_rs2_rs3(OpcodeRdRs1Rs2Rs3::Fsr, raw),
        _ => (),
    }
    match raw & 0xf800707f {
        0x202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoaddW, raw),
        0x2000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoxorW, raw),
        0x4000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoorW, raw),
        0x6000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoandW, raw),
        0x8000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmominW, raw),
        0xa000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmomaxW, raw),
        0xc000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmominuW, raw),
        0xe000202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmomaxuW, raw),
        0x800202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoswapW, raw),
        0x1800202f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::ScW, raw),
        0x302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoaddD, raw),
        0x2000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoxorD, raw),
        0x4000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoorD, raw),
        0x6000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoandD, raw),
        0x8000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmominD, raw),
        0xa000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmomaxD, raw),
        0xc000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmominuD, raw),
        0xe000302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmomaxuD, raw),
        0x800302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::AmoswapD, raw),
        0x1800302f => return parse_aqrl_rd_rs1_rs2(OpcodeAqrlRdRs1Rs2::ScD, raw),
        _ => (),
    }
    match raw & 0xf9f0707f {
        0x1000202f => return parse_aqrl_rd_rs1(OpcodeAqrlRdRs1::LrW, raw),
        0x1000302f => return parse_aqrl_rd_rs1(OpcodeAqrlRdRs1::LrD, raw),
        _ => (),
    }
    match raw & 0xfc00707f {
        0x1013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Slli, raw),
        0x5013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Srli, raw),
        0x40005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Srai, raw),
        0x20001013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sloi, raw),
        0x20005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sroi, raw),
        0x60005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Rori, raw),
        0x48001013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sbclri, raw),
        0x28001013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sbseti, raw),
        0x68001013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sbinvi, raw),
        0x48005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Sbexti, raw),
        0x28005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Gorci, raw),
        0x68005013 => return parse_rd_rs1_shamt(OpcodeRdRs1Shamt::Grevi, raw),
        _ => (),
    }
    match raw & 0xfe00007f {
        0x53 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FaddS, raw),
        0x8000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FsubS, raw),
        0x10000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FmulS, raw),
        0x18000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FdivS, raw),
        0x2000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FaddD, raw),
        0xa000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FsubD, raw),
        0x12000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FmulD, raw),
        0x1a000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FdivD, raw),
        0x6000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FaddQ, raw),
        0xe000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FsubQ, raw),
        0x16000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FmulQ, raw),
        0x1e000053 => return parse_rd_rm_rs1_rs2(OpcodeRdRmRs1Rs2::FdivQ, raw),
        _ => (),
    }
    match raw & 0xfe00707f {
        0x33 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Add, raw),
        0x40000033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sub, raw),
        0x1033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sll, raw),
        0x2033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Slt, raw),
        0x3033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sltu, raw),
        0x4033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Xor, raw),
        0x5033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Srl, raw),
        0x40005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sra, raw),
        0x6033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Or, raw),
        0x7033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::And, raw),
        0x101b => return parse_rd_rs1_shamtw(OpcodeRdRs1Shamtw::Slliw, raw),
        0x501b => return parse_rd_rs1_shamtw(OpcodeRdRs1Shamtw::Srliw, raw),
        0x4000501b => return parse_rd_rs1_shamtw(OpcodeRdRs1Shamtw::Sraiw, raw),
        0x3b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Addw, raw),
        0x4000003b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Subw, raw),
        0x103b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sllw, raw),
        0x503b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Srlw, raw),
        0x4000503b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sraw, raw),
        0x2000033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Mul, raw),
        0x2001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Mulh, raw),
        0x2002033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Mulhsu, raw),
        0x2003033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Mulhu, raw),
        0x2004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Div, raw),
        0x2005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Divu, raw),
        0x2006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Rem, raw),
        0x2007033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Remu, raw),
        0x200003b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Mulw, raw),
        0x200403b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Divw, raw),
        0x200503b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Divuw, raw),
        0x200603b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Remw, raw),
        0x200703b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Remuw, raw),
        0x40007033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Andn, raw),
        0x40006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Orn, raw),
        0x40004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Xnor, raw),
        0x20001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Slo, raw),
        0x20005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sro, raw),
        0x60001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Rol, raw),
        0x60005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Ror, raw),
        0x48001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sbclr, raw),
        0x28001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sbset, raw),
        0x68001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sbinv, raw),
        0x48005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sbext, raw),
        0x28005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Gorc, raw),
        0x68005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Grev, raw),
        0x20002033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sh1add, raw),
        0x20004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sh2add, raw),
        0x20006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Sh3add, raw),
        0xa001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Clmul, raw),
        0xa002033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Clmulr, raw),
        0xa003033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Clmulh, raw),
        0xa004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Min, raw),
        0xa005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Max, raw),
        0xa006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Minu, raw),
        0xa007033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Maxu, raw),
        0x8001033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Shfl, raw),
        0x8005033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Unshfl, raw),
        0x8006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Bext, raw),
        0x48006033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Bdep, raw),
        0x8004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Pack, raw),
        0x48004033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Packu, raw),
        0x8007033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Packh, raw),
        0x48007033 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Bfp, raw),
        0x8001013 => return parse_rd_rs1_shamtw(OpcodeRdRs1Shamtw::Shfli, raw),
        0x8005013 => return parse_rd_rs1_shamtw(OpcodeRdRs1Shamtw::Unshfli, raw),
        0x20000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjS, raw),
        0x20001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjnS, raw),
        0x20002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjxS, raw),
        0x28000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FminS, raw),
        0x28001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FmaxS, raw),
        0x22000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjD, raw),
        0x22001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjnD, raw),
        0x22002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjxD, raw),
        0x2a000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FminD, raw),
        0x2a001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FmaxD, raw),
        0x26000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjQ, raw),
        0x26001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjnQ, raw),
        0x26002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FsgnjxQ, raw),
        0x2e000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FminQ, raw),
        0x2e001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FmaxQ, raw),
        0xa0000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FleS, raw),
        0xa0001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FltS, raw),
        0xa0002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FeqS, raw),
        0xa2000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FleD, raw),
        0xa2001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FltD, raw),
        0xa2002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FeqD, raw),
        0xa6000053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FleQ, raw),
        0xa6001053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FltQ, raw),
        0xa6002053 => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::FeqQ, raw),
        0x400002b => return parse_imm5_rd_rs1(OpcodeImm5RdRs1::Dmcpyi, raw),
        0x600002b => return parse_rd_rs1_rs2(OpcodeRdRs1Rs2::Dmcpy, raw),
        _ => (),
    }
    match raw & 0xfe007fff {
        0x12000073 => return parse_rs1_rs2(OpcodeRs1Rs2::SfenceVma, raw),
        0x22000073 => return parse_rs1_rs2(OpcodeRs1Rs2::HfenceBvma, raw),
        0xa2000073 => return parse_rs1_rs2(OpcodeRs1Rs2::HfenceGvma, raw),
        0x2b => return parse_rs1_rs2(OpcodeRs1Rs2::Dmsrc, raw),
        0x200002b => return parse_rs1_rs2(OpcodeRs1Rs2::Dmdst, raw),
        0xc00002b => return parse_rs1_rs2(OpcodeRs1Rs2::Dmstr, raw),
        0x20ab => return parse_rs1_rs2(OpcodeRs1Rs2::Scfgw, raw),
        _ => (),
    }
    match raw & 0xfe0ff07f {
        0x800002b => return parse_imm5_rd(OpcodeImm5Rd::Dmstati, raw),
        0xa00002b => return parse_rd_rs2(OpcodeRdRs2::Dmstat, raw),
        0x902b => return parse_rd_rs2(OpcodeRdRs2::Scfgr, raw),
        _ => (),
    }
    match raw & 0xfff0007f {
        0x58000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FsqrtS, raw),
        0x40100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSD, raw),
        0x42000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDS, raw),
        0x5a000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FsqrtD, raw),
        0x40300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSQ, raw),
        0x46000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQS, raw),
        0x42300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDQ, raw),
        0x46100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQD, raw),
        0x5e000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FsqrtQ, raw),
        0xc0000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWS, raw),
        0xc0100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWuS, raw),
        0xc0200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLS, raw),
        0xc0300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLuS, raw),
        0xc2000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWD, raw),
        0xc2100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWuD, raw),
        0xc2200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLD, raw),
        0xc2300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLuD, raw),
        0xc6000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWQ, raw),
        0xc6100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtWuQ, raw),
        0xc6200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLQ, raw),
        0xc6300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtLuQ, raw),
        0xd0000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSW, raw),
        0xd0100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSWu, raw),
        0xd0200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSL, raw),
        0xd0300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtSLu, raw),
        0xd2000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDW, raw),
        0xd2100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDWu, raw),
        0xd2200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDL, raw),
        0xd2300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtDLu, raw),
        0xd6000053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQW, raw),
        0xd6100053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQWu, raw),
        0xd6200053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQL, raw),
        0xd6300053 => return parse_rd_rm_rs1(OpcodeRdRmRs1::FcvtQLu, raw),
        _ => (),
    }
    match raw & 0xfff0707f {
        0x60001013 => return parse_rd_rs1(OpcodeRdRs1::Clz, raw),
        0x60101013 => return parse_rd_rs1(OpcodeRdRs1::Ctz, raw),
        0x60201013 => return parse_rd_rs1(OpcodeRdRs1::Pcnt, raw),
        0x60401013 => return parse_rd_rs1(OpcodeRdRs1::SextB, raw),
        0x60501013 => return parse_rd_rs1(OpcodeRdRs1::SextH, raw),
        0x61001013 => return parse_rd_rs1(OpcodeRdRs1::Crc32B, raw),
        0x61101013 => return parse_rd_rs1(OpcodeRdRs1::Crc32H, raw),
        0x61201013 => return parse_rd_rs1(OpcodeRdRs1::Crc32W, raw),
        0x61801013 => return parse_rd_rs1(OpcodeRdRs1::Crc32cB, raw),
        0x61901013 => return parse_rd_rs1(OpcodeRdRs1::Crc32cH, raw),
        0x61a01013 => return parse_rd_rs1(OpcodeRdRs1::Crc32cW, raw),
        0xe0000053 => return parse_rd_rs1(OpcodeRdRs1::FmvXW, raw),
        0xe0001053 => return parse_rd_rs1(OpcodeRdRs1::FclassS, raw),
        0xe2000053 => return parse_rd_rs1(OpcodeRdRs1::FmvXD, raw),
        0xe2001053 => return parse_rd_rs1(OpcodeRdRs1::FclassD, raw),
        0xe6000053 => return parse_rd_rs1(OpcodeRdRs1::FmvXQ, raw),
        0xe6001053 => return parse_rd_rs1(OpcodeRdRs1::FclassQ, raw),
        0xf0000053 => return parse_rd_rs1(OpcodeRdRs1::FmvWX, raw),
        0xf2000053 => return parse_rd_rs1(OpcodeRdRs1::FmvDX, raw),
        0xf6000053 => return parse_rd_rs1(OpcodeRdRs1::FmvQX, raw),
        _ => (),
    }
    match raw & 0xfff07fff {
        0xe00002b => return parse_rs1(OpcodeRs1::Dmrep, raw),
        _ => (),
    }
    match raw & 0xffffffff {
        0x73 => return parse_unit(OpcodeUnit::Ecall, raw),
        0x100073 => return parse_unit(OpcodeUnit::Ebreak, raw),
        0x200073 => return parse_unit(OpcodeUnit::Uret, raw),
        0x10200073 => return parse_unit(OpcodeUnit::Sret, raw),
        0x30200073 => return parse_unit(OpcodeUnit::Mret, raw),
        0x7b200073 => return parse_unit(OpcodeUnit::Dret, raw),
        0x10500073 => return parse_unit(OpcodeUnit::Wfi, raw),
        _ => (),
    }
    Format::Illegal(raw)
}

/// Parse the first bytes of a `&[u8]` slice into an instruction.
pub fn parse(mut raw: &[u8]) -> Format {
    use byteorder::{LittleEndian, ReadBytesExt};
    raw.read_u32::<LittleEndian>()
        .map(parse_u32)
        .unwrap_or(Format::Illegal(0))
}

/// Parse an instruction with the `Unit` format.
pub fn parse_unit(op: OpcodeUnit, raw: u32) -> Format {
    Format::Unit(FormatUnit { op, raw })
}

/// Parse an instruction with the `AqrlRdRs1` format.
pub fn parse_aqrl_rd_rs1(op: OpcodeAqrlRdRs1, raw: u32) -> Format {
    Format::AqrlRdRs1(FormatAqrlRdRs1 {
        op,
        raw,
        aqrl: (raw >> 25) & 0x3,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `AqrlRdRs1Rs2` format.
pub fn parse_aqrl_rd_rs1_rs2(op: OpcodeAqrlRdRs1Rs2, raw: u32) -> Format {
    Format::AqrlRdRs1Rs2(FormatAqrlRdRs1Rs2 {
        op,
        raw,
        aqrl: (raw >> 25) & 0x3,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `Bimm12hiBimm12loRs1Rs2` format.
pub fn parse_bimm12hi_bimm12lo_rs1_rs2(op: OpcodeBimm12hiBimm12loRs1Rs2, raw: u32) -> Format {
    Format::Bimm12hiBimm12loRs1Rs2(FormatBimm12hiBimm12loRs1Rs2 {
        op,
        raw,
        bimm12hi: (raw >> 25) & 0x7f,
        bimm12lo: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `FmPredRdRs1Succ` format.
pub fn parse_fm_pred_rd_rs1_succ(op: OpcodeFmPredRdRs1Succ, raw: u32) -> Format {
    Format::FmPredRdRs1Succ(FormatFmPredRdRs1Succ {
        op,
        raw,
        fm: (raw >> 28) & 0xf,
        pred: (raw >> 24) & 0xf,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        succ: (raw >> 20) & 0xf,
    })
}

/// Parse an instruction with the `Imm12Rd` format.
pub fn parse_imm12_rd(op: OpcodeImm12Rd, raw: u32) -> Format {
    Format::Imm12Rd(FormatImm12Rd {
        op,
        raw,
        imm12: (raw >> 20) & 0xfff,
        rd: (raw >> 7) & 0x1f,
    })
}

/// Parse an instruction with the `Imm12RdRmRs1` format.
pub fn parse_imm12_rd_rm_rs1(op: OpcodeImm12RdRmRs1, raw: u32) -> Format {
    Format::Imm12RdRmRs1(FormatImm12RdRmRs1 {
        op,
        raw,
        imm12: (raw >> 20) & 0xfff,
        rd: (raw >> 7) & 0x1f,
        rm: (raw >> 12) & 0x7,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `Imm12RdRs1` format.
pub fn parse_imm12_rd_rs1(op: OpcodeImm12RdRs1, raw: u32) -> Format {
    Format::Imm12RdRs1(FormatImm12RdRs1 {
        op,
        raw,
        imm12: (raw >> 20) & 0xfff,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `Imm12Rs1` format.
pub fn parse_imm12_rs1(op: OpcodeImm12Rs1, raw: u32) -> Format {
    Format::Imm12Rs1(FormatImm12Rs1 {
        op,
        raw,
        imm12: (raw >> 20) & 0xfff,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `Imm12Rs1StaggerMaskStaggerMax` format.
pub fn parse_imm12_rs1_stagger_mask_stagger_max(
    op: OpcodeImm12Rs1StaggerMaskStaggerMax,
    raw: u32,
) -> Format {
    Format::Imm12Rs1StaggerMaskStaggerMax(FormatImm12Rs1StaggerMaskStaggerMax {
        op,
        raw,
        imm12: (raw >> 20) & 0xfff,
        rs1: (raw >> 15) & 0x1f,
        stagger_mask: (raw >> 8) & 0xf,
        stagger_max: (raw >> 12) & 0x7,
    })
}

/// Parse an instruction with the `Imm12hiImm12loRs1Rs2` format.
pub fn parse_imm12hi_imm12lo_rs1_rs2(op: OpcodeImm12hiImm12loRs1Rs2, raw: u32) -> Format {
    Format::Imm12hiImm12loRs1Rs2(FormatImm12hiImm12loRs1Rs2 {
        op,
        raw,
        imm12hi: (raw >> 25) & 0x7f,
        imm12lo: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `Imm20Rd` format.
pub fn parse_imm20_rd(op: OpcodeImm20Rd, raw: u32) -> Format {
    Format::Imm20Rd(FormatImm20Rd {
        op,
        raw,
        imm20: (raw >> 12) & 0xfffff,
        rd: (raw >> 7) & 0x1f,
    })
}

/// Parse an instruction with the `Imm5Rd` format.
pub fn parse_imm5_rd(op: OpcodeImm5Rd, raw: u32) -> Format {
    Format::Imm5Rd(FormatImm5Rd {
        op,
        raw,
        imm5: (raw >> 20) & 0x1f,
        rd: (raw >> 7) & 0x1f,
    })
}

/// Parse an instruction with the `Imm5RdRs1` format.
pub fn parse_imm5_rd_rs1(op: OpcodeImm5RdRs1, raw: u32) -> Format {
    Format::Imm5RdRs1(FormatImm5RdRs1 {
        op,
        raw,
        imm5: (raw >> 20) & 0x1f,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `Jimm20Rd` format.
pub fn parse_jimm20_rd(op: OpcodeJimm20Rd, raw: u32) -> Format {
    Format::Jimm20Rd(FormatJimm20Rd {
        op,
        raw,
        jimm20: (raw >> 12) & 0xfffff,
        rd: (raw >> 7) & 0x1f,
    })
}

/// Parse an instruction with the `RdRmRs1` format.
pub fn parse_rd_rm_rs1(op: OpcodeRdRmRs1, raw: u32) -> Format {
    Format::RdRmRs1(FormatRdRmRs1 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rm: (raw >> 12) & 0x7,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `RdRmRs1Rs2` format.
pub fn parse_rd_rm_rs1_rs2(op: OpcodeRdRmRs1Rs2, raw: u32) -> Format {
    Format::RdRmRs1Rs2(FormatRdRmRs1Rs2 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rm: (raw >> 12) & 0x7,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `RdRmRs1Rs2Rs3` format.
pub fn parse_rd_rm_rs1_rs2_rs3(op: OpcodeRdRmRs1Rs2Rs3, raw: u32) -> Format {
    Format::RdRmRs1Rs2Rs3(FormatRdRmRs1Rs2Rs3 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rm: (raw >> 12) & 0x7,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
        rs3: (raw >> 27) & 0x1f,
    })
}

/// Parse an instruction with the `RdRs1` format.
pub fn parse_rd_rs1(op: OpcodeRdRs1, raw: u32) -> Format {
    Format::RdRs1(FormatRdRs1 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `RdRs1Rs2` format.
pub fn parse_rd_rs1_rs2(op: OpcodeRdRs1Rs2, raw: u32) -> Format {
    Format::RdRs1Rs2(FormatRdRs1Rs2 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `RdRs1Rs2Rs3` format.
pub fn parse_rd_rs1_rs2_rs3(op: OpcodeRdRs1Rs2Rs3, raw: u32) -> Format {
    Format::RdRs1Rs2Rs3(FormatRdRs1Rs2Rs3 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
        rs3: (raw >> 27) & 0x1f,
    })
}

/// Parse an instruction with the `RdRs1Rs3Shamt` format.
pub fn parse_rd_rs1_rs3_shamt(op: OpcodeRdRs1Rs3Shamt, raw: u32) -> Format {
    Format::RdRs1Rs3Shamt(FormatRdRs1Rs3Shamt {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        rs3: (raw >> 27) & 0x1f,
        shamt: (raw >> 20) & 0x3f,
    })
}

/// Parse an instruction with the `RdRs1Shamt` format.
pub fn parse_rd_rs1_shamt(op: OpcodeRdRs1Shamt, raw: u32) -> Format {
    Format::RdRs1Shamt(FormatRdRs1Shamt {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        shamt: (raw >> 20) & 0x3f,
    })
}

/// Parse an instruction with the `RdRs1Shamtw` format.
pub fn parse_rd_rs1_shamtw(op: OpcodeRdRs1Shamtw, raw: u32) -> Format {
    Format::RdRs1Shamtw(FormatRdRs1Shamtw {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs1: (raw >> 15) & 0x1f,
        shamtw: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `RdRs2` format.
pub fn parse_rd_rs2(op: OpcodeRdRs2, raw: u32) -> Format {
    Format::RdRs2(FormatRdRs2 {
        op,
        raw,
        rd: (raw >> 7) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Parse an instruction with the `Rs1` format.
pub fn parse_rs1(op: OpcodeRs1, raw: u32) -> Format {
    Format::Rs1(FormatRs1 {
        op,
        raw,
        rs1: (raw >> 15) & 0x1f,
    })
}

/// Parse an instruction with the `Rs1Rs2` format.
pub fn parse_rs1_rs2(op: OpcodeRs1Rs2, raw: u32) -> Format {
    Format::Rs1Rs2(FormatRs1Rs2 {
        op,
        raw,
        rs1: (raw >> 15) & 0x1f,
        rs2: (raw >> 20) & 0x1f,
    })
}

/// Decode instruction into string.
pub fn inst_to_string(raw: Format) -> String {
    match raw {
        Format::Unit(x) => x.op.to_string(),
        Format::AqrlRdRs1(x) => x.op.to_string(),
        Format::AqrlRdRs1Rs2(x) => x.op.to_string(),
        Format::Bimm12hiBimm12loRs1Rs2(x) => x.op.to_string(),
        Format::FmPredRdRs1Succ(x) => x.op.to_string(),
        Format::Imm12Rd(x) => x.op.to_string(),
        Format::Imm12RdRmRs1(x) => x.op.to_string(),
        Format::Imm12RdRs1(x) => x.op.to_string(),
        Format::Imm12Rs1(x) => x.op.to_string(),
        Format::Imm12Rs1StaggerMaskStaggerMax(x) => x.op.to_string(),
        Format::Imm12hiImm12loRs1Rs2(x) => x.op.to_string(),
        Format::Imm20Rd(x) => x.op.to_string(),
        Format::Imm5Rd(x) => x.op.to_string(),
        Format::Imm5RdRs1(x) => x.op.to_string(),
        Format::Jimm20Rd(x) => x.op.to_string(),
        Format::RdRmRs1(x) => x.op.to_string(),
        Format::RdRmRs1Rs2(x) => x.op.to_string(),
        Format::RdRmRs1Rs2Rs3(x) => x.op.to_string(),
        Format::RdRs1(x) => x.op.to_string(),
        Format::RdRs1Rs2(x) => x.op.to_string(),
        Format::RdRs1Rs2Rs3(x) => x.op.to_string(),
        Format::RdRs1Rs3Shamt(x) => x.op.to_string(),
        Format::RdRs1Shamt(x) => x.op.to_string(),
        Format::RdRs1Shamtw(x) => x.op.to_string(),
        Format::RdRs2(x) => x.op.to_string(),
        Format::Rs1(x) => x.op.to_string(),
        Format::Rs1Rs2(x) => x.op.to_string(),
        _ => "Unsupported instruction format".to_string(),
    }
}
/// Struct to store the latency of each instruction.
#[derive(Debug, serde::Serialize, serde::Deserialize)]
pub struct Latency {
    // Format::Unit
    ecall: u8,
    ebreak: u8,
    uret: u8,
    sret: u8,
    mret: u8,
    dret: u8,
    wfi: u8,
    // Format::AqrlRdRs1
    lr_w: u8,
    lr_d: u8,
    // Format::AqrlRdRs1Rs2
    amoadd_w: u8,
    amoxor_w: u8,
    amoor_w: u8,
    amoand_w: u8,
    amomin_w: u8,
    amomax_w: u8,
    amominu_w: u8,
    amomaxu_w: u8,
    amoswap_w: u8,
    sc_w: u8,
    amoadd_d: u8,
    amoxor_d: u8,
    amoor_d: u8,
    amoand_d: u8,
    amomin_d: u8,
    amomax_d: u8,
    amominu_d: u8,
    amomaxu_d: u8,
    amoswap_d: u8,
    sc_d: u8,
    // Format::Bimm12hiBimm12loRs1Rs2
    beq: u8,
    bne: u8,
    blt: u8,
    bge: u8,
    bltu: u8,
    bgeu: u8,
    // Format::FmPredRdRs1Succ
    fence: u8,
    // Format::Imm12Rd
    scfgri: u8,
    // Format::Imm12RdRmRs1
    irep: u8,
    // Format::Imm12RdRs1
    jalr: u8,
    addi: u8,
    slti: u8,
    sltiu: u8,
    xori: u8,
    ori: u8,
    andi: u8,
    addiw: u8,
    lb: u8,
    lh: u8,
    lw: u8,
    ld: u8,
    lbu: u8,
    lhu: u8,
    lwu: u8,
    fence_i: u8,
    csrrw: u8,
    csrrs: u8,
    csrrc: u8,
    csrrwi: u8,
    csrrsi: u8,
    csrrci: u8,
    flw: u8,
    fld: u8,
    flq: u8,
    // Format::Imm12Rs1
    scfgwi: u8,
    // Format::Imm12Rs1StaggerMaskStaggerMax
    frep_o: u8,
    frep_i: u8,
    // Format::Imm12hiImm12loRs1Rs2
    sb: u8,
    sh: u8,
    sw: u8,
    sd: u8,
    fsw: u8,
    fsd: u8,
    fsq: u8,
    // Format::Imm20Rd
    lui: u8,
    auipc: u8,
    // Format::Imm5Rd
    dmstati: u8,
    // Format::Imm5RdRs1
    dmcpyi: u8,
    // Format::Jimm20Rd
    jal: u8,
    // Format::RdRmRs1
    fsqrt_s: u8,
    fcvt_s_d: u8,
    fcvt_d_s: u8,
    fsqrt_d: u8,
    fcvt_s_q: u8,
    fcvt_q_s: u8,
    fcvt_d_q: u8,
    fcvt_q_d: u8,
    fsqrt_q: u8,
    fcvt_w_s: u8,
    fcvt_wu_s: u8,
    fcvt_l_s: u8,
    fcvt_lu_s: u8,
    fcvt_w_d: u8,
    fcvt_wu_d: u8,
    fcvt_l_d: u8,
    fcvt_lu_d: u8,
    fcvt_w_q: u8,
    fcvt_wu_q: u8,
    fcvt_l_q: u8,
    fcvt_lu_q: u8,
    fcvt_s_w: u8,
    fcvt_s_wu: u8,
    fcvt_s_l: u8,
    fcvt_s_lu: u8,
    fcvt_d_w: u8,
    fcvt_d_wu: u8,
    fcvt_d_l: u8,
    fcvt_d_lu: u8,
    fcvt_q_w: u8,
    fcvt_q_wu: u8,
    fcvt_q_l: u8,
    fcvt_q_lu: u8,
    // Format::RdRmRs1Rs2
    fadd_s: u8,
    fsub_s: u8,
    fmul_s: u8,
    fdiv_s: u8,
    fadd_d: u8,
    fsub_d: u8,
    fmul_d: u8,
    fdiv_d: u8,
    fadd_q: u8,
    fsub_q: u8,
    fmul_q: u8,
    fdiv_q: u8,
    // Format::RdRmRs1Rs2Rs3
    fmadd_s: u8,
    fmsub_s: u8,
    fnmsub_s: u8,
    fnmadd_s: u8,
    fmadd_d: u8,
    fmsub_d: u8,
    fnmsub_d: u8,
    fnmadd_d: u8,
    fmadd_q: u8,
    fmsub_q: u8,
    fnmsub_q: u8,
    fnmadd_q: u8,
    // Format::RdRs1
    clz: u8,
    ctz: u8,
    pcnt: u8,
    sext_b: u8,
    sext_h: u8,
    crc32_b: u8,
    crc32_h: u8,
    crc32_w: u8,
    crc32c_b: u8,
    crc32c_h: u8,
    crc32c_w: u8,
    fmv_x_w: u8,
    fclass_s: u8,
    fmv_x_d: u8,
    fclass_d: u8,
    fmv_x_q: u8,
    fclass_q: u8,
    fmv_w_x: u8,
    fmv_d_x: u8,
    fmv_q_x: u8,
    // Format::RdRs1Rs2
    add: u8,
    sub: u8,
    sll: u8,
    slt: u8,
    sltu: u8,
    xor: u8,
    srl: u8,
    sra: u8,
    or: u8,
    and: u8,
    addw: u8,
    subw: u8,
    sllw: u8,
    srlw: u8,
    sraw: u8,
    mul: u8,
    mulh: u8,
    mulhsu: u8,
    mulhu: u8,
    div: u8,
    divu: u8,
    rem: u8,
    remu: u8,
    mulw: u8,
    divw: u8,
    divuw: u8,
    remw: u8,
    remuw: u8,
    andn: u8,
    orn: u8,
    xnor: u8,
    slo: u8,
    sro: u8,
    rol: u8,
    ror: u8,
    sbclr: u8,
    sbset: u8,
    sbinv: u8,
    sbext: u8,
    gorc: u8,
    grev: u8,
    sh1add: u8,
    sh2add: u8,
    sh3add: u8,
    clmul: u8,
    clmulr: u8,
    clmulh: u8,
    min: u8,
    max: u8,
    minu: u8,
    maxu: u8,
    shfl: u8,
    unshfl: u8,
    bext: u8,
    bdep: u8,
    pack: u8,
    packu: u8,
    packh: u8,
    bfp: u8,
    fsgnj_s: u8,
    fsgnjn_s: u8,
    fsgnjx_s: u8,
    fmin_s: u8,
    fmax_s: u8,
    fsgnj_d: u8,
    fsgnjn_d: u8,
    fsgnjx_d: u8,
    fmin_d: u8,
    fmax_d: u8,
    fsgnj_q: u8,
    fsgnjn_q: u8,
    fsgnjx_q: u8,
    fmin_q: u8,
    fmax_q: u8,
    fle_s: u8,
    flt_s: u8,
    feq_s: u8,
    fle_d: u8,
    flt_d: u8,
    feq_d: u8,
    fle_q: u8,
    flt_q: u8,
    feq_q: u8,
    dmcpy: u8,
    // Format::RdRs1Rs2Rs3
    cmix: u8,
    cmov: u8,
    fsl: u8,
    fsr: u8,
    // Format::RdRs1Rs3Shamt
    fsri: u8,
    // Format::RdRs1Shamt
    slli: u8,
    srli: u8,
    srai: u8,
    sloi: u8,
    sroi: u8,
    rori: u8,
    sbclri: u8,
    sbseti: u8,
    sbinvi: u8,
    sbexti: u8,
    gorci: u8,
    grevi: u8,
    // Format::RdRs1Shamtw
    slliw: u8,
    srliw: u8,
    sraiw: u8,
    shfli: u8,
    unshfli: u8,
    // Format::RdRs2
    dmstat: u8,
    scfgr: u8,
    // Format::Rs1
    dmrep: u8,
    // Format::Rs1Rs2
    sfence_vma: u8,
    hfence_bvma: u8,
    hfence_gvma: u8,
    dmsrc: u8,
    dmdst: u8,
    dmstr: u8,
    scfgw: u8,
}

/// Struct to store the latency of each instruction.
impl Default for Latency {
    fn default() -> Latency {
        Latency {
            ecall: 1,
            ebreak: 1,
            uret: 1,
            sret: 1,
            mret: 1,
            dret: 1,
            wfi: 1,
            lr_w: 1,
            lr_d: 1,
            amoadd_w: 1,
            amoxor_w: 1,
            amoor_w: 1,
            amoand_w: 1,
            amomin_w: 1,
            amomax_w: 1,
            amominu_w: 1,
            amomaxu_w: 1,
            amoswap_w: 1,
            sc_w: 1,
            amoadd_d: 1,
            amoxor_d: 1,
            amoor_d: 1,
            amoand_d: 1,
            amomin_d: 1,
            amomax_d: 1,
            amominu_d: 1,
            amomaxu_d: 1,
            amoswap_d: 1,
            sc_d: 1,
            beq: 1,
            bne: 1,
            blt: 1,
            bge: 1,
            bltu: 1,
            bgeu: 1,
            fence: 1,
            scfgri: 1,
            irep: 1,
            jalr: 1,
            addi: 1,
            slti: 1,
            sltiu: 1,
            xori: 1,
            ori: 1,
            andi: 1,
            addiw: 1,
            lb: 1,
            lh: 1,
            lw: 1,
            ld: 1,
            lbu: 1,
            lhu: 1,
            lwu: 1,
            fence_i: 1,
            csrrw: 1,
            csrrs: 1,
            csrrc: 1,
            csrrwi: 1,
            csrrsi: 1,
            csrrci: 1,
            flw: 1,
            fld: 1,
            flq: 1,
            scfgwi: 1,
            frep_o: 1,
            frep_i: 1,
            sb: 1,
            sh: 1,
            sw: 1,
            sd: 1,
            fsw: 1,
            fsd: 1,
            fsq: 1,
            lui: 1,
            auipc: 1,
            dmstati: 1,
            dmcpyi: 1,
            jal: 1,
            fsqrt_s: 1,
            fcvt_s_d: 1,
            fcvt_d_s: 1,
            fsqrt_d: 1,
            fcvt_s_q: 1,
            fcvt_q_s: 1,
            fcvt_d_q: 1,
            fcvt_q_d: 1,
            fsqrt_q: 1,
            fcvt_w_s: 1,
            fcvt_wu_s: 1,
            fcvt_l_s: 1,
            fcvt_lu_s: 1,
            fcvt_w_d: 1,
            fcvt_wu_d: 1,
            fcvt_l_d: 1,
            fcvt_lu_d: 1,
            fcvt_w_q: 1,
            fcvt_wu_q: 1,
            fcvt_l_q: 1,
            fcvt_lu_q: 1,
            fcvt_s_w: 1,
            fcvt_s_wu: 1,
            fcvt_s_l: 1,
            fcvt_s_lu: 1,
            fcvt_d_w: 1,
            fcvt_d_wu: 1,
            fcvt_d_l: 1,
            fcvt_d_lu: 1,
            fcvt_q_w: 1,
            fcvt_q_wu: 1,
            fcvt_q_l: 1,
            fcvt_q_lu: 1,
            fadd_s: 1,
            fsub_s: 1,
            fmul_s: 1,
            fdiv_s: 1,
            fadd_d: 1,
            fsub_d: 1,
            fmul_d: 1,
            fdiv_d: 1,
            fadd_q: 1,
            fsub_q: 1,
            fmul_q: 1,
            fdiv_q: 1,
            fmadd_s: 1,
            fmsub_s: 1,
            fnmsub_s: 1,
            fnmadd_s: 1,
            fmadd_d: 1,
            fmsub_d: 1,
            fnmsub_d: 1,
            fnmadd_d: 1,
            fmadd_q: 1,
            fmsub_q: 1,
            fnmsub_q: 1,
            fnmadd_q: 1,
            clz: 1,
            ctz: 1,
            pcnt: 1,
            sext_b: 1,
            sext_h: 1,
            crc32_b: 1,
            crc32_h: 1,
            crc32_w: 1,
            crc32c_b: 1,
            crc32c_h: 1,
            crc32c_w: 1,
            fmv_x_w: 1,
            fclass_s: 1,
            fmv_x_d: 1,
            fclass_d: 1,
            fmv_x_q: 1,
            fclass_q: 1,
            fmv_w_x: 1,
            fmv_d_x: 1,
            fmv_q_x: 1,
            add: 1,
            sub: 1,
            sll: 1,
            slt: 1,
            sltu: 1,
            xor: 1,
            srl: 1,
            sra: 1,
            or: 1,
            and: 1,
            addw: 1,
            subw: 1,
            sllw: 1,
            srlw: 1,
            sraw: 1,
            mul: 1,
            mulh: 1,
            mulhsu: 1,
            mulhu: 1,
            div: 1,
            divu: 1,
            rem: 1,
            remu: 1,
            mulw: 1,
            divw: 1,
            divuw: 1,
            remw: 1,
            remuw: 1,
            andn: 1,
            orn: 1,
            xnor: 1,
            slo: 1,
            sro: 1,
            rol: 1,
            ror: 1,
            sbclr: 1,
            sbset: 1,
            sbinv: 1,
            sbext: 1,
            gorc: 1,
            grev: 1,
            sh1add: 1,
            sh2add: 1,
            sh3add: 1,
            clmul: 1,
            clmulr: 1,
            clmulh: 1,
            min: 1,
            max: 1,
            minu: 1,
            maxu: 1,
            shfl: 1,
            unshfl: 1,
            bext: 1,
            bdep: 1,
            pack: 1,
            packu: 1,
            packh: 1,
            bfp: 1,
            fsgnj_s: 1,
            fsgnjn_s: 1,
            fsgnjx_s: 1,
            fmin_s: 1,
            fmax_s: 1,
            fsgnj_d: 1,
            fsgnjn_d: 1,
            fsgnjx_d: 1,
            fmin_d: 1,
            fmax_d: 1,
            fsgnj_q: 1,
            fsgnjn_q: 1,
            fsgnjx_q: 1,
            fmin_q: 1,
            fmax_q: 1,
            fle_s: 1,
            flt_s: 1,
            feq_s: 1,
            fle_d: 1,
            flt_d: 1,
            feq_d: 1,
            fle_q: 1,
            flt_q: 1,
            feq_q: 1,
            dmcpy: 1,
            cmix: 1,
            cmov: 1,
            fsl: 1,
            fsr: 1,
            fsri: 1,
            slli: 1,
            srli: 1,
            srai: 1,
            sloi: 1,
            sroi: 1,
            rori: 1,
            sbclri: 1,
            sbseti: 1,
            sbinvi: 1,
            sbexti: 1,
            gorci: 1,
            grevi: 1,
            slliw: 1,
            srliw: 1,
            sraiw: 1,
            shfli: 1,
            unshfli: 1,
            dmstat: 1,
            scfgr: 1,
            dmrep: 1,
            sfence_vma: 1,
            hfence_bvma: 1,
            hfence_gvma: 1,
            dmsrc: 1,
            dmdst: 1,
            dmstr: 1,
            scfgw: 1,
        }
    }
}
