// Seed: 535808070
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output tri0  id_7,
    output tri0  id_8,
    output uwire id_9,
    output wor   id_10,
    input  uwire id_11,
    output tri0  id_12,
    input  tri   id_13
);
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    output supply0 id_9,
    output supply1 id_10
);
  wor id_12;
  module_0(
      id_10, id_3, id_8, id_1, id_12, id_5, id_5, id_9, id_12, id_0, id_0, id_8, id_1, id_7
  );
  wire id_13;
  assign id_0 = (id_12);
  wire id_14;
endmodule
