
RX-base-station-f103c6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a9c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003ba8  08003ba8  00013ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003be4  08003be4  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08003be4  08003be4  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003be4  08003be4  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003be4  08003be4  00013be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003be8  08003be8  00013be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08003bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000038  08003c24  00020038  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08003c24  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa9f  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a07  00000000  00000000  0002ab00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002c508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000910  00000000  00000000  0002ceb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001708a  00000000  00000000  0002d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a916  00000000  00000000  0004484a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082477  00000000  00000000  0004f160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d15d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f0  00000000  00000000  000d1628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	08003b90 	.word	0x08003b90

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	08003b90 	.word	0x08003b90

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f001 f85b 	bl	800120c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f979 	bl	800044c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 fa3b 	bl	80005d4 <MX_GPIO_Init>
  MX_DMA_Init();
 800015e:	f000 fa1b 	bl	8000598 <MX_DMA_Init>
  MX_SPI1_Init();
 8000162:	f000 f9b9 	bl	80004d8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000166:	f000 f9ed 	bl	8000544 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  nRF24_HW_Init(&rx_device, &hspi1, GPIOB, GPIO_PIN_0, GPIOA, GPIO_PIN_4);
 800016a:	2310      	movs	r3, #16
 800016c:	9301      	str	r3, [sp, #4]
 800016e:	4baa      	ldr	r3, [pc, #680]	; (8000418 <main+0x2cc>)
 8000170:	9300      	str	r3, [sp, #0]
 8000172:	2301      	movs	r3, #1
 8000174:	4aa9      	ldr	r2, [pc, #676]	; (800041c <main+0x2d0>)
 8000176:	49aa      	ldr	r1, [pc, #680]	; (8000420 <main+0x2d4>)
 8000178:	48aa      	ldr	r0, [pc, #680]	; (8000424 <main+0x2d8>)
 800017a:	f000 fb18 	bl	80007ae <nRF24_HW_Init>
  nRF24_Init(&rx_device);
 800017e:	48a9      	ldr	r0, [pc, #676]	; (8000424 <main+0x2d8>)
 8000180:	f000 fbd8 	bl	8000934 <nRF24_Init>
  nRF24_SetRFChannel(&rx_device, nRF24L01_SYSMIC_CHANNEL);
 8000184:	216a      	movs	r1, #106	; 0x6a
 8000186:	48a7      	ldr	r0, [pc, #668]	; (8000424 <main+0x2d8>)
 8000188:	f000 fc7f 	bl	8000a8a <nRF24_SetRFChannel>
  nRF24_ReadMBReg(&rx_device, nRF24_REG_RX_ADDR_P0, debug_reg, 5);
 800018c:	2305      	movs	r3, #5
 800018e:	4aa6      	ldr	r2, [pc, #664]	; (8000428 <main+0x2dc>)
 8000190:	210a      	movs	r1, #10
 8000192:	48a4      	ldr	r0, [pc, #656]	; (8000424 <main+0x2d8>)
 8000194:	f000 fba4 	bl	80008e0 <nRF24_ReadMBReg>


  tx_node_addr[4]=0;
 8000198:	4ba4      	ldr	r3, [pc, #656]	; (800042c <main+0x2e0>)
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE0, tx_node_addr);
 800019e:	4aa3      	ldr	r2, [pc, #652]	; (800042c <main+0x2e0>)
 80001a0:	2100      	movs	r1, #0
 80001a2:	48a0      	ldr	r0, [pc, #640]	; (8000424 <main+0x2d8>)
 80001a4:	f000 fc82 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE0, nRF24_AA_OFF, 32);
 80001a8:	2320      	movs	r3, #32
 80001aa:	2200      	movs	r2, #0
 80001ac:	2100      	movs	r1, #0
 80001ae:	489d      	ldr	r0, [pc, #628]	; (8000424 <main+0x2d8>)
 80001b0:	f000 fdcc 	bl	8000d4c <nRF24_SetRXPipe>

  tx_node_addr[4]=1;
 80001b4:	4b9d      	ldr	r3, [pc, #628]	; (800042c <main+0x2e0>)
 80001b6:	2201      	movs	r2, #1
 80001b8:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE1, tx_node_addr);
 80001ba:	4a9c      	ldr	r2, [pc, #624]	; (800042c <main+0x2e0>)
 80001bc:	2101      	movs	r1, #1
 80001be:	4899      	ldr	r0, [pc, #612]	; (8000424 <main+0x2d8>)
 80001c0:	f000 fc74 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE1, nRF24_AA_OFF, 32);
 80001c4:	2320      	movs	r3, #32
 80001c6:	2200      	movs	r2, #0
 80001c8:	2101      	movs	r1, #1
 80001ca:	4896      	ldr	r0, [pc, #600]	; (8000424 <main+0x2d8>)
 80001cc:	f000 fdbe 	bl	8000d4c <nRF24_SetRXPipe>

  tx_node_addr[4]=2;
 80001d0:	4b96      	ldr	r3, [pc, #600]	; (800042c <main+0x2e0>)
 80001d2:	2202      	movs	r2, #2
 80001d4:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE2, tx_node_addr);
 80001d6:	4a95      	ldr	r2, [pc, #596]	; (800042c <main+0x2e0>)
 80001d8:	2102      	movs	r1, #2
 80001da:	4892      	ldr	r0, [pc, #584]	; (8000424 <main+0x2d8>)
 80001dc:	f000 fc66 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE2, nRF24_AA_OFF, 32);
 80001e0:	2320      	movs	r3, #32
 80001e2:	2200      	movs	r2, #0
 80001e4:	2102      	movs	r1, #2
 80001e6:	488f      	ldr	r0, [pc, #572]	; (8000424 <main+0x2d8>)
 80001e8:	f000 fdb0 	bl	8000d4c <nRF24_SetRXPipe>

  tx_node_addr[4]=3;
 80001ec:	4b8f      	ldr	r3, [pc, #572]	; (800042c <main+0x2e0>)
 80001ee:	2203      	movs	r2, #3
 80001f0:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE3, tx_node_addr);
 80001f2:	4a8e      	ldr	r2, [pc, #568]	; (800042c <main+0x2e0>)
 80001f4:	2103      	movs	r1, #3
 80001f6:	488b      	ldr	r0, [pc, #556]	; (8000424 <main+0x2d8>)
 80001f8:	f000 fc58 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE3, nRF24_AA_OFF, 32);
 80001fc:	2320      	movs	r3, #32
 80001fe:	2200      	movs	r2, #0
 8000200:	2103      	movs	r1, #3
 8000202:	4888      	ldr	r0, [pc, #544]	; (8000424 <main+0x2d8>)
 8000204:	f000 fda2 	bl	8000d4c <nRF24_SetRXPipe>

  tx_node_addr[4]=4;
 8000208:	4b88      	ldr	r3, [pc, #544]	; (800042c <main+0x2e0>)
 800020a:	2204      	movs	r2, #4
 800020c:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE4, tx_node_addr);
 800020e:	4a87      	ldr	r2, [pc, #540]	; (800042c <main+0x2e0>)
 8000210:	2104      	movs	r1, #4
 8000212:	4884      	ldr	r0, [pc, #528]	; (8000424 <main+0x2d8>)
 8000214:	f000 fc4a 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE4, nRF24_AA_OFF, 32);
 8000218:	2320      	movs	r3, #32
 800021a:	2200      	movs	r2, #0
 800021c:	2104      	movs	r1, #4
 800021e:	4881      	ldr	r0, [pc, #516]	; (8000424 <main+0x2d8>)
 8000220:	f000 fd94 	bl	8000d4c <nRF24_SetRXPipe>

  tx_node_addr[4]=5;
 8000224:	4b81      	ldr	r3, [pc, #516]	; (800042c <main+0x2e0>)
 8000226:	2205      	movs	r2, #5
 8000228:	711a      	strb	r2, [r3, #4]
  nRF24_SetAddr(&rx_device, nRF24_PIPE5, tx_node_addr);
 800022a:	4a80      	ldr	r2, [pc, #512]	; (800042c <main+0x2e0>)
 800022c:	2105      	movs	r1, #5
 800022e:	487d      	ldr	r0, [pc, #500]	; (8000424 <main+0x2d8>)
 8000230:	f000 fc3c 	bl	8000aac <nRF24_SetAddr>
  nRF24_SetRXPipe(&rx_device, nRF24_PIPE5, nRF24_AA_OFF, 32);
 8000234:	2320      	movs	r3, #32
 8000236:	2200      	movs	r2, #0
 8000238:	2105      	movs	r1, #5
 800023a:	487a      	ldr	r0, [pc, #488]	; (8000424 <main+0x2d8>)
 800023c:	f000 fd86 	bl	8000d4c <nRF24_SetRXPipe>



  nRF24_DisableAA(&rx_device, nRF24_PIPETX);
 8000240:	2106      	movs	r1, #6
 8000242:	4878      	ldr	r0, [pc, #480]	; (8000424 <main+0x2d8>)
 8000244:	f000 fdde 	bl	8000e04 <nRF24_DisableAA>
  nRF24_SetPowerMode(&rx_device, nRF24_PWR_UP);
 8000248:	2102      	movs	r1, #2
 800024a:	4876      	ldr	r0, [pc, #472]	; (8000424 <main+0x2d8>)
 800024c:	f000 fbd7 	bl	80009fe <nRF24_SetPowerMode>
  nRF24_SetOperationalMode(&rx_device, nRF24_MODE_RX);
 8000250:	2101      	movs	r1, #1
 8000252:	4874      	ldr	r0, [pc, #464]	; (8000424 <main+0x2d8>)
 8000254:	f000 fbf5 	bl	8000a42 <nRF24_SetOperationalMode>
  nRF24_RX_ON(&rx_device);
 8000258:	2101      	movs	r1, #1
 800025a:	4872      	ldr	r0, [pc, #456]	; (8000424 <main+0x2d8>)
 800025c:	f000 fa83 	bl	8000766 <nRF24_CE_State>


  // Link rx_buffer address to UART-DMARX
	HAL_UART_Receive_DMA(&huart1, serial_data, 32);
 8000260:	2220      	movs	r2, #32
 8000262:	4973      	ldr	r1, [pc, #460]	; (8000430 <main+0x2e4>)
 8000264:	4873      	ldr	r0, [pc, #460]	; (8000434 <main+0x2e8>)
 8000266:	f002 fd34 	bl	8002cd2 <HAL_UART_Receive_DMA>
	__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT | DMA_IT_TC);
 800026a:	4b72      	ldr	r3, [pc, #456]	; (8000434 <main+0x2e8>)
 800026c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	681a      	ldr	r2, [r3, #0]
 8000272:	4b70      	ldr	r3, [pc, #448]	; (8000434 <main+0x2e8>)
 8000274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	f022 0206 	bic.w	r2, r2, #6
 800027c:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(huart1.hdmarx);
 800027e:	4b6d      	ldr	r3, [pc, #436]	; (8000434 <main+0x2e8>)
 8000280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	4b6b      	ldr	r3, [pc, #428]	; (8000434 <main+0x2e8>)
 8000288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	f022 0201 	bic.w	r2, r2, #1
 8000290:	601a      	str	r2, [r3, #0]

	// LISR must be cleared before re-enabling DMA stream
	__HAL_DMA_CLEAR_FLAG(huart1.hdmarx, DMA_FLAG_GL3);
 8000292:	4b69      	ldr	r3, [pc, #420]	; (8000438 <main+0x2ec>)
 8000294:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000298:	605a      	str	r2, [r3, #4]
	huart1.hdmarx->Instance->CNDTR = 32;
 800029a:	4b66      	ldr	r3, [pc, #408]	; (8000434 <main+0x2e8>)
 800029c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2220      	movs	r2, #32
 80002a2:	605a      	str	r2, [r3, #4]

	// Re-enable UART to listen Nextion again
	__HAL_DMA_ENABLE(huart1.hdmarx);
 80002a4:	4b63      	ldr	r3, [pc, #396]	; (8000434 <main+0x2e8>)
 80002a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	4b61      	ldr	r3, [pc, #388]	; (8000434 <main+0x2e8>)
 80002ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	f042 0201 	orr.w	r2, r2, #1
 80002b6:	601a      	str	r2, [r3, #0]
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80002b8:	4b5e      	ldr	r3, [pc, #376]	; (8000434 <main+0x2e8>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	68da      	ldr	r2, [r3, #12]
 80002be:	4b5d      	ldr	r3, [pc, #372]	; (8000434 <main+0x2e8>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	f042 0210 	orr.w	r2, r2, #16
 80002c6:	60da      	str	r2, [r3, #12]


  nRF24_ReadMBReg(&rx_device, nRF24_REG_TX_ADDR, debug_reg, 5);
 80002c8:	2305      	movs	r3, #5
 80002ca:	4a57      	ldr	r2, [pc, #348]	; (8000428 <main+0x2dc>)
 80002cc:	2110      	movs	r1, #16
 80002ce:	4855      	ldr	r0, [pc, #340]	; (8000424 <main+0x2d8>)
 80002d0:	f000 fb06 	bl	80008e0 <nRF24_ReadMBReg>
 // nRF24_ReadMBReg(&tx_device, nRF24_REG_TX_ADDR, debug_reg, 5);



  send_flag = SEND_FLAG_RESET;
 80002d4:	4b59      	ldr	r3, [pc, #356]	; (800043c <main+0x2f0>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	701a      	strb	r2, [r3, #0]

  //HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);

  nRF24_FlushRX(&rx_device);
 80002da:	4852      	ldr	r0, [pc, #328]	; (8000424 <main+0x2d8>)
 80002dc:	f000 fdd7 	bl	8000e8e <nRF24_FlushRX>
	nRF24_ClearIRQFlags(&rx_device);
 80002e0:	4850      	ldr	r0, [pc, #320]	; (8000424 <main+0x2d8>)
 80002e2:	f000 fde1 	bl	8000ea8 <nRF24_ClearIRQFlags>

	HAL_UART_Transmit(&huart1, serial_data, rx_len, HAL_MAX_DELAY);
 80002e6:	4b56      	ldr	r3, [pc, #344]	; (8000440 <main+0x2f4>)
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	b29a      	uxth	r2, r3
 80002ec:	f04f 33ff 	mov.w	r3, #4294967295
 80002f0:	494f      	ldr	r1, [pc, #316]	; (8000430 <main+0x2e4>)
 80002f2:	4850      	ldr	r0, [pc, #320]	; (8000434 <main+0x2e8>)
 80002f4:	f002 fc6a 	bl	8002bcc <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	status = nRF24_GetStatus(&rx_device);
 80002f8:	484a      	ldr	r0, [pc, #296]	; (8000424 <main+0x2d8>)
 80002fa:	f000 fdae 	bl	8000e5a <nRF24_GetStatus>
 80002fe:	4603      	mov	r3, r0
 8000300:	461a      	mov	r2, r3
 8000302:	4b50      	ldr	r3, [pc, #320]	; (8000444 <main+0x2f8>)
 8000304:	701a      	strb	r2, [r3, #0]
	if(status & nRF24_FLAG_RX_DR) {
 8000306:	4b4f      	ldr	r3, [pc, #316]	; (8000444 <main+0x2f8>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800030e:	2b00      	cmp	r3, #0
 8000310:	d0f2      	beq.n	80002f8 <main+0x1ac>
		uint8_t flag =1;
 8000312:	2301      	movs	r3, #1
 8000314:	71fb      	strb	r3, [r7, #7]
		while(flag){
 8000316:	e07a      	b.n	800040e <main+0x2c2>
			switch (nRF24_ReadPayload(&rx_device, rx_device.rx_data, &rx_len))
 8000318:	4a49      	ldr	r2, [pc, #292]	; (8000440 <main+0x2f4>)
 800031a:	494b      	ldr	r1, [pc, #300]	; (8000448 <main+0x2fc>)
 800031c:	4841      	ldr	r0, [pc, #260]	; (8000424 <main+0x2d8>)
 800031e:	f000 fddb 	bl	8000ed8 <nRF24_ReadPayload>
 8000322:	4603      	mov	r3, r0
 8000324:	2b05      	cmp	r3, #5
 8000326:	d86f      	bhi.n	8000408 <main+0x2bc>
 8000328:	a201      	add	r2, pc, #4	; (adr r2, 8000330 <main+0x1e4>)
 800032a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800032e:	bf00      	nop
 8000330:	08000349 	.word	0x08000349
 8000334:	08000369 	.word	0x08000369
 8000338:	08000389 	.word	0x08000389
 800033c:	080003a9 	.word	0x080003a9
 8000340:	080003c9 	.word	0x080003c9
 8000344:	080003e9 	.word	0x080003e9
			  {
				case nRF24_PIPE0:
					nRF24_FlushRX(&rx_device);
 8000348:	4836      	ldr	r0, [pc, #216]	; (8000424 <main+0x2d8>)
 800034a:	f000 fda0 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 800034e:	4835      	ldr	r0, [pc, #212]	; (8000424 <main+0x2d8>)
 8000350:	f000 fdaa 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 8000354:	4b3a      	ldr	r3, [pc, #232]	; (8000440 <main+0x2f4>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	b29a      	uxth	r2, r3
 800035a:	f04f 33ff 	mov.w	r3, #4294967295
 800035e:	493a      	ldr	r1, [pc, #232]	; (8000448 <main+0x2fc>)
 8000360:	4834      	ldr	r0, [pc, #208]	; (8000434 <main+0x2e8>)
 8000362:	f002 fc33 	bl	8002bcc <HAL_UART_Transmit>
					break;
 8000366:	e052      	b.n	800040e <main+0x2c2>

				case nRF24_PIPE1:
					nRF24_FlushRX(&rx_device);
 8000368:	482e      	ldr	r0, [pc, #184]	; (8000424 <main+0x2d8>)
 800036a:	f000 fd90 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 800036e:	482d      	ldr	r0, [pc, #180]	; (8000424 <main+0x2d8>)
 8000370:	f000 fd9a 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 8000374:	4b32      	ldr	r3, [pc, #200]	; (8000440 <main+0x2f4>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	b29a      	uxth	r2, r3
 800037a:	f04f 33ff 	mov.w	r3, #4294967295
 800037e:	4932      	ldr	r1, [pc, #200]	; (8000448 <main+0x2fc>)
 8000380:	482c      	ldr	r0, [pc, #176]	; (8000434 <main+0x2e8>)
 8000382:	f002 fc23 	bl	8002bcc <HAL_UART_Transmit>
					break;
 8000386:	e042      	b.n	800040e <main+0x2c2>

				case nRF24_PIPE2:
					nRF24_FlushRX(&rx_device);
 8000388:	4826      	ldr	r0, [pc, #152]	; (8000424 <main+0x2d8>)
 800038a:	f000 fd80 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 800038e:	4825      	ldr	r0, [pc, #148]	; (8000424 <main+0x2d8>)
 8000390:	f000 fd8a 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 8000394:	4b2a      	ldr	r3, [pc, #168]	; (8000440 <main+0x2f4>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	b29a      	uxth	r2, r3
 800039a:	f04f 33ff 	mov.w	r3, #4294967295
 800039e:	492a      	ldr	r1, [pc, #168]	; (8000448 <main+0x2fc>)
 80003a0:	4824      	ldr	r0, [pc, #144]	; (8000434 <main+0x2e8>)
 80003a2:	f002 fc13 	bl	8002bcc <HAL_UART_Transmit>
					break;
 80003a6:	e032      	b.n	800040e <main+0x2c2>

				case nRF24_PIPE3:
					nRF24_FlushRX(&rx_device);
 80003a8:	481e      	ldr	r0, [pc, #120]	; (8000424 <main+0x2d8>)
 80003aa:	f000 fd70 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 80003ae:	481d      	ldr	r0, [pc, #116]	; (8000424 <main+0x2d8>)
 80003b0:	f000 fd7a 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 80003b4:	4b22      	ldr	r3, [pc, #136]	; (8000440 <main+0x2f4>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	b29a      	uxth	r2, r3
 80003ba:	f04f 33ff 	mov.w	r3, #4294967295
 80003be:	4922      	ldr	r1, [pc, #136]	; (8000448 <main+0x2fc>)
 80003c0:	481c      	ldr	r0, [pc, #112]	; (8000434 <main+0x2e8>)
 80003c2:	f002 fc03 	bl	8002bcc <HAL_UART_Transmit>
					break;
 80003c6:	e022      	b.n	800040e <main+0x2c2>

				case nRF24_PIPE4:
					nRF24_FlushRX(&rx_device);
 80003c8:	4816      	ldr	r0, [pc, #88]	; (8000424 <main+0x2d8>)
 80003ca:	f000 fd60 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 80003ce:	4815      	ldr	r0, [pc, #84]	; (8000424 <main+0x2d8>)
 80003d0:	f000 fd6a 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 80003d4:	4b1a      	ldr	r3, [pc, #104]	; (8000440 <main+0x2f4>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	b29a      	uxth	r2, r3
 80003da:	f04f 33ff 	mov.w	r3, #4294967295
 80003de:	491a      	ldr	r1, [pc, #104]	; (8000448 <main+0x2fc>)
 80003e0:	4814      	ldr	r0, [pc, #80]	; (8000434 <main+0x2e8>)
 80003e2:	f002 fbf3 	bl	8002bcc <HAL_UART_Transmit>
					break;
 80003e6:	e012      	b.n	800040e <main+0x2c2>

				case nRF24_PIPE5:
					nRF24_FlushRX(&rx_device);
 80003e8:	480e      	ldr	r0, [pc, #56]	; (8000424 <main+0x2d8>)
 80003ea:	f000 fd50 	bl	8000e8e <nRF24_FlushRX>
					nRF24_ClearIRQFlags(&rx_device);
 80003ee:	480d      	ldr	r0, [pc, #52]	; (8000424 <main+0x2d8>)
 80003f0:	f000 fd5a 	bl	8000ea8 <nRF24_ClearIRQFlags>

					HAL_UART_Transmit(&huart1, rx_device.rx_data, rx_len, HAL_MAX_DELAY);
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <main+0x2f4>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	b29a      	uxth	r2, r3
 80003fa:	f04f 33ff 	mov.w	r3, #4294967295
 80003fe:	4912      	ldr	r1, [pc, #72]	; (8000448 <main+0x2fc>)
 8000400:	480c      	ldr	r0, [pc, #48]	; (8000434 <main+0x2e8>)
 8000402:	f002 fbe3 	bl	8002bcc <HAL_UART_Transmit>
					break;
 8000406:	e002      	b.n	800040e <main+0x2c2>

				default:
					flag=0;
 8000408:	2300      	movs	r3, #0
 800040a:	71fb      	strb	r3, [r7, #7]
					break;
 800040c:	bf00      	nop
		while(flag){
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d181      	bne.n	8000318 <main+0x1cc>
	status = nRF24_GetStatus(&rx_device);
 8000414:	e770      	b.n	80002f8 <main+0x1ac>
 8000416:	bf00      	nop
 8000418:	40010800 	.word	0x40010800
 800041c:	40010c00 	.word	0x40010c00
 8000420:	20000054 	.word	0x20000054
 8000424:	20000140 	.word	0x20000140
 8000428:	20000198 	.word	0x20000198
 800042c:	20000024 	.word	0x20000024
 8000430:	20000000 	.word	0x20000000
 8000434:	200000ac 	.word	0x200000ac
 8000438:	40020000 	.word	0x40020000
 800043c:	2000013c 	.word	0x2000013c
 8000440:	20000020 	.word	0x20000020
 8000444:	2000013d 	.word	0x2000013d
 8000448:	20000176 	.word	0x20000176

0800044c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b090      	sub	sp, #64	; 0x40
 8000450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000452:	f107 0318 	add.w	r3, r7, #24
 8000456:	2228      	movs	r2, #40	; 0x28
 8000458:	2100      	movs	r1, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f003 fb90 	bl	8003b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	2200      	movs	r2, #0
 8000464:	601a      	str	r2, [r3, #0]
 8000466:	605a      	str	r2, [r3, #4]
 8000468:	609a      	str	r2, [r3, #8]
 800046a:	60da      	str	r2, [r3, #12]
 800046c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800046e:	2301      	movs	r3, #1
 8000470:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000472:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000476:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800047c:	2301      	movs	r3, #1
 800047e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000480:	2302      	movs	r3, #2
 8000482:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000484:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000488:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800048a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800048e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f001 fc5f 	bl	8001d58 <HAL_RCC_OscConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004a0:	f000 f95c 	bl	800075c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a4:	230f      	movs	r3, #15
 80004a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a8:	2302      	movs	r3, #2
 80004aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ac:	2300      	movs	r3, #0
 80004ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	2102      	movs	r1, #2
 80004be:	4618      	mov	r0, r3
 80004c0:	f001 fecc 	bl	800225c <HAL_RCC_ClockConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004ca:	f000 f947 	bl	800075c <Error_Handler>
  }
}
 80004ce:	bf00      	nop
 80004d0:	3740      	adds	r7, #64	; 0x40
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004dc:	4b17      	ldr	r3, [pc, #92]	; (800053c <MX_SPI1_Init+0x64>)
 80004de:	4a18      	ldr	r2, [pc, #96]	; (8000540 <MX_SPI1_Init+0x68>)
 80004e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004e2:	4b16      	ldr	r3, [pc, #88]	; (800053c <MX_SPI1_Init+0x64>)
 80004e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004ea:	4b14      	ldr	r3, [pc, #80]	; (800053c <MX_SPI1_Init+0x64>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004f0:	4b12      	ldr	r3, [pc, #72]	; (800053c <MX_SPI1_Init+0x64>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004f6:	4b11      	ldr	r3, [pc, #68]	; (800053c <MX_SPI1_Init+0x64>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	; (800053c <MX_SPI1_Init+0x64>)
 80004fe:	2200      	movs	r2, #0
 8000500:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <MX_SPI1_Init+0x64>)
 8000504:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000508:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800050a:	4b0c      	ldr	r3, [pc, #48]	; (800053c <MX_SPI1_Init+0x64>)
 800050c:	2210      	movs	r2, #16
 800050e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000510:	4b0a      	ldr	r3, [pc, #40]	; (800053c <MX_SPI1_Init+0x64>)
 8000512:	2200      	movs	r2, #0
 8000514:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000516:	4b09      	ldr	r3, [pc, #36]	; (800053c <MX_SPI1_Init+0x64>)
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800051c:	4b07      	ldr	r3, [pc, #28]	; (800053c <MX_SPI1_Init+0x64>)
 800051e:	2200      	movs	r2, #0
 8000520:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <MX_SPI1_Init+0x64>)
 8000524:	220a      	movs	r2, #10
 8000526:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000528:	4804      	ldr	r0, [pc, #16]	; (800053c <MX_SPI1_Init+0x64>)
 800052a:	f002 f825 	bl	8002578 <HAL_SPI_Init>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000534:	f000 f912 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000054 	.word	0x20000054
 8000540:	40013000 	.word	0x40013000

08000544 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800054a:	4a12      	ldr	r2, [pc, #72]	; (8000594 <MX_USART1_UART_Init+0x50>)
 800054c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800054e:	4b10      	ldr	r3, [pc, #64]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000556:	4b0e      	ldr	r3, [pc, #56]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000562:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000564:	2200      	movs	r2, #0
 8000566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000568:	4b09      	ldr	r3, [pc, #36]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800056a:	220c      	movs	r2, #12
 800056c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800056e:	4b08      	ldr	r3, [pc, #32]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000570:	2200      	movs	r2, #0
 8000572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000576:	2200      	movs	r2, #0
 8000578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800057a:	4805      	ldr	r0, [pc, #20]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800057c:	f002 fad6 	bl	8002b2c <HAL_UART_Init>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000586:	f000 f8e9 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	200000ac 	.word	0x200000ac
 8000594:	40013800 	.word	0x40013800

08000598 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800059e:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_DMA_Init+0x38>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <MX_DMA_Init+0x38>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_DMA_Init+0x38>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	200f      	movs	r0, #15
 80005bc:	f000 ff5f 	bl	800147e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80005c0:	200f      	movs	r0, #15
 80005c2:	f000 ff78 	bl	80014b6 <HAL_NVIC_EnableIRQ>

}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40021000 	.word	0x40021000

080005d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e8:	4b37      	ldr	r3, [pc, #220]	; (80006c8 <MX_GPIO_Init+0xf4>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a36      	ldr	r2, [pc, #216]	; (80006c8 <MX_GPIO_Init+0xf4>)
 80005ee:	f043 0310 	orr.w	r3, r3, #16
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b34      	ldr	r3, [pc, #208]	; (80006c8 <MX_GPIO_Init+0xf4>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0310 	and.w	r3, r3, #16
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000600:	4b31      	ldr	r3, [pc, #196]	; (80006c8 <MX_GPIO_Init+0xf4>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a30      	ldr	r2, [pc, #192]	; (80006c8 <MX_GPIO_Init+0xf4>)
 8000606:	f043 0320 	orr.w	r3, r3, #32
 800060a:	6193      	str	r3, [r2, #24]
 800060c:	4b2e      	ldr	r3, [pc, #184]	; (80006c8 <MX_GPIO_Init+0xf4>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f003 0320 	and.w	r3, r3, #32
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000618:	4b2b      	ldr	r3, [pc, #172]	; (80006c8 <MX_GPIO_Init+0xf4>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	4a2a      	ldr	r2, [pc, #168]	; (80006c8 <MX_GPIO_Init+0xf4>)
 800061e:	f043 0304 	orr.w	r3, r3, #4
 8000622:	6193      	str	r3, [r2, #24]
 8000624:	4b28      	ldr	r3, [pc, #160]	; (80006c8 <MX_GPIO_Init+0xf4>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	f003 0304 	and.w	r3, r3, #4
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000630:	4b25      	ldr	r3, [pc, #148]	; (80006c8 <MX_GPIO_Init+0xf4>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	4a24      	ldr	r2, [pc, #144]	; (80006c8 <MX_GPIO_Init+0xf4>)
 8000636:	f043 0308 	orr.w	r3, r3, #8
 800063a:	6193      	str	r3, [r2, #24]
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <MX_GPIO_Init+0xf4>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	f003 0308 	and.w	r3, r3, #8
 8000644:	603b      	str	r3, [r7, #0]
 8000646:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 800064e:	481f      	ldr	r0, [pc, #124]	; (80006cc <MX_GPIO_Init+0xf8>)
 8000650:	f001 fb6a 	bl	8001d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	2118      	movs	r1, #24
 8000658:	481d      	ldr	r0, [pc, #116]	; (80006d0 <MX_GPIO_Init+0xfc>)
 800065a:	f001 fb65 	bl	8001d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2103      	movs	r1, #3
 8000662:	481c      	ldr	r0, [pc, #112]	; (80006d4 <MX_GPIO_Init+0x100>)
 8000664:	f001 fb60 	bl	8001d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000668:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800066c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2302      	movs	r3, #2
 8000678:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	4619      	mov	r1, r3
 8000680:	4812      	ldr	r0, [pc, #72]	; (80006cc <MX_GPIO_Init+0xf8>)
 8000682:	f001 f9d5 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000686:	2318      	movs	r3, #24
 8000688:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2302      	movs	r3, #2
 8000694:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	4619      	mov	r1, r3
 800069c:	480c      	ldr	r0, [pc, #48]	; (80006d0 <MX_GPIO_Init+0xfc>)
 800069e:	f001 f9c7 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006a2:	2303      	movs	r3, #3
 80006a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2302      	movs	r3, #2
 80006b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b2:	f107 0310 	add.w	r3, r7, #16
 80006b6:	4619      	mov	r1, r3
 80006b8:	4806      	ldr	r0, [pc, #24]	; (80006d4 <MX_GPIO_Init+0x100>)
 80006ba:	f001 f9b9 	bl	8001a30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006be:	bf00      	nop
 80006c0:	3720      	adds	r7, #32
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40011000 	.word	0x40011000
 80006d0:	40010800 	.word	0x40010800
 80006d4:	40010c00 	.word	0x40010c00

080006d8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 80006e0:	2300      	movs	r3, #0
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
	__HAL_DMA_DISABLE(huart->hdmarx);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f022 0201 	bic.w	r2, r2, #1
 8000708:	601a      	str	r2, [r3, #0]

	// Store length of message before resetting NDTR
	serial_len = 30 - huart->hdmarx->Instance->CNDTR;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	f1c3 031e 	rsb	r3, r3, #30
 8000716:	4a0e      	ldr	r2, [pc, #56]	; (8000750 <HAL_UART_RxCpltCallback+0x78>)
 8000718:	6013      	str	r3, [r2, #0]
	
	// LISR must be cleared before re-enabling DMA stream
  __HAL_DMA_CLEAR_FLAG(huart->hdmarx, DMA_FLAG_GL3);
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <HAL_UART_RxCpltCallback+0x7c>)
 800071c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000720:	605a      	str	r2, [r3, #4]
	huart->hdmarx->Instance->CNDTR = 30;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	221e      	movs	r2, #30
 800072a:	605a      	str	r2, [r3, #4]

	// Re-enable UART
	__HAL_DMA_ENABLE(huart->hdmarx);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f042 0201 	orr.w	r2, r2, #1
 800073e:	601a      	str	r2, [r3, #0]
	send_flag = SEND_FLAG_SET;
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <HAL_UART_RxCpltCallback+0x80>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]
}
 8000746:	bf00      	nop
 8000748:	3714      	adds	r7, #20
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr
 8000750:	20000138 	.word	0x20000138
 8000754:	40020000 	.word	0x40020000
 8000758:	2000013c 	.word	0x2000013c

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000760:	b672      	cpsid	i
}
 8000762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000764:	e7fe      	b.n	8000764 <Error_Handler+0x8>

08000766 <nRF24_CE_State>:
#include "nrf24.h"
#include <stdio.h>

void nRF24_CE_State(nRF24_Handler_t *device, GPIO_PinState state) {
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
 800076c:	6078      	str	r0, [r7, #4]
 800076e:	460b      	mov	r3, r1
 8000770:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(device->ce_port, device->ce_pin, state);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	6898      	ldr	r0, [r3, #8]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	8a5b      	ldrh	r3, [r3, #18]
 800077a:	78fa      	ldrb	r2, [r7, #3]
 800077c:	4619      	mov	r1, r3
 800077e:	f001 fad3 	bl	8001d28 <HAL_GPIO_WritePin>
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <nRF24_CSN_State>:

void nRF24_CSN_State(nRF24_Handler_t *device, GPIO_PinState state) {
 800078a:	b580      	push	{r7, lr}
 800078c:	b082      	sub	sp, #8
 800078e:	af00      	add	r7, sp, #0
 8000790:	6078      	str	r0, [r7, #4]
 8000792:	460b      	mov	r3, r1
 8000794:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(device->csn_port, device->csn_pin, state);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	6858      	ldr	r0, [r3, #4]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8a1b      	ldrh	r3, [r3, #16]
 800079e:	78fa      	ldrb	r2, [r7, #3]
 80007a0:	4619      	mov	r1, r3
 80007a2:	f001 fac1 	bl	8001d28 <HAL_GPIO_WritePin>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <nRF24_HW_Init>:

/* TODO: create structure that store every GPIO ports and pins */
void nRF24_HW_Init(nRF24_Handler_t *device, SPI_HandleTypeDef *hspi,
                   GPIO_TypeDef *csn_port, uint16_t csn_pin,
                   GPIO_TypeDef *ce_port, uint16_t ce_pin) {
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b084      	sub	sp, #16
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	60f8      	str	r0, [r7, #12]
 80007b6:	60b9      	str	r1, [r7, #8]
 80007b8:	607a      	str	r2, [r7, #4]
 80007ba:	807b      	strh	r3, [r7, #2]
  /* Set SPI handler to device */
  device->hspi = hspi;                  
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	601a      	str	r2, [r3, #0]
  
  device->csn_port = csn_port;
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	605a      	str	r2, [r3, #4]
  device->csn_pin = csn_pin;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	887a      	ldrh	r2, [r7, #2]
 80007cc:	821a      	strh	r2, [r3, #16]
  device->ce_port = ce_port;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	69ba      	ldr	r2, [r7, #24]
 80007d2:	609a      	str	r2, [r3, #8]
  device->ce_pin = ce_pin;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	8bba      	ldrh	r2, [r7, #28]
 80007d8:	825a      	strh	r2, [r3, #18]

  nRF24_CSN_State(device, GPIO_PIN_SET);
 80007da:	2101      	movs	r1, #1
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	f7ff ffd4 	bl	800078a <nRF24_CSN_State>
  nRF24_CE_State(device, GPIO_PIN_RESET);
 80007e2:	2100      	movs	r1, #0
 80007e4:	68f8      	ldr	r0, [r7, #12]
 80007e6:	f7ff ffbe 	bl	8000766 <nRF24_CE_State>
}
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <nRF24_LL_RW>:

uint8_t nRF24_LL_RW(nRF24_Handler_t *device, uint8_t data) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af02      	add	r7, sp, #8
 80007f8:	6078      	str	r0, [r7, #4]
 80007fa:	460b      	mov	r3, r1
 80007fc:	70fb      	strb	r3, [r7, #3]
  uint8_t rxData;
  HAL_SPI_TransmitReceive(device->hspi, &data, &rxData, 1, 10000);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6818      	ldr	r0, [r3, #0]
 8000802:	f107 020f 	add.w	r2, r7, #15
 8000806:	1cf9      	adds	r1, r7, #3
 8000808:	f242 7310 	movw	r3, #10000	; 0x2710
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2301      	movs	r3, #1
 8000810:	f001 ff36 	bl	8002680 <HAL_SPI_TransmitReceive>
  return rxData;
 8000814:	7bfb      	ldrb	r3, [r7, #15]
}
 8000816:	4618      	mov	r0, r3
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <nRF24_ReadReg>:

uint8_t nRF24_ReadReg(nRF24_Handler_t *device, uint8_t reg) {
 800081e:	b580      	push	{r7, lr}
 8000820:	b084      	sub	sp, #16
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
 8000826:	460b      	mov	r3, r1
 8000828:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  nRF24_CSN_State(device, GPIO_PIN_RESET);
 800082a:	2100      	movs	r1, #0
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff ffac 	bl	800078a <nRF24_CSN_State>
  nRF24_LL_RW(device, reg & nRF24_MASK_REG_MAP);
 8000832:	78fb      	ldrb	r3, [r7, #3]
 8000834:	f003 031f 	and.w	r3, r3, #31
 8000838:	b2db      	uxtb	r3, r3
 800083a:	4619      	mov	r1, r3
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f7ff ffd8 	bl	80007f2 <nRF24_LL_RW>
  value = nRF24_LL_RW(device, nRF24_CMD_NOP);
 8000842:	21ff      	movs	r1, #255	; 0xff
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f7ff ffd4 	bl	80007f2 <nRF24_LL_RW>
 800084a:	4603      	mov	r3, r0
 800084c:	73fb      	strb	r3, [r7, #15]
  nRF24_CSN_State(device, GPIO_PIN_SET);
 800084e:	2101      	movs	r1, #1
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff ff9a 	bl	800078a <nRF24_CSN_State>

  return value;
 8000856:	7bfb      	ldrb	r3, [r7, #15]
}
 8000858:	4618      	mov	r0, r3
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <nRF24_WriteReg>:

void nRF24_WriteReg(nRF24_Handler_t *device, uint8_t reg, uint8_t value) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
 800086c:	4613      	mov	r3, r2
 800086e:	70bb      	strb	r3, [r7, #2]
  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000870:	2100      	movs	r1, #0
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ff89 	bl	800078a <nRF24_CSN_State>
  if (reg < nRF24_CMD_W_REGISTER)
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	2b1f      	cmp	r3, #31
 800087c:	d812      	bhi.n	80008a4 <nRF24_WriteReg+0x44>
  {
    /* This is a register access */
    nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 800087e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000882:	f003 031f 	and.w	r3, r3, #31
 8000886:	b25b      	sxtb	r3, r3
 8000888:	f043 0320 	orr.w	r3, r3, #32
 800088c:	b25b      	sxtb	r3, r3
 800088e:	b2db      	uxtb	r3, r3
 8000890:	4619      	mov	r1, r3
 8000892:	6878      	ldr	r0, [r7, #4]
 8000894:	f7ff ffad 	bl	80007f2 <nRF24_LL_RW>
    nRF24_LL_RW(device, value);
 8000898:	78bb      	ldrb	r3, [r7, #2]
 800089a:	4619      	mov	r1, r3
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff ffa8 	bl	80007f2 <nRF24_LL_RW>
 80008a2:	e015      	b.n	80008d0 <nRF24_WriteReg+0x70>
  }
  else
  {
    /* This is a single byte command or future command/register */
    nRF24_LL_RW(device, reg);
 80008a4:	78fb      	ldrb	r3, [r7, #3]
 80008a6:	4619      	mov	r1, r3
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ffa2 	bl	80007f2 <nRF24_LL_RW>
    if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 80008ae:	78fb      	ldrb	r3, [r7, #3]
 80008b0:	2be1      	cmp	r3, #225	; 0xe1
 80008b2:	d00d      	beq.n	80008d0 <nRF24_WriteReg+0x70>
 80008b4:	78fb      	ldrb	r3, [r7, #3]
 80008b6:	2be2      	cmp	r3, #226	; 0xe2
 80008b8:	d00a      	beq.n	80008d0 <nRF24_WriteReg+0x70>
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2be3      	cmp	r3, #227	; 0xe3
 80008be:	d007      	beq.n	80008d0 <nRF24_WriteReg+0x70>
      (reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP))
 80008c0:	78fb      	ldrb	r3, [r7, #3]
 80008c2:	2bff      	cmp	r3, #255	; 0xff
 80008c4:	d004      	beq.n	80008d0 <nRF24_WriteReg+0x70>
    {
      /* Send register value */
      nRF24_LL_RW(device, value);
 80008c6:	78bb      	ldrb	r3, [r7, #2]
 80008c8:	4619      	mov	r1, r3
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff ff91 	bl	80007f2 <nRF24_LL_RW>
    }
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
 80008d0:	2101      	movs	r1, #1
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ff59 	bl	800078a <nRF24_CSN_State>
}
 80008d8:	bf00      	nop
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <nRF24_ReadMBReg>:

void nRF24_ReadMBReg(nRF24_Handler_t *device, uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	461a      	mov	r2, r3
 80008ec:	460b      	mov	r3, r1
 80008ee:	72fb      	strb	r3, [r7, #11]
 80008f0:	4613      	mov	r3, r2
 80008f2:	72bb      	strb	r3, [r7, #10]
  nRF24_CSN_State(device, GPIO_PIN_RESET);
 80008f4:	2100      	movs	r1, #0
 80008f6:	68f8      	ldr	r0, [r7, #12]
 80008f8:	f7ff ff47 	bl	800078a <nRF24_CSN_State>
  nRF24_LL_RW(device, reg);
 80008fc:	7afb      	ldrb	r3, [r7, #11]
 80008fe:	4619      	mov	r1, r3
 8000900:	68f8      	ldr	r0, [r7, #12]
 8000902:	f7ff ff76 	bl	80007f2 <nRF24_LL_RW>
  while (count--)
 8000906:	e008      	b.n	800091a <nRF24_ReadMBReg+0x3a>
  {
    *pBuf++ = nRF24_LL_RW(device, nRF24_CMD_NOP);
 8000908:	687c      	ldr	r4, [r7, #4]
 800090a:	1c63      	adds	r3, r4, #1
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	21ff      	movs	r1, #255	; 0xff
 8000910:	68f8      	ldr	r0, [r7, #12]
 8000912:	f7ff ff6e 	bl	80007f2 <nRF24_LL_RW>
 8000916:	4603      	mov	r3, r0
 8000918:	7023      	strb	r3, [r4, #0]
  while (count--)
 800091a:	7abb      	ldrb	r3, [r7, #10]
 800091c:	1e5a      	subs	r2, r3, #1
 800091e:	72ba      	strb	r2, [r7, #10]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1f1      	bne.n	8000908 <nRF24_ReadMBReg+0x28>
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8000924:	2101      	movs	r1, #1
 8000926:	68f8      	ldr	r0, [r7, #12]
 8000928:	f7ff ff2f 	bl	800078a <nRF24_CSN_State>
}
 800092c:	bf00      	nop
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	bd90      	pop	{r4, r7, pc}

08000934 <nRF24_Init>:
    nRF24_LL_RW(device, *pBuf++);
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
}

void nRF24_Init(nRF24_Handler_t *device) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* Write to registers their initial values */
  nRF24_WriteReg(device, nRF24_REG_CONFIG, 0x08);
 800093c:	2208      	movs	r2, #8
 800093e:	2100      	movs	r1, #0
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff ff8d 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_EN_AA, 0x3F);
 8000946:	223f      	movs	r2, #63	; 0x3f
 8000948:	2101      	movs	r1, #1
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f7ff ff88 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_EN_RXADDR, 0x03);
 8000950:	2203      	movs	r2, #3
 8000952:	2102      	movs	r1, #2
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ff83 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_SETUP_AW, 0x03);
 800095a:	2203      	movs	r2, #3
 800095c:	2103      	movs	r1, #3
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f7ff ff7e 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_SETUP_RETR, 0x03);
 8000964:	2203      	movs	r2, #3
 8000966:	2104      	movs	r1, #4
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff ff79 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RF_CH, 0x02);
 800096e:	2202      	movs	r2, #2
 8000970:	2105      	movs	r1, #5
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f7ff ff74 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RF_SETUP, 0x0E);
 8000978:	220e      	movs	r2, #14
 800097a:	2106      	movs	r1, #6
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff ff6f 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_STATUS, 0x00);
 8000982:	2200      	movs	r2, #0
 8000984:	2107      	movs	r1, #7
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff ff6a 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P0, 0x00);
 800098c:	2200      	movs	r2, #0
 800098e:	2111      	movs	r1, #17
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff ff65 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P1, 0x00);
 8000996:	2200      	movs	r2, #0
 8000998:	2112      	movs	r1, #18
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ff60 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P2, 0x00);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2113      	movs	r1, #19
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff5b 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P3, 0x00);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2114      	movs	r1, #20
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff ff56 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P4, 0x00);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2115      	movs	r1, #21
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ff51 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P5, 0x00);
 80009be:	2200      	movs	r2, #0
 80009c0:	2116      	movs	r1, #22
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ff4c 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_DYNPD, 0x00);
 80009c8:	2200      	movs	r2, #0
 80009ca:	211c      	movs	r1, #28
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff ff47 	bl	8000860 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_FEATURE, 0x00);
 80009d2:	2200      	movs	r2, #0
 80009d4:	211d      	movs	r1, #29
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff ff42 	bl	8000860 <nRF24_WriteReg>

  /* Clear the FIFO's */
  nRF24_FlushRX(device);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f000 fa56 	bl	8000e8e <nRF24_FlushRX>
  nRF24_FlushTX(device);
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f000 fa46 	bl	8000e74 <nRF24_FlushTX>

  /* Clear any pending interrupt flags */
  nRF24_ClearIRQFlags(device);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fa5d 	bl	8000ea8 <nRF24_ClearIRQFlags>

  /* Deassert CSN pin (chip release) */
  nRF24_CSN_State(device, GPIO_PIN_SET);
 80009ee:	2101      	movs	r1, #1
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff feca 	bl	800078a <nRF24_CSN_State>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <nRF24_SetPowerMode>:
  }

  return 1;
}

void nRF24_SetPowerMode(nRF24_Handler_t *device, uint8_t mode) {
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b084      	sub	sp, #16
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
 8000a06:	460b      	mov	r3, r1
 8000a08:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  reg = nRF24_ReadReg(device, nRF24_REG_CONFIG);
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff ff06 	bl	800081e <nRF24_ReadReg>
 8000a12:	4603      	mov	r3, r0
 8000a14:	73fb      	strb	r3, [r7, #15]
  if (mode == nRF24_PWR_UP)
 8000a16:	78fb      	ldrb	r3, [r7, #3]
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d104      	bne.n	8000a26 <nRF24_SetPowerMode+0x28>
  {
    /* Set the PWR_UP bit of CONFIG register to wake the transceiver */
    /* It goes into Stanby-I mode with consumption about 26uA */
    reg |= nRF24_CONFIG_PWR_UP;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	f043 0302 	orr.w	r3, r3, #2
 8000a22:	73fb      	strb	r3, [r7, #15]
 8000a24:	e003      	b.n	8000a2e <nRF24_SetPowerMode+0x30>
  } else {
    /* Clear the PWR_UP bit of CONFIG register to put the transceiver */
    /* into power down mode with consumption about 900nA */
    reg &= ~nRF24_CONFIG_PWR_UP;
 8000a26:	7bfb      	ldrb	r3, [r7, #15]
 8000a28:	f023 0302 	bic.w	r3, r3, #2
 8000a2c:	73fb      	strb	r3, [r7, #15]
  }
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
 8000a2e:	7bfb      	ldrb	r3, [r7, #15]
 8000a30:	461a      	mov	r2, r3
 8000a32:	2100      	movs	r1, #0
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ff13 	bl	8000860 <nRF24_WriteReg>
}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <nRF24_SetOperationalMode>:

void nRF24_SetOperationalMode(nRF24_Handler_t *device, uint8_t mode) {
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b084      	sub	sp, #16
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  /* Configure PRIM_RX bit of the CONFIG register */
  reg  = nRF24_ReadReg(device, nRF24_REG_CONFIG);
 8000a4e:	2100      	movs	r1, #0
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f7ff fee4 	bl	800081e <nRF24_ReadReg>
 8000a56:	4603      	mov	r3, r0
 8000a58:	73fb      	strb	r3, [r7, #15]
  reg &= ~nRF24_CONFIG_PRIM_RX;
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	f023 0301 	bic.w	r3, r3, #1
 8000a60:	73fb      	strb	r3, [r7, #15]
  reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8000a62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	b25a      	sxtb	r2, r3
 8000a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	b25b      	sxtb	r3, r3
 8000a74:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f7ff feef 	bl	8000860 <nRF24_WriteReg>
}
 8000a82:	bf00      	nop
 8000a84:	3710      	adds	r7, #16
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <nRF24_SetRFChannel>:
  reg &= ~nRF24_MASK_CRC;
  reg |= (scheme & nRF24_MASK_CRC);
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
}

void nRF24_SetRFChannel(nRF24_Handler_t *device, uint8_t channel) {
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
 8000a92:	460b      	mov	r3, r1
 8000a94:	70fb      	strb	r3, [r7, #3]
  nRF24_WriteReg(device, nRF24_REG_RF_CH, channel);
 8000a96:	78fb      	ldrb	r3, [r7, #3]
 8000a98:	461a      	mov	r2, r3
 8000a9a:	2105      	movs	r1, #5
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff fedf 	bl	8000860 <nRF24_WriteReg>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <nRF24_SetAddr>:

void nRF24_SetAddrWidth(nRF24_Handler_t *device, uint8_t addr_width) {
  nRF24_WriteReg(device, nRF24_REG_SETUP_AW, addr_width - 2);
}

void nRF24_SetAddr(nRF24_Handler_t *device, uint8_t pipe, uint8_t *addr) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	607a      	str	r2, [r7, #4]
 8000ab8:	72fb      	strb	r3, [r7, #11]
  uint8_t addr_width;

  /* RX_ADDR_Px register */
  switch (pipe)
 8000aba:	7afb      	ldrb	r3, [r7, #11]
 8000abc:	2b06      	cmp	r3, #6
 8000abe:	f200 813e 	bhi.w	8000d3e <nRF24_SetAddr+0x292>
 8000ac2:	a201      	add	r2, pc, #4	; (adr r2, 8000ac8 <nRF24_SetAddr+0x1c>)
 8000ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac8:	08000ae5 	.word	0x08000ae5
 8000acc:	08000b3b 	.word	0x08000b3b
 8000ad0:	08000b91 	.word	0x08000b91
 8000ad4:	08000be7 	.word	0x08000be7
 8000ad8:	08000c3d 	.word	0x08000c3d
 8000adc:	08000c93 	.word	0x08000c93
 8000ae0:	08000ce9 	.word	0x08000ce9
  {
    case nRF24_PIPE0:
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000ae4:	2103      	movs	r1, #3
 8000ae6:	68f8      	ldr	r0, [r7, #12]
 8000ae8:	f7ff fe99 	bl	800081e <nRF24_ReadReg>
 8000aec:	4603      	mov	r3, r0
 8000aee:	3301      	adds	r3, #1
 8000af0:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 8000af2:	7dfb      	ldrb	r3, [r7, #23]
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	4413      	add	r3, r2
 8000af8:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000afa:	2100      	movs	r1, #0
 8000afc:	68f8      	ldr	r0, [r7, #12]
 8000afe:	f7ff fe44 	bl	800078a <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000b02:	7afb      	ldrb	r3, [r7, #11]
 8000b04:	4a90      	ldr	r2, [pc, #576]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000b06:	5cd3      	ldrb	r3, [r2, r3]
 8000b08:	f043 0320 	orr.w	r3, r3, #32
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	4619      	mov	r1, r3
 8000b10:	68f8      	ldr	r0, [r7, #12]
 8000b12:	f7ff fe6e 	bl	80007f2 <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	1e5a      	subs	r2, r3, #1
 8000b1a:	607a      	str	r2, [r7, #4]
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f7ff fe66 	bl	80007f2 <nRF24_LL_RW>
      } while (addr_width--);
 8000b26:	7dfb      	ldrb	r3, [r7, #23]
 8000b28:	1e5a      	subs	r2, r3, #1
 8000b2a:	75fa      	strb	r2, [r7, #23]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1f2      	bne.n	8000b16 <nRF24_SetAddr+0x6a>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 8000b30:	2101      	movs	r1, #1
 8000b32:	68f8      	ldr	r0, [r7, #12]
 8000b34:	f7ff fe29 	bl	800078a <nRF24_CSN_State>
      break;
 8000b38:	e102      	b.n	8000d40 <nRF24_SetAddr+0x294>
    case nRF24_PIPE1:
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000b3a:	2103      	movs	r1, #3
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	f7ff fe6e 	bl	800081e <nRF24_ReadReg>
 8000b42:	4603      	mov	r3, r0
 8000b44:	3301      	adds	r3, #1
 8000b46:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	4413      	add	r3, r2
 8000b4e:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000b50:	2100      	movs	r1, #0
 8000b52:	68f8      	ldr	r0, [r7, #12]
 8000b54:	f7ff fe19 	bl	800078a <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000b58:	7afb      	ldrb	r3, [r7, #11]
 8000b5a:	4a7b      	ldr	r2, [pc, #492]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000b5c:	5cd3      	ldrb	r3, [r2, r3]
 8000b5e:	f043 0320 	orr.w	r3, r3, #32
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	4619      	mov	r1, r3
 8000b66:	68f8      	ldr	r0, [r7, #12]
 8000b68:	f7ff fe43 	bl	80007f2 <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	1e5a      	subs	r2, r3, #1
 8000b70:	607a      	str	r2, [r7, #4]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4619      	mov	r1, r3
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff fe3b 	bl	80007f2 <nRF24_LL_RW>
      } while (addr_width--);
 8000b7c:	7dfb      	ldrb	r3, [r7, #23]
 8000b7e:	1e5a      	subs	r2, r3, #1
 8000b80:	75fa      	strb	r2, [r7, #23]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d1f2      	bne.n	8000b6c <nRF24_SetAddr+0xc0>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 8000b86:	2101      	movs	r1, #1
 8000b88:	68f8      	ldr	r0, [r7, #12]
 8000b8a:	f7ff fdfe 	bl	800078a <nRF24_CSN_State>
      break;
 8000b8e:	e0d7      	b.n	8000d40 <nRF24_SetAddr+0x294>
    case nRF24_PIPE2:
        /* Get address width */
        addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000b90:	2103      	movs	r1, #3
 8000b92:	68f8      	ldr	r0, [r7, #12]
 8000b94:	f7ff fe43 	bl	800081e <nRF24_ReadReg>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	75fb      	strb	r3, [r7, #23]
        /* Write address in reverse order (LSByte first) */
        addr += addr_width;
 8000b9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	607b      	str	r3, [r7, #4]
        nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff fdee 	bl	800078a <nRF24_CSN_State>
        nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000bae:	7afb      	ldrb	r3, [r7, #11]
 8000bb0:	4a65      	ldr	r2, [pc, #404]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000bb2:	5cd3      	ldrb	r3, [r2, r3]
 8000bb4:	f043 0320 	orr.w	r3, r3, #32
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	4619      	mov	r1, r3
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f7ff fe18 	bl	80007f2 <nRF24_LL_RW>
        do {
          nRF24_LL_RW(device, *addr--);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	1e5a      	subs	r2, r3, #1
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	4619      	mov	r1, r3
 8000bcc:	68f8      	ldr	r0, [r7, #12]
 8000bce:	f7ff fe10 	bl	80007f2 <nRF24_LL_RW>
        } while (addr_width--);
 8000bd2:	7dfb      	ldrb	r3, [r7, #23]
 8000bd4:	1e5a      	subs	r2, r3, #1
 8000bd6:	75fa      	strb	r2, [r7, #23]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1f2      	bne.n	8000bc2 <nRF24_SetAddr+0x116>
        nRF24_CSN_State(device, GPIO_PIN_SET);
 8000bdc:	2101      	movs	r1, #1
 8000bde:	68f8      	ldr	r0, [r7, #12]
 8000be0:	f7ff fdd3 	bl	800078a <nRF24_CSN_State>
        break;
 8000be4:	e0ac      	b.n	8000d40 <nRF24_SetAddr+0x294>


    case nRF24_PIPE3:
        /* Get address width */
        addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000be6:	2103      	movs	r1, #3
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f7ff fe18 	bl	800081e <nRF24_ReadReg>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	75fb      	strb	r3, [r7, #23]
        /* Write address in reverse order (LSByte first) */
        addr += addr_width;
 8000bf4:	7dfb      	ldrb	r3, [r7, #23]
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	607b      	str	r3, [r7, #4]
        nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	f7ff fdc3 	bl	800078a <nRF24_CSN_State>
        nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000c04:	7afb      	ldrb	r3, [r7, #11]
 8000c06:	4a50      	ldr	r2, [pc, #320]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000c08:	5cd3      	ldrb	r3, [r2, r3]
 8000c0a:	f043 0320 	orr.w	r3, r3, #32
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	4619      	mov	r1, r3
 8000c12:	68f8      	ldr	r0, [r7, #12]
 8000c14:	f7ff fded 	bl	80007f2 <nRF24_LL_RW>
        do {
          nRF24_LL_RW(device, *addr--);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	1e5a      	subs	r2, r3, #1
 8000c1c:	607a      	str	r2, [r7, #4]
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4619      	mov	r1, r3
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff fde5 	bl	80007f2 <nRF24_LL_RW>
        } while (addr_width--);
 8000c28:	7dfb      	ldrb	r3, [r7, #23]
 8000c2a:	1e5a      	subs	r2, r3, #1
 8000c2c:	75fa      	strb	r2, [r7, #23]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1f2      	bne.n	8000c18 <nRF24_SetAddr+0x16c>
        nRF24_CSN_State(device, GPIO_PIN_SET);
 8000c32:	2101      	movs	r1, #1
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f7ff fda8 	bl	800078a <nRF24_CSN_State>
        break;
 8000c3a:	e081      	b.n	8000d40 <nRF24_SetAddr+0x294>

    case nRF24_PIPE4:
        /* Get address width */
        addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000c3c:	2103      	movs	r1, #3
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f7ff fded 	bl	800081e <nRF24_ReadReg>
 8000c44:	4603      	mov	r3, r0
 8000c46:	3301      	adds	r3, #1
 8000c48:	75fb      	strb	r3, [r7, #23]
        /* Write address in reverse order (LSByte first) */
        addr += addr_width;
 8000c4a:	7dfb      	ldrb	r3, [r7, #23]
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	4413      	add	r3, r2
 8000c50:	607b      	str	r3, [r7, #4]
        nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000c52:	2100      	movs	r1, #0
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f7ff fd98 	bl	800078a <nRF24_CSN_State>
        nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000c5a:	7afb      	ldrb	r3, [r7, #11]
 8000c5c:	4a3a      	ldr	r2, [pc, #232]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000c5e:	5cd3      	ldrb	r3, [r2, r3]
 8000c60:	f043 0320 	orr.w	r3, r3, #32
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	4619      	mov	r1, r3
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff fdc2 	bl	80007f2 <nRF24_LL_RW>
        do {
          nRF24_LL_RW(device, *addr--);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	1e5a      	subs	r2, r3, #1
 8000c72:	607a      	str	r2, [r7, #4]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	4619      	mov	r1, r3
 8000c78:	68f8      	ldr	r0, [r7, #12]
 8000c7a:	f7ff fdba 	bl	80007f2 <nRF24_LL_RW>
        } while (addr_width--);
 8000c7e:	7dfb      	ldrb	r3, [r7, #23]
 8000c80:	1e5a      	subs	r2, r3, #1
 8000c82:	75fa      	strb	r2, [r7, #23]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d1f2      	bne.n	8000c6e <nRF24_SetAddr+0x1c2>
        nRF24_CSN_State(device, GPIO_PIN_SET);
 8000c88:	2101      	movs	r1, #1
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff fd7d 	bl	800078a <nRF24_CSN_State>
        break;
 8000c90:	e056      	b.n	8000d40 <nRF24_SetAddr+0x294>

    case nRF24_PIPE5:
        /* Get address width */
        addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000c92:	2103      	movs	r1, #3
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f7ff fdc2 	bl	800081e <nRF24_ReadReg>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	75fb      	strb	r3, [r7, #23]
        /* Write address in reverse order (LSByte first) */
        addr += addr_width;
 8000ca0:	7dfb      	ldrb	r3, [r7, #23]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	607b      	str	r3, [r7, #4]
        nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000ca8:	2100      	movs	r1, #0
 8000caa:	68f8      	ldr	r0, [r7, #12]
 8000cac:	f7ff fd6d 	bl	800078a <nRF24_CSN_State>
        nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000cb0:	7afb      	ldrb	r3, [r7, #11]
 8000cb2:	4a25      	ldr	r2, [pc, #148]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000cb4:	5cd3      	ldrb	r3, [r2, r3]
 8000cb6:	f043 0320 	orr.w	r3, r3, #32
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	68f8      	ldr	r0, [r7, #12]
 8000cc0:	f7ff fd97 	bl	80007f2 <nRF24_LL_RW>
        do {
          nRF24_LL_RW(device, *addr--);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	1e5a      	subs	r2, r3, #1
 8000cc8:	607a      	str	r2, [r7, #4]
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	68f8      	ldr	r0, [r7, #12]
 8000cd0:	f7ff fd8f 	bl	80007f2 <nRF24_LL_RW>
        } while (addr_width--);
 8000cd4:	7dfb      	ldrb	r3, [r7, #23]
 8000cd6:	1e5a      	subs	r2, r3, #1
 8000cd8:	75fa      	strb	r2, [r7, #23]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f2      	bne.n	8000cc4 <nRF24_SetAddr+0x218>
        nRF24_CSN_State(device, GPIO_PIN_SET);
 8000cde:	2101      	movs	r1, #1
 8000ce0:	68f8      	ldr	r0, [r7, #12]
 8000ce2:	f7ff fd52 	bl	800078a <nRF24_CSN_State>
        break;
 8000ce6:	e02b      	b.n	8000d40 <nRF24_SetAddr+0x294>

    case nRF24_PIPETX:
      //nRF24_WriteMBReg(device, nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, addr, 5);
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8000ce8:	2103      	movs	r1, #3
 8000cea:	68f8      	ldr	r0, [r7, #12]
 8000cec:	f7ff fd97 	bl	800081e <nRF24_ReadReg>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 8000cf6:	7dfb      	ldrb	r3, [r7, #23]
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 8000cfe:	2100      	movs	r1, #0
 8000d00:	68f8      	ldr	r0, [r7, #12]
 8000d02:	f7ff fd42 	bl	800078a <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000d06:	7afb      	ldrb	r3, [r7, #11]
 8000d08:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <nRF24_SetAddr+0x29c>)
 8000d0a:	5cd3      	ldrb	r3, [r2, r3]
 8000d0c:	f043 0320 	orr.w	r3, r3, #32
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	4619      	mov	r1, r3
 8000d14:	68f8      	ldr	r0, [r7, #12]
 8000d16:	f7ff fd6c 	bl	80007f2 <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	1e5a      	subs	r2, r3, #1
 8000d1e:	607a      	str	r2, [r7, #4]
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	4619      	mov	r1, r3
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f7ff fd64 	bl	80007f2 <nRF24_LL_RW>
      } while (addr_width--);
 8000d2a:	7dfb      	ldrb	r3, [r7, #23]
 8000d2c:	1e5a      	subs	r2, r3, #1
 8000d2e:	75fa      	strb	r2, [r7, #23]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d1f2      	bne.n	8000d1a <nRF24_SetAddr+0x26e>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 8000d34:	2101      	movs	r1, #1
 8000d36:	68f8      	ldr	r0, [r7, #12]
 8000d38:	f7ff fd27 	bl	800078a <nRF24_CSN_State>
      break;
 8000d3c:	e000      	b.n	8000d40 <nRF24_SetAddr+0x294>
      break;

    default:
      /* Incorrect pipe number -> do nothing */
      break;
 8000d3e:	bf00      	nop
  }
}
 8000d40:	bf00      	nop
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	08003bb0 	.word	0x08003bb0

08000d4c <nRF24_SetRXPipe>:
  reg &= ~nRF24_MASK_DATARATE;
  reg |= data_rate;
  nRF24_WriteReg(device, nRF24_REG_RF_SETUP, reg);
}

void nRF24_SetRXPipe(nRF24_Handler_t *device, uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	4608      	mov	r0, r1
 8000d56:	4611      	mov	r1, r2
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	70fb      	strb	r3, [r7, #3]
 8000d5e:	460b      	mov	r3, r1
 8000d60:	70bb      	strb	r3, [r7, #2]
 8000d62:	4613      	mov	r3, r2
 8000d64:	707b      	strb	r3, [r7, #1]
  uint8_t reg;

  /* Enable the specified pipe (EN_RXADDR register) */
  reg = (nRF24_ReadReg(device, nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8000d66:	2102      	movs	r1, #2
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff fd58 	bl	800081e <nRF24_ReadReg>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	b25a      	sxtb	r2, r3
 8000d72:	78fb      	ldrb	r3, [r7, #3]
 8000d74:	2101      	movs	r1, #1
 8000d76:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	b25b      	sxtb	r3, r3
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d86:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_EN_RXADDR, reg);
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	2102      	movs	r1, #2
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff fd66 	bl	8000860 <nRF24_WriteReg>

  /* Set RX payload length (RX_PW_Px register) */
  nRF24_WriteReg(device, nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8000d94:	78fb      	ldrb	r3, [r7, #3]
 8000d96:	4a1a      	ldr	r2, [pc, #104]	; (8000e00 <nRF24_SetRXPipe+0xb4>)
 8000d98:	5cd1      	ldrb	r1, [r2, r3]
 8000d9a:	787b      	ldrb	r3, [r7, #1]
 8000d9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	461a      	mov	r2, r3
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff fd5b 	bl	8000860 <nRF24_WriteReg>

  /* Set auto acknowledgment for a specified pipe (EN_AA register) */
  reg = nRF24_ReadReg(device, nRF24_REG_EN_AA);
 8000daa:	2101      	movs	r1, #1
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fd36 	bl	800081e <nRF24_ReadReg>
 8000db2:	4603      	mov	r3, r0
 8000db4:	73fb      	strb	r3, [r7, #15]
  if (aa_state == nRF24_AA_ON)
 8000db6:	78bb      	ldrb	r3, [r7, #2]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d10a      	bne.n	8000dd2 <nRF24_SetRXPipe+0x86>
  {
    reg |=  (1 << pipe);
 8000dbc:	78fb      	ldrb	r3, [r7, #3]
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	b25a      	sxtb	r2, r3
 8000dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	73fb      	strb	r3, [r7, #15]
 8000dd0:	e00b      	b.n	8000dea <nRF24_SetRXPipe+0x9e>
  } else {
    reg &= ~(1 << pipe);
 8000dd2:	78fb      	ldrb	r3, [r7, #3]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	b25a      	sxtb	r2, r3
 8000de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de4:	4013      	ands	r3, r2
 8000de6:	b25b      	sxtb	r3, r3
 8000de8:	73fb      	strb	r3, [r7, #15]
  }
  nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
 8000dea:	7bfb      	ldrb	r3, [r7, #15]
 8000dec:	461a      	mov	r2, r3
 8000dee:	2101      	movs	r1, #1
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f7ff fd35 	bl	8000860 <nRF24_WriteReg>
}
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	08003ba8 	.word	0x08003ba8

08000e04 <nRF24_DisableAA>:
  reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
  reg |= (1 << pipe);
  nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
}

void nRF24_DisableAA(nRF24_Handler_t *device, uint8_t pipe) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  if (pipe > 5)
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	2b05      	cmp	r3, #5
 8000e14:	d905      	bls.n	8000e22 <nRF24_DisableAA+0x1e>
  {
    /* Disable Auto-ACK for ALL pipes */
    nRF24_WriteReg(device, nRF24_REG_EN_AA, 0x00);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2101      	movs	r1, #1
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff fd20 	bl	8000860 <nRF24_WriteReg>
    /* Clear bit in the EN_AA register */
    reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
    reg &= ~(1 << pipe);
    nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
  }
}
 8000e20:	e017      	b.n	8000e52 <nRF24_DisableAA+0x4e>
    reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
 8000e22:	2101      	movs	r1, #1
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff fcfa 	bl	800081e <nRF24_ReadReg>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	73fb      	strb	r3, [r7, #15]
    reg &= ~(1 << pipe);
 8000e2e:	78fb      	ldrb	r3, [r7, #3]
 8000e30:	2201      	movs	r2, #1
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	b25a      	sxtb	r2, r3
 8000e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e40:	4013      	ands	r3, r2
 8000e42:	b25b      	sxtb	r3, r3
 8000e44:	73fb      	strb	r3, [r7, #15]
    nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff fd07 	bl	8000860 <nRF24_WriteReg>
}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <nRF24_GetStatus>:

uint8_t nRF24_GetStatus(nRF24_Handler_t *device) {
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  return nRF24_ReadReg(device, nRF24_REG_STATUS);
 8000e62:	2107      	movs	r1, #7
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff fcda 	bl	800081e <nRF24_ReadReg>
 8000e6a:	4603      	mov	r3, r0
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <nRF24_FlushTX>:
  /* The PLOS counter is reset after write to RF_CH register */
  reg = nRF24_ReadReg(device, nRF24_REG_RF_CH);
  nRF24_WriteReg(device, nRF24_REG_RF_CH, reg);
}

void nRF24_FlushTX(nRF24_Handler_t *device) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  nRF24_WriteReg(device, nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8000e7c:	22ff      	movs	r2, #255	; 0xff
 8000e7e:	21e1      	movs	r1, #225	; 0xe1
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fced 	bl	8000860 <nRF24_WriteReg>
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <nRF24_FlushRX>:

void nRF24_FlushRX(nRF24_Handler_t *device) {
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  nRF24_WriteReg(device, nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8000e96:	22ff      	movs	r2, #255	; 0xff
 8000e98:	21e2      	movs	r1, #226	; 0xe2
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fce0 	bl	8000860 <nRF24_WriteReg>
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <nRF24_ClearIRQFlags>:

void nRF24_ClearIRQFlags(nRF24_Handler_t *device) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint8_t reg;

  /* Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register */
  reg  = nRF24_ReadReg(device, nRF24_REG_STATUS);
 8000eb0:	2107      	movs	r1, #7
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff fcb3 	bl	800081e <nRF24_ReadReg>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	73fb      	strb	r3, [r7, #15]
  reg |= nRF24_MASK_STATUS_IRQ;
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000ec2:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_STATUS, reg);
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2107      	movs	r1, #7
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff fcc8 	bl	8000860 <nRF24_WriteReg>
}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <nRF24_ReadPayload>:

void nRF24_WritePayload(nRF24_Handler_t *device, uint8_t *pBuf, uint8_t length) {
  nRF24_WriteMBReg(device, nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
}

nRF24_RXResult nRF24_ReadPayload(nRF24_Handler_t *device, uint8_t *pBuf, uint8_t *length) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
  uint8_t pipe;

  /* Extract a payload pipe number from the STATUS register */
  pipe = (nRF24_ReadReg(device, nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8000ee4:	2107      	movs	r1, #7
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f7ff fc99 	bl	800081e <nRF24_ReadReg>
 8000eec:	4603      	mov	r3, r0
 8000eee:	105b      	asrs	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	75fb      	strb	r3, [r7, #23]

  /* RX FIFO empty? */
  if (pipe < 6)
 8000ef8:	7dfb      	ldrb	r3, [r7, #23]
 8000efa:	2b05      	cmp	r3, #5
 8000efc:	d817      	bhi.n	8000f2e <nRF24_ReadPayload+0x56>
  {
    /* Get payload length */
    *length = nRF24_ReadReg(device, nRF24_RX_PW_PIPE[pipe]);
 8000efe:	7dfb      	ldrb	r3, [r7, #23]
 8000f00:	4a0f      	ldr	r2, [pc, #60]	; (8000f40 <nRF24_ReadPayload+0x68>)
 8000f02:	5cd3      	ldrb	r3, [r2, r3]
 8000f04:	4619      	mov	r1, r3
 8000f06:	68f8      	ldr	r0, [r7, #12]
 8000f08:	f7ff fc89 	bl	800081e <nRF24_ReadReg>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	461a      	mov	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	701a      	strb	r2, [r3, #0]

    /* Read a payload from the RX FIFO */
    if (*length)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d006      	beq.n	8000f2a <nRF24_ReadPayload+0x52>
    {
      nRF24_ReadMBReg(device, nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	68ba      	ldr	r2, [r7, #8]
 8000f22:	2161      	movs	r1, #97	; 0x61
 8000f24:	68f8      	ldr	r0, [r7, #12]
 8000f26:	f7ff fcdb 	bl	80008e0 <nRF24_ReadMBReg>
    }

    return ((nRF24_RXResult)pipe);
 8000f2a:	7dfb      	ldrb	r3, [r7, #23]
 8000f2c:	e003      	b.n	8000f36 <nRF24_ReadPayload+0x5e>
  }

  /* The RX FIFO is empty */
  *length = 0;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]

  return nRF24_RX_EMPTY;
 8000f34:	23ff      	movs	r3, #255	; 0xff
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	08003ba8 	.word	0x08003ba8

08000f44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6193      	str	r3, [r2, #24]
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	61d3      	str	r3, [r2, #28]
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <HAL_MspInit+0x5c>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_MspInit+0x60>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <HAL_MspInit+0x60>)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f96:	bf00      	nop
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40010000 	.word	0x40010000

08000fa8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a1b      	ldr	r2, [pc, #108]	; (8001030 <HAL_SPI_MspInit+0x88>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d12f      	bne.n	8001028 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fc8:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	4a19      	ldr	r2, [pc, #100]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fd2:	6193      	str	r3, [r2, #24]
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe0:	4b14      	ldr	r3, [pc, #80]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a13      	ldr	r2, [pc, #76]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6193      	str	r3, [r2, #24]
 8000fec:	4b11      	ldr	r3, [pc, #68]	; (8001034 <HAL_SPI_MspInit+0x8c>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ff8:	23a0      	movs	r3, #160	; 0xa0
 8000ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4619      	mov	r1, r3
 800100a:	480b      	ldr	r0, [pc, #44]	; (8001038 <HAL_SPI_MspInit+0x90>)
 800100c:	f000 fd10 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001010:	2340      	movs	r3, #64	; 0x40
 8001012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	4619      	mov	r1, r3
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <HAL_SPI_MspInit+0x90>)
 8001024:	f000 fd04 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001028:	bf00      	nop
 800102a:	3720      	adds	r7, #32
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40013000 	.word	0x40013000
 8001034:	40021000 	.word	0x40021000
 8001038:	40010800 	.word	0x40010800

0800103c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a33      	ldr	r2, [pc, #204]	; (8001124 <HAL_UART_MspInit+0xe8>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d15f      	bne.n	800111c <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800105c:	4b32      	ldr	r3, [pc, #200]	; (8001128 <HAL_UART_MspInit+0xec>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a31      	ldr	r2, [pc, #196]	; (8001128 <HAL_UART_MspInit+0xec>)
 8001062:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b2f      	ldr	r3, [pc, #188]	; (8001128 <HAL_UART_MspInit+0xec>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <HAL_UART_MspInit+0xec>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a2b      	ldr	r2, [pc, #172]	; (8001128 <HAL_UART_MspInit+0xec>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b29      	ldr	r3, [pc, #164]	; (8001128 <HAL_UART_MspInit+0xec>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800108c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001090:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	4619      	mov	r1, r3
 80010a0:	4822      	ldr	r0, [pc, #136]	; (800112c <HAL_UART_MspInit+0xf0>)
 80010a2:	f000 fcc5 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80010a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	4619      	mov	r1, r3
 80010ba:	481c      	ldr	r0, [pc, #112]	; (800112c <HAL_UART_MspInit+0xf0>)
 80010bc:	f000 fcb8 	bl	8001a30 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80010c0:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010c2:	4a1c      	ldr	r2, [pc, #112]	; (8001134 <HAL_UART_MspInit+0xf8>)
 80010c4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010cc:	4b18      	ldr	r3, [pc, #96]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010d2:	4b17      	ldr	r3, [pc, #92]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010d4:	2280      	movs	r2, #128	; 0x80
 80010d6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010f0:	480f      	ldr	r0, [pc, #60]	; (8001130 <HAL_UART_MspInit+0xf4>)
 80010f2:	f000 f9fb 	bl	80014ec <HAL_DMA_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80010fc:	f7ff fb2e 	bl	800075c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a0b      	ldr	r2, [pc, #44]	; (8001130 <HAL_UART_MspInit+0xf4>)
 8001104:	63da      	str	r2, [r3, #60]	; 0x3c
 8001106:	4a0a      	ldr	r2, [pc, #40]	; (8001130 <HAL_UART_MspInit+0xf4>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800110c:	2200      	movs	r2, #0
 800110e:	2100      	movs	r1, #0
 8001110:	2025      	movs	r0, #37	; 0x25
 8001112:	f000 f9b4 	bl	800147e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001116:	2025      	movs	r0, #37	; 0x25
 8001118:	f000 f9cd 	bl	80014b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800111c:	bf00      	nop
 800111e:	3720      	adds	r7, #32
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40013800 	.word	0x40013800
 8001128:	40021000 	.word	0x40021000
 800112c:	40010800 	.word	0x40010800
 8001130:	200000f4 	.word	0x200000f4
 8001134:	40020058 	.word	0x40020058

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800113c:	e7fe      	b.n	800113c <NMI_Handler+0x4>

0800113e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001142:	e7fe      	b.n	8001142 <HardFault_Handler+0x4>

08001144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001148:	e7fe      	b.n	8001148 <MemManage_Handler+0x4>

0800114a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800114e:	e7fe      	b.n	800114e <BusFault_Handler+0x4>

08001150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <UsageFault_Handler+0x4>

08001156 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr

08001162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr

0800116e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr

0800117a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800117e:	f000 f88b 	bl	8001298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800118c:	4802      	ldr	r0, [pc, #8]	; (8001198 <DMA1_Channel5_IRQHandler+0x10>)
 800118e:	f000 fb1b 	bl	80017c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200000f4 	.word	0x200000f4

0800119c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011a0:	4803      	ldr	r0, [pc, #12]	; (80011b0 <USART1_IRQHandler+0x14>)
 80011a2:	f001 fdbb 	bl	8002d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_RxCpltCallback(&huart1);
 80011a6:	4802      	ldr	r0, [pc, #8]	; (80011b0 <USART1_IRQHandler+0x14>)
 80011a8:	f7ff fa96 	bl	80006d8 <HAL_UART_RxCpltCallback>
  /* USER CODE END USART1_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200000ac 	.word	0x200000ac

080011b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr

080011c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011c0:	f7ff fff8 	bl	80011b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c4:	480b      	ldr	r0, [pc, #44]	; (80011f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011c6:	490c      	ldr	r1, [pc, #48]	; (80011f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011cc:	e002      	b.n	80011d4 <LoopCopyDataInit>

080011ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d2:	3304      	adds	r3, #4

080011d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d8:	d3f9      	bcc.n	80011ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011da:	4a09      	ldr	r2, [pc, #36]	; (8001200 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011dc:	4c09      	ldr	r4, [pc, #36]	; (8001204 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e0:	e001      	b.n	80011e6 <LoopFillZerobss>

080011e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e4:	3204      	adds	r2, #4

080011e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e8:	d3fb      	bcc.n	80011e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ea:	f002 fca5 	bl	8003b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ee:	f7fe ffad 	bl	800014c <main>
  bx lr
 80011f2:	4770      	bx	lr
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80011fc:	08003bec 	.word	0x08003bec
  ldr r2, =_sbss
 8001200:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8001204:	200001a4 	.word	0x200001a4

08001208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC1_2_IRQHandler>
	...

0800120c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <HAL_Init+0x28>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a07      	ldr	r2, [pc, #28]	; (8001234 <HAL_Init+0x28>)
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f923 	bl	8001468 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001222:	200f      	movs	r0, #15
 8001224:	f000 f808 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001228:	f7ff fe8c 	bl	8000f44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_InitTick+0x54>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x58>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001252:	fbb2 f3f3 	udiv	r3, r2, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f93b 	bl	80014d2 <HAL_SYSTICK_Config>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e00e      	b.n	8001284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d80a      	bhi.n	8001282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f000 f903 	bl	800147e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001278:	4a06      	ldr	r2, [pc, #24]	; (8001294 <HAL_InitTick+0x5c>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e000      	b.n	8001284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	2000002c 	.word	0x2000002c
 8001290:	20000034 	.word	0x20000034
 8001294:	20000030 	.word	0x20000030

08001298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <HAL_IncTick+0x1c>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_IncTick+0x20>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a03      	ldr	r2, [pc, #12]	; (80012b8 <HAL_IncTick+0x20>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	20000034 	.word	0x20000034
 80012b8:	200001a0 	.word	0x200001a0

080012bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b02      	ldr	r3, [pc, #8]	; (80012cc <HAL_GetTick+0x10>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr
 80012cc:	200001a0 	.word	0x200001a0

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	db0b      	blt.n	800135e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	4906      	ldr	r1, [pc, #24]	; (8001368 <__NVIC_EnableIRQ+0x34>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	095b      	lsrs	r3, r3, #5
 8001354:	2001      	movs	r0, #1
 8001356:	fa00 f202 	lsl.w	r2, r0, r2
 800135a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	e000e100 	.word	0xe000e100

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db0a      	blt.n	8001396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <__NVIC_SetPriority+0x4c>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	0112      	lsls	r2, r2, #4
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	440b      	add	r3, r1
 8001390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001394:	e00a      	b.n	80013ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4908      	ldr	r1, [pc, #32]	; (80013bc <__NVIC_SetPriority+0x50>)
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	3b04      	subs	r3, #4
 80013a4:	0112      	lsls	r2, r2, #4
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	440b      	add	r3, r1
 80013aa:	761a      	strb	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000e100 	.word	0xe000e100
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b089      	sub	sp, #36	; 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f1c3 0307 	rsb	r3, r3, #7
 80013da:	2b04      	cmp	r3, #4
 80013dc:	bf28      	it	cs
 80013de:	2304      	movcs	r3, #4
 80013e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d902      	bls.n	80013f0 <NVIC_EncodePriority+0x30>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3b03      	subs	r3, #3
 80013ee:	e000      	b.n	80013f2 <NVIC_EncodePriority+0x32>
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43da      	mvns	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	401a      	ands	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43d9      	mvns	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	4313      	orrs	r3, r2
         );
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	; 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001434:	d301      	bcc.n	800143a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001436:	2301      	movs	r3, #1
 8001438:	e00f      	b.n	800145a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143a:	4a0a      	ldr	r2, [pc, #40]	; (8001464 <SysTick_Config+0x40>)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3b01      	subs	r3, #1
 8001440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001442:	210f      	movs	r1, #15
 8001444:	f04f 30ff 	mov.w	r0, #4294967295
 8001448:	f7ff ff90 	bl	800136c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <SysTick_Config+0x40>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001452:	4b04      	ldr	r3, [pc, #16]	; (8001464 <SysTick_Config+0x40>)
 8001454:	2207      	movs	r2, #7
 8001456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	e000e010 	.word	0xe000e010

08001468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ff2d 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800147e:	b580      	push	{r7, lr}
 8001480:	b086      	sub	sp, #24
 8001482:	af00      	add	r7, sp, #0
 8001484:	4603      	mov	r3, r0
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001490:	f7ff ff42 	bl	8001318 <__NVIC_GetPriorityGrouping>
 8001494:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	68b9      	ldr	r1, [r7, #8]
 800149a:	6978      	ldr	r0, [r7, #20]
 800149c:	f7ff ff90 	bl	80013c0 <NVIC_EncodePriority>
 80014a0:	4602      	mov	r2, r0
 80014a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff5f 	bl	800136c <__NVIC_SetPriority>
}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4603      	mov	r3, r0
 80014be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ff35 	bl	8001334 <__NVIC_EnableIRQ>
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ffa2 	bl	8001424 <SysTick_Config>
 80014e0:	4603      	mov	r3, r0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e043      	b.n	800158a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	461a      	mov	r2, r3
 8001508:	4b22      	ldr	r3, [pc, #136]	; (8001594 <HAL_DMA_Init+0xa8>)
 800150a:	4413      	add	r3, r2
 800150c:	4a22      	ldr	r2, [pc, #136]	; (8001598 <HAL_DMA_Init+0xac>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	091b      	lsrs	r3, r3, #4
 8001514:	009a      	lsls	r2, r3, #2
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a1f      	ldr	r2, [pc, #124]	; (800159c <HAL_DMA_Init+0xb0>)
 800151e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2202      	movs	r2, #2
 8001524:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001536:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800153a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001544:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001550:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800155c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	4313      	orrs	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	bffdfff8 	.word	0xbffdfff8
 8001598:	cccccccd 	.word	0xcccccccd
 800159c:	40020000 	.word	0x40020000

080015a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
 80015ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d101      	bne.n	80015c0 <HAL_DMA_Start_IT+0x20>
 80015bc:	2302      	movs	r3, #2
 80015be:	e04b      	b.n	8001658 <HAL_DMA_Start_IT+0xb8>
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2201      	movs	r2, #1
 80015c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d13a      	bne.n	800164a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2202      	movs	r2, #2
 80015d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2200      	movs	r2, #0
 80015e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 0201 	bic.w	r2, r2, #1
 80015f0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 f9eb 	bl	80019d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001602:	2b00      	cmp	r3, #0
 8001604:	d008      	beq.n	8001618 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f042 020e 	orr.w	r2, r2, #14
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	e00f      	b.n	8001638 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f022 0204 	bic.w	r2, r2, #4
 8001626:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f042 020a 	orr.w	r2, r2, #10
 8001636:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e005      	b.n	8001656 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001652:	2302      	movs	r3, #2
 8001654:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001656:	7dfb      	ldrb	r3, [r7, #23]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d008      	beq.n	800168a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2204      	movs	r2, #4
 800167c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e020      	b.n	80016cc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 020e 	bic.w	r2, r2, #14
 8001698:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f022 0201 	bic.w	r2, r2, #1
 80016a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b2:	2101      	movs	r1, #1
 80016b4:	fa01 f202 	lsl.w	r2, r1, r2
 80016b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
	...

080016d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016e0:	2300      	movs	r3, #0
 80016e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d005      	beq.n	80016fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2204      	movs	r2, #4
 80016f4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	e051      	b.n	80017a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f022 020e 	bic.w	r2, r2, #14
 800170a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0201 	bic.w	r2, r2, #1
 800171a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a22      	ldr	r2, [pc, #136]	; (80017ac <HAL_DMA_Abort_IT+0xd4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d029      	beq.n	800177a <HAL_DMA_Abort_IT+0xa2>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a21      	ldr	r2, [pc, #132]	; (80017b0 <HAL_DMA_Abort_IT+0xd8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d022      	beq.n	8001776 <HAL_DMA_Abort_IT+0x9e>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a1f      	ldr	r2, [pc, #124]	; (80017b4 <HAL_DMA_Abort_IT+0xdc>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d01a      	beq.n	8001770 <HAL_DMA_Abort_IT+0x98>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <HAL_DMA_Abort_IT+0xe0>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d012      	beq.n	800176a <HAL_DMA_Abort_IT+0x92>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a1c      	ldr	r2, [pc, #112]	; (80017bc <HAL_DMA_Abort_IT+0xe4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d00a      	beq.n	8001764 <HAL_DMA_Abort_IT+0x8c>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <HAL_DMA_Abort_IT+0xe8>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d102      	bne.n	800175e <HAL_DMA_Abort_IT+0x86>
 8001758:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800175c:	e00e      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 800175e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001762:	e00b      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 8001764:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001768:	e008      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	e005      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 8001770:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001774:	e002      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 8001776:	2310      	movs	r3, #16
 8001778:	e000      	b.n	800177c <HAL_DMA_Abort_IT+0xa4>
 800177a:	2301      	movs	r3, #1
 800177c:	4a11      	ldr	r2, [pc, #68]	; (80017c4 <HAL_DMA_Abort_IT+0xec>)
 800177e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2201      	movs	r2, #1
 8001784:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	4798      	blx	r3
    } 
  }
  return status;
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40020008 	.word	0x40020008
 80017b0:	4002001c 	.word	0x4002001c
 80017b4:	40020030 	.word	0x40020030
 80017b8:	40020044 	.word	0x40020044
 80017bc:	40020058 	.word	0x40020058
 80017c0:	4002006c 	.word	0x4002006c
 80017c4:	40020000 	.word	0x40020000

080017c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e4:	2204      	movs	r2, #4
 80017e6:	409a      	lsls	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4013      	ands	r3, r2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d04f      	beq.n	8001890 <HAL_DMA_IRQHandler+0xc8>
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f003 0304 	and.w	r3, r3, #4
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d04a      	beq.n	8001890 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0320 	and.w	r3, r3, #32
 8001804:	2b00      	cmp	r3, #0
 8001806:	d107      	bne.n	8001818 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 0204 	bic.w	r2, r2, #4
 8001816:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a66      	ldr	r2, [pc, #408]	; (80019b8 <HAL_DMA_IRQHandler+0x1f0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d029      	beq.n	8001876 <HAL_DMA_IRQHandler+0xae>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a65      	ldr	r2, [pc, #404]	; (80019bc <HAL_DMA_IRQHandler+0x1f4>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d022      	beq.n	8001872 <HAL_DMA_IRQHandler+0xaa>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a63      	ldr	r2, [pc, #396]	; (80019c0 <HAL_DMA_IRQHandler+0x1f8>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d01a      	beq.n	800186c <HAL_DMA_IRQHandler+0xa4>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a62      	ldr	r2, [pc, #392]	; (80019c4 <HAL_DMA_IRQHandler+0x1fc>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d012      	beq.n	8001866 <HAL_DMA_IRQHandler+0x9e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a60      	ldr	r2, [pc, #384]	; (80019c8 <HAL_DMA_IRQHandler+0x200>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d00a      	beq.n	8001860 <HAL_DMA_IRQHandler+0x98>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a5f      	ldr	r2, [pc, #380]	; (80019cc <HAL_DMA_IRQHandler+0x204>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d102      	bne.n	800185a <HAL_DMA_IRQHandler+0x92>
 8001854:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001858:	e00e      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 800185a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800185e:	e00b      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 8001860:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001864:	e008      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 8001866:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800186a:	e005      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 800186c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001870:	e002      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 8001872:	2340      	movs	r3, #64	; 0x40
 8001874:	e000      	b.n	8001878 <HAL_DMA_IRQHandler+0xb0>
 8001876:	2304      	movs	r3, #4
 8001878:	4a55      	ldr	r2, [pc, #340]	; (80019d0 <HAL_DMA_IRQHandler+0x208>)
 800187a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 8094 	beq.w	80019ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800188e:	e08e      	b.n	80019ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	2202      	movs	r2, #2
 8001896:	409a      	lsls	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4013      	ands	r3, r2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d056      	beq.n	800194e <HAL_DMA_IRQHandler+0x186>
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d051      	beq.n	800194e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0320 	and.w	r3, r3, #32
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10b      	bne.n	80018d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 020a 	bic.w	r2, r2, #10
 80018c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a38      	ldr	r2, [pc, #224]	; (80019b8 <HAL_DMA_IRQHandler+0x1f0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d029      	beq.n	800192e <HAL_DMA_IRQHandler+0x166>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a37      	ldr	r2, [pc, #220]	; (80019bc <HAL_DMA_IRQHandler+0x1f4>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d022      	beq.n	800192a <HAL_DMA_IRQHandler+0x162>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a35      	ldr	r2, [pc, #212]	; (80019c0 <HAL_DMA_IRQHandler+0x1f8>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d01a      	beq.n	8001924 <HAL_DMA_IRQHandler+0x15c>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a34      	ldr	r2, [pc, #208]	; (80019c4 <HAL_DMA_IRQHandler+0x1fc>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d012      	beq.n	800191e <HAL_DMA_IRQHandler+0x156>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a32      	ldr	r2, [pc, #200]	; (80019c8 <HAL_DMA_IRQHandler+0x200>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d00a      	beq.n	8001918 <HAL_DMA_IRQHandler+0x150>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a31      	ldr	r2, [pc, #196]	; (80019cc <HAL_DMA_IRQHandler+0x204>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d102      	bne.n	8001912 <HAL_DMA_IRQHandler+0x14a>
 800190c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001910:	e00e      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 8001912:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001916:	e00b      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 8001918:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800191c:	e008      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 800191e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001922:	e005      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 8001924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001928:	e002      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 800192a:	2320      	movs	r3, #32
 800192c:	e000      	b.n	8001930 <HAL_DMA_IRQHandler+0x168>
 800192e:	2302      	movs	r3, #2
 8001930:	4a27      	ldr	r2, [pc, #156]	; (80019d0 <HAL_DMA_IRQHandler+0x208>)
 8001932:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001940:	2b00      	cmp	r3, #0
 8001942:	d034      	beq.n	80019ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800194c:	e02f      	b.n	80019ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	2208      	movs	r2, #8
 8001954:	409a      	lsls	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	4013      	ands	r3, r2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d028      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x1e8>
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b00      	cmp	r3, #0
 8001966:	d023      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 020e 	bic.w	r2, r2, #14
 8001976:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001980:	2101      	movs	r1, #1
 8001982:	fa01 f202 	lsl.w	r2, r1, r2
 8001986:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d004      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	4798      	blx	r3
    }
  }
  return;
 80019ae:	bf00      	nop
 80019b0:	bf00      	nop
}
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40020008 	.word	0x40020008
 80019bc:	4002001c 	.word	0x4002001c
 80019c0:	40020030 	.word	0x40020030
 80019c4:	40020044 	.word	0x40020044
 80019c8:	40020058 	.word	0x40020058
 80019cc:	4002006c 	.word	0x4002006c
 80019d0:	40020000 	.word	0x40020000

080019d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ea:	2101      	movs	r1, #1
 80019ec:	fa01 f202 	lsl.w	r2, r1, r2
 80019f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b10      	cmp	r3, #16
 8001a00:	d108      	bne.n	8001a14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a12:	e007      	b.n	8001a24 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	60da      	str	r2, [r3, #12]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
	...

08001a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b08b      	sub	sp, #44	; 0x2c
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a42:	e161      	b.n	8001d08 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a44:	2201      	movs	r2, #1
 8001a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	69fa      	ldr	r2, [r7, #28]
 8001a54:	4013      	ands	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	f040 8150 	bne.w	8001d02 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4a97      	ldr	r2, [pc, #604]	; (8001cc4 <HAL_GPIO_Init+0x294>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d05e      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
 8001a6c:	4a95      	ldr	r2, [pc, #596]	; (8001cc4 <HAL_GPIO_Init+0x294>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d875      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001a72:	4a95      	ldr	r2, [pc, #596]	; (8001cc8 <HAL_GPIO_Init+0x298>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d058      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
 8001a78:	4a93      	ldr	r2, [pc, #588]	; (8001cc8 <HAL_GPIO_Init+0x298>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d86f      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001a7e:	4a93      	ldr	r2, [pc, #588]	; (8001ccc <HAL_GPIO_Init+0x29c>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d052      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
 8001a84:	4a91      	ldr	r2, [pc, #580]	; (8001ccc <HAL_GPIO_Init+0x29c>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d869      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001a8a:	4a91      	ldr	r2, [pc, #580]	; (8001cd0 <HAL_GPIO_Init+0x2a0>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d04c      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
 8001a90:	4a8f      	ldr	r2, [pc, #572]	; (8001cd0 <HAL_GPIO_Init+0x2a0>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d863      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001a96:	4a8f      	ldr	r2, [pc, #572]	; (8001cd4 <HAL_GPIO_Init+0x2a4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d046      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
 8001a9c:	4a8d      	ldr	r2, [pc, #564]	; (8001cd4 <HAL_GPIO_Init+0x2a4>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d85d      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001aa2:	2b12      	cmp	r3, #18
 8001aa4:	d82a      	bhi.n	8001afc <HAL_GPIO_Init+0xcc>
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d859      	bhi.n	8001b5e <HAL_GPIO_Init+0x12e>
 8001aaa:	a201      	add	r2, pc, #4	; (adr r2, 8001ab0 <HAL_GPIO_Init+0x80>)
 8001aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab0:	08001b2b 	.word	0x08001b2b
 8001ab4:	08001b05 	.word	0x08001b05
 8001ab8:	08001b17 	.word	0x08001b17
 8001abc:	08001b59 	.word	0x08001b59
 8001ac0:	08001b5f 	.word	0x08001b5f
 8001ac4:	08001b5f 	.word	0x08001b5f
 8001ac8:	08001b5f 	.word	0x08001b5f
 8001acc:	08001b5f 	.word	0x08001b5f
 8001ad0:	08001b5f 	.word	0x08001b5f
 8001ad4:	08001b5f 	.word	0x08001b5f
 8001ad8:	08001b5f 	.word	0x08001b5f
 8001adc:	08001b5f 	.word	0x08001b5f
 8001ae0:	08001b5f 	.word	0x08001b5f
 8001ae4:	08001b5f 	.word	0x08001b5f
 8001ae8:	08001b5f 	.word	0x08001b5f
 8001aec:	08001b5f 	.word	0x08001b5f
 8001af0:	08001b5f 	.word	0x08001b5f
 8001af4:	08001b0d 	.word	0x08001b0d
 8001af8:	08001b21 	.word	0x08001b21
 8001afc:	4a76      	ldr	r2, [pc, #472]	; (8001cd8 <HAL_GPIO_Init+0x2a8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d013      	beq.n	8001b2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b02:	e02c      	b.n	8001b5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	623b      	str	r3, [r7, #32]
          break;
 8001b0a:	e029      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	3304      	adds	r3, #4
 8001b12:	623b      	str	r3, [r7, #32]
          break;
 8001b14:	e024      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	3308      	adds	r3, #8
 8001b1c:	623b      	str	r3, [r7, #32]
          break;
 8001b1e:	e01f      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	330c      	adds	r3, #12
 8001b26:	623b      	str	r3, [r7, #32]
          break;
 8001b28:	e01a      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d102      	bne.n	8001b38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b32:	2304      	movs	r3, #4
 8001b34:	623b      	str	r3, [r7, #32]
          break;
 8001b36:	e013      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d105      	bne.n	8001b4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b40:	2308      	movs	r3, #8
 8001b42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69fa      	ldr	r2, [r7, #28]
 8001b48:	611a      	str	r2, [r3, #16]
          break;
 8001b4a:	e009      	b.n	8001b60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	69fa      	ldr	r2, [r7, #28]
 8001b54:	615a      	str	r2, [r3, #20]
          break;
 8001b56:	e003      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	623b      	str	r3, [r7, #32]
          break;
 8001b5c:	e000      	b.n	8001b60 <HAL_GPIO_Init+0x130>
          break;
 8001b5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	2bff      	cmp	r3, #255	; 0xff
 8001b64:	d801      	bhi.n	8001b6a <HAL_GPIO_Init+0x13a>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	e001      	b.n	8001b6e <HAL_GPIO_Init+0x13e>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	2bff      	cmp	r3, #255	; 0xff
 8001b74:	d802      	bhi.n	8001b7c <HAL_GPIO_Init+0x14c>
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	e002      	b.n	8001b82 <HAL_GPIO_Init+0x152>
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	3b08      	subs	r3, #8
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	210f      	movs	r1, #15
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	401a      	ands	r2, r3
 8001b94:	6a39      	ldr	r1, [r7, #32]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f000 80a9 	beq.w	8001d02 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb0:	4b4a      	ldr	r3, [pc, #296]	; (8001cdc <HAL_GPIO_Init+0x2ac>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a49      	ldr	r2, [pc, #292]	; (8001cdc <HAL_GPIO_Init+0x2ac>)
 8001bb6:	f043 0301 	orr.w	r3, r3, #1
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b47      	ldr	r3, [pc, #284]	; (8001cdc <HAL_GPIO_Init+0x2ac>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	60bb      	str	r3, [r7, #8]
 8001bc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bc8:	4a45      	ldr	r2, [pc, #276]	; (8001ce0 <HAL_GPIO_Init+0x2b0>)
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	089b      	lsrs	r3, r3, #2
 8001bce:	3302      	adds	r3, #2
 8001bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	f003 0303 	and.w	r3, r3, #3
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	220f      	movs	r2, #15
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43db      	mvns	r3, r3
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	4013      	ands	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a3d      	ldr	r2, [pc, #244]	; (8001ce4 <HAL_GPIO_Init+0x2b4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d00d      	beq.n	8001c10 <HAL_GPIO_Init+0x1e0>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a3c      	ldr	r2, [pc, #240]	; (8001ce8 <HAL_GPIO_Init+0x2b8>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d007      	beq.n	8001c0c <HAL_GPIO_Init+0x1dc>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a3b      	ldr	r2, [pc, #236]	; (8001cec <HAL_GPIO_Init+0x2bc>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d101      	bne.n	8001c08 <HAL_GPIO_Init+0x1d8>
 8001c04:	2302      	movs	r3, #2
 8001c06:	e004      	b.n	8001c12 <HAL_GPIO_Init+0x1e2>
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e002      	b.n	8001c12 <HAL_GPIO_Init+0x1e2>
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e000      	b.n	8001c12 <HAL_GPIO_Init+0x1e2>
 8001c10:	2300      	movs	r3, #0
 8001c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c14:	f002 0203 	and.w	r2, r2, #3
 8001c18:	0092      	lsls	r2, r2, #2
 8001c1a:	4093      	lsls	r3, r2
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c22:	492f      	ldr	r1, [pc, #188]	; (8001ce0 <HAL_GPIO_Init+0x2b0>)
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	089b      	lsrs	r3, r3, #2
 8001c28:	3302      	adds	r3, #2
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d006      	beq.n	8001c4a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c3c:	4b2c      	ldr	r3, [pc, #176]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	492b      	ldr	r1, [pc, #172]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]
 8001c48:	e006      	b.n	8001c58 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	43db      	mvns	r3, r3
 8001c52:	4927      	ldr	r1, [pc, #156]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c54:	4013      	ands	r3, r2
 8001c56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d006      	beq.n	8001c72 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c64:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c66:	68da      	ldr	r2, [r3, #12]
 8001c68:	4921      	ldr	r1, [pc, #132]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	60cb      	str	r3, [r1, #12]
 8001c70:	e006      	b.n	8001c80 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c72:	4b1f      	ldr	r3, [pc, #124]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	491d      	ldr	r1, [pc, #116]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d006      	beq.n	8001c9a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c8c:	4b18      	ldr	r3, [pc, #96]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	4917      	ldr	r1, [pc, #92]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	604b      	str	r3, [r1, #4]
 8001c98:	e006      	b.n	8001ca8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c9a:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	4913      	ldr	r1, [pc, #76]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d01f      	beq.n	8001cf4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	490d      	ldr	r1, [pc, #52]	; (8001cf0 <HAL_GPIO_Init+0x2c0>)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	600b      	str	r3, [r1, #0]
 8001cc0:	e01f      	b.n	8001d02 <HAL_GPIO_Init+0x2d2>
 8001cc2:	bf00      	nop
 8001cc4:	10320000 	.word	0x10320000
 8001cc8:	10310000 	.word	0x10310000
 8001ccc:	10220000 	.word	0x10220000
 8001cd0:	10210000 	.word	0x10210000
 8001cd4:	10120000 	.word	0x10120000
 8001cd8:	10110000 	.word	0x10110000
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010000 	.word	0x40010000
 8001ce4:	40010800 	.word	0x40010800
 8001ce8:	40010c00 	.word	0x40010c00
 8001cec:	40011000 	.word	0x40011000
 8001cf0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <HAL_GPIO_Init+0x2f4>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	4909      	ldr	r1, [pc, #36]	; (8001d24 <HAL_GPIO_Init+0x2f4>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	3301      	adds	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f47f ae96 	bne.w	8001a44 <HAL_GPIO_Init+0x14>
  }
}
 8001d18:	bf00      	nop
 8001d1a:	bf00      	nop
 8001d1c:	372c      	adds	r7, #44	; 0x2c
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	40010400 	.word	0x40010400

08001d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	807b      	strh	r3, [r7, #2]
 8001d34:	4613      	mov	r3, r2
 8001d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d38:	787b      	ldrb	r3, [r7, #1]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d3e:	887a      	ldrh	r2, [r7, #2]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d44:	e003      	b.n	8001d4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d46:	887b      	ldrh	r3, [r7, #2]
 8001d48:	041a      	lsls	r2, r3, #16
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	611a      	str	r2, [r3, #16]
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e272      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 8087 	beq.w	8001e86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d78:	4b92      	ldr	r3, [pc, #584]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d00c      	beq.n	8001d9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d84:	4b8f      	ldr	r3, [pc, #572]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 030c 	and.w	r3, r3, #12
 8001d8c:	2b08      	cmp	r3, #8
 8001d8e:	d112      	bne.n	8001db6 <HAL_RCC_OscConfig+0x5e>
 8001d90:	4b8c      	ldr	r3, [pc, #560]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9c:	d10b      	bne.n	8001db6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d9e:	4b89      	ldr	r3, [pc, #548]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d06c      	beq.n	8001e84 <HAL_RCC_OscConfig+0x12c>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d168      	bne.n	8001e84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e24c      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x76>
 8001dc0:	4b80      	ldr	r3, [pc, #512]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a7f      	ldr	r2, [pc, #508]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	e02e      	b.n	8001e2c <HAL_RCC_OscConfig+0xd4>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x98>
 8001dd6:	4b7b      	ldr	r3, [pc, #492]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a7a      	ldr	r2, [pc, #488]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	4b78      	ldr	r3, [pc, #480]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a77      	ldr	r2, [pc, #476]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	e01d      	b.n	8001e2c <HAL_RCC_OscConfig+0xd4>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001df8:	d10c      	bne.n	8001e14 <HAL_RCC_OscConfig+0xbc>
 8001dfa:	4b72      	ldr	r3, [pc, #456]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a71      	ldr	r2, [pc, #452]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	4b6f      	ldr	r3, [pc, #444]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a6e      	ldr	r2, [pc, #440]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e10:	6013      	str	r3, [r2, #0]
 8001e12:	e00b      	b.n	8001e2c <HAL_RCC_OscConfig+0xd4>
 8001e14:	4b6b      	ldr	r3, [pc, #428]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a6a      	ldr	r2, [pc, #424]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b68      	ldr	r3, [pc, #416]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a67      	ldr	r2, [pc, #412]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d013      	beq.n	8001e5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e34:	f7ff fa42 	bl	80012bc <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3c:	f7ff fa3e 	bl	80012bc <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	; 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e200      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e4e:	4b5d      	ldr	r3, [pc, #372]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0xe4>
 8001e5a:	e014      	b.n	8001e86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5c:	f7ff fa2e 	bl	80012bc <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e64:	f7ff fa2a 	bl	80012bc <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b64      	cmp	r3, #100	; 0x64
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e1ec      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e76:	4b53      	ldr	r3, [pc, #332]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f0      	bne.n	8001e64 <HAL_RCC_OscConfig+0x10c>
 8001e82:	e000      	b.n	8001e86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d063      	beq.n	8001f5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e92:	4b4c      	ldr	r3, [pc, #304]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00b      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e9e:	4b49      	ldr	r3, [pc, #292]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d11c      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x18c>
 8001eaa:	4b46      	ldr	r3, [pc, #280]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d116      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb6:	4b43      	ldr	r3, [pc, #268]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <HAL_RCC_OscConfig+0x176>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d001      	beq.n	8001ece <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e1c0      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ece:	4b3d      	ldr	r3, [pc, #244]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	4939      	ldr	r1, [pc, #228]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee2:	e03a      	b.n	8001f5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d020      	beq.n	8001f2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eec:	4b36      	ldr	r3, [pc, #216]	; (8001fc8 <HAL_RCC_OscConfig+0x270>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff f9e3 	bl	80012bc <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001efa:	f7ff f9df 	bl	80012bc <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e1a1      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f18:	4b2a      	ldr	r3, [pc, #168]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	695b      	ldr	r3, [r3, #20]
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4927      	ldr	r1, [pc, #156]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]
 8001f2c:	e015      	b.n	8001f5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f2e:	4b26      	ldr	r3, [pc, #152]	; (8001fc8 <HAL_RCC_OscConfig+0x270>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f34:	f7ff f9c2 	bl	80012bc <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f3c:	f7ff f9be 	bl	80012bc <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e180      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f4e:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1f0      	bne.n	8001f3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0308 	and.w	r3, r3, #8
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d03a      	beq.n	8001fdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d019      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f6e:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <HAL_RCC_OscConfig+0x274>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f74:	f7ff f9a2 	bl	80012bc <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7c:	f7ff f99e 	bl	80012bc <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e160      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	; (8001fc4 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f0      	beq.n	8001f7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f000 face 	bl	800253c <RCC_Delay>
 8001fa0:	e01c      	b.n	8001fdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	; (8001fcc <HAL_RCC_OscConfig+0x274>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa8:	f7ff f988 	bl	80012bc <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fae:	e00f      	b.n	8001fd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb0:	f7ff f984 	bl	80012bc <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d908      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e146      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	42420000 	.word	0x42420000
 8001fcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd0:	4b92      	ldr	r3, [pc, #584]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1e9      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80a6 	beq.w	8002136 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fee:	4b8b      	ldr	r3, [pc, #556]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10d      	bne.n	8002016 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	4b88      	ldr	r3, [pc, #544]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	4a87      	ldr	r2, [pc, #540]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002004:	61d3      	str	r3, [r2, #28]
 8002006:	4b85      	ldr	r3, [pc, #532]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002012:	2301      	movs	r3, #1
 8002014:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002016:	4b82      	ldr	r3, [pc, #520]	; (8002220 <HAL_RCC_OscConfig+0x4c8>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201e:	2b00      	cmp	r3, #0
 8002020:	d118      	bne.n	8002054 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002022:	4b7f      	ldr	r3, [pc, #508]	; (8002220 <HAL_RCC_OscConfig+0x4c8>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a7e      	ldr	r2, [pc, #504]	; (8002220 <HAL_RCC_OscConfig+0x4c8>)
 8002028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202e:	f7ff f945 	bl	80012bc <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002036:	f7ff f941 	bl	80012bc <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b64      	cmp	r3, #100	; 0x64
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e103      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002048:	4b75      	ldr	r3, [pc, #468]	; (8002220 <HAL_RCC_OscConfig+0x4c8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0f0      	beq.n	8002036 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d106      	bne.n	800206a <HAL_RCC_OscConfig+0x312>
 800205c:	4b6f      	ldr	r3, [pc, #444]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4a6e      	ldr	r2, [pc, #440]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6213      	str	r3, [r2, #32]
 8002068:	e02d      	b.n	80020c6 <HAL_RCC_OscConfig+0x36e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10c      	bne.n	800208c <HAL_RCC_OscConfig+0x334>
 8002072:	4b6a      	ldr	r3, [pc, #424]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4a69      	ldr	r2, [pc, #420]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002078:	f023 0301 	bic.w	r3, r3, #1
 800207c:	6213      	str	r3, [r2, #32]
 800207e:	4b67      	ldr	r3, [pc, #412]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	4a66      	ldr	r2, [pc, #408]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002084:	f023 0304 	bic.w	r3, r3, #4
 8002088:	6213      	str	r3, [r2, #32]
 800208a:	e01c      	b.n	80020c6 <HAL_RCC_OscConfig+0x36e>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	2b05      	cmp	r3, #5
 8002092:	d10c      	bne.n	80020ae <HAL_RCC_OscConfig+0x356>
 8002094:	4b61      	ldr	r3, [pc, #388]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4a60      	ldr	r2, [pc, #384]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800209a:	f043 0304 	orr.w	r3, r3, #4
 800209e:	6213      	str	r3, [r2, #32]
 80020a0:	4b5e      	ldr	r3, [pc, #376]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	4a5d      	ldr	r2, [pc, #372]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6213      	str	r3, [r2, #32]
 80020ac:	e00b      	b.n	80020c6 <HAL_RCC_OscConfig+0x36e>
 80020ae:	4b5b      	ldr	r3, [pc, #364]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4a5a      	ldr	r2, [pc, #360]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020b4:	f023 0301 	bic.w	r3, r3, #1
 80020b8:	6213      	str	r3, [r2, #32]
 80020ba:	4b58      	ldr	r3, [pc, #352]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	4a57      	ldr	r2, [pc, #348]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020c0:	f023 0304 	bic.w	r3, r3, #4
 80020c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d015      	beq.n	80020fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ce:	f7ff f8f5 	bl	80012bc <HAL_GetTick>
 80020d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d4:	e00a      	b.n	80020ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d6:	f7ff f8f1 	bl	80012bc <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e0b1      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ec:	4b4b      	ldr	r3, [pc, #300]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0ee      	beq.n	80020d6 <HAL_RCC_OscConfig+0x37e>
 80020f8:	e014      	b.n	8002124 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020fa:	f7ff f8df 	bl	80012bc <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002100:	e00a      	b.n	8002118 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002102:	f7ff f8db 	bl	80012bc <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002110:	4293      	cmp	r3, r2
 8002112:	d901      	bls.n	8002118 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e09b      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002118:	4b40      	ldr	r3, [pc, #256]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1ee      	bne.n	8002102 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002124:	7dfb      	ldrb	r3, [r7, #23]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d105      	bne.n	8002136 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212a:	4b3c      	ldr	r3, [pc, #240]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	4a3b      	ldr	r2, [pc, #236]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002134:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 8087 	beq.w	800224e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002140:	4b36      	ldr	r3, [pc, #216]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 030c 	and.w	r3, r3, #12
 8002148:	2b08      	cmp	r3, #8
 800214a:	d061      	beq.n	8002210 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d146      	bne.n	80021e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002154:	4b33      	ldr	r3, [pc, #204]	; (8002224 <HAL_RCC_OscConfig+0x4cc>)
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7ff f8af 	bl	80012bc <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002162:	f7ff f8ab 	bl	80012bc <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e06d      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002174:	4b29      	ldr	r3, [pc, #164]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1f0      	bne.n	8002162 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002188:	d108      	bne.n	800219c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800218a:	4b24      	ldr	r3, [pc, #144]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	4921      	ldr	r1, [pc, #132]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002198:	4313      	orrs	r3, r2
 800219a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800219c:	4b1f      	ldr	r3, [pc, #124]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a19      	ldr	r1, [r3, #32]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ac:	430b      	orrs	r3, r1
 80021ae:	491b      	ldr	r1, [pc, #108]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b4:	4b1b      	ldr	r3, [pc, #108]	; (8002224 <HAL_RCC_OscConfig+0x4cc>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7ff f87f 	bl	80012bc <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c2:	f7ff f87b 	bl	80012bc <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e03d      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0f0      	beq.n	80021c2 <HAL_RCC_OscConfig+0x46a>
 80021e0:	e035      	b.n	800224e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e2:	4b10      	ldr	r3, [pc, #64]	; (8002224 <HAL_RCC_OscConfig+0x4cc>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e8:	f7ff f868 	bl	80012bc <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f0:	f7ff f864 	bl	80012bc <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e026      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002202:	4b06      	ldr	r3, [pc, #24]	; (800221c <HAL_RCC_OscConfig+0x4c4>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f0      	bne.n	80021f0 <HAL_RCC_OscConfig+0x498>
 800220e:	e01e      	b.n	800224e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d107      	bne.n	8002228 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e019      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
 800221c:	40021000 	.word	0x40021000
 8002220:	40007000 	.word	0x40007000
 8002224:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_RCC_OscConfig+0x500>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	429a      	cmp	r2, r3
 800223a:	d106      	bne.n	800224a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002246:	429a      	cmp	r2, r3
 8002248:	d001      	beq.n	800224e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e0d0      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002270:	4b6a      	ldr	r3, [pc, #424]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d910      	bls.n	80022a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227e:	4b67      	ldr	r3, [pc, #412]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f023 0207 	bic.w	r2, r3, #7
 8002286:	4965      	ldr	r1, [pc, #404]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	4313      	orrs	r3, r2
 800228c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800228e:	4b63      	ldr	r3, [pc, #396]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	429a      	cmp	r2, r3
 800229a:	d001      	beq.n	80022a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0b8      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d020      	beq.n	80022ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022b8:	4b59      	ldr	r3, [pc, #356]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	4a58      	ldr	r2, [pc, #352]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0308 	and.w	r3, r3, #8
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022d0:	4b53      	ldr	r3, [pc, #332]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a52      	ldr	r2, [pc, #328]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022dc:	4b50      	ldr	r3, [pc, #320]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	494d      	ldr	r1, [pc, #308]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d040      	beq.n	800237c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d107      	bne.n	8002312 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002302:	4b47      	ldr	r3, [pc, #284]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d115      	bne.n	800233a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e07f      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d107      	bne.n	800232a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800231a:	4b41      	ldr	r3, [pc, #260]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d109      	bne.n	800233a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e073      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232a:	4b3d      	ldr	r3, [pc, #244]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e06b      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800233a:	4b39      	ldr	r3, [pc, #228]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f023 0203 	bic.w	r2, r3, #3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	4936      	ldr	r1, [pc, #216]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800234c:	f7fe ffb6 	bl	80012bc <HAL_GetTick>
 8002350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002352:	e00a      	b.n	800236a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002354:	f7fe ffb2 	bl	80012bc <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002362:	4293      	cmp	r3, r2
 8002364:	d901      	bls.n	800236a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e053      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f003 020c 	and.w	r2, r3, #12
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	429a      	cmp	r2, r3
 800237a:	d1eb      	bne.n	8002354 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	429a      	cmp	r2, r3
 8002388:	d210      	bcs.n	80023ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238a:	4b24      	ldr	r3, [pc, #144]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f023 0207 	bic.w	r2, r3, #7
 8002392:	4922      	ldr	r1, [pc, #136]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	4313      	orrs	r3, r2
 8002398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239a:	4b20      	ldr	r3, [pc, #128]	; (800241c <HAL_RCC_ClockConfig+0x1c0>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d001      	beq.n	80023ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e032      	b.n	8002412 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d008      	beq.n	80023ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023b8:	4b19      	ldr	r3, [pc, #100]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4916      	ldr	r1, [pc, #88]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d009      	beq.n	80023ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023d6:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	490e      	ldr	r1, [pc, #56]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023ea:	f000 f821 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80023ee:	4602      	mov	r2, r0
 80023f0:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <HAL_RCC_ClockConfig+0x1c4>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	091b      	lsrs	r3, r3, #4
 80023f6:	f003 030f 	and.w	r3, r3, #15
 80023fa:	490a      	ldr	r1, [pc, #40]	; (8002424 <HAL_RCC_ClockConfig+0x1c8>)
 80023fc:	5ccb      	ldrb	r3, [r1, r3]
 80023fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002402:	4a09      	ldr	r2, [pc, #36]	; (8002428 <HAL_RCC_ClockConfig+0x1cc>)
 8002404:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002406:	4b09      	ldr	r3, [pc, #36]	; (800242c <HAL_RCC_ClockConfig+0x1d0>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f7fe ff14 	bl	8001238 <HAL_InitTick>

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40022000 	.word	0x40022000
 8002420:	40021000 	.word	0x40021000
 8002424:	08003bb8 	.word	0x08003bb8
 8002428:	2000002c 	.word	0x2000002c
 800242c:	20000030 	.word	0x20000030

08002430 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b087      	sub	sp, #28
 8002434:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800244a:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b04      	cmp	r3, #4
 8002458:	d002      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x30>
 800245a:	2b08      	cmp	r3, #8
 800245c:	d003      	beq.n	8002466 <HAL_RCC_GetSysClockFreq+0x36>
 800245e:	e027      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002460:	4b19      	ldr	r3, [pc, #100]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002462:	613b      	str	r3, [r7, #16]
      break;
 8002464:	e027      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	4a17      	ldr	r2, [pc, #92]	; (80024cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002470:	5cd3      	ldrb	r3, [r2, r3]
 8002472:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d010      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	0c5b      	lsrs	r3, r3, #17
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	4a11      	ldr	r2, [pc, #68]	; (80024d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800248a:	5cd3      	ldrb	r3, [r2, r3]
 800248c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a0d      	ldr	r2, [pc, #52]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002492:	fb03 f202 	mul.w	r2, r3, r2
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	fbb2 f3f3 	udiv	r3, r2, r3
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	e004      	b.n	80024aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a0c      	ldr	r2, [pc, #48]	; (80024d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024a4:	fb02 f303 	mul.w	r3, r2, r3
 80024a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	613b      	str	r3, [r7, #16]
      break;
 80024ae:	e002      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024b0:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80024b2:	613b      	str	r3, [r7, #16]
      break;
 80024b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024b6:	693b      	ldr	r3, [r7, #16]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	371c      	adds	r7, #28
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000
 80024c8:	007a1200 	.word	0x007a1200
 80024cc:	08003bd0 	.word	0x08003bd0
 80024d0:	08003be0 	.word	0x08003be0
 80024d4:	003d0900 	.word	0x003d0900

080024d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024dc:	4b02      	ldr	r3, [pc, #8]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	2000002c 	.word	0x2000002c

080024ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024f0:	f7ff fff2 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	0a1b      	lsrs	r3, r3, #8
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	4903      	ldr	r1, [pc, #12]	; (8002510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002502:	5ccb      	ldrb	r3, [r1, r3]
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000
 8002510:	08003bc8 	.word	0x08003bc8

08002514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002518:	f7ff ffde 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 800251c:	4602      	mov	r2, r0
 800251e:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	0adb      	lsrs	r3, r3, #11
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	4903      	ldr	r1, [pc, #12]	; (8002538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800252a:	5ccb      	ldrb	r3, [r1, r3]
 800252c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002530:	4618      	mov	r0, r3
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40021000 	.word	0x40021000
 8002538:	08003bc8 	.word	0x08003bc8

0800253c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <RCC_Delay+0x34>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <RCC_Delay+0x38>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	0a5b      	lsrs	r3, r3, #9
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002558:	bf00      	nop
  }
  while (Delay --);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1e5a      	subs	r2, r3, #1
 800255e:	60fa      	str	r2, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f9      	bne.n	8002558 <RCC_Delay+0x1c>
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	2000002c 	.word	0x2000002c
 8002574:	10624dd3 	.word	0x10624dd3

08002578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e076      	b.n	8002678 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	2b00      	cmp	r3, #0
 8002590:	d108      	bne.n	80025a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800259a:	d009      	beq.n	80025b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
 80025a2:	e005      	b.n	80025b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe fcec 	bl	8000fa8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002634:	ea42 0103 	orr.w	r1, r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	430a      	orrs	r2, r1
 8002646:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	0c1a      	lsrs	r2, r3, #16
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f002 0204 	and.w	r2, r2, #4
 8002656:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	69da      	ldr	r2, [r3, #28]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002666:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08c      	sub	sp, #48	; 0x30
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800268e:	2301      	movs	r3, #1
 8002690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d101      	bne.n	80026a6 <HAL_SPI_TransmitReceive+0x26>
 80026a2:	2302      	movs	r3, #2
 80026a4:	e198      	b.n	80029d8 <HAL_SPI_TransmitReceive+0x358>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026ae:	f7fe fe05 	bl	80012bc <HAL_GetTick>
 80026b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80026c4:	887b      	ldrh	r3, [r7, #2]
 80026c6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80026c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d00f      	beq.n	80026f0 <HAL_SPI_TransmitReceive+0x70>
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026d6:	d107      	bne.n	80026e8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d103      	bne.n	80026e8 <HAL_SPI_TransmitReceive+0x68>
 80026e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d003      	beq.n	80026f0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
 80026ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80026ee:	e16d      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d005      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x82>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x82>
 80026fc:	887b      	ldrh	r3, [r7, #2]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d103      	bne.n	800270a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002708:	e160      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b04      	cmp	r3, #4
 8002714:	d003      	beq.n	800271e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2205      	movs	r2, #5
 800271a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	887a      	ldrh	r2, [r7, #2]
 800272e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	887a      	ldrh	r2, [r7, #2]
 8002734:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	887a      	ldrh	r2, [r7, #2]
 8002740:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	887a      	ldrh	r2, [r7, #2]
 8002746:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275e:	2b40      	cmp	r3, #64	; 0x40
 8002760:	d007      	beq.n	8002772 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002770:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800277a:	d17c      	bne.n	8002876 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d002      	beq.n	800278a <HAL_SPI_TransmitReceive+0x10a>
 8002784:	8b7b      	ldrh	r3, [r7, #26]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d16a      	bne.n	8002860 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	881a      	ldrh	r2, [r3, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	1c9a      	adds	r2, r3, #2
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027ae:	e057      	b.n	8002860 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d11b      	bne.n	80027f6 <HAL_SPI_TransmitReceive+0x176>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d016      	beq.n	80027f6 <HAL_SPI_TransmitReceive+0x176>
 80027c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d113      	bne.n	80027f6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	881a      	ldrh	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	1c9a      	adds	r2, r3, #2
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	d119      	bne.n	8002838 <HAL_SPI_TransmitReceive+0x1b8>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002808:	b29b      	uxth	r3, r3
 800280a:	2b00      	cmp	r3, #0
 800280c:	d014      	beq.n	8002838 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002818:	b292      	uxth	r2, r2
 800281a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002820:	1c9a      	adds	r2, r3, #2
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800282a:	b29b      	uxth	r3, r3
 800282c:	3b01      	subs	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002834:	2301      	movs	r3, #1
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002838:	f7fe fd40 	bl	80012bc <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002844:	429a      	cmp	r2, r3
 8002846:	d80b      	bhi.n	8002860 <HAL_SPI_TransmitReceive+0x1e0>
 8002848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800284a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284e:	d007      	beq.n	8002860 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800285e:	e0b5      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002864:	b29b      	uxth	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1a2      	bne.n	80027b0 <HAL_SPI_TransmitReceive+0x130>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800286e:	b29b      	uxth	r3, r3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d19d      	bne.n	80027b0 <HAL_SPI_TransmitReceive+0x130>
 8002874:	e080      	b.n	8002978 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <HAL_SPI_TransmitReceive+0x204>
 800287e:	8b7b      	ldrh	r3, [r7, #26]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d16f      	bne.n	8002964 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	330c      	adds	r3, #12
 800288e:	7812      	ldrb	r2, [r2, #0]
 8002890:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	3b01      	subs	r3, #1
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028aa:	e05b      	b.n	8002964 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d11c      	bne.n	80028f4 <HAL_SPI_TransmitReceive+0x274>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d017      	beq.n	80028f4 <HAL_SPI_TransmitReceive+0x274>
 80028c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d114      	bne.n	80028f4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	330c      	adds	r3, #12
 80028d4:	7812      	ldrb	r2, [r2, #0]
 80028d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b01      	subs	r3, #1
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d119      	bne.n	8002936 <HAL_SPI_TransmitReceive+0x2b6>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	d014      	beq.n	8002936 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800291e:	1c5a      	adds	r2, r3, #1
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002928:	b29b      	uxth	r3, r3
 800292a:	3b01      	subs	r3, #1
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002932:	2301      	movs	r3, #1
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002936:	f7fe fcc1 	bl	80012bc <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002942:	429a      	cmp	r2, r3
 8002944:	d803      	bhi.n	800294e <HAL_SPI_TransmitReceive+0x2ce>
 8002946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d102      	bne.n	8002954 <HAL_SPI_TransmitReceive+0x2d4>
 800294e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002950:	2b00      	cmp	r3, #0
 8002952:	d107      	bne.n	8002964 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002962:	e033      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002968:	b29b      	uxth	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d19e      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x22c>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d199      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800297a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 f8b7 	bl	8002af0 <SPI_EndRxTxTransaction>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d006      	beq.n	8002996 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002994:	e01a      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10a      	bne.n	80029b4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80029c2:	e003      	b.n	80029cc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80029d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3730      	adds	r7, #48	; 0x30
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b088      	sub	sp, #32
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029f0:	f7fe fc64 	bl	80012bc <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f8:	1a9b      	subs	r3, r3, r2
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	4413      	add	r3, r2
 80029fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002a00:	f7fe fc5c 	bl	80012bc <HAL_GetTick>
 8002a04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002a06:	4b39      	ldr	r3, [pc, #228]	; (8002aec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	015b      	lsls	r3, r3, #5
 8002a0c:	0d1b      	lsrs	r3, r3, #20
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	fb02 f303 	mul.w	r3, r2, r3
 8002a14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a16:	e054      	b.n	8002ac2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1e:	d050      	beq.n	8002ac2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002a20:	f7fe fc4c 	bl	80012bc <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d902      	bls.n	8002a36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d13d      	bne.n	8002ab2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002a44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a4e:	d111      	bne.n	8002a74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a58:	d004      	beq.n	8002a64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a62:	d107      	bne.n	8002a74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a7c:	d10f      	bne.n	8002a9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a8c:	601a      	str	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e017      	b.n	8002ae2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4013      	ands	r3, r2
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	bf0c      	ite	eq
 8002ad2:	2301      	moveq	r3, #1
 8002ad4:	2300      	movne	r3, #0
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	461a      	mov	r2, r3
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d19b      	bne.n	8002a18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3720      	adds	r7, #32
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	2000002c 	.word	0x2000002c

08002af0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2200      	movs	r2, #0
 8002b04:	2180      	movs	r1, #128	; 0x80
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff ff6a 	bl	80029e0 <SPI_WaitFlagStateUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d007      	beq.n	8002b22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b16:	f043 0220 	orr.w	r2, r3, #32
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e000      	b.n	8002b24 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e042      	b.n	8002bc4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d106      	bne.n	8002b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7fe fa72 	bl	800103c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2224      	movs	r2, #36	; 0x24
 8002b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 ff53 	bl	8003a1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ba4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	; 0x28
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	603b      	str	r3, [r7, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b20      	cmp	r3, #32
 8002bea:	d16d      	bne.n	8002cc8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <HAL_UART_Transmit+0x2c>
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e066      	b.n	8002cca <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2221      	movs	r2, #33	; 0x21
 8002c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c0a:	f7fe fb57 	bl	80012bc <HAL_GetTick>
 8002c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	88fa      	ldrh	r2, [r7, #6]
 8002c14:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	88fa      	ldrh	r2, [r7, #6]
 8002c1a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c24:	d108      	bne.n	8002c38 <HAL_UART_Transmit+0x6c>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d104      	bne.n	8002c38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	61bb      	str	r3, [r7, #24]
 8002c36:	e003      	b.n	8002c40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c40:	e02a      	b.n	8002c98 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2180      	movs	r1, #128	; 0x80
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f000 fc1b 	bl	8003488 <UART_WaitOnFlagUntilTimeout>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e036      	b.n	8002cca <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10b      	bne.n	8002c7a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	461a      	mov	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	3302      	adds	r3, #2
 8002c76:	61bb      	str	r3, [r7, #24]
 8002c78:	e007      	b.n	8002c8a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	781a      	ldrb	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	3301      	adds	r3, #1
 8002c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1cf      	bne.n	8002c42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	2140      	movs	r1, #64	; 0x40
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 fbeb 	bl	8003488 <UART_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e006      	b.n	8002cca <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e000      	b.n	8002cca <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002cc8:	2302      	movs	r3, #2
  }
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3720      	adds	r7, #32
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b084      	sub	sp, #16
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b20      	cmp	r3, #32
 8002cea:	d112      	bne.n	8002d12 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_UART_Receive_DMA+0x26>
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e00b      	b.n	8002d14 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002d02:	88fb      	ldrh	r3, [r7, #6]
 8002d04:	461a      	mov	r2, r3
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 fc2b 	bl	8003564 <UART_Start_Receive_DMA>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	e000      	b.n	8002d14 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
  }
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b0ba      	sub	sp, #232	; 0xe8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10f      	bne.n	8002d82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d009      	beq.n	8002d82 <HAL_UART_IRQHandler+0x66>
 8002d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d72:	f003 0320 	and.w	r3, r3, #32
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fd90 	bl	80038a0 <UART_Receive_IT>
      return;
 8002d80:	e25b      	b.n	800323a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 80de 	beq.w	8002f48 <HAL_UART_IRQHandler+0x22c>
 8002d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d106      	bne.n	8002da6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d9c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 80d1 	beq.w	8002f48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00b      	beq.n	8002dca <HAL_UART_IRQHandler+0xae>
 8002db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	f043 0201 	orr.w	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_UART_IRQHandler+0xd2>
 8002dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f043 0202 	orr.w	r2, r3, #2
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00b      	beq.n	8002e12 <HAL_UART_IRQHandler+0xf6>
 8002dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f043 0204 	orr.w	r2, r3, #4
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d011      	beq.n	8002e42 <HAL_UART_IRQHandler+0x126>
 8002e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e22:	f003 0320 	and.w	r3, r3, #32
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d105      	bne.n	8002e36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d005      	beq.n	8002e42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	f043 0208 	orr.w	r2, r3, #8
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 81f2 	beq.w	8003230 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e50:	f003 0320 	and.w	r3, r3, #32
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d008      	beq.n	8002e6a <HAL_UART_IRQHandler+0x14e>
 8002e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e5c:	f003 0320 	and.w	r3, r3, #32
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 fd1b 	bl	80038a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d103      	bne.n	8002e96 <HAL_UART_IRQHandler+0x17a>
 8002e8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d04f      	beq.n	8002f36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 fc25 	bl	80036e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d041      	beq.n	8002f2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	3314      	adds	r3, #20
 8002eb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002eb8:	e853 3f00 	ldrex	r3, [r3]
 8002ebc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ec8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3314      	adds	r3, #20
 8002ed2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002ed6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002eda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002ee2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002ee6:	e841 2300 	strex	r3, r2, [r1]
 8002eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002eee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1d9      	bne.n	8002eaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d013      	beq.n	8002f26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f02:	4a7e      	ldr	r2, [pc, #504]	; (80030fc <HAL_UART_IRQHandler+0x3e0>)
 8002f04:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fe fbe4 	bl	80016d8 <HAL_DMA_Abort_IT>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d016      	beq.n	8002f44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f20:	4610      	mov	r0, r2
 8002f22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f24:	e00e      	b.n	8002f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f99c 	bl	8003264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f2c:	e00a      	b.n	8002f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f998 	bl	8003264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f34:	e006      	b.n	8002f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f994 	bl	8003264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002f42:	e175      	b.n	8003230 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f44:	bf00      	nop
    return;
 8002f46:	e173      	b.n	8003230 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	f040 814f 	bne.w	80031f0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 8148 	beq.w	80031f0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f64:	f003 0310 	and.w	r3, r3, #16
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 8141 	beq.w	80031f0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 80b6 	beq.w	8003100 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002fa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 8145 	beq.w	8003234 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	f080 813e 	bcs.w	8003234 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002fbe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	2b20      	cmp	r3, #32
 8002fc8:	f000 8088 	beq.w	80030dc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fda:	e853 3f00 	ldrex	r3, [r3]
 8002fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002fe2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	330c      	adds	r3, #12
 8002ff4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002ff8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ffc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003000:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003004:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003008:	e841 2300 	strex	r3, r2, [r1]
 800300c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003010:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1d9      	bne.n	8002fcc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3314      	adds	r3, #20
 800301e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003020:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003022:	e853 3f00 	ldrex	r3, [r3]
 8003026:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003028:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800302a:	f023 0301 	bic.w	r3, r3, #1
 800302e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	3314      	adds	r3, #20
 8003038:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800303c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003040:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003042:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003044:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003048:	e841 2300 	strex	r3, r2, [r1]
 800304c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800304e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e1      	bne.n	8003018 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	3314      	adds	r3, #20
 800305a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800305e:	e853 3f00 	ldrex	r3, [r3]
 8003062:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003066:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800306a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	3314      	adds	r3, #20
 8003074:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003078:	66fa      	str	r2, [r7, #108]	; 0x6c
 800307a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800307c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800307e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003080:	e841 2300 	strex	r3, r2, [r1]
 8003084:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003086:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1e3      	bne.n	8003054 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	330c      	adds	r3, #12
 80030a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030a4:	e853 3f00 	ldrex	r3, [r3]
 80030a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80030aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030ac:	f023 0310 	bic.w	r3, r3, #16
 80030b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	330c      	adds	r3, #12
 80030ba:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80030be:	65ba      	str	r2, [r7, #88]	; 0x58
 80030c0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80030c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80030c6:	e841 2300 	strex	r3, r2, [r1]
 80030ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80030cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1e3      	bne.n	800309a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fac2 	bl	8001660 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	4619      	mov	r1, r3
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f8bf 	bl	8003276 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030f8:	e09c      	b.n	8003234 <HAL_UART_IRQHandler+0x518>
 80030fa:	bf00      	nop
 80030fc:	080037ab 	.word	0x080037ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003108:	b29b      	uxth	r3, r3
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003114:	b29b      	uxth	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 808e 	beq.w	8003238 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800311c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8089 	beq.w	8003238 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	330c      	adds	r3, #12
 800312c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800312e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003130:	e853 3f00 	ldrex	r3, [r3]
 8003134:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800313c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	330c      	adds	r3, #12
 8003146:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800314a:	647a      	str	r2, [r7, #68]	; 0x44
 800314c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003152:	e841 2300 	strex	r3, r2, [r1]
 8003156:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1e3      	bne.n	8003126 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	3314      	adds	r3, #20
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	e853 3f00 	ldrex	r3, [r3]
 800316c:	623b      	str	r3, [r7, #32]
   return(result);
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	f023 0301 	bic.w	r3, r3, #1
 8003174:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	3314      	adds	r3, #20
 800317e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003182:	633a      	str	r2, [r7, #48]	; 0x30
 8003184:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800318a:	e841 2300 	strex	r3, r2, [r1]
 800318e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1e3      	bne.n	800315e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2220      	movs	r2, #32
 800319a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	330c      	adds	r3, #12
 80031aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	e853 3f00 	ldrex	r3, [r3]
 80031b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 0310 	bic.w	r3, r3, #16
 80031ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	330c      	adds	r3, #12
 80031c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80031c8:	61fa      	str	r2, [r7, #28]
 80031ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031cc:	69b9      	ldr	r1, [r7, #24]
 80031ce:	69fa      	ldr	r2, [r7, #28]
 80031d0:	e841 2300 	strex	r3, r2, [r1]
 80031d4:	617b      	str	r3, [r7, #20]
   return(result);
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1e3      	bne.n	80031a4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2202      	movs	r2, #2
 80031e0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80031e6:	4619      	mov	r1, r3
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f844 	bl	8003276 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031ee:	e023      	b.n	8003238 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d009      	beq.n	8003210 <HAL_UART_IRQHandler+0x4f4>
 80031fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fae2 	bl	80037d2 <UART_Transmit_IT>
    return;
 800320e:	e014      	b.n	800323a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00e      	beq.n	800323a <HAL_UART_IRQHandler+0x51e>
 800321c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003224:	2b00      	cmp	r3, #0
 8003226:	d008      	beq.n	800323a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 fb21 	bl	8003870 <UART_EndTransmit_IT>
    return;
 800322e:	e004      	b.n	800323a <HAL_UART_IRQHandler+0x51e>
    return;
 8003230:	bf00      	nop
 8003232:	e002      	b.n	800323a <HAL_UART_IRQHandler+0x51e>
      return;
 8003234:	bf00      	nop
 8003236:	e000      	b.n	800323a <HAL_UART_IRQHandler+0x51e>
      return;
 8003238:	bf00      	nop
  }
}
 800323a:	37e8      	adds	r7, #232	; 0xe8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr

08003252 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr

08003276 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003276:	b480      	push	{r7}
 8003278:	b083      	sub	sp, #12
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
 800327e:	460b      	mov	r3, r1
 8003280:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b09c      	sub	sp, #112	; 0x70
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0320 	and.w	r3, r3, #32
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d172      	bne.n	800338e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80032a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032aa:	2200      	movs	r2, #0
 80032ac:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	330c      	adds	r3, #12
 80032b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032b8:	e853 3f00 	ldrex	r3, [r3]
 80032bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80032be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80032c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	330c      	adds	r3, #12
 80032cc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80032ce:	65ba      	str	r2, [r7, #88]	; 0x58
 80032d0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80032d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80032d6:	e841 2300 	strex	r3, r2, [r1]
 80032da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80032dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1e5      	bne.n	80032ae <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	3314      	adds	r3, #20
 80032e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ec:	e853 3f00 	ldrex	r3, [r3]
 80032f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80032f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032f4:	f023 0301 	bic.w	r3, r3, #1
 80032f8:	667b      	str	r3, [r7, #100]	; 0x64
 80032fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	3314      	adds	r3, #20
 8003300:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003302:	647a      	str	r2, [r7, #68]	; 0x44
 8003304:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003306:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003308:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800330a:	e841 2300 	strex	r3, r2, [r1]
 800330e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1e5      	bne.n	80032e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	3314      	adds	r3, #20
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	e853 3f00 	ldrex	r3, [r3]
 8003324:	623b      	str	r3, [r7, #32]
   return(result);
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800332c:	663b      	str	r3, [r7, #96]	; 0x60
 800332e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	3314      	adds	r3, #20
 8003334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003336:	633a      	str	r2, [r7, #48]	; 0x30
 8003338:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800333c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800333e:	e841 2300 	strex	r3, r2, [r1]
 8003342:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1e5      	bne.n	8003316 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800334a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800334c:	2220      	movs	r2, #32
 800334e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	2b01      	cmp	r3, #1
 8003358:	d119      	bne.n	800338e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800335a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	330c      	adds	r3, #12
 8003360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	e853 3f00 	ldrex	r3, [r3]
 8003368:	60fb      	str	r3, [r7, #12]
   return(result);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f023 0310 	bic.w	r3, r3, #16
 8003370:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	330c      	adds	r3, #12
 8003378:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800337a:	61fa      	str	r2, [r7, #28]
 800337c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800337e:	69b9      	ldr	r1, [r7, #24]
 8003380:	69fa      	ldr	r2, [r7, #28]
 8003382:	e841 2300 	strex	r3, r2, [r1]
 8003386:	617b      	str	r3, [r7, #20]
   return(result);
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1e5      	bne.n	800335a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800338e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003390:	2200      	movs	r2, #0
 8003392:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	2b01      	cmp	r3, #1
 800339a:	d106      	bne.n	80033aa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800339c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800339e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033a0:	4619      	mov	r1, r3
 80033a2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80033a4:	f7ff ff67 	bl	8003276 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80033a8:	e002      	b.n	80033b0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80033aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80033ac:	f7fd f994 	bl	80006d8 <HAL_UART_RxCpltCallback>
}
 80033b0:	bf00      	nop
 80033b2:	3770      	adds	r7, #112	; 0x70
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2201      	movs	r2, #1
 80033ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d108      	bne.n	80033e6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033d8:	085b      	lsrs	r3, r3, #1
 80033da:	b29b      	uxth	r3, r3
 80033dc:	4619      	mov	r1, r3
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f7ff ff49 	bl	8003276 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80033e4:	e002      	b.n	80033ec <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f7ff ff33 	bl	8003252 <HAL_UART_RxHalfCpltCallback>
}
 80033ec:	bf00      	nop
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b21      	cmp	r3, #33	; 0x21
 8003426:	d108      	bne.n	800343a <UART_DMAError+0x46>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d005      	beq.n	800343a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2200      	movs	r2, #0
 8003432:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003434:	68b8      	ldr	r0, [r7, #8]
 8003436:	f000 f92f 	bl	8003698 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf14      	ite	ne
 8003448:	2301      	movne	r3, #1
 800344a:	2300      	moveq	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b22      	cmp	r3, #34	; 0x22
 800345a:	d108      	bne.n	800346e <UART_DMAError+0x7a>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d005      	beq.n	800346e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2200      	movs	r2, #0
 8003466:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003468:	68b8      	ldr	r0, [r7, #8]
 800346a:	f000 f93c 	bl	80036e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	f043 0210 	orr.w	r2, r3, #16
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800347a:	68b8      	ldr	r0, [r7, #8]
 800347c:	f7ff fef2 	bl	8003264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003480:	bf00      	nop
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b090      	sub	sp, #64	; 0x40
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	4613      	mov	r3, r2
 8003496:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003498:	e050      	b.n	800353c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800349a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800349c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a0:	d04c      	beq.n	800353c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80034a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d007      	beq.n	80034b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80034a8:	f7fd ff08 	bl	80012bc <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d241      	bcs.n	800353c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	330c      	adds	r3, #12
 80034be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c2:	e853 3f00 	ldrex	r3, [r3]
 80034c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80034ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	330c      	adds	r3, #12
 80034d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034d8:	637a      	str	r2, [r7, #52]	; 0x34
 80034da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034e0:	e841 2300 	strex	r3, r2, [r1]
 80034e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80034e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1e5      	bne.n	80034b8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	3314      	adds	r3, #20
 80034f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	e853 3f00 	ldrex	r3, [r3]
 80034fa:	613b      	str	r3, [r7, #16]
   return(result);
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	63bb      	str	r3, [r7, #56]	; 0x38
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3314      	adds	r3, #20
 800350a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800350c:	623a      	str	r2, [r7, #32]
 800350e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003510:	69f9      	ldr	r1, [r7, #28]
 8003512:	6a3a      	ldr	r2, [r7, #32]
 8003514:	e841 2300 	strex	r3, r2, [r1]
 8003518:	61bb      	str	r3, [r7, #24]
   return(result);
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1e5      	bne.n	80034ec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2220      	movs	r2, #32
 800352c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e00f      	b.n	800355c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	4013      	ands	r3, r2
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	429a      	cmp	r2, r3
 800354a:	bf0c      	ite	eq
 800354c:	2301      	moveq	r3, #1
 800354e:	2300      	movne	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	429a      	cmp	r2, r3
 8003558:	d09f      	beq.n	800349a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3740      	adds	r7, #64	; 0x40
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b098      	sub	sp, #96	; 0x60
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	88fa      	ldrh	r2, [r7, #6]
 800357c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2222      	movs	r2, #34	; 0x22
 8003588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003590:	4a3e      	ldr	r2, [pc, #248]	; (800368c <UART_Start_Receive_DMA+0x128>)
 8003592:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003598:	4a3d      	ldr	r2, [pc, #244]	; (8003690 <UART_Start_Receive_DMA+0x12c>)
 800359a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a0:	4a3c      	ldr	r2, [pc, #240]	; (8003694 <UART_Start_Receive_DMA+0x130>)
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a8:	2200      	movs	r2, #0
 80035aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80035ac:	f107 0308 	add.w	r3, r7, #8
 80035b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	3304      	adds	r3, #4
 80035bc:	4619      	mov	r1, r3
 80035be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	f7fd ffec 	bl	80015a0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80035c8:	2300      	movs	r3, #0
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d019      	beq.n	800361a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	330c      	adds	r3, #12
 80035ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035f0:	e853 3f00 	ldrex	r3, [r3]
 80035f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80035f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	330c      	adds	r3, #12
 8003604:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003606:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003608:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800360c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1e5      	bne.n	80035e6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	3314      	adds	r3, #20
 8003620:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003624:	e853 3f00 	ldrex	r3, [r3]
 8003628:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	657b      	str	r3, [r7, #84]	; 0x54
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	3314      	adds	r3, #20
 8003638:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800363a:	63ba      	str	r2, [r7, #56]	; 0x38
 800363c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800363e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003640:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003642:	e841 2300 	strex	r3, r2, [r1]
 8003646:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1e5      	bne.n	800361a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	3314      	adds	r3, #20
 8003654:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	e853 3f00 	ldrex	r3, [r3]
 800365c:	617b      	str	r3, [r7, #20]
   return(result);
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003664:	653b      	str	r3, [r7, #80]	; 0x50
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	3314      	adds	r3, #20
 800366c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800366e:	627a      	str	r2, [r7, #36]	; 0x24
 8003670:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003672:	6a39      	ldr	r1, [r7, #32]
 8003674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003676:	e841 2300 	strex	r3, r2, [r1]
 800367a:	61fb      	str	r3, [r7, #28]
   return(result);
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1e5      	bne.n	800364e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3760      	adds	r7, #96	; 0x60
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	0800328d 	.word	0x0800328d
 8003690:	080033b9 	.word	0x080033b9
 8003694:	080033f5 	.word	0x080033f5

08003698 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003698:	b480      	push	{r7}
 800369a:	b089      	sub	sp, #36	; 0x24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	330c      	adds	r3, #12
 80036a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	e853 3f00 	ldrex	r3, [r3]
 80036ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80036b6:	61fb      	str	r3, [r7, #28]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	330c      	adds	r3, #12
 80036be:	69fa      	ldr	r2, [r7, #28]
 80036c0:	61ba      	str	r2, [r7, #24]
 80036c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c4:	6979      	ldr	r1, [r7, #20]
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	e841 2300 	strex	r3, r2, [r1]
 80036cc:	613b      	str	r3, [r7, #16]
   return(result);
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1e5      	bne.n	80036a0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80036dc:	bf00      	nop
 80036de:	3724      	adds	r7, #36	; 0x24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr

080036e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b095      	sub	sp, #84	; 0x54
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	330c      	adds	r3, #12
 80036f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80036fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003700:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003704:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	330c      	adds	r3, #12
 800370c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800370e:	643a      	str	r2, [r7, #64]	; 0x40
 8003710:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003712:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003714:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003716:	e841 2300 	strex	r3, r2, [r1]
 800371a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800371c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1e5      	bne.n	80036ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	3314      	adds	r3, #20
 8003728:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	e853 3f00 	ldrex	r3, [r3]
 8003730:	61fb      	str	r3, [r7, #28]
   return(result);
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	f023 0301 	bic.w	r3, r3, #1
 8003738:	64bb      	str	r3, [r7, #72]	; 0x48
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	3314      	adds	r3, #20
 8003740:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003742:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003746:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800374a:	e841 2300 	strex	r3, r2, [r1]
 800374e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1e5      	bne.n	8003722 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375a:	2b01      	cmp	r3, #1
 800375c:	d119      	bne.n	8003792 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	330c      	adds	r3, #12
 8003764:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	e853 3f00 	ldrex	r3, [r3]
 800376c:	60bb      	str	r3, [r7, #8]
   return(result);
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	f023 0310 	bic.w	r3, r3, #16
 8003774:	647b      	str	r3, [r7, #68]	; 0x44
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	330c      	adds	r3, #12
 800377c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800377e:	61ba      	str	r2, [r7, #24]
 8003780:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003782:	6979      	ldr	r1, [r7, #20]
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	e841 2300 	strex	r3, r2, [r1]
 800378a:	613b      	str	r3, [r7, #16]
   return(result);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1e5      	bne.n	800375e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	631a      	str	r2, [r3, #48]	; 0x30
}
 80037a0:	bf00      	nop
 80037a2:	3754      	adds	r7, #84	; 0x54
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b084      	sub	sp, #16
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f7ff fd4d 	bl	8003264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037ca:	bf00      	nop
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b085      	sub	sp, #20
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b21      	cmp	r3, #33	; 0x21
 80037e4:	d13e      	bne.n	8003864 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037ee:	d114      	bne.n	800381a <UART_Transmit_IT+0x48>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d110      	bne.n	800381a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	461a      	mov	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800380c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	1c9a      	adds	r2, r3, #2
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	621a      	str	r2, [r3, #32]
 8003818:	e008      	b.n	800382c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	1c59      	adds	r1, r3, #1
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6211      	str	r1, [r2, #32]
 8003824:	781a      	ldrb	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29b      	uxth	r3, r3
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4619      	mov	r1, r3
 800383a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10f      	bne.n	8003860 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800384e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800385e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	e000      	b.n	8003866 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003864:	2302      	movs	r3, #2
  }
}
 8003866:	4618      	mov	r0, r3
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003886:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff fcd5 	bl	8003240 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	3708      	adds	r7, #8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08c      	sub	sp, #48	; 0x30
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b22      	cmp	r3, #34	; 0x22
 80038b2:	f040 80ae 	bne.w	8003a12 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038be:	d117      	bne.n	80038f0 <UART_Receive_IT+0x50>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d113      	bne.n	80038f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	b29b      	uxth	r3, r3
 80038da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038de:	b29a      	uxth	r2, r3
 80038e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	1c9a      	adds	r2, r3, #2
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	629a      	str	r2, [r3, #40]	; 0x28
 80038ee:	e026      	b.n	800393e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003902:	d007      	beq.n	8003914 <UART_Receive_IT+0x74>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <UART_Receive_IT+0x82>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	b2da      	uxtb	r2, r3
 800391c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e008      	b.n	8003934 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800392e:	b2da      	uxtb	r2, r3
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b01      	subs	r3, #1
 8003946:	b29b      	uxth	r3, r3
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	4619      	mov	r1, r3
 800394c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800394e:	2b00      	cmp	r3, #0
 8003950:	d15d      	bne.n	8003a0e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68da      	ldr	r2, [r3, #12]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 0220 	bic.w	r2, r2, #32
 8003960:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68da      	ldr	r2, [r3, #12]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003970:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695a      	ldr	r2, [r3, #20]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0201 	bic.w	r2, r2, #1
 8003980:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003994:	2b01      	cmp	r3, #1
 8003996:	d135      	bne.n	8003a04 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	330c      	adds	r3, #12
 80039a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	613b      	str	r3, [r7, #16]
   return(result);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	f023 0310 	bic.w	r3, r3, #16
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	330c      	adds	r3, #12
 80039bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039be:	623a      	str	r2, [r7, #32]
 80039c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	69f9      	ldr	r1, [r7, #28]
 80039c4:	6a3a      	ldr	r2, [r7, #32]
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e5      	bne.n	800399e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0310 	and.w	r3, r3, #16
 80039dc:	2b10      	cmp	r3, #16
 80039de:	d10a      	bne.n	80039f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80039fa:	4619      	mov	r1, r3
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f7ff fc3a 	bl	8003276 <HAL_UARTEx_RxEventCallback>
 8003a02:	e002      	b.n	8003a0a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7fc fe67 	bl	80006d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e002      	b.n	8003a14 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e000      	b.n	8003a14 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a12:	2302      	movs	r3, #2
  }
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3730      	adds	r7, #48	; 0x30
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	689a      	ldr	r2, [r3, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a56:	f023 030c 	bic.w	r3, r3, #12
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	430b      	orrs	r3, r1
 8003a62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699a      	ldr	r2, [r3, #24]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a2c      	ldr	r2, [pc, #176]	; (8003b30 <UART_SetConfig+0x114>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d103      	bne.n	8003a8c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a84:	f7fe fd46 	bl	8002514 <HAL_RCC_GetPCLK2Freq>
 8003a88:	60f8      	str	r0, [r7, #12]
 8003a8a:	e002      	b.n	8003a92 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a8c:	f7fe fd2e 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 8003a90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	009a      	lsls	r2, r3, #2
 8003a9c:	441a      	add	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	4a22      	ldr	r2, [pc, #136]	; (8003b34 <UART_SetConfig+0x118>)
 8003aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8003aae:	095b      	lsrs	r3, r3, #5
 8003ab0:	0119      	lsls	r1, r3, #4
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009a      	lsls	r2, r3, #2
 8003abc:	441a      	add	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac8:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <UART_SetConfig+0x118>)
 8003aca:	fba3 0302 	umull	r0, r3, r3, r2
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	2064      	movs	r0, #100	; 0x64
 8003ad2:	fb00 f303 	mul.w	r3, r0, r3
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	3332      	adds	r3, #50	; 0x32
 8003adc:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <UART_SetConfig+0x118>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae8:	4419      	add	r1, r3
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	009a      	lsls	r2, r3, #2
 8003af4:	441a      	add	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <UART_SetConfig+0x118>)
 8003b02:	fba3 0302 	umull	r0, r3, r3, r2
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	2064      	movs	r0, #100	; 0x64
 8003b0a:	fb00 f303 	mul.w	r3, r0, r3
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	3332      	adds	r3, #50	; 0x32
 8003b14:	4a07      	ldr	r2, [pc, #28]	; (8003b34 <UART_SetConfig+0x118>)
 8003b16:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	f003 020f 	and.w	r2, r3, #15
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	440a      	add	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b28:	bf00      	nop
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40013800 	.word	0x40013800
 8003b34:	51eb851f 	.word	0x51eb851f

08003b38 <__libc_init_array>:
 8003b38:	b570      	push	{r4, r5, r6, lr}
 8003b3a:	2600      	movs	r6, #0
 8003b3c:	4d0c      	ldr	r5, [pc, #48]	; (8003b70 <__libc_init_array+0x38>)
 8003b3e:	4c0d      	ldr	r4, [pc, #52]	; (8003b74 <__libc_init_array+0x3c>)
 8003b40:	1b64      	subs	r4, r4, r5
 8003b42:	10a4      	asrs	r4, r4, #2
 8003b44:	42a6      	cmp	r6, r4
 8003b46:	d109      	bne.n	8003b5c <__libc_init_array+0x24>
 8003b48:	f000 f822 	bl	8003b90 <_init>
 8003b4c:	2600      	movs	r6, #0
 8003b4e:	4d0a      	ldr	r5, [pc, #40]	; (8003b78 <__libc_init_array+0x40>)
 8003b50:	4c0a      	ldr	r4, [pc, #40]	; (8003b7c <__libc_init_array+0x44>)
 8003b52:	1b64      	subs	r4, r4, r5
 8003b54:	10a4      	asrs	r4, r4, #2
 8003b56:	42a6      	cmp	r6, r4
 8003b58:	d105      	bne.n	8003b66 <__libc_init_array+0x2e>
 8003b5a:	bd70      	pop	{r4, r5, r6, pc}
 8003b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b60:	4798      	blx	r3
 8003b62:	3601      	adds	r6, #1
 8003b64:	e7ee      	b.n	8003b44 <__libc_init_array+0xc>
 8003b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b6a:	4798      	blx	r3
 8003b6c:	3601      	adds	r6, #1
 8003b6e:	e7f2      	b.n	8003b56 <__libc_init_array+0x1e>
 8003b70:	08003be4 	.word	0x08003be4
 8003b74:	08003be4 	.word	0x08003be4
 8003b78:	08003be4 	.word	0x08003be4
 8003b7c:	08003be8 	.word	0x08003be8

08003b80 <memset>:
 8003b80:	4603      	mov	r3, r0
 8003b82:	4402      	add	r2, r0
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d100      	bne.n	8003b8a <memset+0xa>
 8003b88:	4770      	bx	lr
 8003b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b8e:	e7f9      	b.n	8003b84 <memset+0x4>

08003b90 <_init>:
 8003b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b92:	bf00      	nop
 8003b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b96:	bc08      	pop	{r3}
 8003b98:	469e      	mov	lr, r3
 8003b9a:	4770      	bx	lr

08003b9c <_fini>:
 8003b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b9e:	bf00      	nop
 8003ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ba2:	bc08      	pop	{r3}
 8003ba4:	469e      	mov	lr, r3
 8003ba6:	4770      	bx	lr
