{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529059885340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529059885342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 12:51:25 2018 " "Processing started: Fri Jun 15 12:51:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529059885342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529059885342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529059885343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529059885657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_as4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esl_as4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esl_as4 " "Found entity 1: esl_as4" {  } { { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059885784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059885784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886213 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886215 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/Quad_Dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/Quad_Dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad_Dec-rtl " "Found design unit 1: Quad_Dec-rtl" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec " "Found entity 1: Quad_Dec" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_irq_mapper " "Found entity 1: Quad_Dec_irq_mapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0 " "Found entity 1: Quad_Dec_mm_interconnect_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886235 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886263 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_002_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886269 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router_002 " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886271 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886273 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router_001 " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529059886274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886275 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_uart_0_tx " "Found entity 1: Quad_Dec_uart_0_tx" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_uart_0_rx_stimulus_source " "Found entity 2: Quad_Dec_uart_0_rx_stimulus_source" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_uart_0_rx " "Found entity 3: Quad_Dec_uart_0_rx" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_uart_0_regs " "Found entity 4: Quad_Dec_uart_0_regs" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_uart_0 " "Found entity 5: Quad_Dec_uart_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS_Interface-behavior " "Found design unit 1: NIOS_Interface-behavior" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886291 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS_Interface " "Found entity 1: NIOS_Interface" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Motor_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Motor_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Controller-behavior " "Found design unit 1: Motor_Controller-behavior" {  } { { "Quad_Dec/synthesis/submodules/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Motor_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Found entity 1: Motor_Controller" {  } { { "Quad_Dec/synthesis/submodules/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Motor_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886294 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886295 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sysid " "Found entity 1: Quad_Dec_sysid" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sys_clk_timer " "Found entity 1: Quad_Dec_sys_clk_timer" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_jtag_uart_sim_scfifo_w " "Found entity 1: Quad_Dec_jtag_uart_sim_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_jtag_uart_scfifo_w " "Found entity 2: Quad_Dec_jtag_uart_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_jtag_uart_sim_scfifo_r " "Found entity 3: Quad_Dec_jtag_uart_sim_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_jtag_uart_scfifo_r " "Found entity 4: Quad_Dec_jtag_uart_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_jtag_uart " "Found entity 5: Quad_Dec_jtag_uart" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059886301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_ic_data_module " "Found entity 1: Quad_Dec_cpu_ic_data_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_cpu_ic_tag_module " "Found entity 2: Quad_Dec_cpu_ic_tag_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_cpu_register_bank_a_module " "Found entity 3: Quad_Dec_cpu_register_bank_a_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_cpu_register_bank_b_module " "Found entity 4: Quad_Dec_cpu_register_bank_b_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_cpu_nios2_oci_debug " "Found entity 5: Quad_Dec_cpu_nios2_oci_debug" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "6 Quad_Dec_cpu_ociram_sp_ram_module " "Found entity 6: Quad_Dec_cpu_ociram_sp_ram_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "7 Quad_Dec_cpu_nios2_ocimem " "Found entity 7: Quad_Dec_cpu_nios2_ocimem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "8 Quad_Dec_cpu_nios2_avalon_reg " "Found entity 8: Quad_Dec_cpu_nios2_avalon_reg" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "9 Quad_Dec_cpu_nios2_oci_break " "Found entity 9: Quad_Dec_cpu_nios2_oci_break" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "10 Quad_Dec_cpu_nios2_oci_xbrk " "Found entity 10: Quad_Dec_cpu_nios2_oci_xbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "11 Quad_Dec_cpu_nios2_oci_dbrk " "Found entity 11: Quad_Dec_cpu_nios2_oci_dbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "12 Quad_Dec_cpu_nios2_oci_itrace " "Found entity 12: Quad_Dec_cpu_nios2_oci_itrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "13 Quad_Dec_cpu_nios2_oci_td_mode " "Found entity 13: Quad_Dec_cpu_nios2_oci_td_mode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "14 Quad_Dec_cpu_nios2_oci_dtrace " "Found entity 14: Quad_Dec_cpu_nios2_oci_dtrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "15 Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "16 Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "17 Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "18 Quad_Dec_cpu_nios2_oci_fifo " "Found entity 18: Quad_Dec_cpu_nios2_oci_fifo" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "19 Quad_Dec_cpu_nios2_oci_pib " "Found entity 19: Quad_Dec_cpu_nios2_oci_pib" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "20 Quad_Dec_cpu_nios2_oci_im " "Found entity 20: Quad_Dec_cpu_nios2_oci_im" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "21 Quad_Dec_cpu_nios2_performance_monitors " "Found entity 21: Quad_Dec_cpu_nios2_performance_monitors" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "22 Quad_Dec_cpu_nios2_oci " "Found entity 22: Quad_Dec_cpu_nios2_oci" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""} { "Info" "ISGN_ENTITY_NAME" "23 Quad_Dec_cpu " "Found entity 23: Quad_Dec_cpu" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_test_bench " "Found entity 1: Quad_Dec_cpu_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_sysclk " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_sysclk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_oci_test_bench " "Found entity 1: Quad_Dec_cpu_oci_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_wrapper " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_wrapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_tck " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_tck" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_onchip_mem " "Found entity 1: Quad_Dec_onchip_mem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887254 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1798) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529059887293 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1800) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529059887293 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1956) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529059887294 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(2780) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529059887298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_as4 " "Elaborating entity \"esl_as4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529059887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec Quad_Dec:inst " "Elaborating entity \"Quad_Dec\" for hierarchy \"Quad_Dec:inst\"" {  } { { "esl_as4.bdf" "inst" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 168 712 1224 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_onchip_mem Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem " "Elaborating entity \"Quad_Dec_onchip_mem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "onchip_mem" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_onchip_mem.hex " "Parameter \"init_file\" = \"Quad_Dec_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887598 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059887598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kc1 " "Found entity 1: altsyncram_0kc1" {  } { { "db/altsyncram_0kc1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_0kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059887665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059887665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kc1 Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated " "Elaborating entity \"altsyncram_0kc1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu Quad_Dec:inst\|Quad_Dec_cpu:cpu " "Elaborating entity \"Quad_Dec_cpu\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "cpu" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059887926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench " "Elaborating entity \"Quad_Dec_cpu_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_test_bench" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_data_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data " "Elaborating entity \"Quad_Dec_cpu_ic_data_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_data" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888208 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059888275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_tag_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag " "Elaborating entity \"Quad_Dec_cpu_ic_tag_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_tag" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888343 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72h1 " "Found entity 1: altsyncram_72h1" {  } { { "db/altsyncram_72h1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_72h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059888403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059888403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72h1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated " "Elaborating entity \"altsyncram_72h1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_a_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a " "Elaborating entity \"Quad_Dec_cpu_register_bank_a_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_a" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888460 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aog1 " "Found entity 1: altsyncram_aog1" {  } { { "db/altsyncram_aog1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_aog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059888525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059888525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated " "Elaborating entity \"altsyncram_aog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_b_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b " "Elaborating entity \"Quad_Dec_cpu_register_bank_b_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_b" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888615 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bog1 " "Found entity 1: altsyncram_bog1" {  } { { "db/altsyncram_bog1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_bog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059888680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059888680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated " "Elaborating entity \"altsyncram_bog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci " "Elaborating entity \"Quad_Dec_cpu_nios2_oci\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_debug Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_debug\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_debug" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888798 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_ocimem Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem " "Elaborating entity \"Quad_Dec_cpu_nios2_ocimem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_ocimem" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ociram_sp_ram_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram " "Elaborating entity \"Quad_Dec_cpu_ociram_sp_ram_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ociram_sp_ram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888845 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059888845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_ae81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059888909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059888909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae81 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated " "Elaborating entity \"altsyncram_ae81\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_avalon_reg Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg " "Elaborating entity \"Quad_Dec_cpu_nios2_avalon_reg\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_avalon_reg" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_break Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_break\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_break" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059888989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_xbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_xbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_xbrk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dbrk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_itrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_itrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dtrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dtrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dtrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_td_mode Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_td_mode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_cnt_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_oci_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench " "Elaborating entity \"Quad_Dec_cpu_oci_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_oci_test_bench" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889115 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Quad_Dec_cpu_oci_test_bench " "Entity \"Quad_Dec_cpu_oci_test_bench\" contains only dangling pins" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_oci_test_bench" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1529059889116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_pib Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_pib\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_pib" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_im Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_im\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_im" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_wrapper Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_wrapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_jtag_debug_module_wrapper" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_tck Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_tck\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_tck" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_sysclk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_sysclk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_sysclk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "Quad_Dec_cpu_jtag_debug_module_phy" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889187 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059889187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart " "Elaborating entity \"Quad_Dec_jtag_uart\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "jtag_uart" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_w Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_w\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_w" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "wfifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889268 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059889268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl21/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl21/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059889586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059889586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_r Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_r\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_r" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "Quad_Dec_jtag_uart_alt_jtag_atlantic" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059889744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889744 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059889744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sys_clk_timer Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer " "Elaborating entity \"Quad_Dec_sys_clk_timer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sys_clk_timer" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sysid Quad_Dec:inst\|Quad_Dec_sysid:sysid " "Elaborating entity \"Quad_Dec_sysid\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sysid:sysid\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sysid" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_demonstrator Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0 " "Elaborating entity \"esl_demonstrator\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "quadraturedecoder_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889778 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529059889779 "|esl_as4|Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_IN_debounced_out QuadratureDecoder.vhd(14) " "VHDL Signal Declaration warning at QuadratureDecoder.vhd(14): used implicit default value for signal \"GPIO_0_IN_debounced_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529059889788 "|esl_as4|Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_Interface Quad_Dec:inst\|NIOS_Interface:motor_controller_0 " "Elaborating entity \"NIOS_Interface\" for hierarchy \"Quad_Dec:inst\|NIOS_Interface:motor_controller_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "motor_controller_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slave_readdata NIOS_Interface.vhd(21) " "VHDL Signal Declaration warning at NIOS_Interface.vhd(21): used implicit default value for signal \"slave_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529059889801 "|esl_as4|Quad_Dec:inst|NIOS_Interface:motor_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Controller Quad_Dec:inst\|NIOS_Interface:motor_controller_0\|Motor_Controller:encoder " "Elaborating entity \"Motor_Controller\" for hierarchy \"Quad_Dec:inst\|NIOS_Interface:motor_controller_0\|Motor_Controller:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "encoder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0 Quad_Dec:inst\|Quad_Dec_uart_0:uart_0 " "Elaborating entity \"Quad_Dec_uart_0\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "uart_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_tx Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx " "Elaborating entity \"Quad_Dec_uart_0_tx\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_tx" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_rx Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx " "Elaborating entity \"Quad_Dec_uart_0_rx\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_rx" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_rx_stimulus_source Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\|Quad_Dec_uart_0_rx_stimulus_source:the_Quad_Dec_uart_0_rx_stimulus_source " "Elaborating entity \"Quad_Dec_uart_0_rx_stimulus_source\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\|Quad_Dec_uart_0_rx_stimulus_source:the_Quad_Dec_uart_0_rx_stimulus_source\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_rx_stimulus_source" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_regs Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_regs:the_Quad_Dec_uart_0_regs " "Elaborating entity \"Quad_Dec_uart_0_regs\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_regs:the_Quad_Dec_uart_0_regs\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_regs" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Quad_Dec_mm_interconnect_0\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "mm_interconnect_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059889862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "quadraturedecoder_0_avalon_slave_0_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "limiter" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_irq_mapper Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper " "Elaborating entity \"Quad_Dec_irq_mapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "irq_mapper" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Quad_Dec:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "rst_controller" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059890902 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Quad_Dec_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Quad_Dec_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1529059892460 "|esl_as4|Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Add8" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059896287 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529059896287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059896331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059896331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059896331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059896331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529059896331 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529059896331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529059896389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529059896389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529059897202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 44 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 60 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4762 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 348 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4484 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4771 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 393 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4511 -1 0 } } { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 752 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4803 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6229 -1 0 } } { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 43 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 166 -1 0 } } { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529059897367 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529059897368 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529059899051 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529059899051 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529059899051 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529059899051 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1529059899051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059899486 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529059901663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529059901797 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529059901797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529059901896 "|esl_as4|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529059901896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059902059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg " "Generated suppressed messages file /home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529059902559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529059903410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529059903410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3333 " "Implemented 3333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529059904090 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529059904090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3128 " "Implemented 3128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529059904090 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1529059904090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529059904090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529059904143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 12:51:44 2018 " "Processing ended: Fri Jun 15 12:51:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529059904143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529059904143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529059904143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529059904143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529059906536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529059906537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 12:51:45 2018 " "Processing started: Fri Jun 15 12:51:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529059906537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529059906537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529059906537 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529059906576 ""}
{ "Info" "0" "" "Project  = esl_demonstrator" {  } {  } 0 0 "Project  = esl_demonstrator" 0 0 "Fitter" 0 0 1529059906577 ""}
{ "Info" "0" "" "Revision = esl_demonstrator" {  } {  } 0 0 "Revision = esl_demonstrator" 0 0 "Fitter" 0 0 1529059906578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1529059906775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "esl_demonstrator EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"esl_demonstrator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529059906874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529059906938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529059906940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529059906940 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529059907286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529059907642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529059907642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529059907642 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529059907642 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10076 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529059907660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10078 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529059907660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10080 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529059907660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10082 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529059907660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10084 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529059907660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529059907660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529059907664 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529059907687 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 11 " "No exact pin location assignment(s) for 2 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_tx " "Pin uart_tx not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { uart_tx } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 520 472 648 536 "uart_tx" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uart_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529059908526 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_rx " "Pin uart_rx not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { uart_rx } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 472 480 648 488 "uart_rx" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uart_rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529059908526 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1529059908526 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059909468 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1529059909468 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec.sdc " "Reading SDC File: 'Quad_Dec.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529059909531 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1529059909531 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529059909532 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529059909547 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059909638 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1529059909638 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529059909638 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529059909638 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529059909638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529059910013 ""}  } { { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 240 392 560 256 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 10060 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529059910013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529059910014 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9669 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529059910014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Quad_Dec:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Quad_Dec:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529059910014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Quad_Dec:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Quad_Dec:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 4364 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529059910014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 1960 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529059910014 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529059910014 ""}  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529059910014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529059911222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529059911233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529059911234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529059911248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529059911265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529059911276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529059911277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529059911287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529059912519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1529059912531 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529059912531 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529059912563 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529059912563 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529059912563 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 3 17 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 20 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529059912565 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1529059912565 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529059912565 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529059912880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529059914662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529059916141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529059916186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529059918592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529059918592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529059919994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529059923857 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529059923857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529059924794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529059924796 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1529059924796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529059924796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.44 " "Total time spent on timing analysis during the Fitter is 3.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529059924959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529059925050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529059925858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529059925938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529059926913 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529059928647 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_push 3.3-V LVTTL J15 " "Pin reset_push uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { reset_push } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset_push" } } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 272 248 416 288 "reset_push" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset_push } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529059929543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Quad_input1\[0\] 3.3-V LVTTL D5 " "Pin Quad_input1\[0\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { Quad_input1[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Quad_input1\[0\]" } } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 352 328 512 368 "Quad_input1" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_input1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529059929543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Quad_input1\[1\] 3.3-V LVTTL A5 " "Pin Quad_input1\[1\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { Quad_input1[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Quad_input1\[1\]" } } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 352 328 512 368 "Quad_input1" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_input1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529059929543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Quad_input0\[0\] 3.3-V LVTTL B5 " "Pin Quad_input0\[0\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { Quad_input0[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Quad_input0\[0\]" } } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 312 328 512 328 "Quad_input0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_input0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529059929543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Quad_input0\[1\] 3.3-V LVTTL A4 " "Pin Quad_input0\[1\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { Quad_input0[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Quad_input0\[1\]" } } } } { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 312 328 512 328 "Quad_input0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Quad_input0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529059929543 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1529059929543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.fit.smsg " "Generated suppressed messages file /home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529059930002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529059931239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 12:52:11 2018 " "Processing ended: Fri Jun 15 12:52:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529059931239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529059931239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529059931239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529059931239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529059933926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529059933928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 12:52:13 2018 " "Processing started: Fri Jun 15 12:52:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529059933928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529059933928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529059933929 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529059935789 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529059935832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529059936326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 12:52:16 2018 " "Processing ended: Fri Jun 15 12:52:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529059936326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529059936326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529059936326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529059936326 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529059936462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529059938771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529059938772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 12:52:18 2018 " "Processing started: Fri Jun 15 12:52:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529059938772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529059938772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta esl_demonstrator -c esl_demonstrator " "Command: quartus_sta esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529059938773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529059938814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529059939132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529059939135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529059939210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529059939210 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529059939857 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1529059939857 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec.sdc " "Reading SDC File: 'Quad_Dec.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1529059939900 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1529059939901 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1529059939902 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1529059939917 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059940145 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1529059940145 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529059940146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1529059940164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.628 " "Worst-case setup slack is 5.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.628               0.000 CLOCK_50  " "    5.628               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.479               0.000 altera_reserved_tck  " "   18.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059940326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CLOCK_50  " "    0.287               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059940355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.216 " "Worst-case recovery slack is 16.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.216               0.000 CLOCK_50  " "   16.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.234               0.000 altera_reserved_tck  " "   48.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059940363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 altera_reserved_tck  " "    1.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.103               0.000 CLOCK_50  " "    3.103               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059940373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.575 " "Worst-case minimum pulse width slack is 9.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.575               0.000 CLOCK_50  " "    9.575               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059940377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.785 ns " "Worst Case Available Settling Time: 37.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059940737 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529059940746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1529059940796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1529059941856 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059942115 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1529059942115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.151 " "Worst-case setup slack is 6.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 CLOCK_50  " "    6.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.425               0.000 altera_reserved_tck  " "   19.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059942197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 CLOCK_50  " "    0.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059942234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.650 " "Worst-case recovery slack is 16.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.650               0.000 CLOCK_50  " "   16.650               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.455               0.000 altera_reserved_tck  " "   48.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059942251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.909 " "Worst-case removal slack is 0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 altera_reserved_tck  " "    0.909               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.790               0.000 CLOCK_50  " "    2.790               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059942264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLOCK_50  " "    9.594               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.601               0.000 altera_reserved_tck  " "   49.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059942270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.030 ns " "Worst Case Available Settling Time: 38.030 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059942651 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529059942661 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1529059943008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1529059943008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.141 " "Worst-case setup slack is 7.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.141               0.000 CLOCK_50  " "    7.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.304               0.000 altera_reserved_tck  " "   23.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059943036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLOCK_50  " "    0.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059943068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.758 " "Worst-case recovery slack is 17.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.758               0.000 CLOCK_50  " "   17.758               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.172               0.000 altera_reserved_tck  " "   49.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059943084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 altera_reserved_tck  " "    0.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.806               0.000 CLOCK_50  " "    1.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059943103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.380 " "Worst-case minimum pulse width slack is 9.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.380               0.000 CLOCK_50  " "    9.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529059943114 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.782 ns " "Worst Case Available Settling Time: 38.782 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1529059943515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529059943986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529059943986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529059944193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 12:52:24 2018 " "Processing ended: Fri Jun 15 12:52:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529059944193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529059944193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529059944193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529059944193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529059944508 ""}
