Release 13.3 par O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

otto.eecs.berkeley.edu::  Mon Jul 09 20:15:39 2012

par -xe n -w -ol high system_map.ncd system.ncd system.pcf 


Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vsx95t.nph' in environment
/scratch/Xilinx/13.3/ISE_DS/ISE/:/scratch/Xilinx/13.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vsx95t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-10-03".



Device Utilization Summary:

   Number of BUFDSs                          2 out of 8      25%
   Number of BUFGs                          14 out of 32     43%
   Number of CRC64s                          4 out of 16     25%
   Number of DCM_ADVs                        3 out of 12     25%
   Number of DSP48Es                       392 out of 640    61%
   Number of GTP_DUALs                       8 out of 8     100%
   Number of IDELAYCTRLs                     2 out of 22      9%
   Number of ILOGICs                       149 out of 800    18%
   Number of External IOBs                 329 out of 640    51%
      Number of LOCed IOBs                 329 out of 329   100%

   Number of External IOBMs                  2 out of 320     1%
      Number of LOCed IOBMs                  2 out of 2     100%

   Number of External IOBSs                  2 out of 320     1%
      Number of LOCed IOBSs                  2 out of 2     100%

   Number of IODELAYs                       36 out of 800     4%
   Number of External IPADs                 36 out of 690     5%
      Number of LOCed IPADs                 36 out of 36    100%

   Number of OLOGICs                        98 out of 800    12%
   Number of External OPADs                 32 out of 32    100%
      Number of LOCed OPADs                 32 out of 32    100%

   Number of PLL_ADVs                        2 out of 6      33%
   Number of RAMB18X2s                     170 out of 244    69%
   Number of RAMB36_EXPs                    36 out of 244    14%
   Number of Slices                      14687 out of 14720  99%
   Number of Slice Registers             53364 out of 58880  90%
      Number used as Flip Flops          53361
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  48701 out of 58880  82%
   Number of Slice LUT-Flip Flop pairs   56503 out of 58880  95%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 46 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 50 secs 

Starting Router


Phase  1  : 344229 unrouted;      REAL time: 2 mins 5 secs 

Phase  2  : 178926 unrouted;      REAL time: 2 mins 36 secs 

Phase  3  : 60508 unrouted;      REAL time: 5 mins 3 secs 

Phase  4  : 60860 unrouted; (Setup:1194, Hold:72635, Component Switching Limit:0)     REAL time: 5 mins 58 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:884, Hold:59162, Component Switching Limit:0)     REAL time: 20 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:867, Hold:59162, Component Switching Limit:0)     REAL time: 20 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:0, Hold:55836, Component Switching Limit:0)     REAL time: 29 mins 5 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:55836, Component Switching Limit:0)     REAL time: 29 mins 5 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 mins 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 mins 44 secs 
Total REAL time to Router completion: 29 mins 45 secs 
Total CPU time to Router completion: 31 mins 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            adc0_clk |BUFGCTRL_X0Y27| No   |13935 |  0.918     |  2.456      |
+---------------------+--------------+------+------+------------+-------------+
|          adc0_psclk | BUFGCTRL_X0Y1| No   | 1005 |  0.835     |  2.372      |
+---------------------+--------------+------+------+------------+-------------+
|           mgt_clk_1 | BUFGCTRL_X0Y3| No   | 1575 |  0.777     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|         adc0_clk270 |BUFGCTRL_X0Y29| No   |   63 |  0.213     |  1.997      |
+---------------------+--------------+------+------+------------+-------------+
|roachf_1024_bao_ADC_ |              |      |      |            |             |
|s_adc1/ctrl_clk90_ou |              |      |      |            |             |
|                   t |BUFGCTRL_X0Y25| No   |    2 |  0.074     |  2.154      |
+---------------------+--------------+------+------+------------+-------------+
|         adc0_clk180 |BUFGCTRL_X0Y30| No   |   41 |  0.620     |  2.351      |
+---------------------+--------------+------+------+------------+-------------+
|            adc1_clk |BUFGCTRL_X0Y26| No   |  124 |  0.292     |  2.290      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|      inst/mgt_clk_0 |BUFGCTRL_X0Y22| No   |   16 |  0.243     |  2.157      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/mgt_clk_mu |              |      |      |            |             |
|              lt_2_b |BUFGCTRL_X0Y23| No   |   16 |  0.243     |  2.157      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/mgt_clk_mu |              |      |      |            |             |
|              lt_2_t | BUFGCTRL_X0Y2| No   |   16 |  0.243     |  2.157      |
+---------------------+--------------+------+------+------------+-------------+
|          adc0_clk90 |BUFGCTRL_X0Y28| No   |    3 |  0.080     |  2.156      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|             dly_clk |BUFGCTRL_X0Y24| No   |    2 |  0.282     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_mgt_clk_1 = PERIOD TIMEGRP "mgt_clk_1" | SETUP       |     0.027ns|     6.373ns|       0|           0
   156.25 MHz HIGH 50%                      | HOLD        |     0.129ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     0.032ns|     6.634ns|       0|           0
  ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_c | HOLD        |     0.138ns|            |       0|           0
  lk_dcm" derived from  NET "roachf_1024_ba |             |            |            |        |            
  o_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc |             |            |            |        |            
  _clk_buf" PERIOD =        6.6667 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     0.041ns|     6.584ns|       0|           0
  ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_c | HOLD        |     0.906ns|            |       0|           0
  lk180_dcm" derived from  NET "roachf_1024 |             |            |            |        |            
  _bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/ |             |            |            |        |            
  adc_clk_buf" PERIOD =        6.6667 ns HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88  | SETUP       |     0.067ns|    11.296ns|       0|           0
  MHz HIGH 50%                              | HOLD        |     0.258ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "roachf_1024_bao_ADC_s_adc/roachf_102 | MINLOWPULSE |     2.665ns|     4.000ns|       0|           0
  4_bao_ADC_s_adc/adc_clk_buf" PERIOD =     |             |            |            |        |            
       6.6667 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     2.084ns|     3.887ns|       0|           0
  ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_c | HOLD        |     3.634ns|            |       0|           0
  lk90_dcm" derived from  NET "roachf_1024_ |             |            |            |        |            
  bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/a |             |            |            |        |            
  dc_clk_buf" PERIOD =        6.6667 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     3.010ns|     2.831ns|       0|           0
  ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_c | HOLD        |     0.793ns|            |       0|           0
  lk270_dcm" derived from  NET "roachf_1024 |             |            |            |        |            
  _bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/ |             |            |            |        |            
  adc_clk_buf" PERIOD =        6.6667 ns HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "roachf_1024_bao_ADC_s_adc1/roachf_10 | MINLOWPULSE |     2.665ns|     4.000ns|       0|           0
  24_bao_ADC_s_adc1/adc_clk_buf" PERIOD     |             |            |            |        |            
       = 6.6667 ns HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     1.803ns|     3.060ns|       0|           0
  ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc | HOLD        |     4.207ns|            |       0|           0
  _clk90_dcm" derived from  NET "roachf_102 |             |            |            |        |            
  4_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_ad |             |            |            |        |            
  c1/adc_clk_buf" PERIOD        = 6.6667 ns |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "roachf_1024_bao_ | SETUP       |     2.774ns|     3.678ns|       0|           0
  ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc | HOLD        |     0.349ns|            |       0|           0
  _clk_dcm" derived from  NET "roachf_1024_ |             |            |            |        |            
  bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1 |             |            |            |        |            
  /adc_clk_buf" PERIOD        = 6.6667 ns H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "epb_cs_n_IBUF" MAXDELAY = 4 ns       | MAXDELAY    |     2.363ns|     1.637ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" | MINPERIOD   |     2.779ns|     2.221ns|       0|           0
   200 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|roachf_1024_bao_ADC_s_adc/roach|      6.667ns|      4.000ns|      6.634ns|            0|            0|            0|       285564|
|f_1024_bao_ADC_s_adc/adc_clk_bu|             |             |             |             |             |             |             |
|f                              |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      6.634ns|          N/A|            0|            0|       285342|            0|
| hf_1024_bao_ADC_s_adc/adc_clk_|             |             |             |             |             |             |             |
| dcm                           |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      3.887ns|          N/A|            0|            0|            2|            0|
| hf_1024_bao_ADC_s_adc/adc_clk9|             |             |             |             |             |             |             |
| 0_dcm                         |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      2.831ns|          N/A|            0|            0|          160|            0|
| hf_1024_bao_ADC_s_adc/adc_clk2|             |             |             |             |             |             |             |
| 70_dcm                        |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      6.584ns|          N/A|            0|            0|           60|            0|
| hf_1024_bao_ADC_s_adc/adc_clk1|             |             |             |             |             |             |             |
| 80_dcm                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|roachf_1024_bao_ADC_s_adc1/roac|      6.667ns|      4.000ns|      3.678ns|            0|            0|            0|         1160|
|hf_1024_bao_ADC_s_adc1/adc_clk_|             |             |             |             |             |             |             |
|buf                            |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc1/roa|      6.667ns|      3.060ns|          N/A|            0|            0|            2|            0|
| chf_1024_bao_ADC_s_adc1/adc_cl|             |             |             |             |             |             |             |
| k90_dcm                       |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc1/roa|      6.667ns|      3.678ns|          N/A|            0|            0|         1158|            0|
| chf_1024_bao_ADC_s_adc1/adc_cl|             |             |             |             |             |             |             |
| k_dcm                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 30 mins 19 secs 
Total CPU time to PAR completion: 32 mins 24 secs 

Peak Memory Usage:  2116 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!
