Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Mon Nov  4 15:09:17 2024
| Host         : Mi_NB_Ultra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   154         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (299)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 132 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSD/segclk_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dbn1/u1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dbn2/u1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dbn3/u1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (299)
--------------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  318          inf        0.000                      0                  318           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           318 Endpoints
Min Delay           318 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.765ns  (logic 4.275ns (28.954%)  route 10.490ns (71.046%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          1.064     7.705    VM/hund0__14_carry__0_0
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  VM/hund0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.829    BCD/hund0_carry__1_0[0]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.205 r  BCD/hund0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.205    BCD/hund0_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.424 r  BCD/hund0_carry__1/O[0]
                         net (fo=20, routed)          1.082     9.506    VM/seg_reg[1]_2[0]
    SLICE_X59Y62         LUT2 (Prop_lut2_I0_O)        0.295     9.801 r  VM/hund0__14_carry_i_3/O
                         net (fo=2, routed)           0.887    10.688    VM/hund0_carry_i_1[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  VM/hund0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    10.812    BCD/hund0__14_carry__0_1[1]
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.362 r  BCD/hund0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    11.362    BCD/hund0__14_carry_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 f  BCD/hund0__14_carry__0/CO[3]
                         net (fo=6, routed)           0.923    12.399    VM/seg_reg[1]_3[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.523 r  VM/seg[6]_i_11/O
                         net (fo=3, routed)           0.985    13.508    VM/seg[6]_i_11_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.632 r  VM/seg[4]_i_6/O
                         net (fo=1, routed)           1.009    14.641    BCD/seg_reg[4]_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.765 r  BCD/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.765    SSD/D[4]
    SLICE_X63Y66         FDCE                                         r  SSD/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 4.751ns (32.519%)  route 9.859ns (67.481%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          0.622     7.263    BCD/money_reg[6]_2
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.387 r  BCD/tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.387    BCD/tens1_carry__0_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  BCD/tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    BCD/tens1_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 f  BCD/tens1_carry__1/O[1]
                         net (fo=4, routed)           0.896     9.167    VM/tens1__13_carry__0[1]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.332     9.499 r  VM/tens1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     9.499    BCD/seg[0]_i_2_0[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     9.894 r  BCD/tens1__13_carry/O[3]
                         net (fo=8, routed)           1.127    11.021    BCD/tens1__13_carry_n_4
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.307    11.328 f  BCD/seg[6]_i_8/O
                         net (fo=11, routed)          0.999    12.328    BCD/seg[6]_i_8_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  BCD/seg[4]_i_3/O
                         net (fo=7, routed)           0.992    13.443    BCD/seg[4]_i_3_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I0_O)        0.152    13.595 r  BCD/seg[5]_i_2/O
                         net (fo=1, routed)           0.682    14.278    BCD/seg[5]_i_2_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.332    14.610 r  BCD/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.610    SSD/D[5]
    SLICE_X62Y64         FDCE                                         r  SSD/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.388ns  (logic 4.515ns (31.380%)  route 9.873ns (68.620%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          0.622     7.263    BCD/money_reg[6]_2
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.387 r  BCD/tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.387    BCD/tens1_carry__0_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  BCD/tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    BCD/tens1_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 f  BCD/tens1_carry__1/O[1]
                         net (fo=4, routed)           0.896     9.167    VM/tens1__13_carry__0[1]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.332     9.499 r  VM/tens1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     9.499    BCD/seg[0]_i_2_0[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     9.894 r  BCD/tens1__13_carry/O[3]
                         net (fo=8, routed)           1.127    11.021    BCD/tens1__13_carry_n_4
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.307    11.328 f  BCD/seg[6]_i_8/O
                         net (fo=11, routed)          0.999    12.328    BCD/seg[6]_i_8_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  BCD/seg[4]_i_3/O
                         net (fo=7, routed)           0.853    13.305    BCD/seg[4]_i_3_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.429 r  BCD/seg[6]_i_2/O
                         net (fo=3, routed)           0.835    14.264    BCD/FSM_sequential_state_reg[1]_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.388 r  BCD/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.388    SSD/D[2]
    SLICE_X62Y66         FDCE                                         r  SSD/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.381ns  (logic 4.515ns (31.396%)  route 9.866ns (68.604%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          0.622     7.263    BCD/money_reg[6]_2
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.387 r  BCD/tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.387    BCD/tens1_carry__0_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  BCD/tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    BCD/tens1_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 f  BCD/tens1_carry__1/O[1]
                         net (fo=4, routed)           0.896     9.167    VM/tens1__13_carry__0[1]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.332     9.499 r  VM/tens1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     9.499    BCD/seg[0]_i_2_0[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     9.894 r  BCD/tens1__13_carry/O[3]
                         net (fo=8, routed)           1.127    11.021    BCD/tens1__13_carry_n_4
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.307    11.328 f  BCD/seg[6]_i_8/O
                         net (fo=11, routed)          0.999    12.328    BCD/seg[6]_i_8_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  BCD/seg[4]_i_3/O
                         net (fo=7, routed)           0.853    13.305    BCD/seg[4]_i_3_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.429 r  BCD/seg[6]_i_2/O
                         net (fo=3, routed)           0.828    14.257    BCD/FSM_sequential_state_reg[1]_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.381 r  BCD/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.381    SSD/D[3]
    SLICE_X62Y66         FDCE                                         r  SSD/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.353ns  (logic 4.515ns (31.457%)  route 9.838ns (68.543%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          0.622     7.263    BCD/money_reg[6]_2
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.387 r  BCD/tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.387    BCD/tens1_carry__0_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  BCD/tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    BCD/tens1_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 f  BCD/tens1_carry__1/O[1]
                         net (fo=4, routed)           0.896     9.167    VM/tens1__13_carry__0[1]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.332     9.499 r  VM/tens1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     9.499    BCD/seg[0]_i_2_0[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     9.894 r  BCD/tens1__13_carry/O[3]
                         net (fo=8, routed)           1.127    11.021    BCD/tens1__13_carry_n_4
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.307    11.328 f  BCD/seg[6]_i_8/O
                         net (fo=11, routed)          0.999    12.328    BCD/seg[6]_i_8_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  BCD/seg[4]_i_3/O
                         net (fo=7, routed)           0.675    13.127    BCD/seg[4]_i_3_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.124    13.251 r  BCD/seg[4]_i_2/O
                         net (fo=2, routed)           0.978    14.229    VM/seg_reg[1]
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.353 r  VM/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.353    SSD/D[1]
    SLICE_X63Y64         FDCE                                         r  SSD/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.235ns  (logic 4.275ns (30.032%)  route 9.960ns (69.968%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          1.064     7.705    VM/hund0__14_carry__0_0
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  VM/hund0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.829    BCD/hund0_carry__1_0[0]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.205 r  BCD/hund0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.205    BCD/hund0_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.424 r  BCD/hund0_carry__1/O[0]
                         net (fo=20, routed)          1.082     9.506    VM/seg_reg[1]_2[0]
    SLICE_X59Y62         LUT2 (Prop_lut2_I0_O)        0.295     9.801 r  VM/hund0__14_carry_i_3/O
                         net (fo=2, routed)           0.887    10.688    VM/hund0_carry_i_1[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  VM/hund0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    10.812    BCD/hund0__14_carry__0_1[1]
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.362 r  BCD/hund0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    11.362    BCD/hund0__14_carry_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 f  BCD/hund0__14_carry__0/CO[3]
                         net (fo=6, routed)           0.923    12.399    VM/seg_reg[1]_3[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.523 r  VM/seg[6]_i_11/O
                         net (fo=3, routed)           0.580    13.103    VM/seg[6]_i_11_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.227 r  VM/seg[6]_i_5/O
                         net (fo=3, routed)           0.884    14.111    VM/seg[6]_i_5_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.235 r  VM/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.235    SSD/D[0]
    SLICE_X64Y64         FDCE                                         r  SSD/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.232ns  (logic 4.515ns (31.725%)  route 9.717ns (68.275%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  VM/money_reg[10]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VM/money_reg[10]/Q
                         net (fo=39, routed)          0.939     1.395    VM/money[10]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.519 r  VM/thos0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.519    BCD/S[0]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.766 r  BCD/thos0_carry/O[0]
                         net (fo=1, routed)           0.959     2.725    VM/O[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.024 r  VM/hund1__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.024    BCD/hund0_carry__0_i_10_0[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.448 f  BCD/hund1__6_carry__0/O[1]
                         net (fo=8, routed)           0.821     4.268    BCD/money_reg[9][0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.303     4.571 r  BCD/hund0_carry_i_4/O
                         net (fo=10, routed)          1.004     5.576    VM/hund0__14_carry_1
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.700 r  VM/hund0_carry__0_i_9/O
                         net (fo=2, routed)           0.817     6.517    BCD/hund0__14_carry__0_i_3_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  BCD/hund0_carry__0_i_3/O
                         net (fo=10, routed)          0.622     7.263    BCD/money_reg[6]_2
    SLICE_X61Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.387 r  BCD/tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.387    BCD/tens1_carry__0_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  BCD/tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    BCD/tens1_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 f  BCD/tens1_carry__1/O[1]
                         net (fo=4, routed)           0.896     9.167    VM/tens1__13_carry__0[1]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.332     9.499 r  VM/tens1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     9.499    BCD/seg[0]_i_2_0[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     9.894 r  BCD/tens1__13_carry/O[3]
                         net (fo=8, routed)           1.127    11.021    BCD/tens1__13_carry_n_4
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.307    11.328 f  BCD/seg[6]_i_8/O
                         net (fo=11, routed)          0.999    12.328    BCD/seg[6]_i_8_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  BCD/seg[4]_i_3/O
                         net (fo=7, routed)           0.853    13.305    BCD/seg[4]_i_3_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.429 r  BCD/seg[6]_i_2/O
                         net (fo=3, routed)           0.679    14.108    VM/seg_reg[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.232 r  VM/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.232    SSD/D[6]
    SLICE_X62Y65         FDCE                                         r  SSD/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            VM/stock1_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 1.826ns (26.753%)  route 5.000ns (73.247%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.948     4.402    VM/sw_IBUF[1]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.526 r  VM/products[1]_i_2/O
                         net (fo=4, routed)           0.891     5.417    VM/products[1]_i_2_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.541 r  VM/stock1[3]_i_2/O
                         net (fo=5, routed)           0.628     6.169    VM/stock1
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.293 r  VM/stock1[3]_i_1/O
                         net (fo=1, routed)           0.533     6.826    VM/stock1[3]_i_1_n_0
    SLICE_X58Y60         FDSE                                         r  VM/stock1_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            VM/stock0_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 1.957ns (29.118%)  route 4.763ns (70.882%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.073     3.534    VM/sw_IBUF[0]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.658 r  VM/products[0]_i_3/O
                         net (fo=2, routed)           0.723     4.381    VM/products[0]_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  VM/stock0[3]_i_7/O
                         net (fo=1, routed)           0.799     5.304    VM/stock0[3]_i_7_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.428 r  VM/stock0[3]_i_2/O
                         net (fo=5, routed)           0.587     6.015    VM/stock0
    SLICE_X62Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.139 r  VM/stock0[3]_i_1/O
                         net (fo=1, routed)           0.581     6.720    VM/stock0[3]_i_1_n_0
    SLICE_X62Y57         FDSE                                         r  VM/stock0_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/out_of_stock_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 3.972ns (59.410%)  route 2.713ns (40.590%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDSE                         0.000     0.000 r  VM/out_of_stock_reg[3]/C
    SLICE_X62Y59         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  VM/out_of_stock_reg[3]/Q
                         net (fo=1, routed)           2.713     3.169    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     6.685 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.685    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbn1/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbn1/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  dbn1/d1/Q_reg/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbn1/d1/Q_reg/Q
                         net (fo=24, routed)          0.135     0.263    dbn1/d2/Q_reg_0
    SLICE_X65Y55         FDRE                                         r  dbn1/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbn2/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbn2/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.894%)  route 0.151ns (54.106%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE                         0.000     0.000 r  dbn2/d1/Q_reg/C
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dbn2/d1/Q_reg/Q
                         net (fo=5, routed)           0.151     0.279    dbn2/d2/Q1
    SLICE_X65Y58         FDRE                                         r  dbn2/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/stock2_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VM/stock2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE                         0.000     0.000 r  VM/stock2_reg[0]/C
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VM/stock2_reg[0]/Q
                         net (fo=6, routed)           0.109     0.250    VM/stock2_reg[0]_0[0]
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.295 r  VM/stock2[3]_i_3/O
                         net (fo=1, routed)           0.000     0.295    VM/stock2[3]_i_3_n_0
    SLICE_X59Y58         FDSE                                         r  VM/stock2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE                         0.000     0.000 r  SSD/FSM_sequential_state_reg[0]/C
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SSD/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.122     0.263    SSD/Q[0]
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.308 r  SSD/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    SSD/an[1]_i_1_n_0
    SLICE_X64Y64         FDCE                                         r  SSD/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/stock0_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VM/stock0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDSE                         0.000     0.000 r  VM/stock0_reg[3]/C
    SLICE_X62Y57         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VM/stock0_reg[3]/Q
                         net (fo=4, routed)           0.142     0.283    VM/stock0_reg[3]
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.328 r  VM/stock0[3]_i_3/O
                         net (fo=1, routed)           0.000     0.328    VM/stock0[3]_i_3_n_0
    SLICE_X62Y57         FDSE                                         r  VM/stock0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/stock3_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VM/stock3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDSE                         0.000     0.000 r  VM/stock3_reg[1]/C
    SLICE_X59Y59         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VM/stock3_reg[1]/Q
                         net (fo=5, routed)           0.144     0.285    VM/stock3_reg[1]
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  VM/stock3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    VM/stock3[1]_i_1_n_0
    SLICE_X59Y59         FDSE                                         r  VM/stock3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/stock2_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VM/stock2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.856%)  route 0.153ns (45.144%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE                         0.000     0.000 r  VM/stock2_reg[0]/C
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VM/stock2_reg[0]/Q
                         net (fo=6, routed)           0.153     0.294    VM/stock2_reg[0]_0[0]
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  VM/stock2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    VM/stock2[2]_i_1_n_0
    SLICE_X60Y58         FDSE                                         r  VM/stock2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/stock2_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VM/stock2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.534%)  route 0.155ns (45.466%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDSE                         0.000     0.000 r  VM/stock2_reg[0]/C
    SLICE_X58Y58         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VM/stock2_reg[0]/Q
                         net (fo=6, routed)           0.155     0.296    VM/stock2_reg[0]_0[0]
    SLICE_X60Y58         LUT5 (Prop_lut5_I3_O)        0.045     0.341 r  VM/stock2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    VM/stock2[1]_i_1_n_0
    SLICE_X60Y58         FDSE                                         r  VM/stock2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbn3/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbn3/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  dbn3/d1/Q_reg/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbn3/d1/Q_reg/Q
                         net (fo=4, routed)           0.182     0.346    dbn3/d2/Q1
    SLICE_X60Y54         FDRE                                         r  dbn3/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VM/money_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VM/money_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE                         0.000     0.000 r  VM/money_reg[2]/C
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VM/money_reg[2]/Q
                         net (fo=15, routed)          0.079     0.220    VM/money_reg[9]_0[1]
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  VM/money_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.347    VM/money_reg[1]_i_2_n_4
    SLICE_X63Y58         FDRE                                         r  VM/money_reg[3]/D
  -------------------------------------------------------------------    -------------------





