# Generated by Yosys 0.9+4081 (git sha1 4446cfa5, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)

.model usbf_top
.inputs clk_i rst_i wb_addr_i[0] wb_addr_i[1] wb_addr_i[2] wb_addr_i[3] wb_addr_i[4] wb_addr_i[5] wb_addr_i[6] wb_addr_i[7] wb_addr_i[8] wb_addr_i[9] wb_addr_i[10] wb_addr_i[11] wb_addr_i[12] wb_addr_i[13] wb_addr_i[14] wb_addr_i[15] wb_addr_i[16] wb_addr_i[17] wb_data_i[0] wb_data_i[1] wb_data_i[2] wb_data_i[3] wb_data_i[4] wb_data_i[5] wb_data_i[6] wb_data_i[7] wb_data_i[8] wb_data_i[9] wb_data_i[10] wb_data_i[11] wb_data_i[12] wb_data_i[13] wb_data_i[14] wb_data_i[15] wb_data_i[16] wb_data_i[17] wb_data_i[18] wb_data_i[19] wb_data_i[20] wb_data_i[21] wb_data_i[22] wb_data_i[23] wb_data_i[24] wb_data_i[25] wb_data_i[26] wb_data_i[27] wb_data_i[28] wb_data_i[29] wb_data_i[30] wb_data_i[31] wb_we_i wb_stb_i wb_cyc_i dma_ack_i[0] dma_ack_i[1] dma_ack_i[2] dma_ack_i[3] dma_ack_i[4] dma_ack_i[5] dma_ack_i[6] dma_ack_i[7] dma_ack_i[8] dma_ack_i[9] dma_ack_i[10] dma_ack_i[11] dma_ack_i[12] dma_ack_i[13] dma_ack_i[14] dma_ack_i[15] resume_req_i phy_clk_pad_i TxReady_pad_i RxValid_pad_i RxActive_pad_i RxError_pad_i DataIn_pad_i[0] DataIn_pad_i[1] DataIn_pad_i[2] DataIn_pad_i[3] DataIn_pad_i[4] DataIn_pad_i[5] DataIn_pad_i[6] DataIn_pad_i[7] LineState_pad_i[0] LineState_pad_i[1] usb_vbus_pad_i VStatus_pad_i[0] VStatus_pad_i[1] VStatus_pad_i[2] VStatus_pad_i[3] VStatus_pad_i[4] VStatus_pad_i[5] VStatus_pad_i[6] VStatus_pad_i[7] sram_data_i[0] sram_data_i[1] sram_data_i[2] sram_data_i[3] sram_data_i[4] sram_data_i[5] sram_data_i[6] sram_data_i[7] sram_data_i[8] sram_data_i[9] sram_data_i[10] sram_data_i[11] sram_data_i[12] sram_data_i[13] sram_data_i[14] sram_data_i[15] sram_data_i[16] sram_data_i[17] sram_data_i[18] sram_data_i[19] sram_data_i[20] sram_data_i[21] sram_data_i[22] sram_data_i[23] sram_data_i[24] sram_data_i[25] sram_data_i[26] sram_data_i[27] sram_data_i[28] sram_data_i[29] sram_data_i[30] sram_data_i[31]
.outputs wb_data_o[0] wb_data_o[1] wb_data_o[2] wb_data_o[3] wb_data_o[4] wb_data_o[5] wb_data_o[6] wb_data_o[7] wb_data_o[8] wb_data_o[9] wb_data_o[10] wb_data_o[11] wb_data_o[12] wb_data_o[13] wb_data_o[14] wb_data_o[15] wb_data_o[16] wb_data_o[17] wb_data_o[18] wb_data_o[19] wb_data_o[20] wb_data_o[21] wb_data_o[22] wb_data_o[23] wb_data_o[24] wb_data_o[25] wb_data_o[26] wb_data_o[27] wb_data_o[28] wb_data_o[29] wb_data_o[30] wb_data_o[31] wb_ack_o inta_o intb_o dma_req_o[0] dma_req_o[1] dma_req_o[2] dma_req_o[3] dma_req_o[4] dma_req_o[5] dma_req_o[6] dma_req_o[7] dma_req_o[8] dma_req_o[9] dma_req_o[10] dma_req_o[11] dma_req_o[12] dma_req_o[13] dma_req_o[14] dma_req_o[15] susp_o phy_rst_pad_o DataOut_pad_o[0] DataOut_pad_o[1] DataOut_pad_o[2] DataOut_pad_o[3] DataOut_pad_o[4] DataOut_pad_o[5] DataOut_pad_o[6] DataOut_pad_o[7] TxValid_pad_o XcvSelect_pad_o TermSel_pad_o SuspendM_pad_o OpMode_pad_o[0] OpMode_pad_o[1] VControl_Load_pad_o VControl_pad_o[0] VControl_pad_o[1] VControl_pad_o[2] VControl_pad_o[3] sram_adr_o[0] sram_adr_o[1] sram_adr_o[2] sram_adr_o[3] sram_adr_o[4] sram_adr_o[5] sram_adr_o[6] sram_adr_o[7] sram_adr_o[8] sram_adr_o[9] sram_adr_o[10] sram_adr_o[11] sram_adr_o[12] sram_adr_o[13] sram_adr_o[14] sram_data_o[0] sram_data_o[1] sram_data_o[2] sram_data_o[3] sram_data_o[4] sram_data_o[5] sram_data_o[6] sram_data_o[7] sram_data_o[8] sram_data_o[9] sram_data_o[10] sram_data_o[11] sram_data_o[12] sram_data_o[13] sram_data_o[14] sram_data_o[15] sram_data_o[16] sram_data_o[17] sram_data_o[18] sram_data_o[19] sram_data_o[20] sram_data_o[21] sram_data_o[22] sram_data_o[23] sram_data_o[24] sram_data_o[25] sram_data_o[26] sram_data_o[27] sram_data_o[28] sram_data_o[29] sram_data_o[30] sram_data_o[31] sram_re_o sram_we_o
.names $false
.names $true
1
.names $undef
.names $abc$35104$new_n2968_ u1.u0.pid[0] u1.pid_PING
10 1
.names u1.u0.pid[2] u1.u0.pid[1] u1.u0.pid[3] $abc$35104$new_n2968_
100 1
.names u1.token_valid $abc$35104$new_n2970_ u1.crc5_err
10 1
.names $abc$35104$new_n2971_ $abc$35104$new_n2980_ $abc$35104$new_n2978_ $abc$35104$new_n2975_ $abc$35104$new_n2970_
1010 1
1100 1
.names $abc$35104$new_n2972_ u1.u0.token1[6] u1.ep_sel[2] $abc$35104$new_n2974_ $abc$35104$new_n2971_
1000 1
1011 1
1101 1
1110 1
.names u1.u0.token1[7] u1.frame_no[5] u1.frame_no[4] $abc$35104$new_n2973_ $abc$35104$new_n2972_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.ep_sel[3] u1.ep_sel[0] u1.frame_no[1] u1.frame_no[0] $abc$35104$new_n2973_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.frame_no[6] u1.frame_no[4] u1.frame_no[3] u1.frame_no[0] $abc$35104$new_n2974_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.frame_no[3] $abc$35104$new_n2978_ $abc$35104$new_n2979_ $abc$35104$new_n2976_ $abc$35104$new_n2975_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1101 1
1110 1
1111 1
.names u1.ep_sel[3] u1.ep_sel[0] $abc$35104$new_n2977_ $abc$35104$new_n2976_
000 1
011 1
101 1
110 1
.names u1.u0.token1[5] u1.ep_sel[1] u1.frame_no[4] $abc$35104$new_n2977_
001 1
010 1
100 1
111 1
.names u1.frame_no[2] u1.frame_no[1] u1.frame_no[0] $abc$35104$new_n2978_
000 1
011 1
101 1
110 1
.names u1.u0.token1[4] u1.ep_sel[2] u1.ep_sel[0] u1.frame_no[6] $abc$35104$new_n2979_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u0.token1[3] u1.ep_sel[1] u1.frame_no[6] u1.frame_no[5] $abc$35104$new_n2980_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.token_valid $abc$35104$new_n2970_ $abc$35104$new_n2982_
11 1
.names u1.frame_no[3] u1.fa[3] u1.frame_no[0] u1.fa[0] $abc$35104$new_n2989_
0000 1
0011 1
1100 1
1111 1
.names u1.u0.pid[3] u1.u0.pid[1] u1.u0.pid[2] u0.mode_hs $abc$35104$new_n2990_
0000 1
0001 1
0011 1
.names u4.u3.dma_out_cnt[0] u4.u3.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8030.Y[0]
01 1
10 1
.names u4.u3.dma_out_cnt[0] $abc$35104$new_n2993_ $auto$alumacc.cc:485:replace_alu$8024.Y[0]
00 1
11 1
.names u4.ep3_csr[2] u4.u3.dma_ack_i $abc$35104$new_n2993_
00 1
.names u4.u0.dma_out_cnt[0] u4.u0.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7976.Y[0]
01 1
10 1
.names u4.u0.dma_out_cnt[0] $abc$35104$new_n2996_ $auto$alumacc.cc:485:replace_alu$7970.Y[0]
00 1
11 1
.names u4.u0.dma_ack_i u4.ep0_csr[2] $abc$35104$new_n2996_
00 1
.names u4.u1.dma_out_cnt[0] u4.u1.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7994.Y[0]
01 1
10 1
.names u4.u1.dma_out_cnt[0] $abc$35104$new_n2999_ $auto$alumacc.cc:485:replace_alu$7988.Y[0]
00 1
11 1
.names u4.u1.dma_ack_i u4.ep1_csr[2] $abc$35104$new_n2999_
00 1
.names u4.u2.dma_out_cnt[0] $abc$35104$new_n3001_ $auto$alumacc.cc:485:replace_alu$8006.Y[0]
00 1
11 1
.names u4.ep2_csr[2] u4.u2.dma_ack_i $abc$35104$new_n3001_
00 1
.names u4.u2.dma_out_cnt[0] u4.u2.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8012.Y[0]
01 1
10 1
.names u1.u0.state[1] u0.rx_active u0.rx_err u1.rx_data_done
100 1
101 1
111 1
.names u1.u1.send_zero_length_r u1.u2.send_data_r u1.send_data
01 1
10 1
11 1
.names u1.u3.new_sizeb[0] $abc$35104$new_n3006_ $auto$alumacc.cc:485:replace_alu$7961.Y[0]
00 1
11 1
.names $abc$35104$new_n3007_ u1.buf0[17] u1.buf1[17] $abc$35104$new_n3006_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3008_ u1.u3.in_token $abc$35104$new_n3009_ $abc$35104$new_n3007_
000 1
010 1
100 1
101 1
.names u1.csr[26] u1.csr[27] $abc$35104$new_n3008_
00 1
.names u1.csr[15] u1.u3.buf1_na u1.u3.buf0_na u1.csr[30] $abc$35104$new_n3009_
0001 1
0010 1
0011 1
.names u1.u3.new_sizeb[0] $abc$35104$new_n3007_ u1.buf0[17] u1.buf1[17] $abc$35104$new_n3010_
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3012_ rst_i $abc$35104$new_n3014_ u1.u2.state[0] $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.state[3] $abc$35104$new_n3013_ u1.u2.mack_r $abc$35104$new_n3012_
110 1
.names rst_i u1.abort $abc$35104$new_n3013_
10 1
.names u1.u2.tx_dma_en_r u1.abort u1.u1.send_zero_length_r $abc$35104$new_n3014_
100 1
.names $abc$35104$new_n3020_ $abc$35104$new_n3016_ $abc$35104$new_n3019_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[2]
000 1
001 1
010 1
011 1
111 1
.names u1.u2.adr_cb[0] u1.u2.adr_cb[1] $abc$35104$new_n3017_ $abc$35104$new_n3016_
111 1
.names $abc$35104$new_n3018_ u0.tx_ready u1.u1.tx_valid_r u1.u1.state[0] $abc$35104$new_n3017_
1110 1
.names u1.u1.state[2] u1.u1.state[3] u1.u1.state[1] $abc$35104$new_n3018_
000 1
.names u1.u2.state[1] $abc$35104$new_n3013_ u1.u2.sizd_is_zero $abc$35104$new_n3019_
110 1
.names $abc$35104$new_n3013_ u1.u2.mack_r u1.u2.state[3] u1.u2.state[2] $abc$35104$new_n3020_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names u4.u3.ep_match_r $abc$35104$new_n3022_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7133
10 1
.names u1.u3.rx_ack_to u1.u3.state[7] u1.u3.state[6] u1.u3.tx_data_to $abc$35104$new_n3022_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3019_ $abc$35104$new_n3016_ u1.u2.state[2] $abc$35104$new_n3024_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[1]
0011 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names u1.u2.mack_r $abc$35104$new_n3013_ $abc$35104$new_n3024_
11 1
.names $abc$35104$new_n3026_ u1.u3.state[4] u1.u3.state[3] u1.u3.state[0] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6323
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3027_ $abc$35104$new_n3028_ u1.u3.state[6] $abc$35104$new_n3026_
110 1
.names u1.u3.state[9] u1.u3.uc_stat_set_d $abc$35104$new_n3027_
00 1
.names u1.u3.state[8] u1.u3.state[5] u1.u3.state[7] $abc$35104$new_n3028_
000 1
.names rst_i u4.u3.int_re $abc$27891$auto$opt_dff.cc:276:combine_resets$7130
00 1
01 1
11 1
.names $abc$35104$new_n3036_ $abc$35104$new_n3034_ $abc$35104$new_n3031_ u4.u3.we2
111 1
.names wb_we_i u5.wb_req_s1 $abc$35104$new_n3032_ wb_addr_i[17] $abc$35104$new_n3031_
1110 1
.names $abc$35104$new_n3033_ u5.state[1] u5.state[2] $abc$35104$new_n3032_
100 1
.names u5.state[5] u5.state[3] u5.state[4] $abc$35104$new_n3033_
000 1
.names wb_addr_i[5] wb_addr_i[4] $abc$35104$new_n3035_ wb_addr_i[8] $abc$35104$new_n3034_
1110 1
.names wb_addr_i[6] wb_addr_i[7] $abc$35104$new_n3035_
10 1
.names wb_addr_i[3] wb_addr_i[2] $abc$35104$new_n3036_
10 1
.names u4.u3.we2 u4.u3.ep_match_r $abc$35104$new_n3038_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119
010 1
100 1
101 1
110 1
111 1
.names u1.buf0_set u1.buf0_rl $abc$35104$new_n3038_
00 1
.names rst_i usb_vbus_pad_i $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0]
00 1
01 1
11 1
.names u0.u0.line_state_r[0] u0.u0.line_state_r[1] u0.u0.ls_se0
00 1
.names u0.u0.line_state_r[0] u0.u0.line_state_r[1] u0.u0.ls_j
10 1
.names u0.u0.line_state_r[1] u0.u0.line_state_r[0] u0.u0.ls_k
10 1
.names $abc$35104$new_n3050_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3044_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[12]
000 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3045_ $abc$35104$new_n3048_ u0.u0.state[14] $abc$35104$new_n3044_
000 1
001 1
010 1
.names $abc$35104$new_n3047_ $abc$35104$new_n3046_ $abc$35104$new_n3045_
11 1
.names u0.u0.ls_j_r u0.u0.ls_j $abc$35104$new_n3046_
11 1
.names u0.u0.state[13] u0.u0.T2_gt_100_uS $abc$35104$new_n3047_
11 1
.names u0.u0.T1_gt_3_0_mS u0.mode_hs $abc$35104$new_n3049_ $abc$35104$new_n3048_
100 1
.names u0.u0.T1_gt_2_5_uS u0.u0.T1_st_3_0_mS u0.u0.idle_long u0.mode_hs $abc$35104$new_n3049_
1100 1
.names u0.u0.state[12] $abc$35104$new_n3051_ u0.u0.T1_gt_5_0_mS u0.u0.resume_req_s $abc$35104$new_n3050_
1100 1
1101 1
1110 1
.names $abc$35104$new_n3053_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3052_ u0.u0.T1_gt_2_5_uS $abc$35104$new_n3051_
0000 1
0001 1
0010 1
.names u0.u0.ls_se0_r u0.u0.ls_se0 $abc$35104$new_n3052_
11 1
.names u0.u0.ls_k_r u0.u0.ls_k $abc$35104$new_n3053_
11 1
.names $abc$35104$new_n3055_ $abc$35104$new_n3057_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[13]
010 1
100 1
101 1
110 1
111 1
.names u0.u0.state[13] $abc$35104$new_n3056_ u0.u0.T2_gt_100_uS $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3055_
1000 1
1100 1
1101 1
1110 1
1111 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3052_ $abc$35104$new_n3046_ $abc$35104$new_n3056_
000 1
.names u0.u0.state[14] u0.u0.T1_gt_3_0_mS u0.mode_hs $abc$35104$new_n3057_
111 1
.names TxReady_pad_i $abc$27891$flatten\u1.\u1.$0\tx_first_r[0:0] u1.u1.tx_first_r $abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
010 1
100 1
101 1
110 1
111 1
.names u1.send_token u1.send_data $abc$27891$flatten\u1.\u1.$0\tx_first_r[0:0]
01 1
10 1
11 1
.names $abc$35104$new_n3061_ $abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y $abc$27891$auto$opt_dff.cc:276:combine_resets$8102
00 1
01 1
10 1
.names u1.u1.send_token_r u1.send_token $abc$35104$new_n3061_
00 1
.names rst_i suspend_clr_wr $abc$27891$auto$opt_dff.cc:276:combine_resets$7101
00 1
01 1
11 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3064_ u0.u0.state[12] $abc$35104$new_n3053_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[11]
0000 1
0001 1
0010 1
0011 1
0111 1
.names u0.u0.state[11] u0.u0.ls_se0 u0.u0.T2_gt_1_0_mS u0.u0.state[8] $abc$35104$new_n3064_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n3066_ $abc$35104$new_n3110_ $abc$35104$new_n3108_ $abc$35104$new_n3105_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7495
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3067_ $abc$35104$new_n3102_ $abc$35104$new_n3103_ $abc$35104$new_n3095_ $abc$35104$new_n3066_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n3093_ $abc$35104$new_n3088_ $abc$35104$new_n3079_ $abc$35104$new_n3068_ $abc$35104$new_n3067_
1111 1
.names $abc$35104$new_n3077_ $abc$35104$new_n3074_ $abc$35104$new_n3069_ $abc$35104$new_n3068_
000 1
.names $abc$35104$new_n3073_ $abc$35104$new_n3072_ $abc$35104$new_n3070_ $abc$35104$new_n3069_
111 1
.names u1.csr[12] u1.csr[11] u0.mode_hs $abc$35104$new_n3071_ $abc$35104$new_n3070_
1111 1
.names u1.csr[26] u1.csr[27] $abc$35104$new_n3071_
10 1
.names u1.csr[25] u1.csr[29] $abc$35104$new_n3072_
00 1
.names u1.csr[24] u1.csr[28] $abc$35104$new_n3073_
10 1
.names $abc$35104$new_n3075_ u1.csr[26] $abc$35104$new_n3073_ u1.csr[25] $abc$35104$new_n3074_
1110 1
.names $abc$35104$new_n3076_ u1.csr[27] $abc$35104$new_n3075_
10 1
.names u1.csr[12] u0.mode_hs u1.csr[11] $abc$35104$new_n3076_
110 1
.names u1.csr[24] u1.csr[28] $abc$35104$new_n3078_ $abc$35104$new_n3077_
000 1
.names u1.csr[26] u1.csr[27] $abc$35104$new_n3078_
00 1
11 1
.names $abc$35104$new_n3008_ $abc$35104$new_n3086_ $abc$35104$new_n3082_ $abc$35104$new_n3080_ $abc$35104$new_n3079_
0000 1
.names $abc$35104$new_n3070_ u1.csr[29] $abc$35104$new_n3081_ u1.csr[28] $abc$35104$new_n3080_
1110 1
.names u1.csr[24] u1.csr[25] $abc$35104$new_n3081_
10 1
.names $abc$35104$new_n3072_ $abc$35104$new_n3085_ $abc$35104$new_n3083_ $abc$35104$new_n3082_
111 1
.names u1.csr[12] u1.csr[11] u0.mode_hs $abc$35104$new_n3084_ $abc$35104$new_n3083_
1111 1
.names u1.csr[27] u1.csr[26] $abc$35104$new_n3084_
10 1
.names u1.csr[24] u1.csr[28] $abc$35104$new_n3085_
11 1
.names u1.csr[24] $abc$35104$new_n3087_ $abc$35104$new_n3086_
11 1
.names $abc$35104$new_n3084_ $abc$35104$new_n3076_ u1.csr[25] $abc$35104$new_n3087_
110 1
.names $abc$35104$new_n3092_ $abc$35104$new_n3089_ $abc$35104$new_n3088_
11 1
.names $abc$35104$new_n3090_ $abc$35104$new_n3075_ $abc$35104$new_n3081_ $abc$35104$new_n3091_ $abc$35104$new_n3089_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3085_ u1.csr[26] u1.csr[25] $abc$35104$new_n3090_
110 1
.names $abc$35104$new_n3071_ u0.mode_hs u1.csr[12] $abc$35104$new_n3091_
100 1
101 1
110 1
.names $abc$35104$new_n3083_ $abc$35104$new_n3073_ u1.csr[25] $abc$35104$new_n3092_
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names $abc$35104$new_n3078_ u1.csr[24] $abc$35104$new_n3094_ $abc$35104$new_n3093_
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3081_ $abc$35104$new_n3084_ u0.mode_hs u1.csr[12] $abc$35104$new_n3094_
1100 1
1101 1
1110 1
.names $abc$35104$new_n3101_ $abc$35104$new_n3096_ $abc$35104$new_n3095_
00 1
.names $abc$35104$new_n3099_ $abc$35104$new_n3097_ $abc$35104$new_n3100_ u1.csr[29] $abc$35104$new_n3096_
0000 1
0001 1
0010 1
0011 1
0110 1
.names u1.u3.setup_token $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 $abc$35104$new_n3097_
00 1
.names u1.csr[27] u1.u3.in_token u1.csr[26] $abc$27891$auto$opt_dff.cc:276:combine_resets$7512
000 1
100 1
101 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.u3.setup_token $abc$35104$new_n3100_ u1.csr[28] $abc$35104$new_n3099_
1001 1
1010 1
1011 1
.names u1.csr[26] u1.u3.out_token u1.csr[27] $abc$35104$new_n3100_
000 1
100 1
101 1
110 1
111 1
.names u1.csr[29] $abc$35104$new_n3100_ $abc$35104$new_n3097_ $abc$35104$new_n3101_
111 1
.names $abc$35104$new_n3072_ $abc$35104$new_n3085_ $abc$35104$new_n3070_ $abc$35104$new_n3102_
111 1
.names $abc$35104$new_n3008_ $abc$35104$new_n3104_ $abc$35104$new_n3103_
10 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.csr[28] u1.u3.setup_token $abc$35104$new_n3100_ $abc$35104$new_n3104_
1100 1
.names $abc$35104$new_n3082_ $abc$35104$new_n3106_ $abc$35104$new_n3105_
10 1
.names u1.u0.pid[2] $abc$35104$new_n3107_ u1.u0.pid[3] $abc$35104$new_n3106_
110 1
.names u1.u0.pid[0] u1.u0.pid[1] $abc$35104$new_n3107_
11 1
.names $abc$35104$new_n3086_ $abc$35104$new_n3109_ $abc$35104$new_n3092_ $abc$35104$new_n3106_ $abc$35104$new_n3108_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3107_ u1.u0.pid[3] u1.u0.pid[2] $abc$35104$new_n3109_
110 1
.names u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3107_ $abc$35104$new_n3110_
111 1
.names $abc$35104$new_n3112_ u0.u0.state[10] u0.u0.T2_wakeup $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[10]
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u0.u0.state[12] u0.u0.resume_req_s u0.u0.T1_gt_5_0_mS $abc$35104$new_n3051_ $abc$35104$new_n3112_
1111 1
.names $abc$35104$new_n3114_ u1.u0.pid[2] u1.u0.pid[3] u1.pid_OUT
100 1
.names u1.u0.pid[0] u1.u0.pid[1] $abc$35104$new_n3114_
10 1
.names u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3114_ u1.pid_SETUP
111 1
.names $abc$35104$new_n3114_ u1.u0.pid[2] u1.u0.pid[3] $abc$27891$flatten\u1.\u3.$logic_or$usbf_pe.v:561$1189_Y
100 1
111 1
.names $abc$35104$new_n3114_ u1.u0.pid[3] u1.u0.pid[2] u1.pid_IN
110 1
.names $abc$35104$new_n3114_ u1.u0.pid[3] u1.u0.pid[2] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7499
100 1
110 1
111 1
.names $abc$35104$new_n3120_ u1.u2.mack_r $abc$35104$new_n3121_ u1.u2.state[7] u1.u2.rd_first
1110 1
.names u1.u2.state[6] u1.u2.state[5] u1.u2.state[4] $abc$35104$new_n3120_
000 1
.names u1.u2.state[2] u1.u2.state[1] u1.u2.state[0] $abc$35104$new_n3121_
000 1
.names $abc$35104$new_n3128_ $abc$35104$new_n3123_ u1.u2.sizd_is_zero_d
11 1
.names $abc$35104$new_n3124_ u1.u2.sizd_c[10] u1.u2.sizd_c[9] $abc$35104$new_n3123_
100 1
.names $abc$35104$new_n3125_ u1.u2.sizd_c[8] $abc$35104$new_n3124_
10 1
.names $abc$35104$new_n3126_ u1.u2.sizd_c[0] $abc$35104$new_n3125_
10 1
.names $abc$35104$new_n3127_ u1.u2.sizd_c[7] u1.u2.sizd_c[6] u1.u2.sizd_c[5] $abc$35104$new_n3126_
1000 1
.names u1.u2.sizd_c[4] u1.u2.sizd_c[3] u1.u2.sizd_c[2] u1.u2.sizd_c[1] $abc$35104$new_n3127_
0000 1
.names u1.u2.sizd_c[12] u1.u2.sizd_c[13] u1.u2.sizd_c[11] $abc$35104$new_n3128_
000 1
.names $abc$35104$new_n3026_ u1.u3.state[2] u1.u3.state[4] u1.u3.state[3] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6317
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3131_ $abc$27891$auto$opt_reduce.cc:134:opt_mux$6317 u1.tx_dma_en
10 1
.names $abc$35104$new_n3139_ $abc$35104$new_n3132_ $abc$35104$new_n3138_ $abc$35104$new_n3131_
110 1
.names $abc$35104$new_n3133_ u1.pid_PING u0.mode_hs $abc$35104$new_n3132_
100 1
101 1
110 1
.names $abc$35104$new_n3135_ $abc$35104$new_n3134_ u1.u3.buf1_na u1.pid_OUT $abc$35104$new_n3133_
0000 1
0100 1
0101 1
0110 1
0111 1
.names u1.u3.buf1_na $abc$35104$new_n3008_ u1.u3.buf0_na u1.pid_IN $abc$35104$new_n3134_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1001 1
1100 1
.names $abc$35104$new_n3136_ $abc$35104$new_n3137_ $abc$35104$new_n3135_
10 1
.names u1.csr[15] u1.csr[27] u1.csr[26] $abc$35104$new_n3136_
101 1
110 1
111 1
.names u1.csr[26] u1.csr[27] u1.dma_out_buf_avail u1.dma_in_buf_sz1 $abc$35104$new_n3137_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.csr[27] u1.csr[26] u1.pid_IN $abc$35104$new_n3138_
000 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3140_ u1.csr[23] u1.csr[22] $abc$35104$new_n3139_
100 1
111 1
.names u1.u3.match_r $abc$35104$new_n2968_ u1.u0.pid[0] $abc$35104$new_n3140_
100 1
101 1
110 1
.names $abc$35104$new_n3142_ u1.u2.rd_first u1.u2.sizd_is_zero_d $abc$35104$new_n3017_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.tx_dma_en_r u1.tx_dma_en $abc$35104$new_n3142_
00 1
.names rst_i u1.u2.rx_dma_en_r $abc$27891$auto$opt_dff.cc:276:combine_resets$7525
00 1
01 1
11 1
.names u1.u2.dtmp_sel_r u1.u2.rx_data_valid_r u1.u2.adr_cb[0] u1.u2.adr_cb[1] $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.dtmp_sel_r u1.u2.rx_data_valid_r u1.u2.adr_cb[1] u1.u2.adr_cb[0] $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.dtmp_sel_r u1.u2.adr_cb[0] u1.u2.rx_data_valid_r u1.u2.adr_cb[1] $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.dtmp_sel_r u1.u2.adr_cb[1] u1.u2.rx_data_valid_r u1.u2.adr_cb[0] $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.rd_first $abc$35104$new_n3149_ u1.u2.sizd_is_zero_d $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7561
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names u1.u2.sizd_c[0] $abc$35104$new_n3150_ $abc$35104$new_n3126_ $abc$35104$new_n3017_ $abc$35104$new_n3149_
1111 1
.names $abc$35104$new_n3128_ u1.u2.sizd_c[10] u1.u2.sizd_c[9] u1.u2.sizd_c[8] $abc$35104$new_n3150_
1000 1
.names rst_i $abc$35104$new_n3152_ $abc$27891$auto$opt_dff.cc:276:combine_resets$7566
00 1
01 1
10 1
.names u0.tx_ready u1.u1.state[3] u1.u1.state[2] $abc$35104$new_n3152_
000 1
010 1
100 1
101 1
.names u1.send_token u0.tx_ready $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7571
01 1
10 1
11 1
.names $abc$35104$new_n3155_ u1.u0.state[1] $abc$35104$new_n3107_ $abc$35104$new_n3156_ u1.u0.data_valid_d
1011 1
1100 1
1101 1
1110 1
1111 1
.names u0.rx_valid u0.rx_active u0.rx_err $abc$35104$new_n3155_
110 1
.names u1.u0.state[2] u1.u0.state[0] u1.u0.state[1] $abc$35104$new_n3156_
000 1
.names u1.rx_data_done u1.u0.data_valid_d $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7581
01 1
10 1
11 1
.names u1.u0.rxv1 u1.u0.data_valid_d $abc$27891$flatten\u1.\u0.$logic_and$usbf_pd.v:300$602_Y
11 1
.names u1.rx_data_done $abc$27891$flatten\u1.\u0.$logic_and$usbf_pd.v:300$602_Y $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7585
01 1
10 1
11 1
.names rst_i u1.clr_sof_time u1.frame_no_same $abc$27891$auto$opt_dff.cc:276:combine_resets$7597
000 1
001 1
010 1
011 1
110 1
.names rst_i u1.hms_clk u1.clr_sof_time $abc$27891$auto$opt_dff.cc:276:combine_resets$7605
000 1
001 1
010 1
011 1
101 1
110 1
111 1
.names u0.drive_k $abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639
01 1
10 1
11 1
.names u0.u0.line_state_r[0] u0.mode_hs u0.u0.line_state_r[1] u0.u0.ls_idle
010 1
100 1
.names rst_i u0.u0.ls_idle_r u0.u0.ls_idle $abc$27891$auto$opt_dff.cc:276:combine_resets$7622
000 1
001 1
010 1
011 1
100 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3166_ u0.u0.state[9] u0.u0.T2_gt_100_uS $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[9]
0010 1
0100 1
0101 1
0110 1
0111 1
.names u0.u0.state[11] u0.u0.ls_se0 $abc$35104$new_n3166_
11 1
.names u1.int_seqerr_set u4.u1.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7294
11 1
.names u4.u1.dma_ack_i u4.u1.ep_match_r $abc$35104$new_n3038_ u4.u1.set_r $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.int_upid_set u4.u1.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7291
11 1
.names u1.out_to_small u4.u1.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7297
11 1
.names u4.u1.ep_match_r $abc$35104$new_n3172_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7288
11 1
.names $abc$35104$new_n3007_ u1.u3.buffer_done u1.u3.buf1_not_aloc $abc$27891$auto$opt_reduce.cc:134:opt_mux$6323 $abc$35104$new_n3172_
1100 1
.names u4.u1.ep_match_r $abc$35104$new_n3174_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7285
11 1
.names u1.u3.buffer_done u1.u3.buf0_not_aloc $abc$35104$new_n3007_ $abc$27891$auto$opt_reduce.cc:134:opt_mux$6323 $abc$35104$new_n3174_
1000 1
.names u4.u1.r1 u4.u1.r2 $abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:462$932_Y
10 1
.names $abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:462$932_Y $abc$35104$new_n3178_ $abc$35104$new_n3177_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7313
010 1
100 1
101 1
110 1
111 1
.names u4.u1.dma_req_in_hold u4.u1.dma_req_in_hold2 u4.ep1_csr[27] u4.ep1_csr[26] $abc$35104$new_n3177_
1100 1
1101 1
1111 1
.names dma_ack_i[1] u4.ep1_csr[27] u4.u1.dma_req_out_hold u4.ep1_csr[26] $abc$35104$new_n3178_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u4.u1.r4 u4.u1.r1 $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7317
01 1
10 1
11 1
.names u4.u1.dma_ack_clr1 dma_ack_i[1] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7321
01 1
10 1
11 1
.names $abc$35104$new_n3183_ $abc$35104$new_n3182_ $abc$35104$new_n3031_ u4.u0.we0
111 1
.names $abc$35104$new_n3035_ wb_addr_i[5] wb_addr_i[4] wb_addr_i[8] $abc$35104$new_n3182_
1000 1
.names wb_addr_i[2] wb_addr_i[3] $abc$35104$new_n3183_
00 1
.names u4.u0.we0 u4.u0.ots_stop u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7326
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3036_ $abc$35104$new_n3182_ $abc$35104$new_n3031_ u4.u0.we2
111 1
.names u4.u0.we2 u4.u0.ep_match_r $abc$35104$new_n3038_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3188_ u4.u0.ep_match_r u1.buf1_set u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3189_ $abc$35104$new_n3182_ $abc$35104$new_n3031_ $abc$35104$new_n3188_
111 1
.names wb_addr_i[2] wb_addr_i[3] $abc$35104$new_n3189_
11 1
.names rst_i u4.u0.int_re $abc$27891$auto$opt_dff.cc:276:combine_resets$7349
00 1
01 1
11 1
.names u4.u0.ep_match_r $abc$35104$new_n3022_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7352
10 1
.names u4.u0.ep_match_r $abc$35104$new_n3193_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7355
11 1
.names u1.rx_data_done $abc$35104$new_n3194_ $abc$35104$new_n3193_
10 1
.names $abc$35104$new_n3198_ $abc$35104$new_n3197_ $abc$35104$new_n3196_ $abc$35104$new_n3195_ $abc$35104$new_n3194_
1111 1
.names u1.u0.crc16_sum[15] u1.u0.crc16_sum[14] u1.u0.crc16_sum[10] u1.u0.crc16_sum[11] $abc$35104$new_n3195_
1000 1
.names u1.u0.crc16_sum[12] u1.u0.crc16_sum[13] u1.u0.crc16_sum[8] u1.u0.crc16_sum[9] $abc$35104$new_n3196_
0000 1
.names u1.u0.crc16_out[14] u1.u0.crc16_sum[7] u1.u0.crc16_out[12] u1.u0.crc16_out[13] $abc$35104$new_n3197_
0000 1
.names u1.u0.crc16_out[11] u1.u0.crc16_out[10] u1.u0.crc16_sum[0] u1.u0.crc16_sum[1] $abc$35104$new_n3198_
1110 1
.names u4.u0.ep_match_r $abc$35104$new_n3174_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7358
11 1
.names u4.u0.ep_match_r $abc$35104$new_n3172_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7361
11 1
.names u4.u0.ep_match_r u1.int_upid_set $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7364
11 1
.names u4.u0.ep_match_r u1.int_seqerr_set $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7367
11 1
.names u4.u0.ep_match_r u1.out_to_small $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7370
11 1
.names u4.u0.dma_ack_i u4.u0.ep_match_r $abc$35104$new_n3038_ u4.u0.set_r $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u0.r1 u4.u0.r2 $abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:462$932_Y
10 1
.names $abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:462$932_Y $abc$35104$new_n3208_ $abc$35104$new_n3207_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7386
010 1
100 1
101 1
110 1
111 1
.names u4.u0.dma_req_in_hold u4.u0.dma_req_in_hold2 u4.ep0_csr[27] u4.ep0_csr[26] $abc$35104$new_n3207_
1100 1
1101 1
1111 1
.names dma_ack_i[0] u4.ep0_csr[27] u4.u0.dma_req_out_hold u4.ep0_csr[26] $abc$35104$new_n3208_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u4.u0.r4 u4.u0.r1 $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7390
01 1
10 1
11 1
.names u4.u0.dma_ack_clr1 dma_ack_i[0] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7394
01 1
10 1
11 1
.names $abc$35104$new_n3214_ $abc$35104$new_n3212_ $abc$35104$new_n3031_ $abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y
111 1
.names wb_addr_i[4] $abc$35104$new_n3213_ $abc$35104$new_n3212_
11 1
.names wb_addr_i[2] wb_addr_i[3] $abc$35104$new_n3213_
10 1
.names wb_addr_i[6] wb_addr_i[7] wb_addr_i[5] wb_addr_i[8] $abc$35104$new_n3214_
0000 1
.names VControl_Load_pad_o $abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7398
01 1
10 1
11 1
.names wb_addr_i[8] wb_addr_i[6] wb_addr_i[7] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408
000 1
001 1
010 1
011 1
100 1
.names $abc$35104$new_n3219_ $abc$35104$new_n3218_ u4.ep3_match
11 1
.names u1.ep_sel[0] u4.ep3_csr[18] u4.ep3_csr[19] u1.ep_sel[1] $abc$35104$new_n3218_
0000 1
0011 1
1100 1
1111 1
.names u4.ep3_csr[21] u1.ep_sel[3] u4.ep3_csr[20] u1.ep_sel[2] $abc$35104$new_n3219_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n3222_ $abc$35104$new_n3221_ u4.ep2_match
11 1
.names u1.ep_sel[0] u4.ep2_csr[18] u4.ep2_csr[19] u1.ep_sel[1] $abc$35104$new_n3221_
0000 1
0011 1
1100 1
1111 1
.names u4.ep2_csr[21] u1.ep_sel[3] u4.ep2_csr[20] u1.ep_sel[2] $abc$35104$new_n3222_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n3225_ $abc$35104$new_n3224_ u4.ep1_match
11 1
.names u1.ep_sel[0] u4.ep1_csr[18] u4.ep1_csr[19] u1.ep_sel[1] $abc$35104$new_n3224_
0000 1
0011 1
1100 1
1111 1
.names u4.ep1_csr[21] u1.ep_sel[3] u4.ep1_csr[20] u1.ep_sel[2] $abc$35104$new_n3225_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n3228_ $abc$35104$new_n3227_ u4.ep0_match
11 1
.names u1.ep_sel[0] u4.ep0_csr[18] u4.ep0_csr[19] u1.ep_sel[1] $abc$35104$new_n3227_
0000 1
0011 1
1100 1
1111 1
.names u4.ep0_csr[21] u1.ep_sel[3] u4.ep0_csr[20] u1.ep_sel[2] $abc$35104$new_n3228_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n3230_ u4.ep2_match u4.ep3_match $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414
000 1
001 1
010 1
011 1
101 1
110 1
111 1
.names u4.ep0_match u4.ep1_match $abc$35104$new_n3230_
00 1
.names rst_i u4.int_src_re $abc$27891$auto$opt_dff.cc:276:combine_resets$7432
00 1
01 1
11 1
.names u4.u0.dma_out_left[9] u4.u0.dma_out_left[10] u4.u0.dma_out_left[11] $abc$35104$new_n3233_ $abc$27891$auto$rtlil.cc:2151:ReduceOr$7793
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.ep0_csr[10] $abc$35104$new_n6264_ $abc$35104$new_n3245_ u4.u0.dma_out_left[8] $abc$35104$new_n3233_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1101 1
1111 1
.names u4.ep0_csr[4] u4.u0.dma_out_left[2] u4.ep0_csr[5] u4.u0.dma_out_left[3] $abc$35104$new_n3237_
0000 1
0011 1
1100 1
1111 1
.names u4.ep0_csr[2] u4.u0.dma_out_left[0] $abc$35104$new_n3240_
00 1
01 1
11 1
.names u4.ep0_csr[4] u4.ep0_csr[5] u4.u0.dma_out_left[2] u4.u0.dma_out_left[3] $abc$35104$new_n3241_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u4.ep0_csr[9] u4.u0.dma_out_left[7] u4.ep0_csr[8] u4.u0.dma_out_left[6] $abc$35104$new_n3242_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.ep0_csr[7] u4.u0.dma_out_left[5] u4.ep0_csr[6] u4.u0.dma_out_left[4] $abc$35104$new_n3243_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u0.dma_out_left[6] u4.ep0_csr[8] u4.u0.dma_out_left[5] u4.ep0_csr[7] $abc$35104$new_n3244_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u0.dma_out_left[7] u4.ep0_csr[9] $abc$35104$new_n3245_
10 1
.names u1.buf0[0] u1.buf0[1] $abc$35104$new_n3251_ $abc$35104$new_n3247_ $abc$27891$flatten\u1.\u3.$0\buf0_not_aloc[0:0]
1111 1
.names $abc$35104$new_n3250_ $abc$35104$new_n3249_ $abc$35104$new_n3248_ $abc$35104$new_n3247_
111 1
.names u1.buf0[16] u1.buf0[14] u1.buf0[15] $abc$35104$new_n3248_
111 1
.names u1.buf0[12] u1.buf0[13] u1.buf0[10] u1.buf0[11] $abc$35104$new_n3249_
1111 1
.names u1.buf0[8] u1.buf0[9] u1.buf0[6] u1.buf0[7] $abc$35104$new_n3250_
1111 1
.names u1.buf0[4] u1.buf0[5] u1.buf0[2] u1.buf0[3] $abc$35104$new_n3251_
1111 1
.names u1.buf1[0] u1.buf1[1] $abc$35104$new_n3257_ $abc$35104$new_n3253_ $abc$27891$flatten\u1.\u3.$0\buf1_not_aloc[0:0]
1111 1
.names $abc$35104$new_n3256_ $abc$35104$new_n3255_ $abc$35104$new_n3254_ $abc$35104$new_n3253_
111 1
.names u1.buf1[16] u1.buf1[14] u1.buf1[15] $abc$35104$new_n3254_
111 1
.names u1.buf1[12] u1.buf1[13] u1.buf1[10] u1.buf1[11] $abc$35104$new_n3255_
1111 1
.names u1.buf1[8] u1.buf1[9] u1.buf1[6] u1.buf1[7] $abc$35104$new_n3256_
1111 1
.names u1.buf1[4] u1.buf1[5] u1.buf1[2] u1.buf1[3] $abc$35104$new_n3257_
1111 1
.names $abc$35104$new_n3259_ u1.u1.state[0] u1.send_data $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[0]
000 1
001 1
010 1
011 1
110 1
.names rst_i u0.tx_ready u1.u1.state[2] $abc$35104$new_n3259_
100 1
101 1
110 1
.names rst_i $abc$35104$new_n3262_ u1.u1.state[4] $abc$35104$new_n3261_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[4]
1010 1
1100 1
1101 1
1110 1
1111 1
.names u0.tx_ready u1.u1.tx_valid_r u1.send_data $abc$35104$new_n3261_
110 1
.names u1.u1.state[0] u1.u2.send_data_r u1.u1.send_zero_length_r $abc$35104$new_n3262_
110 1
.names rst_i $abc$35104$new_n3264_ u1.u1.state[4] $abc$35104$new_n3261_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[3]
1000 1
1001 1
1010 1
1011 1
1111 1
.names u1.u1.state[1] u0.tx_ready u1.u1.state[3] $abc$35104$new_n3264_
000 1
010 1
011 1
.names $abc$35104$new_n3268_ $abc$35104$new_n3266_ u0.u0.state[0] u0.u0.state[1] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6315
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3267_ u0.u0.state[13] u0.u0.state[14] $abc$35104$new_n3266_
100 1
.names u0.u0.state[9] u0.u0.state[10] u0.u0.state[11] u0.u0.state[12] $abc$35104$new_n3267_
0000 1
.names $abc$35104$new_n3270_ $abc$35104$new_n3269_ u0.u0.state[7] u0.u0.state[5] $abc$35104$new_n3268_
1100 1
.names u0.u0.state[6] u0.u0.state[8] $abc$35104$new_n3269_
00 1
.names u0.u0.state[3] u0.u0.state[4] $abc$35104$new_n3270_
00 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3272_ u0.u0.state[6] u0.u0.T2_gt_1_0_mS $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[6]
0000 1
0001 1
0010 1
0011 1
0110 1
.names $abc$35104$new_n3273_ $abc$35104$new_n3049_ u0.u0.state[14] $abc$35104$new_n3272_
100 1
101 1
110 1
.names $abc$35104$new_n3052_ $abc$35104$new_n3047_ u0.u0.state[12] u0.u0.T1_gt_2_5_uS $abc$35104$new_n3273_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names rst_i $abc$35104$new_n3152_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[2]
10 1
.names $abc$35104$new_n3276_ u4.u3.ep_match_r u1.buf1_set u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3189_ $abc$35104$new_n3034_ $abc$35104$new_n3031_ $abc$35104$new_n3276_
111 1
.names $abc$35104$new_n3155_ $abc$35104$new_n2968_ $abc$35104$new_n3114_ $abc$35104$new_n3279_
101 1
110 1
111 1
.names $abc$35104$new_n3291_ u4.ep1_csr[10] u4.u1.dma_out_left[8] $abc$35104$new_n6269_ $abc$27891$auto$rtlil.cc:2151:ReduceOr$7765
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names u4.u1.dma_out_left[5] u4.ep1_csr[7] $abc$35104$new_n3286_ $abc$35104$new_n3285_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_left[4] u4.ep1_csr[6] $abc$35104$new_n3287_ $abc$35104$new_n3286_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_left[3] u4.ep1_csr[5] $abc$35104$new_n3288_ $abc$35104$new_n3287_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_left[2] u4.ep1_csr[4] $abc$35104$new_n3289_ $abc$35104$new_n3288_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[2] u4.ep1_csr[3] u4.u1.dma_out_left[0] u4.u1.dma_out_left[1] $abc$35104$new_n3289_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u4.u1.dma_out_left[9] u4.u1.dma_out_left[10] u4.u1.dma_out_left[11] $abc$35104$new_n3291_
000 1
.names rst_i u0.rx_active $abc$35104$new_n3293_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[3]
110 1
.names u1.u0.state[3] $abc$35104$new_n3294_ u0.rx_valid u1.u0.state[0] $abc$35104$new_n3293_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names u0.rx_valid u0.rx_err $abc$35104$new_n2968_ u1.u0.pid[0] $abc$35104$new_n3294_
1001 1
1010 1
1011 1
.names $abc$35104$new_n3297_ $abc$35104$new_n3296_ u1.pid_cs_err
00 1
01 1
10 1
.names u1.u0.pid[7] u1.u0.pid[6] u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3296_
0011 1
0101 1
1010 1
1100 1
.names u1.u0.pid[5] u1.u0.pid[4] u1.u0.pid[0] u1.u0.pid[1] $abc$35104$new_n3297_
0011 1
0101 1
1010 1
1100 1
.names rst_i $abc$35104$new_n3299_ u1.u0.state[3] $abc$35104$new_n3279_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[2]
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u0.state[2] u0.rx_active u0.rx_err u0.rx_valid $abc$35104$new_n3299_
1100 1
1110 1
1111 1
.names $abc$35104$new_n3267_ $abc$35104$new_n3301_ $abc$27891$auto$opt_reduce.cc:134:opt_mux$6281
00 1
01 1
10 1
.names $abc$35104$new_n3302_ $abc$35104$new_n3268_ $abc$35104$new_n3301_
11 1
.names u0.u0.state[2] u0.u0.state[1] u0.u0.state[13] u0.u0.state[14] $abc$35104$new_n3302_
0000 1
.names u0.u0.state[6] u0.u0.state[0] u0.u0.state[1] u0.u0.mode_set_fs
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3120_ $abc$35104$new_n3121_ u1.u2.state[3] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6247
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names $abc$35104$new_n3306_ $abc$35104$new_n3266_ u0.u0.state[7] u0.u0.state[8] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6235
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u0.u0.state[2] u0.u0.state[3] u0.u0.state[4] u0.u0.mode_set_fs $abc$35104$new_n3306_
0000 1
.names $abc$35104$new_n3308_ u1.u0.state[1] u0.rx_active rst_i $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[1]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u0.state[3] rst_i $abc$35104$new_n3155_ $abc$35104$new_n3107_ $abc$35104$new_n3308_
1111 1
.names u4.u3.dma_out_left[9] u4.u3.dma_out_left[10] u4.u3.dma_out_left[11] $abc$35104$new_n3324_
000 1
.names $abc$35104$new_n3326_ u4.ep2_csr[10] u4.u2.dma_out_left[8] $abc$35104$new_n3334_ $abc$27891$auto$rtlil.cc:2151:ReduceOr$7731
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u4.u2.dma_out_left[10] u4.u2.dma_out_left[11] u4.u2.dma_out_left[9] $abc$35104$new_n3327_ $abc$35104$new_n3326_
0000 1
.names $abc$35104$new_n3333_ $abc$35104$new_n3332_ $abc$35104$new_n3331_ $abc$35104$new_n3328_ $abc$35104$new_n3327_
1111 1
.names $abc$35104$new_n3330_ $abc$35104$new_n3329_ u4.ep2_csr[10] u4.u2.dma_out_left[8] $abc$35104$new_n3328_
1100 1
1111 1
.names u4.u2.dma_out_left[0] u4.ep2_csr[2] u4.u2.dma_out_left[1] u4.ep2_csr[3] $abc$35104$new_n3329_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.ep2_csr[2] u4.u2.dma_out_left[0] u4.ep2_csr[3] u4.u2.dma_out_left[1] $abc$35104$new_n3330_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.ep2_csr[6] u4.u2.dma_out_left[4] u4.ep2_csr[7] u4.u2.dma_out_left[5] $abc$35104$new_n3331_
0000 1
0011 1
1100 1
1111 1
.names u4.ep2_csr[4] u4.u2.dma_out_left[2] u4.ep2_csr[5] u4.u2.dma_out_left[3] $abc$35104$new_n3332_
0000 1
0011 1
1100 1
1111 1
.names u4.ep2_csr[8] u4.u2.dma_out_left[6] u4.ep2_csr[9] u4.u2.dma_out_left[7] $abc$35104$new_n3333_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n3339_ $abc$35104$new_n3333_ $abc$35104$new_n3338_ $abc$35104$new_n3335_ $abc$35104$new_n3334_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n3331_ $abc$35104$new_n3337_ $abc$35104$new_n3332_ $abc$35104$new_n3336_ $abc$35104$new_n3335_
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3329_ u4.u2.dma_out_left[1] u4.ep2_csr[3] $abc$35104$new_n3336_
000 1
010 1
011 1
.names u4.ep2_csr[4] u4.ep2_csr[5] u4.u2.dma_out_left[2] u4.u2.dma_out_left[3] $abc$35104$new_n3337_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.ep2_csr[6] u4.ep2_csr[7] u4.u2.dma_out_left[4] u4.u2.dma_out_left[5] $abc$35104$new_n3338_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u4.ep2_csr[8] u4.ep2_csr[9] u4.u2.dma_out_left[6] u4.u2.dma_out_left[7] $abc$35104$new_n3339_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n3342_ $abc$35104$new_n3341_ u1.u3.state[8] u1.u3.state[7] $abc$27891$auto$opt_dff.cc:276:combine_resets$8038
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u1.u3.tx_data_to u1.abort $abc$35104$new_n3193_ $abc$35104$new_n3341_
000 1
.names $abc$35104$new_n3343_ $abc$35104$new_n3027_ u1.u3.state[5] u1.u3.state[4] $abc$35104$new_n3342_
1100 1
.names u1.u3.state[2] u1.u3.state[3] u1.u3.state[0] $abc$35104$new_n3343_
000 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3345_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[4]
00 1
.names $abc$35104$new_n3347_ $abc$35104$new_n3346_ u0.u0.T2_gt_1_0_mS u0.u0.state[5] $abc$35104$new_n3345_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3046_ u0.u0.state[3] u0.u0.chirp_cnt_is_6 $abc$35104$new_n3346_
110 1
.names $abc$35104$new_n3348_ $abc$35104$new_n3053_ $abc$35104$new_n3052_ $abc$35104$new_n3347_
100 1
.names u0.u0.state[4] u0.u0.chirp_cnt_is_6 $abc$35104$new_n3348_
10 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3350_ $abc$35104$new_n3352_ $abc$35104$new_n3049_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[14]
0000 1
0001 1
0010 1
0011 1
0110 1
.names $abc$35104$new_n3351_ u0.u0.state[1] $abc$35104$new_n3052_ u0.u0.state[2] $abc$35104$new_n3350_
1000 1
1001 1
1010 1
.names u0.u0.state[9] u0.u0.T2_gt_100_uS u0.u0.me_cnt_100_ms u0.u0.state[7] $abc$35104$new_n3351_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u0.u0.state[14] u0.u0.T1_gt_3_0_mS $abc$35104$new_n3352_
10 1
.names $abc$35104$new_n3183_ $abc$35104$new_n3034_ $abc$35104$new_n3031_ u4.u3.we0
111 1
.names u4.u3.we0 u4.u3.ots_stop u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7107
011 1
100 1
101 1
110 1
111 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3356_ u0.u0.state[8] u0.u0.T2_gt_1_0_mS $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[8]
0010 1
0100 1
0101 1
0110 1
0111 1
.names u0.u0.state[10] u0.u0.T2_wakeup $abc$35104$new_n3356_
11 1
.names u0.u0.T2_gt_1_0_mS $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] u0.u0.state[6] u0.u0.state[5] $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[5]
0001 1
0011 1
1010 1
1011 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] u0.u0.state[0] u0.u0.state[7] u0.u0.me_cnt_100_ms $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[7]
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$35104$new_n3360_ $abc$35104$new_n3056_ u0.u0.state[3] u0.u0.chirp_cnt_is_6 $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[3]
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3348_ $abc$35104$new_n3053_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3360_
110 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$35104$new_n3362_ u0.u0.state[2] $abc$35104$new_n3052_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[2]
0010 1
0100 1
0101 1
0110 1
0111 1
.names u0.u0.chirp_cnt_is_6 $abc$35104$new_n3270_ $abc$35104$new_n3362_
10 1
.names $abc$35104$new_n3364_ u1.u2.state[5] $abc$35104$new_n3013_ u1.u2.wr_last $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[4]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.state[4] rst_i u1.u2.mack_r $abc$35104$new_n3364_
110 1
.names $abc$35104$new_n3013_ $abc$35104$new_n3366_ u1.u2.rx_data_done_r2 u1.u2.state[6] $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[5]
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.state[5] u1.u2.wr_done u1.u2.wr_last $abc$35104$new_n3366_
100 1
.names $abc$35104$new_n3368_ u1.u2.state[7] $abc$35104$new_n3024_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[6]
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3013_ u1.u2.state[6] u1.u2.rx_data_done_r2 $abc$35104$new_n3368_
110 1
.names $abc$35104$new_n3370_ $abc$35104$new_n3371_ $abc$35104$new_n3014_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[7]
010 1
100 1
101 1
110 1
111 1
.names u1.u2.state[7] $abc$35104$new_n3013_ u1.u2.mack_r $abc$35104$new_n3370_
110 1
.names u1.u2.rx_dma_en_r u1.u2.state[0] rst_i u1.abort $abc$35104$new_n3371_
1110 1
.names $abc$35104$new_n3376_ $abc$35104$new_n3378_ $abc$35104$new_n3375_ $abc$35104$new_n3373_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.abort $abc$35104$new_n3374_ u1.u2.state[2] u1.u2.state[3] $abc$35104$new_n3373_
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u1.u2.state[7] u1.u2.state[6] u1.u2.state[5] $abc$35104$new_n3374_
000 1
.names u1.u2.state[0] $abc$35104$new_n3014_ u1.abort u1.u2.rx_dma_en_r $abc$35104$new_n3375_
1000 1
1010 1
1011 1
.names rst_i $abc$35104$new_n3377_ u1.u2.mack_r u1.u2.state[4] $abc$35104$new_n3376_
1000 1
1001 1
1010 1
.names u1.u2.state[1] u1.abort u1.u2.sizd_is_zero $abc$35104$new_n3377_
101 1
110 1
111 1
.names u1.u2.wr_done u1.u2.state[5] u1.u2.wr_last $abc$35104$new_n3378_
110 1
.names u4.u3.ep_match_r $abc$35104$new_n3193_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7136
11 1
.names $abc$35104$new_n3381_ $abc$35104$new_n3386_ $abc$35104$new_n3384_ $abc$35104$new_n3382_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[2]
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names rst_i u1.match_o $abc$35104$new_n3381_
10 1
.names $abc$35104$new_n3383_ u1.u3.state[7] u1.token_valid u1.u3.rx_ack_to $abc$35104$new_n3382_
1110 1
.names u1.u0.pid[1] u1.u0.pid[0] u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3383_
1000 1
.names $abc$35104$new_n3385_ u1.u3.pid_seq_err $abc$35104$new_n3384_
10 1
.names u1.u3.state[4] u1.u3.to_small u1.u3.to_large u1.abort $abc$35104$new_n3385_
1000 1
.names u1.u3.state[3] u1.u3.state[8] $abc$35104$new_n3081_ u1.idma_done $abc$35104$new_n3386_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names $abc$35104$new_n3388_ u1.rx_data_done $abc$35104$new_n3381_ $abc$35104$new_n3389_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[6]
0011 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names u1.u3.state[6] $abc$35104$new_n3341_ $abc$35104$new_n3381_ $abc$35104$new_n3388_
111 1
.names u1.u3.state[0] $abc$35104$new_n3132_ $abc$35104$new_n3139_ $abc$35104$new_n3390_ $abc$35104$new_n3389_
1110 1
.names u1.csr[26] $abc$27891$flatten\u1.\u3.$logic_or$usbf_pe.v:561$1189_Y u1.csr[27] $abc$35104$new_n3390_
000 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3381_ $abc$35104$new_n3392_ $abc$35104$new_n3393_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[7]
101 1
110 1
111 1
.names u1.idma_done u1.u3.state[8] $abc$35104$new_n3081_ $abc$35104$new_n3392_
110 1
.names u1.u3.state[7] u1.u3.rx_ack_to $abc$35104$new_n3383_ u1.token_valid $abc$35104$new_n3393_
1000 1
1001 1
1010 1
.names $abc$35104$new_n3381_ $abc$35104$new_n3395_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[8]
10 1
.names u1.u3.state[0] $abc$35104$new_n3131_ u1.u3.state[8] u1.idma_done $abc$35104$new_n3395_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
.names $abc$35104$new_n3381_ $abc$35104$new_n3397_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[9]
10 1
.names $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[1] u1.u3.state[0] $abc$35104$new_n3139_ $abc$35104$new_n3132_ $abc$35104$new_n3397_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names u1.csr[23] $abc$35104$new_n3140_ u1.u3.state[0] u1.csr[22] $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[1]
1110 1
.names $abc$35104$new_n3404_ $abc$35104$new_n3381_ $abc$35104$new_n3400_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[0]
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names u1.u3.state[0] $abc$35104$new_n3401_ $abc$35104$new_n3403_ $abc$35104$new_n3400_
100 1
110 1
111 1
.names $abc$35104$new_n3390_ $abc$35104$new_n3138_ $abc$35104$new_n3402_ $abc$35104$new_n3401_
111 1
.names $abc$35104$new_n3132_ u1.csr[22] u1.csr[23] $abc$35104$new_n3402_
100 1
110 1
111 1
.names $abc$35104$new_n3140_ u1.csr[22] u1.csr[23] $abc$35104$new_n3403_
100 1
101 1
111 1
.names $abc$35104$new_n3027_ $abc$35104$new_n3405_ u1.u3.state[7] u1.u3.rx_ack_to $abc$35104$new_n3404_
1100 1
1101 1
1110 1
.names $abc$35104$new_n3406_ $abc$35104$new_n3407_ $abc$35104$new_n3341_ u1.u3.state[6] $abc$35104$new_n3405_
0000 1
0010 1
0011 1
.names u1.u3.state[4] u1.abort u1.u3.to_large u1.u3.to_small $abc$35104$new_n3406_
1001 1
1010 1
1011 1
.names u1.u3.state[4] u1.abort u1.u3.state[5] u1.u3.pid_seq_err $abc$35104$new_n3407_
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u3.ep_match_r $abc$35104$new_n3174_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7139
11 1
.names u1.out_to_small u4.u3.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7151
11 1
.names $abc$35104$new_n3411_ $abc$35104$new_n3415_ $abc$35104$new_n3066_ u1.u3.this_dpid[0] $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3414_ $abc$35104$new_n3089_ $abc$35104$new_n3080_ $abc$35104$new_n3412_ $abc$35104$new_n3411_
1100 1
.names $abc$35104$new_n3107_ $abc$35104$new_n3413_ u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3412_
1100 1
.names $abc$35104$new_n3094_ u0.mode_hs u1.csr[11] $abc$35104$new_n3413_
100 1
101 1
110 1
.names $abc$35104$new_n3077_ u0.mode_hs $abc$35104$new_n3094_ u1.csr[11] $abc$35104$new_n3414_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names $abc$35104$new_n3008_ $abc$35104$new_n3096_ $abc$35104$new_n3415_
11 1
.names $abc$35104$new_n3417_ $abc$35104$new_n3069_ $abc$35104$new_n3066_ u1.u3.this_dpid[1] $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[1]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3418_ $abc$35104$new_n3413_ $abc$35104$new_n3106_ $abc$35104$new_n3417_
000 1
001 1
010 1
.names $abc$35104$new_n3083_ u1.csr[29] $abc$35104$new_n3081_ u1.csr[28] $abc$35104$new_n3418_
1110 1
.names u4.u3.ep_match_r $abc$35104$new_n3172_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7142
11 1
.names $abc$35104$new_n3008_ $abc$35104$new_n3101_ $abc$35104$new_n3104_ $abc$35104$new_n3425_
101 1
110 1
111 1
.names u1.int_seqerr_set u4.u3.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7148
11 1
.names $abc$35104$new_n3406_ u1.u3.state[0] $abc$35104$new_n3139_ $abc$35104$new_n3133_ $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[2]
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.int_upid_set u4.u3.ep_match_r $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7145
11 1
.names u1.u2.mack_r u1.abort $flatten\u1.\u2.$procmux$4251.A
00 1
.names u1.u2.word_done_r $abc$35104$new_n3435_ u1.u2.mack_r u1.mack
010 1
100 1
101 1
110 1
111 1
.names $abc$27891$auto$opt_reduce.cc:134:opt_mux$6247 u1.abort u1.u2.state[2] u1.u2.state[3] $abc$35104$new_n3435_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names rst_i $abc$35104$new_n3033_ $abc$35104$new_n3437_ u5.state[3] $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[2]
1001 1
1010 1
1011 1
.names u2.wack_r u1.mack $abc$35104$new_n3437_
10 1
.names u5.state[0] u5.wb_req_s1 rst_i wb_addr_i[17] $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[3]
1110 1
.names $abc$35104$new_n3440_ u5.state[4] rst_i $abc$35104$new_n3437_ $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[4]
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3441_ rst_i wb_we_i $abc$35104$new_n3440_
110 1
.names u5.state[0] u5.wb_req_s1 wb_addr_i[17] $abc$35104$new_n3441_
111 1
.names rst_i $abc$35104$new_n3443_ u5.state[5] $abc$35104$new_n3437_ $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[5]
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_we_i $abc$35104$new_n3441_ $abc$35104$new_n3443_
11 1
.names rst_i u5.state[1] u5.wb_req_s1 u5.state[0] $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names u4.u3.dma_ack_i u4.u3.ep_match_r $abc$35104$new_n3038_ u4.u3.set_r $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u3.r1 u4.u3.r2 $abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:462$932_Y
10 1
.names $abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:462$932_Y $abc$35104$new_n3449_ $abc$35104$new_n3448_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7167
010 1
100 1
101 1
110 1
111 1
.names u4.u3.dma_req_in_hold u4.u3.dma_req_in_hold2 u4.ep3_csr[27] u4.ep3_csr[26] $abc$35104$new_n3448_
1100 1
1101 1
1111 1
.names dma_ack_i[3] u4.ep3_csr[27] u4.u3.dma_req_out_hold u4.ep3_csr[26] $abc$35104$new_n3449_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u4.u3.r4 u4.u3.r1 $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7171
01 1
10 1
11 1
.names u4.u3.dma_ack_clr1 dma_ack_i[3] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7175
01 1
10 1
11 1
.names $abc$35104$new_n3183_ $abc$35104$new_n3453_ $abc$35104$new_n3031_ u4.u2.we0
111 1
.names wb_addr_i[5] $abc$35104$new_n3035_ wb_addr_i[4] wb_addr_i[8] $abc$35104$new_n3453_
1100 1
.names u4.u2.we0 u4.u2.ots_stop u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7180
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3036_ $abc$35104$new_n3453_ $abc$35104$new_n3031_ u4.u2.we2
111 1
.names u4.u2.we2 u4.u2.ep_match_r $abc$35104$new_n3038_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3458_ u4.u2.ep_match_r u1.buf1_set u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3189_ $abc$35104$new_n3453_ $abc$35104$new_n3031_ $abc$35104$new_n3458_
111 1
.names rst_i u4.u2.int_re $abc$27891$auto$opt_dff.cc:276:combine_resets$7203
00 1
01 1
11 1
.names u4.u2.ep_match_r $abc$35104$new_n3022_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7206
10 1
.names u4.u2.ep_match_r $abc$35104$new_n3193_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7209
11 1
.names u4.u2.ep_match_r $abc$35104$new_n3174_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7212
11 1
.names u4.u2.ep_match_r $abc$35104$new_n3172_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7215
11 1
.names u4.u2.ep_match_r u1.int_upid_set $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7218
11 1
.names u4.u2.ep_match_r u1.int_seqerr_set $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7221
11 1
.names u4.u2.ep_match_r u1.out_to_small $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7224
11 1
.names u4.u2.dma_ack_i u4.u2.ep_match_r $abc$35104$new_n3038_ u4.u2.set_r $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u2.r1 u4.u2.r2 $abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:462$932_Y
10 1
.names $abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:462$932_Y $abc$35104$new_n3471_ $abc$35104$new_n3470_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7240
010 1
100 1
101 1
110 1
111 1
.names u4.u2.dma_req_in_hold u4.u2.dma_req_in_hold2 u4.ep2_csr[27] u4.ep2_csr[26] $abc$35104$new_n3470_
1100 1
1101 1
1111 1
.names dma_ack_i[2] u4.ep2_csr[27] u4.u2.dma_req_out_hold u4.ep2_csr[26] $abc$35104$new_n3471_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u4.u2.r4 u4.u2.r1 $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7244
01 1
10 1
11 1
.names u4.u2.dma_ack_clr1 dma_ack_i[2] $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7248
01 1
10 1
11 1
.names $abc$35104$new_n3183_ $abc$35104$new_n3475_ $abc$35104$new_n3031_ u4.u1.we0
111 1
.names $abc$35104$new_n3035_ wb_addr_i[4] wb_addr_i[5] wb_addr_i[8] $abc$35104$new_n3475_
1100 1
.names u4.u1.we0 u4.u1.ots_stop u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7253
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3036_ $abc$35104$new_n3475_ $abc$35104$new_n3031_ u4.u1.we2
111 1
.names u4.u1.we2 u4.u1.ep_match_r $abc$35104$new_n3038_ $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3480_ u4.u1.ep_match_r u1.buf1_set u1.out_to_small $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3189_ $abc$35104$new_n3475_ $abc$35104$new_n3031_ $abc$35104$new_n3480_
111 1
.names rst_i u4.u1.int_re $abc$27891$auto$opt_dff.cc:276:combine_resets$7276
00 1
01 1
11 1
.names u4.u1.ep_match_r $abc$35104$new_n3022_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7279
10 1
.names u4.u1.ep_match_r $abc$35104$new_n3193_ $abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7282
11 1
.names u0.u0.chirp_cnt[2] u0.u0.chirp_cnt[1] u0.u0.chirp_cnt[0] $abc$27891$flatten\u0.\u0.$0\chirp_cnt_is_6[0:0]
110 1
.names $abc$35104$new_n3486_ $abc$35104$new_n3487_ $abc$35104$new_n3109_ u1.u3.this_dpid[2] $abc$27891$flatten\u1.\u3.$0\pid_seq_err[0:0]
1000 1
1001 1
1010 1
.names u1.u3.this_dpid[3] $abc$35104$new_n3110_ $abc$35104$new_n3106_ u1.u3.this_dpid[1] $abc$35104$new_n3486_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u3.this_dpid[0] $abc$35104$new_n3107_ u1.u0.pid[2] u1.u0.pid[3] $abc$35104$new_n3487_
1100 1
.names $abc$35104$new_n3492_ $abc$35104$new_n3491_ $abc$35104$new_n3489_ $abc$27891$flatten\u1.\u3.$0\buffer_empty[0:0]
111 1
.names $abc$35104$new_n3490_ u1.u3.new_size[10] u1.u3.new_size[11] $abc$35104$new_n3489_
100 1
.names u1.u3.new_size[12] u1.u3.new_size[13] u1.u3.new_size[0] u1.u3.new_size[1] $abc$35104$new_n3490_
0000 1
.names u1.u3.new_size[8] u1.u3.new_size[9] u1.u3.new_size[6] u1.u3.new_size[7] $abc$35104$new_n3491_
0000 1
.names u1.u3.new_size[4] u1.u3.new_size[5] u1.u3.new_size[2] u1.u3.new_size[3] $abc$35104$new_n3492_
0000 1
.names $abc$35104$new_n3495_ u1.u3.rx_ack_to_cnt[3] u1.u3.rx_ack_to_cnt[0] $abc$35104$new_n3494_
100 1
.names u1.u3.rx_ack_to_cnt[2] u1.u3.rx_ack_to_cnt[6] u1.u3.rx_ack_to_cnt[7] $abc$35104$new_n3495_
100 1
.names $abc$35104$new_n3500_ u1.u3.tx_data_to_cnt[3] u1.u3.tx_data_to_cnt[0] $abc$35104$new_n3499_
100 1
.names u1.u3.tx_data_to_cnt[2] u1.u3.tx_data_to_cnt[6] u1.u3.tx_data_to_cnt[7] $abc$35104$new_n3500_
100 1
.names $abc$35104$new_n3504_ u1.hms_cnt[1] u1.hms_cnt[0] $abc$27891$flatten\u1.$0\hms_clk[0:0]
100 1
.names u1.hms_cnt[4] u1.hms_cnt[2] u1.hms_cnt[3] $abc$35104$new_n3504_
111 1
.names u1.u3.no_bufs0 u1.u3.no_bufs1 u0.mode_hs $abc$35104$new_n3384_ $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[3]
1111 1
.names u0.u0.ps_cnt[3] u0.u0.ps_cnt[2] u0.u0.ps_cnt[0] u0.u0.ps_cnt[1] $abc$27891$flatten\u0.\u0.$0\ps_cnt_clr[0:0]
1110 1
.names u0.u0.idle_cnt1[1] $abc$35104$new_n3508_ $abc$35104$new_n3509_ u0.u0.idle_cnt1[0] $abc$27891$flatten\u0.\u0.$0\idle_cnt1_clr[0:0]
1110 1
.names u0.u0.idle_cnt1[7] u0.u0.idle_cnt1[6] u0.u0.idle_cnt1[3] u0.u0.idle_cnt1[2] $abc$35104$new_n3508_
1110 1
.names u0.u0.idle_cnt1[4] u0.u0.idle_cnt1[5] $abc$35104$new_n3509_
11 1
.names $abc$35104$new_n3512_ $abc$35104$new_n3511_ $abc$27891$flatten\u0.\u0.$0\me_ps_2_5_us[0:0]
11 1
.names u0.u0.me_ps[7] u0.u0.me_ps[4] u0.u0.me_ps[6] u0.u0.me_ps[5] $abc$35104$new_n3511_
1100 1
.names u0.u0.me_ps[2] u0.u0.me_ps[3] u0.u0.me_ps[0] u0.u0.me_ps[1] $abc$35104$new_n3512_
1000 1
.names $abc$35104$new_n3514_ $abc$35104$new_n3272_ $abc$27891$auto$opt_reduce.cc:134:opt_mux$6281 $abc$35104$new_n3166_ $abc$27891$new_n4386_
1110 1
.names $abc$35104$new_n3356_ $abc$35104$new_n3057_ u0.u0.T2_gt_1_0_mS u0.u0.state[6] $abc$35104$new_n3514_
0000 1
0001 1
0010 1
.names u1.u3.buffer_done $abc$35104$new_n3136_ $abc$27891$flatten\u1.\u3.$2\buf0_rl_d[0:0]
11 1
.names u1.u3.uc_bsel_set u4.u3.ep_match_r $abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:341$853_Y
11 1
.names u1.u3.uc_bsel_set u4.u2.ep_match_r $abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:341$853_Y
11 1
.names u1.u3.uc_bsel_set u4.u1.ep_match_r $abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:341$853_Y
11 1
.names u1.u3.uc_bsel_set u4.u0.ep_match_r $abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:341$853_Y
11 1
.names $abc$35104$new_n3031_ $abc$35104$new_n3214_ $abc$35104$new_n3036_ wb_addr_i[4] $abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y
1110 1
.names $abc$35104$new_n3031_ $abc$35104$new_n3214_ $abc$35104$new_n3213_ wb_addr_i[4] $abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y
1110 1
.names $abc$35104$new_n3523_ u0.u0.idle_long u0.u0.ps_cnt_clr $abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:316$729_Y
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names u0.u0.state[7] u0.u0.suspend_set $abc$35104$new_n3523_
00 1
.names $abc$35104$new_n3045_ $abc$35104$new_n3048_ $abc$35104$new_n3525_ u0.u0.suspend_set
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3269_ $abc$35104$new_n3529_ $abc$35104$new_n3526_ $abc$35104$new_n3525_
111 1
.names $abc$35104$new_n3527_ u0.u0.state[4] $abc$35104$new_n3526_
10 1
.names $abc$35104$new_n3528_ u0.u0.state[5] $abc$35104$new_n3527_
10 1
.names u0.u0.state[2] u0.u0.state[3] u0.u0.state[0] u0.u0.state[1] $abc$35104$new_n3528_
0000 1
.names $abc$35104$new_n3267_ u0.u0.state[7] u0.u0.state[13] $abc$35104$new_n3529_
100 1
.names $abc$35104$new_n3523_ u0.u0.idle_long u0.u0.idle_cnt1_clr $abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names u0.u0.ps_cnt_clr u0.u0.T1_gt_5_0_mS $abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y
10 1
.names $abc$27891$new_n4386_ u0.u0.me_ps_2_5_us $abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
00 1
01 1
11 1
.names $abc$27891$new_n4386_ u0.u0.me_ps2_0_5_ms $abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
00 1
01 1
11 1
.names u0.u0.me_ps2_0_5_ms u0.u0.me_cnt_100_ms $abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y
10 1
.names u0.u0.me_cnt_100_ms $abc$35104$new_n3269_ $abc$35104$new_n3266_ $abc$35104$new_n3526_ u0.u0.attached_set
1111 1
.names $abc$35104$new_n3007_ u1.buf0[0] u1.buf1[0] $abc$27891$flatten\u1.\u3.$0\adr[16:0][0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[1] u1.buf1[1] $abc$27891$flatten\u1.\u3.$0\adr[16:0][1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[2] u1.buf1[2] $abc$27891$flatten\u1.\u3.$0\adr[16:0][2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[3] u1.buf1[3] $abc$27891$flatten\u1.\u3.$0\adr[16:0][3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[4] u1.buf1[4] $abc$27891$flatten\u1.\u3.$0\adr[16:0][4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[5] u1.buf1[5] $abc$27891$flatten\u1.\u3.$0\adr[16:0][5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[6] u1.buf1[6] $abc$27891$flatten\u1.\u3.$0\adr[16:0][6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[7] u1.buf1[7] $abc$27891$flatten\u1.\u3.$0\adr[16:0][7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[8] u1.buf1[8] $abc$27891$flatten\u1.\u3.$0\adr[16:0][8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[9] u1.buf1[9] $abc$27891$flatten\u1.\u3.$0\adr[16:0][9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[10] u1.buf1[10] $abc$27891$flatten\u1.\u3.$0\adr[16:0][10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[11] u1.buf1[11] $abc$27891$flatten\u1.\u3.$0\adr[16:0][11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[12] u1.buf1[12] $abc$27891$flatten\u1.\u3.$0\adr[16:0][12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[13] u1.buf1[13] $abc$27891$flatten\u1.\u3.$0\adr[16:0][13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[14] u1.buf1[14] $abc$27891$flatten\u1.\u3.$0\adr[16:0][14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[15] u1.buf1[15] $abc$27891$flatten\u1.\u3.$0\adr[16:0][15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.buf0[16] u1.buf1[16] $abc$27891$flatten\u1.\u3.$0\adr[16:0][16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3006_ u1.csr[0] u1.size[0]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3578_ $abc$35104$new_n3584_ $abc$35104$new_n3581_ $abc$35104$new_n3555_ $abc$35104$new_n3554_
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3575_ u1.csr[8] $abc$35104$new_n3577_ $abc$35104$new_n6292_ $abc$35104$new_n3555_
0000 1
0001 1
0011 1
0101 1
.names $abc$35104$new_n3559_ $abc$35104$new_n3562_ u1.csr[1] $abc$35104$new_n3563_ $abc$35104$new_n3558_
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.csr[3] u1.csr[2] $abc$35104$new_n3561_ $abc$35104$new_n3560_ $abc$35104$new_n3559_
0011 1
0101 1
1010 1
1100 1
.names $abc$35104$new_n3007_ u1.buf0[20] u1.buf1[20] $abc$35104$new_n3560_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3007_ u1.buf0[19] u1.buf1[19] $abc$35104$new_n3561_
000 1
010 1
100 1
101 1
.names u1.csr[0] $abc$35104$new_n3006_ $abc$35104$new_n3563_ u1.csr[1] $abc$35104$new_n3562_
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3007_ u1.buf0[18] u1.buf1[18] $abc$35104$new_n3563_
000 1
010 1
100 1
101 1
.names u1.csr[4] $abc$35104$new_n3567_ $abc$35104$new_n3566_
11 1
.names $abc$35104$new_n3007_ u1.buf0[21] u1.buf1[21] $abc$35104$new_n3567_
000 1
010 1
100 1
101 1
.names u1.csr[5] $abc$35104$new_n3569_ $abc$35104$new_n3568_
11 1
.names $abc$35104$new_n3007_ u1.buf0[22] u1.buf1[22] $abc$35104$new_n3569_
000 1
010 1
100 1
101 1
.names u1.csr[5] $abc$35104$new_n3569_ u1.csr[4] $abc$35104$new_n3567_ $abc$35104$new_n3570_
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u1.csr[7] u1.csr[6] $abc$35104$new_n3573_ $abc$35104$new_n3572_ $abc$35104$new_n3571_
0011 1
0101 1
1010 1
1100 1
.names $abc$35104$new_n3007_ u1.buf0[24] u1.buf1[24] $abc$35104$new_n3572_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3007_ u1.buf0[23] u1.buf1[23] $abc$35104$new_n3573_
000 1
010 1
100 1
101 1
.names u1.csr[6] $abc$35104$new_n3573_ u1.csr[7] $abc$35104$new_n3572_ $abc$35104$new_n3574_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names u1.csr[9] $abc$35104$new_n3576_ $abc$35104$new_n3575_
11 1
.names $abc$35104$new_n3007_ u1.buf0[26] u1.buf1[26] $abc$35104$new_n3576_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3007_ u1.buf0[25] u1.buf1[25] $abc$35104$new_n3577_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3588_ $abc$35104$new_n3583_ $abc$35104$new_n3579_ $abc$35104$new_n3585_ $abc$35104$new_n3578_
1000 1
1001 1
1010 1
.names $abc$35104$new_n3580_ u1.csr[8] $abc$35104$new_n3577_ $abc$35104$new_n3584_ $abc$35104$new_n3579_
1010 1
1100 1
.names $abc$35104$new_n3581_ $abc$35104$new_n3575_ $abc$35104$new_n3580_
10 1
.names u1.csr[10] $abc$35104$new_n3582_ u1.csr[9] $abc$35104$new_n3576_ $abc$35104$new_n3581_
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3007_ u1.buf0[27] u1.buf1[27] $abc$35104$new_n3582_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3007_ u1.buf0[28] u1.buf1[28] $abc$35104$new_n3583_
001 1
011 1
110 1
111 1
.names u1.csr[10] $abc$35104$new_n3582_ $abc$35104$new_n3584_
11 1
.names $abc$35104$new_n3559_ $abc$35104$new_n3571_ $abc$35104$new_n3587_ $abc$35104$new_n3586_ $abc$35104$new_n3585_
1111 1
.names $abc$35104$new_n3570_ $abc$35104$new_n3568_ $abc$35104$new_n3006_ u1.csr[0] $abc$35104$new_n3586_
1000 1
1001 1
1010 1
.names $abc$35104$new_n3562_ $abc$35104$new_n3566_ $abc$35104$new_n3563_ u1.csr[1] $abc$35104$new_n3587_
1000 1
1001 1
1010 1
.names $abc$35104$new_n3590_ $abc$35104$new_n3589_ $abc$35104$new_n3588_
11 1
.names $abc$35104$new_n3007_ u1.buf0[29] u1.buf1[29] $abc$35104$new_n3589_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3007_ u1.buf0[30] u1.buf1[30] $abc$35104$new_n3590_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3563_ u1.csr[1] u1.size[1]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3561_ u1.csr[2] u1.size[2]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3560_ u1.csr[3] u1.size[3]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3567_ u1.csr[4] u1.size[4]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3569_ u1.csr[5] u1.size[5]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3573_ u1.csr[6] u1.size[6]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3572_ u1.csr[7] u1.size[7]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3577_ u1.csr[8] u1.size[8]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3576_ u1.csr[9] u1.size[9]
001 1
011 1
100 1
101 1
.names $abc$35104$new_n3554_ $abc$35104$new_n3582_ u1.csr[10] u1.size[10]
001 1
011 1
100 1
101 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.u3.buffer_full u1.u3.buffer_empty $abc$27891$flatten\u1.\u3.$0\buffer_done[0:0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[0] $abc$35104$new_n3603_ $abc$35104$new_n3605_ $abc$27891$auto$wreduce.cc:454:run$7644[0]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.size[0] $abc$35104$new_n3603_
00 1
.names u1.csr[15] u1.csr[27] u1.csr[26] $abc$35104$new_n3604_
110 1
.names u1.sizu_c[0] u1.csr[27] u1.u3.in_token u1.csr[26] $abc$35104$new_n3605_
0000 1
0100 1
0101 1
0110 1
0111 1
.names $abc$35104$new_n3604_ u1.csr[1] $abc$35104$new_n3607_ $abc$35104$new_n3608_ $abc$27891$auto$wreduce.cc:454:run$7644[1]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.size[1] $abc$35104$new_n3607_
00 1
.names u1.sizu_c[1] u1.csr[27] u1.u3.in_token u1.csr[26] $abc$35104$new_n3608_
0000 1
0100 1
0101 1
0110 1
0111 1
.names u1.u3.out_to_small_r u1.u3.new_size[0] u1.sizu_c[0] $abc$27891$auto$wreduce.cc:454:run$7643[0]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[1] u1.sizu_c[1] $abc$27891$auto$wreduce.cc:454:run$7643[1]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[2] u1.sizu_c[2] $abc$27891$auto$wreduce.cc:454:run$7643[2]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[3] u1.sizu_c[3] $abc$27891$auto$wreduce.cc:454:run$7643[3]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[4] u1.sizu_c[4] $abc$27891$auto$wreduce.cc:454:run$7643[4]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[5] u1.sizu_c[5] $abc$27891$auto$wreduce.cc:454:run$7643[5]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[6] u1.sizu_c[6] $abc$27891$auto$wreduce.cc:454:run$7643[6]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[7] u1.sizu_c[7] $abc$27891$auto$wreduce.cc:454:run$7643[7]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[8] u1.sizu_c[8] $abc$27891$auto$wreduce.cc:454:run$7643[8]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[9] u1.sizu_c[9] $abc$27891$auto$wreduce.cc:454:run$7643[9]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r u1.u3.new_size[10] u1.sizu_c[10] $abc$27891$auto$wreduce.cc:454:run$7643[10]
010 1
011 1
101 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3648_ u1.buf0[4] $abc$27891$flatten\u1.\u3.$0\idin[16:4][0]
010 1
011 1
101 1
111 1
.names u1.u3.adr_r[4] $abc$35104$new_n3661_ $abc$35104$new_n3652_ $abc$35104$new_n3649_ $abc$35104$new_n3648_
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u1.u3.adr_r[3] $abc$35104$new_n3650_ $abc$35104$new_n3649_
11 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3651_ u1.csr[3] $abc$35104$new_n3650_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[3] u1.u3.size_next_r[3] $abc$35104$new_n3651_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3653_ u1.u3.adr_r[2] $abc$35104$new_n3656_ $abc$35104$new_n3654_ $abc$35104$new_n3652_
0001 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n3604_ u1.u3.adr_r[3] $abc$35104$new_n3651_ u1.csr[3] $abc$35104$new_n3653_
0000 1
0001 1
1000 1
1010 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3655_ u1.csr[2] $abc$35104$new_n3654_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[2] u1.u3.size_next_r[2] $abc$35104$new_n3655_
001 1
011 1
110 1
111 1
.names u1.u3.adr_r[0] $abc$35104$new_n3659_ u1.u3.adr_r[1] $abc$35104$new_n3657_ $abc$35104$new_n3656_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$35104$new_n3604_ u1.csr[1] $abc$35104$new_n3658_ $abc$35104$new_n3608_ $abc$35104$new_n3657_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names u1.u3.size_next_r[1] u1.csr[27] u1.csr[26] u1.u3.in_token $abc$35104$new_n3658_
0001 1
0010 1
0011 1
.names $abc$35104$new_n3604_ u1.csr[0] $abc$35104$new_n3660_ $abc$35104$new_n3605_ $abc$35104$new_n3659_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names u1.u3.size_next_r[0] u1.csr[27] u1.csr[26] u1.u3.in_token $abc$35104$new_n3660_
0001 1
0010 1
0011 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3662_ u1.csr[4] $abc$35104$new_n3661_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[4] u1.u3.size_next_r[4] $abc$35104$new_n3662_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3664_ $abc$35104$new_n3665_ u1.buf0[5] $abc$27891$flatten\u1.\u3.$0\idin[16:4][1]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n3652_ $abc$35104$new_n3649_ u1.u3.adr_r[4] $abc$35104$new_n3661_ $abc$35104$new_n3664_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names u1.u3.adr_r[5] $abc$35104$new_n3666_ $abc$35104$new_n3665_
01 1
10 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3667_ u1.csr[5] $abc$35104$new_n3666_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[5] u1.u3.size_next_r[5] $abc$35104$new_n3667_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3669_ $abc$35104$new_n3670_ u1.buf0[6] $abc$27891$flatten\u1.\u3.$0\idin[16:4][2]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names u1.u3.adr_r[5] $abc$35104$new_n3666_ $abc$35104$new_n3664_ $abc$35104$new_n3669_
000 1
001 1
011 1
101 1
.names u1.u3.adr_r[6] $abc$35104$new_n3671_ $abc$35104$new_n3670_
01 1
10 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3672_ u1.csr[6] $abc$35104$new_n3671_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[6] u1.u3.size_next_r[6] $abc$35104$new_n3672_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3674_ u1.buf0[7] $abc$27891$flatten\u1.\u3.$0\idin[16:4][3]
010 1
011 1
101 1
111 1
.names u1.u3.adr_r[7] $abc$35104$new_n3677_ $abc$35104$new_n3676_ $abc$35104$new_n3675_ $abc$35104$new_n3674_
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3670_ u1.u3.adr_r[5] $abc$35104$new_n3666_ $abc$35104$new_n3664_ $abc$35104$new_n3675_
1010 1
1100 1
1110 1
1111 1
.names u1.u3.adr_r[6] $abc$35104$new_n3671_ $abc$35104$new_n3676_
11 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3678_ u1.csr[7] $abc$35104$new_n3677_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[7] u1.u3.size_next_r[7] $abc$35104$new_n3678_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3680_ $abc$35104$new_n3681_ u1.buf0[8] $abc$27891$flatten\u1.\u3.$0\idin[16:4][4]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n3676_ $abc$35104$new_n3675_ u1.u3.adr_r[7] $abc$35104$new_n3677_ $abc$35104$new_n3680_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names u1.u3.adr_r[8] $abc$35104$new_n3682_ $abc$35104$new_n3681_
01 1
10 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3683_ u1.csr[8] $abc$35104$new_n3682_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[8] u1.u3.size_next_r[8] $abc$35104$new_n3683_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3685_ u1.buf0[9] $abc$27891$flatten\u1.\u3.$0\idin[16:4][5]
010 1
011 1
101 1
111 1
.names $abc$35104$new_n3686_ u1.u3.adr_r[8] $abc$35104$new_n3682_ $abc$35104$new_n3680_ $abc$35104$new_n3685_
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names u1.u3.adr_r[9] $abc$35104$new_n3687_ $abc$35104$new_n3686_
01 1
10 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3688_ u1.csr[9] $abc$35104$new_n3687_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[9] u1.u3.size_next_r[9] $abc$35104$new_n3688_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3690_ $abc$35104$new_n3692_ u1.buf0[10] $abc$27891$flatten\u1.\u3.$0\idin[16:4][6]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n3691_ $abc$35104$new_n3681_ $abc$35104$new_n3686_ $abc$35104$new_n3680_ $abc$35104$new_n3690_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n3682_ u1.u3.adr_r[8] u1.u3.adr_r[9] $abc$35104$new_n3687_ $abc$35104$new_n3691_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names u1.u3.adr_r[10] $abc$35104$new_n3693_ $abc$35104$new_n3692_
01 1
10 1
.names $abc$35104$new_n3604_ $abc$35104$new_n3694_ u1.csr[10] $abc$35104$new_n3693_
010 1
011 1
101 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[10] u1.u3.size_next_r[10] $abc$35104$new_n3694_
001 1
011 1
110 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3696_ u1.buf0[11] $abc$27891$flatten\u1.\u3.$0\idin[16:4][7]
000 1
001 1
101 1
111 1
.names $abc$35104$new_n3697_ u1.u3.adr_r[10] $abc$35104$new_n3693_ $abc$35104$new_n3690_ $abc$35104$new_n3696_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names u1.u3.adr_r[11] u1.u3.size_next_r[11] $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 $abc$35104$new_n3697_
010 1
100 1
101 1
111 1
.names u1.u3.out_to_small_r $abc$35104$new_n3699_ u1.buf0[12] $abc$27891$flatten\u1.\u3.$0\idin[16:4][8]
010 1
011 1
101 1
111 1
.names u1.u3.adr_r[12] $abc$35104$new_n3703_ $abc$35104$new_n3700_ $abc$35104$new_n3699_
001 1
010 1
100 1
111 1
.names $abc$35104$new_n3701_ $abc$35104$new_n3697_ $abc$35104$new_n3692_ $abc$35104$new_n3690_ $abc$35104$new_n3700_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1110 1
.names $abc$35104$new_n3693_ u1.u3.adr_r[10] u1.u3.adr_r[11] $abc$35104$new_n3702_ $abc$35104$new_n3701_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names u1.u3.size_next_r[11] $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 $abc$35104$new_n3702_
10 1
.names u1.u3.size_next_r[12] $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 $abc$35104$new_n3703_
10 1
.names u1.u3.out_to_small_r $abc$35104$new_n3705_ u1.buf0[13] $abc$27891$flatten\u1.\u3.$0\idin[16:4][9]
010 1
011 1
101 1
111 1
.names $abc$35104$new_n3706_ u1.u3.adr_r[12] $abc$35104$new_n3703_ $abc$35104$new_n3700_ $abc$35104$new_n3705_
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
.names u1.u3.adr_r[13] $abc$35104$new_n3707_ $abc$35104$new_n3706_
01 1
10 1
.names u1.u3.size_next_r[13] $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 $abc$35104$new_n3707_
10 1
.names u1.u3.out_to_small_r u1.u3.adr_r[14] $abc$35104$new_n3709_ u1.buf0[14] $abc$27891$flatten\u1.\u3.$0\idin[16:4][10]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n3711_ $abc$35104$new_n3710_ $abc$35104$new_n3709_
00 1
.names $abc$35104$new_n3706_ u1.u3.adr_r[12] $abc$35104$new_n3703_ $abc$35104$new_n3700_ $abc$35104$new_n3710_
1011 1
1101 1
1110 1
1111 1
.names u1.u3.adr_r[13] $abc$35104$new_n3707_ $abc$35104$new_n3711_
11 1
.names u1.u3.out_to_small_r u1.u3.adr_r[15] $abc$35104$new_n3713_ u1.buf0[15] $abc$27891$flatten\u1.\u3.$0\idin[16:4][11]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names u1.u3.adr_r[14] $abc$35104$new_n3710_ $abc$35104$new_n3711_ $abc$35104$new_n3713_
101 1
110 1
111 1
.names u1.u3.out_to_small_r u1.u3.adr_r[16] $abc$35104$new_n3715_ u1.buf0[16] $abc$27891$flatten\u1.\u3.$0\idin[16:4][12]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names u1.u3.adr_r[15] u1.u3.adr_r[14] $abc$35104$new_n3710_ $abc$35104$new_n3711_ $abc$35104$new_n3715_
1101 1
1110 1
1111 1
.names $abc$35104$new_n3717_ u1.u3.adr_r[0] $abc$35104$new_n3659_ $abc$35104$new_n3718_ $abc$27891$flatten\u1.\u3.$0\idin[3:0][0]
0000 1
0010 1
0100 1
0110 1
1010 1
1011 1
1100 1
1101 1
.names $abc$27891$flatten\u1.\u3.$2\buf0_rl_d[0:0] $abc$27891$auto$opt_reduce.cc:134:opt_mux$6323 $abc$35104$new_n3717_
00 1
.names u1.u3.out_to_small_r u1.buf0[0] $abc$35104$new_n3719_ $abc$35104$new_n3136_ $abc$35104$new_n3718_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names u1.u3.buffer_done u1.csr[30] $abc$35104$new_n3719_
01 1
10 1
.names $abc$35104$new_n3717_ $abc$35104$new_n3721_ $abc$35104$new_n3722_ $abc$27891$flatten\u1.\u3.$0\idin[3:0][1]
000 1
010 1
110 1
111 1
.names u1.u3.adr_r[1] $abc$35104$new_n3657_ u1.u3.adr_r[0] $abc$35104$new_n3659_ $abc$35104$new_n3721_
0011 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1111 1
.names u1.u3.out_to_small_r u1.buf0[1] $abc$35104$new_n3136_ $abc$35104$new_n3723_ $abc$35104$new_n3722_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names u1.csr[31] u1.u3.buffer_done u1.csr[30] $abc$35104$new_n3723_
000 1
001 1
010 1
111 1
.names $abc$35104$new_n3717_ $abc$35104$new_n3725_ $abc$35104$new_n3726_ $abc$27891$flatten\u1.\u3.$0\idin[3:0][2]
000 1
010 1
110 1
111 1
.names u1.u3.adr_r[2] $abc$35104$new_n3656_ $abc$35104$new_n3654_ $abc$35104$new_n3725_
000 1
011 1
101 1
110 1
.names u1.u3.out_to_small_r u1.buf0[2] u1.u3.next_dpid[0] $abc$35104$new_n3726_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3717_ $abc$35104$new_n3728_ $abc$35104$new_n3730_ $abc$27891$flatten\u1.\u3.$0\idin[3:0][3]
000 1
010 1
100 1
101 1
.names u1.u3.adr_r[3] $abc$35104$new_n3650_ $abc$35104$new_n3729_ $abc$35104$new_n3728_
001 1
010 1
100 1
111 1
.names $abc$35104$new_n3656_ u1.u3.adr_r[2] $abc$35104$new_n3654_ $abc$35104$new_n3729_
000 1
100 1
101 1
110 1
.names u1.u3.out_to_small_r u1.buf0[3] u1.u3.next_dpid[1] $abc$35104$new_n3730_
000 1
010 1
100 1
101 1
.names u1.u2.dtmp_sel_r sram_data_i[24] u1.u2.rx_data_st_r[0] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][24]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[25] u1.u2.rx_data_st_r[1] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][25]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[26] u1.u2.rx_data_st_r[2] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][26]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[27] u1.u2.rx_data_st_r[3] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][27]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[28] u1.u2.rx_data_st_r[4] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][28]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[29] u1.u2.rx_data_st_r[5] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][29]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[30] u1.u2.rx_data_st_r[6] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][30]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[31] u1.u2.rx_data_st_r[7] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][31]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[16] u1.u2.rx_data_st_r[0] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][16]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[17] u1.u2.rx_data_st_r[1] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][17]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[18] u1.u2.rx_data_st_r[2] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][18]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[19] u1.u2.rx_data_st_r[3] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][19]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[20] u1.u2.rx_data_st_r[4] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][20]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[21] u1.u2.rx_data_st_r[5] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][21]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[22] u1.u2.rx_data_st_r[6] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][22]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[23] u1.u2.rx_data_st_r[7] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][23]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[8] u1.u2.rx_data_st_r[0] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][8]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[9] u1.u2.rx_data_st_r[1] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][9]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[10] u1.u2.rx_data_st_r[2] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][10]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[11] u1.u2.rx_data_st_r[3] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][11]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[12] u1.u2.rx_data_st_r[4] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][12]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[13] u1.u2.rx_data_st_r[5] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][13]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[14] u1.u2.rx_data_st_r[6] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][14]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[15] u1.u2.rx_data_st_r[7] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][15]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[0] u1.u2.rx_data_st_r[0] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][0]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[1] u1.u2.rx_data_st_r[1] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][1]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[2] u1.u2.rx_data_st_r[2] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][2]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[3] u1.u2.rx_data_st_r[3] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][3]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[4] u1.u2.rx_data_st_r[4] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][4]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[5] u1.u2.rx_data_st_r[5] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][5]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[6] u1.u2.rx_data_st_r[6] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][6]
001 1
011 1
110 1
111 1
.names u1.u2.dtmp_sel_r sram_data_i[7] u1.u2.rx_data_st_r[7] $abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3142_ u1.size[0] u1.u2.sizd_c[0] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[0]
010 1
011 1
100 1
110 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[1] u1.u2.sizd_c[0] u1.size[1] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[1]
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names $abc$35104$new_n3142_ u1.size[2] $abc$35104$new_n3766_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[2]
010 1
011 1
100 1
110 1
.names u1.u2.sizd_c[2] u1.u2.sizd_c[1] u1.u2.sizd_c[0] $abc$35104$new_n3766_
001 1
010 1
011 1
100 1
.names $abc$35104$new_n3142_ u1.size[3] $abc$35104$new_n3768_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[3]
010 1
011 1
100 1
110 1
.names u1.u2.sizd_c[3] u1.u2.sizd_c[2] u1.u2.sizd_c[1] u1.u2.sizd_c[0] $abc$35104$new_n3768_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[4] $abc$35104$new_n3770_ u1.size[4] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[4]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names u1.u2.sizd_c[3] u1.u2.sizd_c[2] u1.u2.sizd_c[1] u1.u2.sizd_c[0] $abc$35104$new_n3770_
0000 1
.names $abc$35104$new_n3142_ u1.size[5] $abc$35104$new_n3772_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[5]
010 1
011 1
100 1
110 1
.names u1.u2.sizd_c[5] $abc$35104$new_n3770_ u1.u2.sizd_c[4] $abc$35104$new_n3772_
000 1
001 1
011 1
110 1
.names $abc$35104$new_n3142_ u1.size[6] $abc$35104$new_n3774_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[6]
010 1
011 1
100 1
110 1
.names u1.u2.sizd_c[6] $abc$35104$new_n3770_ u1.u2.sizd_c[5] u1.u2.sizd_c[4] $abc$35104$new_n3774_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
.names $abc$35104$new_n3142_ u1.size[7] $abc$35104$new_n3776_ $abc$35104$new_n3125_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[7]
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u1.u2.sizd_c[7] $abc$35104$new_n3777_ $abc$35104$new_n3776_
10 1
.names $abc$35104$new_n3770_ u1.u2.sizd_c[6] u1.u2.sizd_c[5] u1.u2.sizd_c[4] $abc$35104$new_n3777_
1000 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[8] $abc$35104$new_n3125_ u1.size[8] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[8]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[9] $abc$35104$new_n3124_ u1.size[9] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[9]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3142_ u1.size[10] $abc$35104$new_n3781_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[10]
010 1
011 1
100 1
110 1
.names u1.u2.sizd_c[10] $abc$35104$new_n3124_ u1.u2.sizd_c[9] $abc$35104$new_n3781_
000 1
001 1
011 1
110 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[11] $abc$35104$new_n3123_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[11]
101 1
110 1
.names $abc$35104$new_n3142_ u1.u2.sizd_c[12] $abc$35104$new_n3123_ u1.u2.sizd_c[11] $abc$27891$flatten\u1.\u2.$procmux$4325_Y[12]
1010 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n3142_ $abc$35104$new_n3785_ $abc$27891$flatten\u1.\u2.$procmux$4325_Y[13]
10 1
.names u1.u2.sizd_c[13] $abc$35104$new_n3123_ u1.u2.sizd_c[12] u1.u2.sizd_c[11] $abc$35104$new_n3785_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
.names $abc$35104$new_n3788_ $abc$35104$new_n3787_ u1.adr[0] $abc$27891$flatten\u1.\u2.$procmux$4334_Y[0]
001 1
011 1
110 1
111 1
.names u1.u2.adr_cb[0] u1.u2.rx_data_valid_r $abc$35104$new_n3017_ $abc$35104$new_n3787_
001 1
010 1
011 1
100 1
.names u1.u2.rx_dma_en_r u1.u2.tx_dma_en_r $abc$35104$new_n3788_
00 1
.names $abc$35104$new_n3788_ $abc$35104$new_n3790_ u1.adr[1] $abc$27891$flatten\u1.\u2.$procmux$4334_Y[1]
001 1
011 1
110 1
111 1
.names u1.u2.adr_cb[1] u1.u2.adr_cb[0] u1.u2.rx_data_valid_r $abc$35104$new_n3017_ $abc$35104$new_n3790_
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n3788_ $abc$35104$new_n3792_ u1.adr[2] $abc$27891$flatten\u1.\u2.$procmux$4334_Y[2]
001 1
011 1
110 1
111 1
.names u1.u2.adr_cb[2] $abc$35104$new_n3793_ $abc$35104$new_n3792_
01 1
10 1
.names u1.u2.adr_cb[1] u1.u2.adr_cb[0] $abc$35104$new_n3017_ u1.u2.rx_data_valid_r $abc$35104$new_n3793_
1101 1
1110 1
1111 1
.names $abc$35104$new_n3788_ u1.adr[2] $abc$35104$new_n3828_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][0]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3796_ u1.u2.last_buf_adr[14] $abc$35104$new_n3827_ $abc$35104$new_n3795_
100 1
111 1
.names $abc$35104$new_n3823_ $abc$35104$new_n3797_ u1.u2.last_buf_adr[12] $abc$35104$new_n3826_ $abc$35104$new_n3796_
1100 1
1111 1
.names $abc$35104$new_n3798_ u1.u2.last_buf_adr[11] $abc$35104$new_n3821_ $abc$35104$new_n3797_
100 1
111 1
.names $abc$35104$new_n3818_ $abc$35104$new_n3799_ u1.u2.last_buf_adr[10] $abc$35104$new_n3820_ $abc$35104$new_n3798_
1100 1
1111 1
.names $abc$35104$new_n3800_ u1.u2.last_buf_adr[8] $abc$35104$new_n3816_ $abc$35104$new_n3799_
100 1
111 1
.names $abc$35104$new_n3813_ $abc$35104$new_n3801_ u1.u2.last_buf_adr[7] $abc$35104$new_n3815_ $abc$35104$new_n3800_
1100 1
1111 1
.names $abc$35104$new_n3802_ u1.u2.last_buf_adr[5] $abc$35104$new_n3811_ $abc$35104$new_n3801_
100 1
111 1
.names $abc$35104$new_n3806_ $abc$35104$new_n3803_ u1.u2.last_buf_adr[4] $abc$35104$new_n3810_ $abc$35104$new_n3802_
1100 1
1111 1
.names u1.u2.last_buf_adr[3] u1.madr[3] u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3803_
0000 1
0001 1
0010 1
0111 1
1011 1
1100 1
1101 1
1110 1
.names u1.madr[1] u1.u2.fill_buf1 u1.u2.dtmp_sel_r $abc$35104$new_n3804_
110 1
.names u1.madr[0] u1.u2.mack_r u1.u2.fill_buf1
11 1
.names $abc$35104$new_n3807_ u1.u2.last_buf_adr[2] u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3806_
1000 1
1011 1
1101 1
1110 1
.names $abc$35104$new_n3136_ $abc$35104$new_n3809_ u1.u2.last_buf_adr[1] $abc$35104$new_n3808_ $abc$35104$new_n3807_
1100 1
1111 1
.names u1.madr[1] u1.madr[0] u1.u2.mack_r u1.u2.dtmp_sel_r $abc$35104$new_n3808_
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u1.u2.last_buf_adr[0] u1.madr[0] u1.u2.mack_r u1.u2.dtmp_sel_r $abc$35104$new_n3809_
0000 1
0001 1
0011 1
0110 1
1010 1
1100 1
1101 1
1111 1
.names u1.madr[4] u1.madr[3] u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3810_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.madr[5] $abc$35104$new_n3812_ $abc$35104$new_n3811_
01 1
10 1
.names u1.madr[4] u1.madr[3] u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3812_
1111 1
.names u1.u2.last_buf_adr[6] $abc$35104$new_n3814_ $abc$35104$new_n3813_
00 1
11 1
.names u1.madr[6] u1.madr[5] $abc$35104$new_n3812_ $abc$35104$new_n3814_
011 1
100 1
101 1
110 1
.names u1.madr[7] u1.madr[6] u1.madr[5] $abc$35104$new_n3812_ $abc$35104$new_n3815_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.madr[8] $abc$35104$new_n3817_ $abc$35104$new_n3816_
01 1
10 1
.names u1.madr[7] u1.madr[6] u1.madr[5] $abc$35104$new_n3812_ $abc$35104$new_n3817_
1111 1
.names u1.u2.last_buf_adr[9] $abc$35104$new_n3819_ $abc$35104$new_n3818_
00 1
11 1
.names u1.madr[9] u1.madr[8] $abc$35104$new_n3817_ $abc$35104$new_n3819_
011 1
100 1
101 1
110 1
.names u1.madr[10] u1.madr[9] u1.madr[8] $abc$35104$new_n3817_ $abc$35104$new_n3820_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.madr[11] $abc$35104$new_n3822_ $abc$35104$new_n3821_
01 1
10 1
.names u1.madr[10] u1.madr[9] u1.madr[8] $abc$35104$new_n3817_ $abc$35104$new_n3822_
1111 1
.names u1.u2.last_buf_adr[13] $abc$35104$new_n3824_ $abc$35104$new_n3823_
00 1
11 1
.names u1.madr[13] u1.madr[12] $abc$35104$new_n3825_ $abc$35104$new_n3824_
011 1
100 1
101 1
110 1
.names u1.madr[11] $abc$35104$new_n3822_ $abc$35104$new_n3825_
11 1
.names u1.madr[12] $abc$35104$new_n3825_ $abc$35104$new_n3826_
01 1
10 1
.names u1.madr[14] u1.madr[13] u1.madr[12] $abc$35104$new_n3825_ $abc$35104$new_n3827_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.madr[0] u1.u2.mack_r u1.u2.dtmp_sel_r $abc$35104$new_n3828_
010 1
100 1
101 1
111 1
.names $abc$35104$new_n3788_ u1.adr[3] $abc$35104$new_n3808_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][1]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[4] $abc$35104$new_n3831_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][2]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3831_
01 1
10 1
.names $abc$35104$new_n3788_ u1.adr[5] $abc$35104$new_n3833_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][3]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names u1.madr[3] u1.madr[2] $abc$35104$new_n3804_ $abc$35104$new_n3833_
011 1
100 1
101 1
110 1
.names $abc$35104$new_n3788_ u1.adr[6] $abc$35104$new_n3810_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][4]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[7] $abc$35104$new_n3811_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][5]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[8] $abc$35104$new_n3814_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][6]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[9] $abc$35104$new_n3815_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][7]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[10] $abc$35104$new_n3816_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][8]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[11] $abc$35104$new_n3819_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][9]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[12] $abc$35104$new_n3820_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][10]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[13] $abc$35104$new_n3821_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][11]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[14] $abc$35104$new_n3826_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][12]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[15] $abc$35104$new_n3824_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][13]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3788_ u1.adr[16] $abc$35104$new_n3827_ $abc$35104$new_n3795_ $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][14]
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3859_ $abc$35104$new_n3846_ $abc$35104$new_n3862_ u1.u1.tx_data_data[0]
000 1
001 1
010 1
.names $abc$35104$new_n3856_ $abc$35104$new_n3853_ $abc$35104$new_n3850_ $abc$35104$new_n3847_ $abc$35104$new_n3846_
1111 1
.names u1.u2.rd_buf0[8] $abc$35104$new_n3848_ $abc$35104$new_n3849_ u1.u2.rd_buf1[24] $abc$35104$new_n3847_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3787_ u1.u2.adr_cb[1] $abc$35104$new_n3792_ $abc$35104$new_n3848_
100 1
.names u1.u2.adr_cb[2] u1.u2.adr_cb[1] $abc$35104$new_n3787_ $abc$35104$new_n3849_
111 1
.names u1.u2.rd_buf1[8] $abc$35104$new_n3851_ u1.u2.rd_buf0[24] $abc$35104$new_n3852_ $abc$35104$new_n3850_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3792_ $abc$35104$new_n3787_ u1.u2.adr_cb[1] $abc$35104$new_n3851_
110 1
.names $abc$35104$new_n3787_ u1.u2.adr_cb[1] u1.u2.adr_cb[2] $abc$35104$new_n3852_
110 1
.names u1.u2.rd_buf0[16] $abc$35104$new_n3854_ $abc$35104$new_n3855_ u1.u2.rd_buf1[0] $abc$35104$new_n3853_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3790_ $abc$35104$new_n3787_ $abc$35104$new_n3792_ $abc$35104$new_n3854_
100 1
.names $abc$35104$new_n3792_ $abc$35104$new_n3790_ $abc$35104$new_n3787_ $abc$35104$new_n3855_
100 1
.names u1.u2.rd_buf1[16] $abc$35104$new_n3857_ u1.u2.rd_buf0[0] $abc$35104$new_n3858_ $abc$35104$new_n3856_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3790_ $abc$35104$new_n3792_ $abc$35104$new_n3787_ $abc$35104$new_n3857_
110 1
.names $abc$35104$new_n3790_ $abc$35104$new_n3787_ $abc$35104$new_n3792_ $abc$35104$new_n3858_
000 1
.names $abc$35104$new_n3860_ $abc$35104$new_n3861_ u1.u1.crc16[7] u1.u1.crc16[15] $abc$35104$new_n3859_
1001 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n3862_ $abc$35104$new_n3861_ $abc$35104$new_n3863_ $abc$35104$new_n3860_
000 1
001 1
010 1
.names $abc$35104$new_n3264_ $abc$35104$new_n3018_ $abc$35104$new_n3261_ u1.u1.state[0] $abc$35104$new_n3861_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n3018_ u1.u1.state[4] $abc$35104$new_n3261_ u1.send_data $abc$35104$new_n3862_
1000 1
1010 1
1100 1
1101 1
.names u1.u1.state[2] u0.tx_ready u1.u1.state[3] $abc$35104$new_n3863_
000 1
001 1
010 1
.names $abc$35104$new_n3870_ $abc$35104$new_n3862_ $abc$35104$new_n3865_ u1.u1.tx_data_data[5]
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3869_ $abc$35104$new_n3868_ $abc$35104$new_n3867_ $abc$35104$new_n3866_ $abc$35104$new_n3865_
1111 1
.names u1.u2.rd_buf0[13] $abc$35104$new_n3848_ $abc$35104$new_n3851_ u1.u2.rd_buf1[13] $abc$35104$new_n3866_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[21] $abc$35104$new_n3854_ $abc$35104$new_n3857_ u1.u2.rd_buf1[21] $abc$35104$new_n3867_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[5] $abc$35104$new_n3855_ u1.u2.rd_buf0[5] $abc$35104$new_n3858_ $abc$35104$new_n3868_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[29] $abc$35104$new_n3849_ u1.u2.rd_buf0[29] $abc$35104$new_n3852_ $abc$35104$new_n3869_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3860_ $abc$35104$new_n3861_ u1.u1.crc16[2] u1.u1.crc16[10] $abc$35104$new_n3870_
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3061_ $abc$35104$new_n3878_ $abc$35104$new_n3862_ $abc$35104$new_n3872_ u0.tx_data[1]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
.names $abc$35104$new_n3858_ u1.u2.rd_buf0[1] $abc$35104$new_n3873_ $abc$35104$new_n3877_ $abc$35104$new_n3872_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3876_ $abc$35104$new_n3874_ $abc$35104$new_n3848_ u1.u2.rd_buf0[9] $abc$35104$new_n3873_
1100 1
1101 1
1110 1
.names $abc$35104$new_n3875_ $abc$35104$new_n3857_ u1.u2.rd_buf1[17] $abc$35104$new_n3874_
100 1
101 1
110 1
.names u1.u2.rd_buf0[17] $abc$35104$new_n3854_ $abc$35104$new_n3855_ u1.u2.rd_buf1[1] $abc$35104$new_n3875_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[9] $abc$35104$new_n3851_ $abc$35104$new_n3849_ u1.u2.rd_buf1[25] $abc$35104$new_n3876_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[25] $abc$35104$new_n3852_ $abc$35104$new_n3877_
11 1
.names $abc$35104$new_n3860_ $abc$35104$new_n3861_ u1.u1.crc16[6] u1.u1.crc16[14] $abc$35104$new_n3878_
1001 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n3886_ $abc$35104$new_n3885_ $abc$35104$new_n3882_ $abc$35104$new_n3881_
111 1
.names $abc$35104$new_n3883_ $abc$35104$new_n3884_ $abc$35104$new_n3854_ u1.u2.rd_buf0[18] $abc$35104$new_n3882_
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[2] $abc$35104$new_n3855_ u1.u2.rd_buf0[2] $abc$35104$new_n3858_ $abc$35104$new_n3883_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[18] $abc$35104$new_n3857_ $abc$35104$new_n3884_
11 1
.names u1.u2.rd_buf0[10] $abc$35104$new_n3848_ $abc$35104$new_n3851_ u1.u2.rd_buf1[10] $abc$35104$new_n3885_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[26] $abc$35104$new_n3849_ u1.u2.rd_buf0[26] $abc$35104$new_n3852_ $abc$35104$new_n3886_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3863_ $abc$35104$new_n3861_ u1.u3.this_dpid[1] u1.u3.this_dpid[3] $abc$35104$new_n3888_
1101 1
1110 1
1111 1
.names $abc$35104$new_n3861_ u1.u1.crc16[13] u1.u1.crc16[5] $abc$35104$new_n3863_ $abc$35104$new_n3889_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3061_ u1.u3.token_pid_sel[1] u1.u3.token_pid_sel[3] $abc$35104$new_n3890_
001 1
010 1
011 1
.names $abc$35104$new_n3897_ $abc$35104$new_n3896_ $abc$35104$new_n3895_ $abc$35104$new_n3894_ $abc$35104$new_n3893_
1111 1
.names u1.u2.rd_buf0[11] $abc$35104$new_n3848_ $abc$35104$new_n3851_ u1.u2.rd_buf1[11] $abc$35104$new_n3894_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[19] $abc$35104$new_n3854_ u1.u2.rd_buf0[3] $abc$35104$new_n3858_ $abc$35104$new_n3895_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[3] $abc$35104$new_n3855_ $abc$35104$new_n3857_ u1.u2.rd_buf1[19] $abc$35104$new_n3896_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[27] $abc$35104$new_n3849_ u1.u2.rd_buf0[27] $abc$35104$new_n3852_ $abc$35104$new_n3897_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3863_ $abc$35104$new_n3861_ u1.u3.this_dpid[2] u1.u3.this_dpid[3] $abc$35104$new_n3899_
1101 1
1110 1
1111 1
.names $abc$35104$new_n3861_ u1.u1.crc16[12] u1.u1.crc16[4] $abc$35104$new_n3863_ $abc$35104$new_n3900_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3061_ u1.u3.token_pid_sel[1] u1.u3.token_pid_sel[2] $abc$35104$new_n3901_
001 1
010 1
011 1
.names $abc$35104$new_n3061_ $abc$35104$new_n3908_ $abc$35104$new_n3903_ $abc$35104$new_n3862_ u0.tx_data[4]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3907_ $abc$35104$new_n3906_ $abc$35104$new_n3905_ $abc$35104$new_n3904_ $abc$35104$new_n3903_
1111 1
.names u1.u2.rd_buf0[12] $abc$35104$new_n3848_ $abc$35104$new_n3851_ u1.u2.rd_buf1[12] $abc$35104$new_n3904_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[4] $abc$35104$new_n3855_ u1.u2.rd_buf0[4] $abc$35104$new_n3858_ $abc$35104$new_n3905_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[20] $abc$35104$new_n3854_ $abc$35104$new_n3857_ u1.u2.rd_buf1[20] $abc$35104$new_n3906_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[28] $abc$35104$new_n3849_ u1.u2.rd_buf0[28] $abc$35104$new_n3852_ $abc$35104$new_n3907_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3860_ $abc$35104$new_n3861_ u1.u1.crc16[3] u1.u1.crc16[11] $abc$35104$new_n3908_
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3910_ $abc$35104$new_n3890_ u1.u3.token_pid_sel[2] u0.tx_data[6]
000 1
001 1
011 1
.names $abc$35104$new_n3061_ $abc$35104$new_n3918_ $abc$35104$new_n6318_ $abc$35104$new_n3862_ $abc$35104$new_n3910_
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[14] $abc$35104$new_n3848_ $abc$35104$new_n3851_ u1.u2.rd_buf1[14] $abc$35104$new_n3913_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[30] $abc$35104$new_n3849_ $abc$35104$new_n3917_
11 1
.names $abc$35104$new_n3919_ $abc$35104$new_n3862_ $abc$35104$new_n3888_ u1.u3.this_dpid[2] $abc$35104$new_n3918_
1000 1
1001 1
1011 1
.names $abc$35104$new_n3861_ u1.u1.crc16[9] u1.u1.crc16[1] $abc$35104$new_n3863_ $abc$35104$new_n3919_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n3921_ $abc$35104$new_n3901_ u1.u3.token_pid_sel[3] u0.tx_data[7]
000 1
001 1
011 1
.names $abc$35104$new_n3061_ $abc$35104$new_n3862_ $abc$35104$new_n3922_ $abc$35104$new_n3928_ $abc$35104$new_n3921_
1000 1
1010 1
1110 1
1111 1
.names $abc$35104$new_n3923_ $abc$35104$new_n3858_ u1.u2.rd_buf0[7] $abc$35104$new_n3922_
100 1
101 1
110 1
.names $abc$35104$new_n3927_ $abc$35104$new_n3924_ $abc$35104$new_n3855_ u1.u2.rd_buf1[7] $abc$35104$new_n3923_
1100 1
1101 1
1110 1
.names $abc$35104$new_n3926_ $abc$35104$new_n3925_ $abc$35104$new_n3852_ u1.u2.rd_buf0[31] $abc$35104$new_n3924_
1000 1
1001 1
1010 1
.names u1.u2.rd_buf1[15] $abc$35104$new_n3851_ $abc$35104$new_n3925_
11 1
.names u1.u2.rd_buf0[15] $abc$35104$new_n3848_ $abc$35104$new_n3849_ u1.u2.rd_buf1[31] $abc$35104$new_n3926_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.u2.rd_buf0[23] $abc$35104$new_n3854_ $abc$35104$new_n3857_ u1.u2.rd_buf1[23] $abc$35104$new_n3927_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3929_ $abc$35104$new_n3899_ u1.u3.this_dpid[1] $abc$35104$new_n3928_
100 1
101 1
111 1
.names $abc$35104$new_n3861_ u1.u1.crc16[8] u1.u1.crc16[0] $abc$35104$new_n3863_ $abc$35104$new_n3929_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n3155_ u1.u0.state[3] u1.u0.state[0] u1.u0.state[1] u1.u0.token_le_2
1000 1
.names $abc$35104$new_n3156_ $abc$35104$new_n3279_ u1.u0.token_le_1
11 1
.names $abc$35104$new_n3933_ wb_data_i[0] u1.mdout[0] sram_data_o[0]
001 1
011 1
110 1
111 1
.names u1.mack $abc$35104$new_n3934_ u2.wack_r $abc$35104$new_n3933_
000 1
001 1
011 1
.names $abc$35104$new_n3935_ u5.state[5] u5.state[4] $abc$35104$new_n3934_
000 1
.names u5.wb_req_s1 wb_addr_i[17] $abc$35104$new_n3032_ $abc$35104$new_n3935_
111 1
.names $abc$35104$new_n3933_ wb_data_i[1] u1.mdout[1] sram_data_o[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[2] u1.mdout[2] sram_data_o[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[3] u1.mdout[3] sram_data_o[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[4] u1.mdout[4] sram_data_o[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[5] u1.mdout[5] sram_data_o[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[6] u1.mdout[6] sram_data_o[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[7] u1.mdout[7] sram_data_o[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[8] u1.mdout[8] sram_data_o[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[9] u1.mdout[9] sram_data_o[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[10] u1.mdout[10] sram_data_o[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[11] u1.mdout[11] sram_data_o[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[12] u1.mdout[12] sram_data_o[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[13] u1.mdout[13] sram_data_o[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[14] u1.mdout[14] sram_data_o[14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[15] u1.mdout[15] sram_data_o[15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[16] u1.mdout[16] sram_data_o[16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[17] u1.mdout[17] sram_data_o[17]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[18] u1.mdout[18] sram_data_o[18]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[19] u1.mdout[19] sram_data_o[19]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[20] u1.mdout[20] sram_data_o[20]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[21] u1.mdout[21] sram_data_o[21]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[22] u1.mdout[22] sram_data_o[22]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[23] u1.mdout[23] sram_data_o[23]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[24] u1.mdout[24] sram_data_o[24]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[25] u1.mdout[25] sram_data_o[25]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[26] u1.mdout[26] sram_data_o[26]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[27] u1.mdout[27] sram_data_o[27]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[28] u1.mdout[28] sram_data_o[28]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[29] u1.mdout[29] sram_data_o[29]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[30] u1.mdout[30] sram_data_o[30]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_data_i[31] u1.mdout[31] sram_data_o[31]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[2] u1.madr[0] sram_adr_o[0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[3] u1.madr[1] sram_adr_o[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[4] u1.madr[2] sram_adr_o[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[5] u1.madr[3] sram_adr_o[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[6] u1.madr[4] sram_adr_o[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[7] u1.madr[5] sram_adr_o[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[8] u1.madr[6] sram_adr_o[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[9] u1.madr[7] sram_adr_o[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[10] u1.madr[8] sram_adr_o[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[11] u1.madr[9] sram_adr_o[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[12] u1.madr[10] sram_adr_o[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[13] u1.madr[11] sram_adr_o[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[14] u1.madr[12] sram_adr_o[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[15] u1.madr[13] sram_adr_o[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3933_ wb_addr_i[16] u1.madr[14] sram_adr_o[14]
001 1
011 1
110 1
111 1
.names u1.mack $abc$35104$new_n3983_ u1.mwe sram_we_o
000 1
001 1
101 1
111 1
.names u5.state[5] $abc$35104$new_n3437_ $abc$35104$new_n3935_ wb_we_i $abc$35104$new_n3983_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n3276_ wb_data_i[0] u1.idin[0] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[1] u1.idin[1] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[2] u1.idin[2] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[3] u1.idin[3] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[4] u1.idin[4] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[5] u1.idin[5] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[6] u1.idin[6] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[7] u1.idin[7] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[8] u1.idin[8] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[9] u1.idin[9] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[10] u1.idin[10] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[11] u1.idin[11] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[12] u1.idin[12] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[13] u1.idin[13] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[14] u1.idin[14] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[15] u1.idin[15] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[16] u1.idin[16] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[17] u1.idin[17] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[17]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[18] u1.idin[18] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[18]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[19] u1.idin[19] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[19]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[20] u1.idin[20] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[20]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[21] u1.idin[21] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[21]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[22] u1.idin[22] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[22]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[23] u1.idin[23] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[23]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[24] u1.idin[24] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[24]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[25] u1.idin[25] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[25]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[26] u1.idin[26] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[26]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[27] u1.idin[27] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[27]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[28] u1.idin[28] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[28]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[29] u1.idin[29] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[29]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[30] u1.idin[30] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[30]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3276_ wb_data_i[31] u1.idin[31] $abc$27891$flatten\u4.\u3.$procmux$1932_Y[31]
001 1
011 1
110 1
111 1
.names u4.u3.we2 wb_data_i[0] $abc$35104$new_n4017_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[0]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[0] u4.u3.buf0_orig[0] $abc$35104$new_n4017_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[1] $abc$35104$new_n4019_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[1]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[1] u4.u3.buf0_orig[1] $abc$35104$new_n4019_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[2] $abc$35104$new_n4021_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[2]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[2] u4.u3.buf0_orig[2] $abc$35104$new_n4021_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[3] $abc$35104$new_n4023_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[3]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[3] u4.u3.buf0_orig[3] $abc$35104$new_n4023_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[4] $abc$35104$new_n4025_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[4]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[4] u4.u3.buf0_orig[4] $abc$35104$new_n4025_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[5] $abc$35104$new_n4027_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[5]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[5] u4.u3.buf0_orig[5] $abc$35104$new_n4027_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[6] $abc$35104$new_n4029_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[6]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[6] u4.u3.buf0_orig[6] $abc$35104$new_n4029_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[7] $abc$35104$new_n4031_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[7]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[7] u4.u3.buf0_orig[7] $abc$35104$new_n4031_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[8] $abc$35104$new_n4033_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[8]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[8] u4.u3.buf0_orig[8] $abc$35104$new_n4033_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[9] $abc$35104$new_n4035_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[9]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[9] u4.u3.buf0_orig[9] $abc$35104$new_n4035_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[10] $abc$35104$new_n4037_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[10]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[10] u4.u3.buf0_orig[10] $abc$35104$new_n4037_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[11] $abc$35104$new_n4039_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[11]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[11] u4.u3.buf0_orig[11] $abc$35104$new_n4039_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[12] $abc$35104$new_n4041_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[12]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[12] u4.u3.buf0_orig[12] $abc$35104$new_n4041_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[13] $abc$35104$new_n4043_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[13]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[13] u4.u3.buf0_orig[13] $abc$35104$new_n4043_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[14] $abc$35104$new_n4045_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[14]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[14] u4.u3.buf0_orig[14] $abc$35104$new_n4045_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[15] $abc$35104$new_n4047_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[15]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[15] u4.u3.buf0_orig[15] $abc$35104$new_n4047_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[16] $abc$35104$new_n4049_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[16]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[16] u4.u3.buf0_orig[16] $abc$35104$new_n4049_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[17] $abc$35104$new_n4051_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[17]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[17] u4.u3.buf0_orig[17] $abc$35104$new_n4051_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[18] $abc$35104$new_n4053_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[18]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[18] u4.u3.buf0_orig[18] $abc$35104$new_n4053_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[19] $abc$35104$new_n4055_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[19]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[19] u4.u3.buf0_orig[19] $abc$35104$new_n4055_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[20] $abc$35104$new_n4057_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[20]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[20] u4.u3.buf0_orig[20] $abc$35104$new_n4057_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[21] $abc$35104$new_n4059_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[21]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[21] u4.u3.buf0_orig[21] $abc$35104$new_n4059_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[22] $abc$35104$new_n4061_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[22]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[22] u4.u3.buf0_orig[22] $abc$35104$new_n4061_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[23] $abc$35104$new_n4063_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[23]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[23] u4.u3.buf0_orig[23] $abc$35104$new_n4063_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[24] $abc$35104$new_n4065_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[24]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[24] u4.u3.buf0_orig[24] $abc$35104$new_n4065_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[25] $abc$35104$new_n4067_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[25]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[25] u4.u3.buf0_orig[25] $abc$35104$new_n4067_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[26] $abc$35104$new_n4069_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[26]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[26] u4.u3.buf0_orig[26] $abc$35104$new_n4069_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[27] $abc$35104$new_n4071_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[27]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[27] u4.u3.buf0_orig[27] $abc$35104$new_n4071_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[28] $abc$35104$new_n4073_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[28]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[28] u4.u3.buf0_orig[28] $abc$35104$new_n4073_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[29] $abc$35104$new_n4075_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[29]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[29] u4.u3.buf0_orig[29] $abc$35104$new_n4075_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[30] $abc$35104$new_n4077_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[30]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[30] u4.u3.buf0_orig[30] $abc$35104$new_n4077_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we2 wb_data_i[31] $abc$35104$new_n4079_ $abc$27891$flatten\u4.\u3.$procmux$1943_Y[31]
000 1
010 1
110 1
111 1
.names u1.buf0_rl u4.u3.ep_match_r u1.idin[31] u4.u3.buf0_orig[31] $abc$35104$new_n4079_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u3.we0 wb_data_i[22] $abc$27891$flatten\u4.\u3.$procmux$1967_Y[0]
00 1
01 1
11 1
.names wb_data_i[23] u4.u3.we0 $abc$27891$flatten\u4.\u3.$procmux$1967_Y[1]
11 1
.names $abc$35104$new_n3458_ wb_data_i[0] u1.idin[0] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[1] u1.idin[1] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[2] u1.idin[2] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[3] u1.idin[3] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[4] u1.idin[4] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[5] u1.idin[5] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[6] u1.idin[6] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[7] u1.idin[7] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[8] u1.idin[8] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[9] u1.idin[9] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[10] u1.idin[10] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[11] u1.idin[11] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[12] u1.idin[12] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[13] u1.idin[13] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[14] u1.idin[14] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[15] u1.idin[15] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[16] u1.idin[16] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[17] u1.idin[17] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[17]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[18] u1.idin[18] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[18]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[19] u1.idin[19] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[19]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[20] u1.idin[20] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[20]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[21] u1.idin[21] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[21]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[22] u1.idin[22] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[22]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[23] u1.idin[23] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[23]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[24] u1.idin[24] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[24]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[25] u1.idin[25] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[25]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[26] u1.idin[26] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[26]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[27] u1.idin[27] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[27]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[28] u1.idin[28] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[28]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[29] u1.idin[29] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[29]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[30] u1.idin[30] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[30]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3458_ wb_data_i[31] u1.idin[31] $abc$27891$flatten\u4.\u2.$procmux$1932_Y[31]
001 1
011 1
110 1
111 1
.names u4.u2.we2 wb_data_i[0] $abc$35104$new_n4115_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[0]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[0] u4.u2.buf0_orig[0] $abc$35104$new_n4115_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[1] $abc$35104$new_n4117_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[1]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[1] u4.u2.buf0_orig[1] $abc$35104$new_n4117_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[2] $abc$35104$new_n4119_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[2]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[2] u4.u2.buf0_orig[2] $abc$35104$new_n4119_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[3] $abc$35104$new_n4121_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[3]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[3] u4.u2.buf0_orig[3] $abc$35104$new_n4121_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[4] $abc$35104$new_n4123_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[4]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[4] u4.u2.buf0_orig[4] $abc$35104$new_n4123_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[5] $abc$35104$new_n4125_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[5]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[5] u4.u2.buf0_orig[5] $abc$35104$new_n4125_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[6] $abc$35104$new_n4127_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[6]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[6] u4.u2.buf0_orig[6] $abc$35104$new_n4127_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[7] $abc$35104$new_n4129_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[7]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[7] u4.u2.buf0_orig[7] $abc$35104$new_n4129_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[8] $abc$35104$new_n4131_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[8]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[8] u4.u2.buf0_orig[8] $abc$35104$new_n4131_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[9] $abc$35104$new_n4133_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[9]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[9] u4.u2.buf0_orig[9] $abc$35104$new_n4133_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[10] $abc$35104$new_n4135_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[10]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[10] u4.u2.buf0_orig[10] $abc$35104$new_n4135_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[11] $abc$35104$new_n4137_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[11]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[11] u4.u2.buf0_orig[11] $abc$35104$new_n4137_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[12] $abc$35104$new_n4139_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[12]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[12] u4.u2.buf0_orig[12] $abc$35104$new_n4139_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[13] $abc$35104$new_n4141_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[13]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[13] u4.u2.buf0_orig[13] $abc$35104$new_n4141_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[14] $abc$35104$new_n4143_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[14]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[14] u4.u2.buf0_orig[14] $abc$35104$new_n4143_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[15] $abc$35104$new_n4145_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[15]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[15] u4.u2.buf0_orig[15] $abc$35104$new_n4145_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[16] $abc$35104$new_n4147_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[16]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[16] u4.u2.buf0_orig[16] $abc$35104$new_n4147_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[17] $abc$35104$new_n4149_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[17]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[17] u4.u2.buf0_orig[17] $abc$35104$new_n4149_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[18] $abc$35104$new_n4151_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[18]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[18] u4.u2.buf0_orig[18] $abc$35104$new_n4151_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[19] $abc$35104$new_n4153_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[19]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[19] u4.u2.buf0_orig[19] $abc$35104$new_n4153_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[20] $abc$35104$new_n4155_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[20]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[20] u4.u2.buf0_orig[20] $abc$35104$new_n4155_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[21] $abc$35104$new_n4157_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[21]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[21] u4.u2.buf0_orig[21] $abc$35104$new_n4157_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[22] $abc$35104$new_n4159_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[22]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[22] u4.u2.buf0_orig[22] $abc$35104$new_n4159_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[23] $abc$35104$new_n4161_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[23]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[23] u4.u2.buf0_orig[23] $abc$35104$new_n4161_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[24] $abc$35104$new_n4163_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[24]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[24] u4.u2.buf0_orig[24] $abc$35104$new_n4163_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[25] $abc$35104$new_n4165_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[25]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[25] u4.u2.buf0_orig[25] $abc$35104$new_n4165_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[26] $abc$35104$new_n4167_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[26]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[26] u4.u2.buf0_orig[26] $abc$35104$new_n4167_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[27] $abc$35104$new_n4169_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[27]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[27] u4.u2.buf0_orig[27] $abc$35104$new_n4169_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[28] $abc$35104$new_n4171_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[28]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[28] u4.u2.buf0_orig[28] $abc$35104$new_n4171_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[29] $abc$35104$new_n4173_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[29]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[29] u4.u2.buf0_orig[29] $abc$35104$new_n4173_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[30] $abc$35104$new_n4175_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[30]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[30] u4.u2.buf0_orig[30] $abc$35104$new_n4175_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we2 wb_data_i[31] $abc$35104$new_n4177_ $abc$27891$flatten\u4.\u2.$procmux$1943_Y[31]
000 1
010 1
110 1
111 1
.names u4.u2.ep_match_r u1.buf0_rl u1.idin[31] u4.u2.buf0_orig[31] $abc$35104$new_n4177_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u2.we0 wb_data_i[22] $abc$27891$flatten\u4.\u2.$procmux$1967_Y[0]
00 1
01 1
11 1
.names wb_data_i[23] u4.u2.we0 $abc$27891$flatten\u4.\u2.$procmux$1967_Y[1]
11 1
.names $abc$35104$new_n3480_ wb_data_i[0] u1.idin[0] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[1] u1.idin[1] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[2] u1.idin[2] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[3] u1.idin[3] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[4] u1.idin[4] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[5] u1.idin[5] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[6] u1.idin[6] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[7] u1.idin[7] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[8] u1.idin[8] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[9] u1.idin[9] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[10] u1.idin[10] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[11] u1.idin[11] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[12] u1.idin[12] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[13] u1.idin[13] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[14] u1.idin[14] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[15] u1.idin[15] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[16] u1.idin[16] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[17] u1.idin[17] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[17]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[18] u1.idin[18] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[18]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[19] u1.idin[19] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[19]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[20] u1.idin[20] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[20]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[21] u1.idin[21] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[21]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[22] u1.idin[22] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[22]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[23] u1.idin[23] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[23]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[24] u1.idin[24] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[24]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[25] u1.idin[25] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[25]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[26] u1.idin[26] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[26]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[27] u1.idin[27] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[27]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[28] u1.idin[28] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[28]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[29] u1.idin[29] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[29]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[30] u1.idin[30] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[30]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3480_ wb_data_i[31] u1.idin[31] $abc$27891$flatten\u4.\u1.$procmux$1932_Y[31]
001 1
011 1
110 1
111 1
.names u4.u1.we2 wb_data_i[0] $abc$35104$new_n4213_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[0]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[0] u4.u1.buf0_orig[0] $abc$35104$new_n4213_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[1] $abc$35104$new_n4215_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[1]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[1] u4.u1.buf0_orig[1] $abc$35104$new_n4215_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[2] $abc$35104$new_n4217_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[2]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[2] u4.u1.buf0_orig[2] $abc$35104$new_n4217_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[3] $abc$35104$new_n4219_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[3]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[3] u4.u1.buf0_orig[3] $abc$35104$new_n4219_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[4] $abc$35104$new_n4221_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[4]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[4] u4.u1.buf0_orig[4] $abc$35104$new_n4221_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[5] $abc$35104$new_n4223_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[5]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[5] u4.u1.buf0_orig[5] $abc$35104$new_n4223_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[6] $abc$35104$new_n4225_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[6]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[6] u4.u1.buf0_orig[6] $abc$35104$new_n4225_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[7] $abc$35104$new_n4227_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[7]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[7] u4.u1.buf0_orig[7] $abc$35104$new_n4227_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[8] $abc$35104$new_n4229_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[8]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[8] u4.u1.buf0_orig[8] $abc$35104$new_n4229_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[9] $abc$35104$new_n4231_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[9]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[9] u4.u1.buf0_orig[9] $abc$35104$new_n4231_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[10] $abc$35104$new_n4233_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[10]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[10] u4.u1.buf0_orig[10] $abc$35104$new_n4233_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[11] $abc$35104$new_n4235_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[11]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[11] u4.u1.buf0_orig[11] $abc$35104$new_n4235_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[12] $abc$35104$new_n4237_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[12]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[12] u4.u1.buf0_orig[12] $abc$35104$new_n4237_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[13] $abc$35104$new_n4239_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[13]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[13] u4.u1.buf0_orig[13] $abc$35104$new_n4239_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[14] $abc$35104$new_n4241_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[14]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[14] u4.u1.buf0_orig[14] $abc$35104$new_n4241_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[15] $abc$35104$new_n4243_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[15]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[15] u4.u1.buf0_orig[15] $abc$35104$new_n4243_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[16] $abc$35104$new_n4245_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[16]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[16] u4.u1.buf0_orig[16] $abc$35104$new_n4245_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[17] $abc$35104$new_n4247_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[17]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[17] u4.u1.buf0_orig[17] $abc$35104$new_n4247_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[18] $abc$35104$new_n4249_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[18]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[18] u4.u1.buf0_orig[18] $abc$35104$new_n4249_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[19] $abc$35104$new_n4251_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[19]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[19] u4.u1.buf0_orig[19] $abc$35104$new_n4251_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[20] $abc$35104$new_n4253_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[20]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[20] u4.u1.buf0_orig[20] $abc$35104$new_n4253_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[21] $abc$35104$new_n4255_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[21]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[21] u4.u1.buf0_orig[21] $abc$35104$new_n4255_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[22] $abc$35104$new_n4257_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[22]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[22] u4.u1.buf0_orig[22] $abc$35104$new_n4257_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[23] $abc$35104$new_n4259_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[23]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[23] u4.u1.buf0_orig[23] $abc$35104$new_n4259_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[24] $abc$35104$new_n4261_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[24]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[24] u4.u1.buf0_orig[24] $abc$35104$new_n4261_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[25] $abc$35104$new_n4263_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[25]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[25] u4.u1.buf0_orig[25] $abc$35104$new_n4263_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[26] $abc$35104$new_n4265_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[26]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[26] u4.u1.buf0_orig[26] $abc$35104$new_n4265_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[27] $abc$35104$new_n4267_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[27]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[27] u4.u1.buf0_orig[27] $abc$35104$new_n4267_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[28] $abc$35104$new_n4269_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[28]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[28] u4.u1.buf0_orig[28] $abc$35104$new_n4269_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[29] $abc$35104$new_n4271_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[29]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[29] u4.u1.buf0_orig[29] $abc$35104$new_n4271_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[30] $abc$35104$new_n4273_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[30]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[30] u4.u1.buf0_orig[30] $abc$35104$new_n4273_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we2 wb_data_i[31] $abc$35104$new_n4275_ $abc$27891$flatten\u4.\u1.$procmux$1943_Y[31]
000 1
010 1
110 1
111 1
.names u4.u1.ep_match_r u1.buf0_rl u1.idin[31] u4.u1.buf0_orig[31] $abc$35104$new_n4275_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u1.we0 wb_data_i[22] $abc$27891$flatten\u4.\u1.$procmux$1967_Y[0]
00 1
01 1
11 1
.names wb_data_i[23] u4.u1.we0 $abc$27891$flatten\u4.\u1.$procmux$1967_Y[1]
11 1
.names $abc$35104$new_n3188_ wb_data_i[0] u1.idin[0] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[0]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[1] u1.idin[1] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[1]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[2] u1.idin[2] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[2]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[3] u1.idin[3] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[3]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[4] u1.idin[4] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[4]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[5] u1.idin[5] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[5]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[6] u1.idin[6] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[6]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[7] u1.idin[7] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[7]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[8] u1.idin[8] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[8]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[9] u1.idin[9] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[9]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[10] u1.idin[10] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[11] u1.idin[11] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[11]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[12] u1.idin[12] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[12]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[13] u1.idin[13] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[13]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[14] u1.idin[14] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[14]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[15] u1.idin[15] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[15]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[16] u1.idin[16] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[16]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[17] u1.idin[17] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[17]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[18] u1.idin[18] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[18]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[19] u1.idin[19] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[19]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[20] u1.idin[20] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[20]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[21] u1.idin[21] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[21]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[22] u1.idin[22] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[22]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[23] u1.idin[23] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[23]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[24] u1.idin[24] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[24]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[25] u1.idin[25] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[25]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[26] u1.idin[26] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[26]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[27] u1.idin[27] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[27]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[28] u1.idin[28] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[28]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[29] u1.idin[29] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[29]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[30] u1.idin[30] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[30]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3188_ wb_data_i[31] u1.idin[31] $abc$27891$flatten\u4.\u0.$procmux$1932_Y[31]
001 1
011 1
110 1
111 1
.names u4.u0.we2 wb_data_i[0] $abc$35104$new_n4311_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[0]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[0] u4.u0.buf0_orig[0] $abc$35104$new_n4311_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[1] $abc$35104$new_n4313_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[1]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[1] u4.u0.buf0_orig[1] $abc$35104$new_n4313_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[2] $abc$35104$new_n4315_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[2]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[2] u4.u0.buf0_orig[2] $abc$35104$new_n4315_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[3] $abc$35104$new_n4317_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[3]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[3] u4.u0.buf0_orig[3] $abc$35104$new_n4317_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[4] $abc$35104$new_n4319_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[4]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[4] u4.u0.buf0_orig[4] $abc$35104$new_n4319_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[5] $abc$35104$new_n4321_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[5]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[5] u4.u0.buf0_orig[5] $abc$35104$new_n4321_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[6] $abc$35104$new_n4323_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[6]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[6] u4.u0.buf0_orig[6] $abc$35104$new_n4323_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[7] $abc$35104$new_n4325_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[7]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[7] u4.u0.buf0_orig[7] $abc$35104$new_n4325_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[8] $abc$35104$new_n4327_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[8]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[8] u4.u0.buf0_orig[8] $abc$35104$new_n4327_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[9] $abc$35104$new_n4329_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[9]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[9] u4.u0.buf0_orig[9] $abc$35104$new_n4329_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[10] $abc$35104$new_n4331_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[10]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[10] u4.u0.buf0_orig[10] $abc$35104$new_n4331_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[11] $abc$35104$new_n4333_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[11]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[11] u4.u0.buf0_orig[11] $abc$35104$new_n4333_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[12] $abc$35104$new_n4335_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[12]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[12] u4.u0.buf0_orig[12] $abc$35104$new_n4335_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[13] $abc$35104$new_n4337_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[13]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[13] u4.u0.buf0_orig[13] $abc$35104$new_n4337_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[14] $abc$35104$new_n4339_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[14]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[14] u4.u0.buf0_orig[14] $abc$35104$new_n4339_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[15] $abc$35104$new_n4341_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[15]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[15] u4.u0.buf0_orig[15] $abc$35104$new_n4341_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[16] $abc$35104$new_n4343_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[16]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[16] u4.u0.buf0_orig[16] $abc$35104$new_n4343_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[17] $abc$35104$new_n4345_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[17]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[17] u4.u0.buf0_orig[17] $abc$35104$new_n4345_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[18] $abc$35104$new_n4347_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[18]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[18] u4.u0.buf0_orig[18] $abc$35104$new_n4347_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[19] $abc$35104$new_n4349_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[19]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[19] u4.u0.buf0_orig[19] $abc$35104$new_n4349_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[20] $abc$35104$new_n4351_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[20]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[20] u4.u0.buf0_orig[20] $abc$35104$new_n4351_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[21] $abc$35104$new_n4353_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[21]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[21] u4.u0.buf0_orig[21] $abc$35104$new_n4353_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[22] $abc$35104$new_n4355_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[22]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[22] u4.u0.buf0_orig[22] $abc$35104$new_n4355_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[23] $abc$35104$new_n4357_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[23]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[23] u4.u0.buf0_orig[23] $abc$35104$new_n4357_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[24] $abc$35104$new_n4359_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[24]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[24] u4.u0.buf0_orig[24] $abc$35104$new_n4359_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[25] $abc$35104$new_n4361_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[25]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[25] u4.u0.buf0_orig[25] $abc$35104$new_n4361_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[26] $abc$35104$new_n4363_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[26]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[26] u4.u0.buf0_orig[26] $abc$35104$new_n4363_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[27] $abc$35104$new_n4365_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[27]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[27] u4.u0.buf0_orig[27] $abc$35104$new_n4365_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[28] $abc$35104$new_n4367_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[28]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[28] u4.u0.buf0_orig[28] $abc$35104$new_n4367_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[29] $abc$35104$new_n4369_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[29]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[29] u4.u0.buf0_orig[29] $abc$35104$new_n4369_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[30] $abc$35104$new_n4371_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[30]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[30] u4.u0.buf0_orig[30] $abc$35104$new_n4371_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we2 wb_data_i[31] $abc$35104$new_n4373_ $abc$27891$flatten\u4.\u0.$procmux$1943_Y[31]
000 1
010 1
110 1
111 1
.names u4.u0.ep_match_r u1.buf0_rl u1.idin[31] u4.u0.buf0_orig[31] $abc$35104$new_n4373_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names u4.u0.we0 wb_data_i[22] $abc$27891$flatten\u4.\u0.$procmux$1967_Y[0]
00 1
01 1
11 1
.names wb_data_i[23] u4.u0.we0 $abc$27891$flatten\u4.\u0.$procmux$1967_Y[1]
11 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4377_ $abc$35104$new_n4378_ $abc$27891$flatten\u4.$0\csr[31:0][0]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[0] u4.ep3_csr[0] $abc$35104$new_n4377_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[0] u4.ep1_csr[0] $abc$35104$new_n4378_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4380_ $abc$35104$new_n4381_ $abc$27891$flatten\u4.$0\csr[31:0][1]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[1] u4.ep3_csr[1] $abc$35104$new_n4380_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[1] u4.ep1_csr[1] $abc$35104$new_n4381_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4383_ $abc$35104$new_n4384_ $abc$27891$flatten\u4.$0\csr[31:0][2]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[2] u4.ep3_csr[2] $abc$35104$new_n4383_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[2] u4.ep1_csr[2] $abc$35104$new_n4384_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4386_ $abc$35104$new_n4387_ $abc$27891$flatten\u4.$0\csr[31:0][3]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[3] u4.ep3_csr[3] $abc$35104$new_n4386_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[3] u4.ep1_csr[3] $abc$35104$new_n4387_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4389_ $abc$35104$new_n4390_ $abc$27891$flatten\u4.$0\csr[31:0][4]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[4] u4.ep3_csr[4] $abc$35104$new_n4389_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[4] u4.ep1_csr[4] $abc$35104$new_n4390_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4392_ $abc$35104$new_n4393_ $abc$27891$flatten\u4.$0\csr[31:0][5]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[5] u4.ep3_csr[5] $abc$35104$new_n4392_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[5] u4.ep1_csr[5] $abc$35104$new_n4393_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4395_ $abc$35104$new_n4396_ $abc$27891$flatten\u4.$0\csr[31:0][6]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[6] u4.ep3_csr[6] $abc$35104$new_n4395_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[6] u4.ep1_csr[6] $abc$35104$new_n4396_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4398_ $abc$35104$new_n4399_ $abc$27891$flatten\u4.$0\csr[31:0][7]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[7] u4.ep3_csr[7] $abc$35104$new_n4398_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[7] u4.ep1_csr[7] $abc$35104$new_n4399_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4401_ $abc$35104$new_n4402_ $abc$27891$flatten\u4.$0\csr[31:0][8]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[8] u4.ep3_csr[8] $abc$35104$new_n4401_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[8] u4.ep1_csr[8] $abc$35104$new_n4402_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4404_ $abc$35104$new_n4405_ $abc$27891$flatten\u4.$0\csr[31:0][9]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[9] u4.ep3_csr[9] $abc$35104$new_n4404_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[9] u4.ep1_csr[9] $abc$35104$new_n4405_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4407_ $abc$35104$new_n4408_ $abc$27891$flatten\u4.$0\csr[31:0][10]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[10] u4.ep3_csr[10] $abc$35104$new_n4407_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[10] u4.ep1_csr[10] $abc$35104$new_n4408_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4410_ $abc$35104$new_n4411_ $abc$27891$flatten\u4.$0\csr[31:0][11]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[11] u4.ep3_csr[11] $abc$35104$new_n4410_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[11] u4.ep1_csr[11] $abc$35104$new_n4411_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4413_ $abc$35104$new_n4414_ $abc$27891$flatten\u4.$0\csr[31:0][12]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[12] u4.ep3_csr[12] $abc$35104$new_n4413_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[12] u4.ep1_csr[12] $abc$35104$new_n4414_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4416_ $abc$35104$new_n4417_ $abc$27891$flatten\u4.$0\csr[31:0][15]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.u2.dma_en u4.u3.dma_en $abc$35104$new_n4416_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.u0.dma_en u4.u1.dma_en $abc$35104$new_n4417_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4419_ $abc$35104$new_n4420_ $abc$27891$flatten\u4.$0\csr[31:0][16]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[16] u4.ep3_csr[16] $abc$35104$new_n4419_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[16] u4.ep1_csr[16] $abc$35104$new_n4420_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4422_ $abc$35104$new_n4423_ $abc$27891$flatten\u4.$0\csr[31:0][17]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[17] u4.ep3_csr[17] $abc$35104$new_n4422_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[17] u4.ep1_csr[17] $abc$35104$new_n4423_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4425_ $abc$35104$new_n4426_ $abc$27891$flatten\u4.$0\csr[31:0][22]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[22] u4.ep3_csr[22] $abc$35104$new_n4425_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[22] u4.ep1_csr[22] $abc$35104$new_n4426_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4428_ $abc$35104$new_n4429_ $abc$27891$flatten\u4.$0\csr[31:0][23]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[23] u4.ep3_csr[23] $abc$35104$new_n4428_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[23] u4.ep1_csr[23] $abc$35104$new_n4429_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4431_ $abc$35104$new_n4432_ $abc$27891$flatten\u4.$0\csr[31:0][24]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[24] u4.ep3_csr[24] $abc$35104$new_n4431_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[24] u4.ep1_csr[24] $abc$35104$new_n4432_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4434_ $abc$35104$new_n4435_ $abc$27891$flatten\u4.$0\csr[31:0][25]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[25] u4.ep3_csr[25] $abc$35104$new_n4434_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[25] u4.ep1_csr[25] $abc$35104$new_n4435_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4437_ $abc$35104$new_n4438_ $abc$27891$flatten\u4.$0\csr[31:0][26]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[26] u4.ep3_csr[26] $abc$35104$new_n4437_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[26] u4.ep1_csr[26] $abc$35104$new_n4438_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4440_ $abc$35104$new_n4441_ $abc$27891$flatten\u4.$0\csr[31:0][27]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[27] u4.ep3_csr[27] $abc$35104$new_n4440_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[27] u4.ep1_csr[27] $abc$35104$new_n4441_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4443_ $abc$35104$new_n4444_ $abc$27891$flatten\u4.$0\csr[31:0][28]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[28] u4.ep3_csr[28] $abc$35104$new_n4443_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[28] u4.ep1_csr[28] $abc$35104$new_n4444_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4446_ $abc$35104$new_n4447_ $abc$27891$flatten\u4.$0\csr[31:0][29]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[29] u4.ep3_csr[29] $abc$35104$new_n4446_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[29] u4.ep1_csr[29] $abc$35104$new_n4447_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4449_ $abc$35104$new_n4450_ $abc$27891$flatten\u4.$0\csr[31:0][30]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[30] u4.ep3_csr[30] $abc$35104$new_n4449_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[30] u4.ep1_csr[30] $abc$35104$new_n4450_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4452_ $abc$35104$new_n4453_ $abc$27891$flatten\u4.$0\csr[31:0][31]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_csr[31] u4.ep3_csr[31] $abc$35104$new_n4452_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_csr[31] u4.ep1_csr[31] $abc$35104$new_n4453_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4455_ $abc$35104$new_n4456_ $abc$27891$flatten\u4.$0\buf0[31:0][0]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[0] u4.ep3_buf0[0] $abc$35104$new_n4455_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[0] u4.ep1_buf0[0] $abc$35104$new_n4456_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4458_ $abc$35104$new_n4459_ $abc$27891$flatten\u4.$0\buf0[31:0][1]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[1] u4.ep3_buf0[1] $abc$35104$new_n4458_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[1] u4.ep1_buf0[1] $abc$35104$new_n4459_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4461_ $abc$35104$new_n4462_ $abc$27891$flatten\u4.$0\buf0[31:0][2]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[2] u4.ep3_buf0[2] $abc$35104$new_n4461_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[2] u4.ep1_buf0[2] $abc$35104$new_n4462_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4464_ $abc$35104$new_n4465_ $abc$27891$flatten\u4.$0\buf0[31:0][3]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[3] u4.ep3_buf0[3] $abc$35104$new_n4464_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[3] u4.ep1_buf0[3] $abc$35104$new_n4465_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4467_ $abc$35104$new_n4468_ $abc$27891$flatten\u4.$0\buf0[31:0][4]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[4] u4.ep3_buf0[4] $abc$35104$new_n4467_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[4] u4.ep1_buf0[4] $abc$35104$new_n4468_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4470_ $abc$35104$new_n4471_ $abc$27891$flatten\u4.$0\buf0[31:0][5]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[5] u4.ep3_buf0[5] $abc$35104$new_n4470_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[5] u4.ep1_buf0[5] $abc$35104$new_n4471_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4473_ $abc$35104$new_n4474_ $abc$27891$flatten\u4.$0\buf0[31:0][6]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[6] u4.ep3_buf0[6] $abc$35104$new_n4473_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[6] u4.ep1_buf0[6] $abc$35104$new_n4474_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4476_ $abc$35104$new_n4477_ $abc$27891$flatten\u4.$0\buf0[31:0][7]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[7] u4.ep3_buf0[7] $abc$35104$new_n4476_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[7] u4.ep1_buf0[7] $abc$35104$new_n4477_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4479_ $abc$35104$new_n4480_ $abc$27891$flatten\u4.$0\buf0[31:0][8]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[8] u4.ep3_buf0[8] $abc$35104$new_n4479_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[8] u4.ep1_buf0[8] $abc$35104$new_n4480_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4482_ $abc$35104$new_n4483_ $abc$27891$flatten\u4.$0\buf0[31:0][9]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[9] u4.ep3_buf0[9] $abc$35104$new_n4482_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[9] u4.ep1_buf0[9] $abc$35104$new_n4483_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4485_ $abc$35104$new_n4486_ $abc$27891$flatten\u4.$0\buf0[31:0][10]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[10] u4.ep3_buf0[10] $abc$35104$new_n4485_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[10] u4.ep1_buf0[10] $abc$35104$new_n4486_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4488_ $abc$35104$new_n4489_ $abc$27891$flatten\u4.$0\buf0[31:0][11]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[11] u4.ep3_buf0[11] $abc$35104$new_n4488_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[11] u4.ep1_buf0[11] $abc$35104$new_n4489_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4491_ $abc$35104$new_n4492_ $abc$27891$flatten\u4.$0\buf0[31:0][12]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[12] u4.ep3_buf0[12] $abc$35104$new_n4491_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[12] u4.ep1_buf0[12] $abc$35104$new_n4492_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4494_ $abc$35104$new_n4495_ $abc$27891$flatten\u4.$0\buf0[31:0][13]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[13] u4.ep3_buf0[13] $abc$35104$new_n4494_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[13] u4.ep1_buf0[13] $abc$35104$new_n4495_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4497_ $abc$35104$new_n4498_ $abc$27891$flatten\u4.$0\buf0[31:0][14]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[14] u4.ep3_buf0[14] $abc$35104$new_n4497_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[14] u4.ep1_buf0[14] $abc$35104$new_n4498_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4500_ $abc$35104$new_n4501_ $abc$27891$flatten\u4.$0\buf0[31:0][15]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[15] u4.ep3_buf0[15] $abc$35104$new_n4500_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[15] u4.ep1_buf0[15] $abc$35104$new_n4501_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4503_ $abc$35104$new_n4504_ $abc$27891$flatten\u4.$0\buf0[31:0][16]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[16] u4.ep3_buf0[16] $abc$35104$new_n4503_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[16] u4.ep1_buf0[16] $abc$35104$new_n4504_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4506_ $abc$35104$new_n4507_ $abc$27891$flatten\u4.$0\buf0[31:0][17]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[17] u4.ep3_buf0[17] $abc$35104$new_n4506_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[17] u4.ep1_buf0[17] $abc$35104$new_n4507_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4509_ $abc$35104$new_n4510_ $abc$27891$flatten\u4.$0\buf0[31:0][18]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[18] u4.ep3_buf0[18] $abc$35104$new_n4509_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[18] u4.ep1_buf0[18] $abc$35104$new_n4510_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4512_ $abc$35104$new_n4513_ $abc$27891$flatten\u4.$0\buf0[31:0][19]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[19] u4.ep3_buf0[19] $abc$35104$new_n4512_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[19] u4.ep1_buf0[19] $abc$35104$new_n4513_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4515_ $abc$35104$new_n4516_ $abc$27891$flatten\u4.$0\buf0[31:0][20]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[20] u4.ep3_buf0[20] $abc$35104$new_n4515_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[20] u4.ep1_buf0[20] $abc$35104$new_n4516_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4518_ $abc$35104$new_n4519_ $abc$27891$flatten\u4.$0\buf0[31:0][21]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[21] u4.ep3_buf0[21] $abc$35104$new_n4518_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[21] u4.ep1_buf0[21] $abc$35104$new_n4519_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4521_ $abc$35104$new_n4522_ $abc$27891$flatten\u4.$0\buf0[31:0][22]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[22] u4.ep3_buf0[22] $abc$35104$new_n4521_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[22] u4.ep1_buf0[22] $abc$35104$new_n4522_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4524_ $abc$35104$new_n4525_ $abc$27891$flatten\u4.$0\buf0[31:0][23]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[23] u4.ep3_buf0[23] $abc$35104$new_n4524_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[23] u4.ep1_buf0[23] $abc$35104$new_n4525_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4527_ $abc$35104$new_n4528_ $abc$27891$flatten\u4.$0\buf0[31:0][24]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[24] u4.ep3_buf0[24] $abc$35104$new_n4527_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[24] u4.ep1_buf0[24] $abc$35104$new_n4528_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4530_ $abc$35104$new_n4531_ $abc$27891$flatten\u4.$0\buf0[31:0][25]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[25] u4.ep3_buf0[25] $abc$35104$new_n4530_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[25] u4.ep1_buf0[25] $abc$35104$new_n4531_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4533_ $abc$35104$new_n4534_ $abc$27891$flatten\u4.$0\buf0[31:0][26]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[26] u4.ep3_buf0[26] $abc$35104$new_n4533_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[26] u4.ep1_buf0[26] $abc$35104$new_n4534_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4536_ $abc$35104$new_n4537_ $abc$27891$flatten\u4.$0\buf0[31:0][27]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[27] u4.ep3_buf0[27] $abc$35104$new_n4536_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[27] u4.ep1_buf0[27] $abc$35104$new_n4537_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4539_ $abc$35104$new_n4540_ $abc$27891$flatten\u4.$0\buf0[31:0][28]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[28] u4.ep3_buf0[28] $abc$35104$new_n4539_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[28] u4.ep1_buf0[28] $abc$35104$new_n4540_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4542_ $abc$35104$new_n4543_ $abc$27891$flatten\u4.$0\buf0[31:0][29]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[29] u4.ep3_buf0[29] $abc$35104$new_n4542_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[29] u4.ep1_buf0[29] $abc$35104$new_n4543_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4545_ $abc$35104$new_n4546_ $abc$27891$flatten\u4.$0\buf0[31:0][30]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[30] u4.ep3_buf0[30] $abc$35104$new_n4545_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[30] u4.ep1_buf0[30] $abc$35104$new_n4546_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4548_ $abc$35104$new_n4549_ $abc$27891$flatten\u4.$0\buf0[31:0][31]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf0[31] u4.ep3_buf0[31] $abc$35104$new_n4548_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf0[31] u4.ep1_buf0[31] $abc$35104$new_n4549_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4551_ $abc$35104$new_n4552_ $abc$27891$flatten\u4.$0\buf1[31:0][0]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[0] u4.ep3_buf1[0] $abc$35104$new_n4551_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[0] u4.ep1_buf1[0] $abc$35104$new_n4552_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4554_ $abc$35104$new_n4555_ $abc$27891$flatten\u4.$0\buf1[31:0][1]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[1] u4.ep3_buf1[1] $abc$35104$new_n4554_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[1] u4.ep1_buf1[1] $abc$35104$new_n4555_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4557_ $abc$35104$new_n4558_ $abc$27891$flatten\u4.$0\buf1[31:0][2]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[2] u4.ep3_buf1[2] $abc$35104$new_n4557_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[2] u4.ep1_buf1[2] $abc$35104$new_n4558_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4560_ $abc$35104$new_n4561_ $abc$27891$flatten\u4.$0\buf1[31:0][3]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[3] u4.ep3_buf1[3] $abc$35104$new_n4560_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[3] u4.ep1_buf1[3] $abc$35104$new_n4561_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4563_ $abc$35104$new_n4564_ $abc$27891$flatten\u4.$0\buf1[31:0][4]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[4] u4.ep3_buf1[4] $abc$35104$new_n4563_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[4] u4.ep1_buf1[4] $abc$35104$new_n4564_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4566_ $abc$35104$new_n4567_ $abc$27891$flatten\u4.$0\buf1[31:0][5]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[5] u4.ep3_buf1[5] $abc$35104$new_n4566_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[5] u4.ep1_buf1[5] $abc$35104$new_n4567_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4569_ $abc$35104$new_n4570_ $abc$27891$flatten\u4.$0\buf1[31:0][6]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[6] u4.ep3_buf1[6] $abc$35104$new_n4569_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[6] u4.ep1_buf1[6] $abc$35104$new_n4570_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4572_ $abc$35104$new_n4573_ $abc$27891$flatten\u4.$0\buf1[31:0][7]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[7] u4.ep3_buf1[7] $abc$35104$new_n4572_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[7] u4.ep1_buf1[7] $abc$35104$new_n4573_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4575_ $abc$35104$new_n4576_ $abc$27891$flatten\u4.$0\buf1[31:0][8]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[8] u4.ep3_buf1[8] $abc$35104$new_n4575_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[8] u4.ep1_buf1[8] $abc$35104$new_n4576_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4578_ $abc$35104$new_n4579_ $abc$27891$flatten\u4.$0\buf1[31:0][9]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[9] u4.ep3_buf1[9] $abc$35104$new_n4578_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[9] u4.ep1_buf1[9] $abc$35104$new_n4579_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4581_ $abc$35104$new_n4582_ $abc$27891$flatten\u4.$0\buf1[31:0][10]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[10] u4.ep3_buf1[10] $abc$35104$new_n4581_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[10] u4.ep1_buf1[10] $abc$35104$new_n4582_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4584_ $abc$35104$new_n4585_ $abc$27891$flatten\u4.$0\buf1[31:0][11]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[11] u4.ep3_buf1[11] $abc$35104$new_n4584_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[11] u4.ep1_buf1[11] $abc$35104$new_n4585_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4587_ $abc$35104$new_n4588_ $abc$27891$flatten\u4.$0\buf1[31:0][12]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[12] u4.ep3_buf1[12] $abc$35104$new_n4587_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[12] u4.ep1_buf1[12] $abc$35104$new_n4588_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4590_ $abc$35104$new_n4591_ $abc$27891$flatten\u4.$0\buf1[31:0][13]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[13] u4.ep3_buf1[13] $abc$35104$new_n4590_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[13] u4.ep1_buf1[13] $abc$35104$new_n4591_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4593_ $abc$35104$new_n4594_ $abc$27891$flatten\u4.$0\buf1[31:0][14]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[14] u4.ep3_buf1[14] $abc$35104$new_n4593_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[14] u4.ep1_buf1[14] $abc$35104$new_n4594_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4596_ $abc$35104$new_n4597_ $abc$27891$flatten\u4.$0\buf1[31:0][15]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[15] u4.ep3_buf1[15] $abc$35104$new_n4596_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[15] u4.ep1_buf1[15] $abc$35104$new_n4597_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4599_ $abc$35104$new_n4600_ $abc$27891$flatten\u4.$0\buf1[31:0][16]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[16] u4.ep3_buf1[16] $abc$35104$new_n4599_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[16] u4.ep1_buf1[16] $abc$35104$new_n4600_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4602_ $abc$35104$new_n4603_ $abc$27891$flatten\u4.$0\buf1[31:0][17]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[17] u4.ep3_buf1[17] $abc$35104$new_n4602_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[17] u4.ep1_buf1[17] $abc$35104$new_n4603_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4605_ $abc$35104$new_n4606_ $abc$27891$flatten\u4.$0\buf1[31:0][18]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[18] u4.ep3_buf1[18] $abc$35104$new_n4605_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[18] u4.ep1_buf1[18] $abc$35104$new_n4606_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4608_ $abc$35104$new_n4609_ $abc$27891$flatten\u4.$0\buf1[31:0][19]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[19] u4.ep3_buf1[19] $abc$35104$new_n4608_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[19] u4.ep1_buf1[19] $abc$35104$new_n4609_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4611_ $abc$35104$new_n4612_ $abc$27891$flatten\u4.$0\buf1[31:0][20]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[20] u4.ep3_buf1[20] $abc$35104$new_n4611_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[20] u4.ep1_buf1[20] $abc$35104$new_n4612_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4614_ $abc$35104$new_n4615_ $abc$27891$flatten\u4.$0\buf1[31:0][21]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[21] u4.ep3_buf1[21] $abc$35104$new_n4614_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[21] u4.ep1_buf1[21] $abc$35104$new_n4615_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4617_ $abc$35104$new_n4618_ $abc$27891$flatten\u4.$0\buf1[31:0][22]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[22] u4.ep3_buf1[22] $abc$35104$new_n4617_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[22] u4.ep1_buf1[22] $abc$35104$new_n4618_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4620_ $abc$35104$new_n4621_ $abc$27891$flatten\u4.$0\buf1[31:0][23]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[23] u4.ep3_buf1[23] $abc$35104$new_n4620_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[23] u4.ep1_buf1[23] $abc$35104$new_n4621_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4623_ $abc$35104$new_n4624_ $abc$27891$flatten\u4.$0\buf1[31:0][24]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[24] u4.ep3_buf1[24] $abc$35104$new_n4623_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[24] u4.ep1_buf1[24] $abc$35104$new_n4624_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4626_ $abc$35104$new_n4627_ $abc$27891$flatten\u4.$0\buf1[31:0][25]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[25] u4.ep3_buf1[25] $abc$35104$new_n4626_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[25] u4.ep1_buf1[25] $abc$35104$new_n4627_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4629_ $abc$35104$new_n4630_ $abc$27891$flatten\u4.$0\buf1[31:0][26]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[26] u4.ep3_buf1[26] $abc$35104$new_n4629_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[26] u4.ep1_buf1[26] $abc$35104$new_n4630_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4632_ $abc$35104$new_n4633_ $abc$27891$flatten\u4.$0\buf1[31:0][27]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[27] u4.ep3_buf1[27] $abc$35104$new_n4632_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[27] u4.ep1_buf1[27] $abc$35104$new_n4633_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4635_ $abc$35104$new_n4636_ $abc$27891$flatten\u4.$0\buf1[31:0][28]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[28] u4.ep3_buf1[28] $abc$35104$new_n4635_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[28] u4.ep1_buf1[28] $abc$35104$new_n4636_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4638_ $abc$35104$new_n4639_ $abc$27891$flatten\u4.$0\buf1[31:0][29]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[29] u4.ep3_buf1[29] $abc$35104$new_n4638_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[29] u4.ep1_buf1[29] $abc$35104$new_n4639_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4641_ $abc$35104$new_n4642_ $abc$27891$flatten\u4.$0\buf1[31:0][30]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[30] u4.ep3_buf1[30] $abc$35104$new_n4641_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[30] u4.ep1_buf1[30] $abc$35104$new_n4642_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4644_ $abc$35104$new_n4645_ $abc$27891$flatten\u4.$0\buf1[31:0][31]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_buf1[31] u4.ep3_buf1[31] $abc$35104$new_n4644_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_buf1[31] u4.ep1_buf1[31] $abc$35104$new_n4645_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4647_ $abc$35104$new_n4648_ $abc$27891$flatten\u4.$0\dma_in_buf_sz1[0:0]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_dma_in_buf_sz1 u4.ep3_dma_in_buf_sz1 $abc$35104$new_n4647_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_dma_in_buf_sz1 u4.ep1_dma_in_buf_sz1 $abc$35104$new_n4648_
000 1
010 1
100 1
101 1
.names $abc$35104$new_n3230_ $abc$35104$new_n4650_ $abc$35104$new_n4651_ $abc$27891$flatten\u4.$0\dma_out_buf_avail[0:0]
000 1
010 1
100 1
101 1
.names u4.ep2_match u4.ep2_dma_out_buf_avail u4.ep3_dma_out_buf_avail $abc$35104$new_n4650_
000 1
010 1
100 1
101 1
.names u4.ep0_match u4.ep0_dma_out_buf_avail u4.ep1_dma_out_buf_avail $abc$35104$new_n4651_
000 1
010 1
100 1
101 1
.names wb_addr_i[17] sram_data_i[0] u4.dout[0] $abc$27891$flatten\u5.$0\wb_data_o[31:0][0]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[1] u4.dout[1] $abc$27891$flatten\u5.$0\wb_data_o[31:0][1]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[2] u4.dout[2] $abc$27891$flatten\u5.$0\wb_data_o[31:0][2]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[3] u4.dout[3] $abc$27891$flatten\u5.$0\wb_data_o[31:0][3]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[4] u4.dout[4] $abc$27891$flatten\u5.$0\wb_data_o[31:0][4]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[5] u4.dout[5] $abc$27891$flatten\u5.$0\wb_data_o[31:0][5]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[6] u4.dout[6] $abc$27891$flatten\u5.$0\wb_data_o[31:0][6]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[7] u4.dout[7] $abc$27891$flatten\u5.$0\wb_data_o[31:0][7]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[8] u4.dout[8] $abc$27891$flatten\u5.$0\wb_data_o[31:0][8]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[9] u4.dout[9] $abc$27891$flatten\u5.$0\wb_data_o[31:0][9]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[10] u4.dout[10] $abc$27891$flatten\u5.$0\wb_data_o[31:0][10]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[11] u4.dout[11] $abc$27891$flatten\u5.$0\wb_data_o[31:0][11]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[12] u4.dout[12] $abc$27891$flatten\u5.$0\wb_data_o[31:0][12]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[13] u4.dout[13] $abc$27891$flatten\u5.$0\wb_data_o[31:0][13]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[14] u4.dout[14] $abc$27891$flatten\u5.$0\wb_data_o[31:0][14]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[15] u4.dout[15] $abc$27891$flatten\u5.$0\wb_data_o[31:0][15]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[16] u4.dout[16] $abc$27891$flatten\u5.$0\wb_data_o[31:0][16]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[17] u4.dout[17] $abc$27891$flatten\u5.$0\wb_data_o[31:0][17]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[18] u4.dout[18] $abc$27891$flatten\u5.$0\wb_data_o[31:0][18]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[19] u4.dout[19] $abc$27891$flatten\u5.$0\wb_data_o[31:0][19]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[20] u4.dout[20] $abc$27891$flatten\u5.$0\wb_data_o[31:0][20]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[21] u4.dout[21] $abc$27891$flatten\u5.$0\wb_data_o[31:0][21]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[22] u4.dout[22] $abc$27891$flatten\u5.$0\wb_data_o[31:0][22]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[23] u4.dout[23] $abc$27891$flatten\u5.$0\wb_data_o[31:0][23]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[24] u4.dout[24] $abc$27891$flatten\u5.$0\wb_data_o[31:0][24]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[25] u4.dout[25] $abc$27891$flatten\u5.$0\wb_data_o[31:0][25]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[26] u4.dout[26] $abc$27891$flatten\u5.$0\wb_data_o[31:0][26]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[27] u4.dout[27] $abc$27891$flatten\u5.$0\wb_data_o[31:0][27]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[28] u4.dout[28] $abc$27891$flatten\u5.$0\wb_data_o[31:0][28]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[29] u4.dout[29] $abc$27891$flatten\u5.$0\wb_data_o[31:0][29]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[30] u4.dout[30] $abc$27891$flatten\u5.$0\wb_data_o[31:0][30]
001 1
011 1
110 1
111 1
.names wb_addr_i[17] sram_data_i[31] u4.dout[31] $abc$27891$flatten\u5.$0\wb_data_o[31:0][31]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3036_ wb_addr_i[4] $abc$35104$new_n4688_
10 1
.names wb_addr_i[4] $abc$35104$new_n3183_ $abc$35104$new_n4691_
11 1
.names u4.utmi_vend_stat_r[0] $abc$35104$new_n3212_ u4.int_srca[0] $abc$35104$new_n4693_ $abc$35104$new_n4692_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3189_ wb_addr_i[4] $abc$35104$new_n4693_
10 1
.names $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 $abc$35104$new_n3214_ $abc$35104$new_n4694_
10 1
.names $abc$35104$new_n4696_ $abc$35104$new_n3182_ $abc$35104$new_n4700_ $abc$35104$new_n4699_ $abc$35104$new_n4695_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4697_ $abc$35104$new_n4698_ $abc$35104$new_n4696_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[0] u4.u1.int[0] $abc$35104$new_n4697_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[0] u4.ep1_csr[0] $abc$35104$new_n4698_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[0] u4.u0.int[0] $abc$35104$new_n4699_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[0] u4.ep0_csr[0] $abc$35104$new_n4700_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4702_ $abc$35104$new_n3453_ $abc$35104$new_n4706_ $abc$35104$new_n4705_ $abc$35104$new_n4701_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4703_ $abc$35104$new_n4704_ $abc$35104$new_n4702_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[0] u4.u3.int[0] $abc$35104$new_n4703_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[0] u4.ep3_csr[0] $abc$35104$new_n4704_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[0] u4.ep2_buf0[0] $abc$35104$new_n4705_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u2.int[0] u4.ep2_csr[0] $abc$35104$new_n4706_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4714_ $abc$35104$new_n4723_ $abc$35104$new_n4720_ $abc$35104$new_n6326_ $flatten\u4.$procmux$4656.Y[1]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.inta_msk[1] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frm_nat[1] $abc$35104$new_n4711_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u0.mode_hs wb_addr_i[4] wb_addr_i[3] wb_addr_i[2] $abc$35104$new_n4713_
1000 1
1110 1
1111 1
.names $abc$35104$new_n4715_ $abc$35104$new_n3475_ $abc$35104$new_n4719_ $abc$35104$new_n4718_ $abc$35104$new_n4714_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4716_ $abc$35104$new_n4717_ $abc$35104$new_n4715_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[1] u4.u2.int[1] $abc$35104$new_n4716_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[1] u4.ep2_csr[1] $abc$35104$new_n4717_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[1] u4.ep1_buf0[1] $abc$35104$new_n4718_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u1.int[1] u4.ep1_csr[1] $abc$35104$new_n4719_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4721_ $abc$35104$new_n4722_ $abc$35104$new_n4720_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[1] u4.u3.int[1] $abc$35104$new_n4721_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[1] u4.ep3_csr[1] $abc$35104$new_n4722_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4724_ $abc$35104$new_n4725_ $abc$35104$new_n4723_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[1] u4.u0.int[1] $abc$35104$new_n4724_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[1] u4.ep0_csr[1] $abc$35104$new_n4725_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names u4.utmi_vend_stat_r[2] $abc$35104$new_n3212_ u4.inta_msk[2] $abc$35104$new_n4688_ $abc$35104$new_n4730_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u0.u0.usb_attached wb_addr_i[4] wb_addr_i[3] wb_addr_i[2] $abc$35104$new_n4732_
1000 1
1110 1
1111 1
.names $abc$35104$new_n4734_ $abc$35104$new_n3034_ $abc$35104$new_n4738_ $abc$35104$new_n4737_ $abc$35104$new_n4733_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4735_ $abc$35104$new_n4736_ $abc$35104$new_n4734_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[2] u4.u0.int[2] $abc$35104$new_n4735_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_csr[2] u4.ep0_buf1[2] $abc$35104$new_n4736_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[2] u4.ep3_buf0[2] $abc$35104$new_n4737_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_csr[2] u4.u3.int[2] $abc$35104$new_n4738_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4740_ $abc$35104$new_n4741_ $abc$35104$new_n4739_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[2] u4.u2.int[2] $abc$35104$new_n4740_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_csr[2] u4.ep2_buf1[2] $abc$35104$new_n4741_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4743_ $abc$35104$new_n4744_ $abc$35104$new_n4742_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[2] u4.u1.int[2] $abc$35104$new_n4743_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_csr[2] u4.ep1_buf1[2] $abc$35104$new_n4744_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
.names $abc$35104$new_n4752_ $abc$35104$new_n4761_ $abc$35104$new_n4758_ $abc$35104$new_n6335_ $flatten\u4.$procmux$4656.Y[3]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4753_ $abc$35104$new_n3475_ $abc$35104$new_n4757_ $abc$35104$new_n4756_ $abc$35104$new_n4752_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4754_ $abc$35104$new_n4755_ $abc$35104$new_n4753_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[3] u4.u3.int[3] $abc$35104$new_n4754_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[3] u4.ep3_csr[3] $abc$35104$new_n4755_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[3] u4.ep1_buf0[3] $abc$35104$new_n4756_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u1.int[3] u4.ep1_csr[3] $abc$35104$new_n4757_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4759_ $abc$35104$new_n4760_ $abc$35104$new_n4758_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[3] u4.u2.int[3] $abc$35104$new_n4759_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[3] u4.ep2_csr[3] $abc$35104$new_n4760_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4762_ $abc$35104$new_n4763_ $abc$35104$new_n4761_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[3] u4.u0.int[3] $abc$35104$new_n4762_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[3] u4.ep0_csr[3] $abc$35104$new_n4763_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4769_ $abc$35104$new_n4778_ $abc$35104$new_n4775_ $abc$35104$new_n4765_ $flatten\u4.$procmux$4656.Y[4]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4766_ $abc$35104$new_n4767_ $abc$35104$new_n4768_ $abc$35104$new_n4765_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names u4.inta_msk[4] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frm_nat[4] $abc$35104$new_n4766_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3213_ wb_addr_i[4] u1.fa[4] u4.utmi_vend_stat_r[4] $abc$35104$new_n4767_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names u0.u0.line_state_r[1] wb_addr_i[4] wb_addr_i[3] wb_addr_i[2] $abc$35104$new_n4768_
1000 1
1110 1
1111 1
.names $abc$35104$new_n4770_ $abc$35104$new_n3034_ $abc$35104$new_n4774_ $abc$35104$new_n4773_ $abc$35104$new_n4769_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4771_ $abc$35104$new_n4772_ $abc$35104$new_n4770_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[4] u4.u1.int[4] $abc$35104$new_n4771_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[4] u4.ep1_csr[4] $abc$35104$new_n4772_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[4] u4.ep3_buf0[4] $abc$35104$new_n4773_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u3.int[4] u4.ep3_csr[4] $abc$35104$new_n4774_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4776_ $abc$35104$new_n4777_ $abc$35104$new_n4775_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[4] u4.u2.int[4] $abc$35104$new_n4776_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[4] u4.ep2_csr[4] $abc$35104$new_n4777_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4779_ $abc$35104$new_n4780_ $abc$35104$new_n4778_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[4] u4.u0.int[4] $abc$35104$new_n4779_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[4] u4.ep0_csr[4] $abc$35104$new_n4780_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4783_ $abc$35104$new_n3475_ $abc$35104$new_n4787_ $abc$35104$new_n4786_ $abc$35104$new_n4782_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4784_ $abc$35104$new_n4785_ $abc$35104$new_n4783_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[5] u4.ep0_buf0[5] $abc$35104$new_n4784_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u0.int[5] u4.ep0_csr[5] $abc$35104$new_n4785_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[5] u4.ep1_buf0[5] $abc$35104$new_n4786_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.u1.int[5] u4.ep1_csr[5] $abc$35104$new_n4787_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4790_ $abc$35104$new_n4694_ $abc$35104$new_n4793_ $abc$35104$new_n4789_ $abc$35104$new_n4788_
0011 1
0100 1
0101 1
0110 1
0111 1
.names u4.inta_msk[5] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frm_nat[5] $abc$35104$new_n4789_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4791_ $abc$35104$new_n4792_ $abc$35104$new_n4790_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[5] u4.u3.int[5] $abc$35104$new_n4791_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[5] u4.ep3_csr[5] $abc$35104$new_n4792_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3213_ wb_addr_i[4] u1.fa[5] u4.utmi_vend_stat_r[5] $abc$35104$new_n4793_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names $abc$35104$new_n4798_ $abc$35104$new_n4694_ $abc$35104$new_n4812_ $abc$35104$new_n4811_ $flatten\u4.$procmux$4656.Y[6]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n4808_ $abc$35104$new_n4805_ $abc$35104$new_n4802_ $abc$35104$new_n4799_ $abc$35104$new_n4798_
0000 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4800_ $abc$35104$new_n4801_ $abc$35104$new_n4799_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[6] u4.u3.int[6] $abc$35104$new_n4800_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[6] u4.ep3_csr[6] $abc$35104$new_n4801_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4803_ $abc$35104$new_n4804_ $abc$35104$new_n4802_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[6] u4.u0.int[6] $abc$35104$new_n4803_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[6] u4.ep0_csr[6] $abc$35104$new_n4804_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4806_ $abc$35104$new_n4807_ $abc$35104$new_n4805_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[6] u4.u1.int[6] $abc$35104$new_n4806_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[6] u4.ep1_csr[6] $abc$35104$new_n4807_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4809_ $abc$35104$new_n4810_ $abc$35104$new_n4808_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[6] u4.u2.int[6] $abc$35104$new_n4809_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[6] u4.ep2_csr[6] $abc$35104$new_n4810_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names u4.inta_msk[6] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frm_nat[6] $abc$35104$new_n4811_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3213_ wb_addr_i[4] u1.fa[6] u4.utmi_vend_stat_r[6] $abc$35104$new_n4812_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names $abc$35104$new_n4816_ $abc$35104$new_n4694_ $abc$35104$new_n4814_ $flatten\u4.$procmux$4656.Y[7]
000 1
001 1
010 1
011 1
100 1
.names $abc$35104$new_n4815_ $abc$35104$new_n4688_ u4.inta_msk[7] $abc$35104$new_n4814_
100 1
101 1
110 1
.names u4.utmi_vend_stat_r[7] $abc$35104$new_n3212_ u1.frm_nat[7] $abc$35104$new_n4691_ $abc$35104$new_n4815_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n4823_ $abc$35104$new_n4821_ $abc$35104$new_n4819_ $abc$35104$new_n4817_ $abc$35104$new_n4816_
0000 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4818_ u4.ep2_buf1[7] $abc$35104$new_n3189_ $abc$35104$new_n4817_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[7] u4.ep2_csr[7] $abc$35104$new_n4818_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4820_ u4.ep0_buf1[7] $abc$35104$new_n3189_ $abc$35104$new_n4819_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf0[7] u4.ep0_csr[7] $abc$35104$new_n4820_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4822_ u4.ep1_buf1[7] $abc$35104$new_n3189_ $abc$35104$new_n4821_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[7] u4.ep1_csr[7] $abc$35104$new_n4822_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4824_ u4.ep3_buf1[7] $abc$35104$new_n3189_ $abc$35104$new_n4823_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[7] u4.ep3_csr[7] $abc$35104$new_n4824_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4826_ $abc$35104$new_n4834_ $abc$35104$new_n4832_ $flatten\u4.$procmux$4656.Y[8]
000 1
001 1
010 1
011 1
101 1
110 1
111 1
.names $abc$35104$new_n4828_ $abc$35104$new_n4830_ $abc$35104$new_n4827_ $abc$35104$new_n4694_ $abc$35104$new_n4826_
0001 1
0010 1
0011 1
.names u4.inta_msk[8] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frm_nat[8] $abc$35104$new_n4827_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4829_ u4.ep0_csr[8] $abc$35104$new_n3183_ $abc$35104$new_n4828_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[8] u4.ep0_buf0[8] $abc$35104$new_n4829_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4831_ u4.ep2_buf1[8] $abc$35104$new_n3189_ $abc$35104$new_n4830_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[8] u4.ep2_csr[8] $abc$35104$new_n4831_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4833_ u4.ep1_csr[8] $abc$35104$new_n3183_ $abc$35104$new_n4832_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[8] u4.ep1_buf0[8] $abc$35104$new_n4833_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4835_ u4.ep3_buf1[8] $abc$35104$new_n3189_ $abc$35104$new_n4834_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[8] u4.ep3_csr[8] $abc$35104$new_n4835_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4839_ $abc$35104$new_n4841_ $abc$35104$new_n4838_ u1.frm_nat[9] $abc$35104$new_n4837_
0000 1
0001 1
0010 1
.names $abc$35104$new_n4691_ $abc$35104$new_n4694_ $abc$35104$new_n4838_
10 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4840_ u4.ep0_csr[9] $abc$35104$new_n3183_ $abc$35104$new_n4839_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[9] u4.ep0_buf0[9] $abc$35104$new_n4840_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4842_ u4.ep2_buf1[9] $abc$35104$new_n3189_ $abc$35104$new_n4841_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[9] u4.ep2_csr[9] $abc$35104$new_n4842_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4850_ $abc$35104$new_n4852_ $abc$35104$new_n4838_ u1.frm_nat[10] $abc$35104$new_n4849_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4851_ u4.ep0_csr[10] $abc$35104$new_n3183_ $abc$35104$new_n4850_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[10] u4.ep0_buf0[10] $abc$35104$new_n4851_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4853_ u4.ep2_buf1[10] $abc$35104$new_n3189_ $abc$35104$new_n4852_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[10] u4.ep2_csr[10] $abc$35104$new_n4853_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4865_ $abc$35104$new_n4860_ $flatten\u4.$procmux$4656.Y[11]
00 1
01 1
10 1
.names $abc$35104$new_n4861_ $abc$35104$new_n4863_ $abc$35104$new_n4838_ u1.frm_nat[11] $abc$35104$new_n4860_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4862_ u4.ep0_csr[11] $abc$35104$new_n3183_ $abc$35104$new_n4861_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[11] u4.ep0_buf0[11] $abc$35104$new_n4862_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4864_ u4.ep2_buf1[11] $abc$35104$new_n3189_ $abc$35104$new_n4863_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[11] u4.ep2_csr[11] $abc$35104$new_n4864_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4868_ $abc$35104$new_n3475_ $abc$35104$new_n4866_ $abc$35104$new_n4865_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n4867_ $abc$35104$new_n3183_ u4.ep1_csr[11] $abc$35104$new_n4866_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[11] u4.ep1_buf0[11] $abc$35104$new_n4867_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4869_ $abc$35104$new_n3183_ u4.ep3_csr[11] $abc$35104$new_n4868_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[11] u4.ep3_buf0[11] $abc$35104$new_n4869_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4871_ $abc$35104$new_n4876_ $abc$35104$new_n3182_ $abc$35104$new_n4878_ $flatten\u4.$procmux$4656.Y[12]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4872_ $abc$35104$new_n3475_ $abc$35104$new_n4874_ $abc$35104$new_n4871_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n4873_ $abc$35104$new_n3189_ u4.ep2_buf1[12] $abc$35104$new_n4872_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[12] u4.ep2_csr[12] $abc$35104$new_n4873_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4875_ $abc$35104$new_n3189_ u4.ep1_buf1[12] $abc$35104$new_n4874_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[12] u4.ep1_csr[12] $abc$35104$new_n4875_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4877_ u4.ep3_buf1[12] $abc$35104$new_n3189_ $abc$35104$new_n4876_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[12] u4.ep3_csr[12] $abc$35104$new_n4877_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4879_ $abc$35104$new_n3183_ u4.ep0_csr[12] $abc$35104$new_n4878_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[12] u4.ep0_buf0[12] $abc$35104$new_n4879_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4881_ $abc$35104$new_n4886_ $abc$35104$new_n3182_ $abc$35104$new_n4888_ $flatten\u4.$procmux$4656.Y[13]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4882_ $abc$35104$new_n3475_ $abc$35104$new_n4884_ $abc$35104$new_n4881_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n4883_ $abc$35104$new_n3189_ u4.ep2_buf1[13] $abc$35104$new_n4882_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[13] u4.u2.ots_stop $abc$35104$new_n4883_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4885_ $abc$35104$new_n3189_ u4.ep1_buf1[13] $abc$35104$new_n4884_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[13] u4.u1.ots_stop $abc$35104$new_n4885_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4887_ u4.ep3_buf1[13] $abc$35104$new_n3189_ $abc$35104$new_n4886_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[13] u4.u3.ots_stop $abc$35104$new_n4887_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4889_ $abc$35104$new_n3183_ u4.u0.ots_stop $abc$35104$new_n4888_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[13] u4.ep0_buf0[13] $abc$35104$new_n4889_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names u4.ep0_buf0[14] $abc$35104$new_n3182_ $abc$35104$new_n3475_ u4.ep1_buf0[14] $abc$35104$new_n4892_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.ep0_buf1[14] $abc$35104$new_n3182_ $abc$35104$new_n3475_ u4.ep1_buf1[14] $abc$35104$new_n4894_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4900_ $abc$35104$new_n3183_ u4.u3.dma_en $abc$35104$new_n4899_
1000 1
1001 1
1011 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf1[15] u4.ep3_buf0[15] $abc$35104$new_n4900_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4902_ $abc$35104$new_n3036_ u4.ep2_buf0[15] $abc$35104$new_n4901_
1100 1
1101 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[15] u4.u2.dma_en $abc$35104$new_n4902_
0001 1
0011 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[15] u4.ep1_buf1[15] $abc$35104$new_n4906_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1101 1
1111 1
.names $abc$35104$new_n4908_ $abc$35104$new_n4919_ $abc$35104$new_n4916_ $abc$35104$new_n4914_ $flatten\u4.$procmux$4656.Y[16]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4909_ $abc$35104$new_n3475_ $abc$35104$new_n4913_ $abc$35104$new_n4912_ $abc$35104$new_n4908_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4910_ $abc$35104$new_n4911_ $abc$35104$new_n4909_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[16] u4.u3.ienb[0] $abc$35104$new_n4910_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[16] u4.ep3_csr[16] $abc$35104$new_n4911_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[16] u4.ep1_csr[16] $abc$35104$new_n4912_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[16] u4.u1.ienb[0] $abc$35104$new_n4913_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4915_ u1.frame_no_r[0] $abc$35104$new_n4691_ $abc$35104$new_n4914_
0011 1
0100 1
0101 1
0110 1
0111 1
.names u4.intb_msk[0] $abc$35104$new_n4688_ $abc$35104$new_n4915_
11 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4917_ $abc$35104$new_n4918_ $abc$35104$new_n4916_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[16] u4.ep0_csr[16] $abc$35104$new_n4917_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[16] u4.u0.ienb[0] $abc$35104$new_n4918_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4920_ $abc$35104$new_n4921_ $abc$35104$new_n4919_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[16] u4.u2.ienb[0] $abc$35104$new_n4920_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[16] u4.ep2_csr[16] $abc$35104$new_n4921_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4923_ $abc$35104$new_n4934_ $abc$35104$new_n4931_ $abc$35104$new_n4929_ $flatten\u4.$procmux$4656.Y[17]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4924_ $abc$35104$new_n3475_ $abc$35104$new_n4928_ $abc$35104$new_n4927_ $abc$35104$new_n4923_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4925_ $abc$35104$new_n4926_ $abc$35104$new_n4924_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[17] u4.u3.ienb[1] $abc$35104$new_n4925_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[17] u4.ep3_csr[17] $abc$35104$new_n4926_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[17] u4.ep1_csr[17] $abc$35104$new_n4927_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[17] u4.u1.ienb[1] $abc$35104$new_n4928_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4930_ u1.frame_no_r[1] $abc$35104$new_n4691_ $abc$35104$new_n4929_
0011 1
0100 1
0101 1
0110 1
0111 1
.names u4.intb_msk[1] $abc$35104$new_n4688_ $abc$35104$new_n4930_
11 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4932_ $abc$35104$new_n4933_ $abc$35104$new_n4931_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[17] u4.ep0_csr[17] $abc$35104$new_n4932_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[17] u4.u0.ienb[1] $abc$35104$new_n4933_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4935_ $abc$35104$new_n4936_ $abc$35104$new_n4934_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[17] u4.u2.ienb[1] $abc$35104$new_n4935_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[17] u4.ep2_csr[17] $abc$35104$new_n4936_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4939_ u4.intb_msk[2] $abc$35104$new_n4688_ $abc$35104$new_n4694_ $abc$35104$new_n4938_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4940_ $abc$35104$new_n4941_ $abc$35104$new_n4939_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[18] u4.ep1_csr[18] $abc$35104$new_n4940_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[18] u4.u1.ienb[2] $abc$35104$new_n4941_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4947_ $abc$35104$new_n4948_ $abc$35104$new_n4946_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[18] u4.ep0_csr[18] $abc$35104$new_n4947_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[18] u4.u0.ienb[2] $abc$35104$new_n4948_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4950_ $abc$35104$new_n4951_ $abc$35104$new_n4949_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[18] u4.u3.ienb[2] $abc$35104$new_n4950_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[18] u4.ep3_csr[18] $abc$35104$new_n4951_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4953_ $abc$35104$new_n4964_ $abc$35104$new_n4961_ $abc$35104$new_n4959_ $flatten\u4.$procmux$4656.Y[19]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4954_ $abc$35104$new_n3475_ $abc$35104$new_n4958_ $abc$35104$new_n4957_ $abc$35104$new_n4953_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4955_ $abc$35104$new_n4956_ $abc$35104$new_n4954_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[19] u4.u3.ienb[3] $abc$35104$new_n4955_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[19] u4.ep3_csr[19] $abc$35104$new_n4956_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[19] u4.ep1_csr[19] $abc$35104$new_n4957_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[19] u4.u1.ienb[3] $abc$35104$new_n4958_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4960_ u1.frame_no_r[3] $abc$35104$new_n4691_ $abc$35104$new_n4959_
0011 1
0100 1
0101 1
0110 1
0111 1
.names u4.intb_msk[3] $abc$35104$new_n4688_ $abc$35104$new_n4960_
11 1
.names $abc$35104$new_n3453_ $abc$35104$new_n4962_ $abc$35104$new_n4963_ $abc$35104$new_n4961_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[19] u4.u2.ienb[3] $abc$35104$new_n4962_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[19] u4.ep2_csr[19] $abc$35104$new_n4963_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4965_ $abc$35104$new_n4966_ $abc$35104$new_n4964_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[19] u4.ep0_csr[19] $abc$35104$new_n4965_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[19] u4.u0.ienb[3] $abc$35104$new_n4966_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4970_ $abc$35104$new_n4979_ $abc$35104$new_n4976_ $abc$35104$new_n4968_ $flatten\u4.$procmux$4656.Y[20]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4969_ u4.int_srcb[0] $abc$35104$new_n4693_ $abc$35104$new_n4968_
0000 1
0001 1
0010 1
0011 1
0111 1
.names u4.intb_msk[4] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frame_no_r[4] $abc$35104$new_n4969_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n4971_ $abc$35104$new_n3453_ $abc$35104$new_n4975_ $abc$35104$new_n4974_ $abc$35104$new_n4970_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n4972_ $abc$35104$new_n4973_ $abc$35104$new_n4971_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[20] u4.u1.ienb[4] $abc$35104$new_n4972_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[20] u4.ep1_csr[20] $abc$35104$new_n4973_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[20] u4.u2.ienb[4] $abc$35104$new_n4974_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[20] u4.ep2_csr[20] $abc$35104$new_n4975_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3034_ $abc$35104$new_n4977_ $abc$35104$new_n4978_ $abc$35104$new_n4976_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[20] u4.u3.ienb[4] $abc$35104$new_n4977_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[20] u4.ep3_csr[20] $abc$35104$new_n4978_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4980_ $abc$35104$new_n4981_ $abc$35104$new_n4979_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[20] u4.u0.ienb[4] $abc$35104$new_n4980_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[20] u4.ep0_csr[20] $abc$35104$new_n4981_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4985_ $abc$35104$new_n3475_ $abc$35104$new_n4989_ $abc$35104$new_n4988_ $abc$35104$new_n4984_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n4986_ $abc$35104$new_n4987_ $abc$35104$new_n4985_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[21] u4.u0.ienb[5] $abc$35104$new_n4986_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[21] u4.ep0_csr[21] $abc$35104$new_n4987_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[21] u4.u1.ienb[5] $abc$35104$new_n4988_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[21] u4.ep1_csr[21] $abc$35104$new_n4989_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4993_ $abc$35104$new_n3034_ $abc$35104$new_n4996_ $abc$35104$new_n4995_ $abc$35104$new_n4992_
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n4994_ u1.frame_no_r[5] $abc$35104$new_n4691_ $abc$35104$new_n4993_
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.int_srcb[1] $abc$35104$new_n4693_ u4.intb_msk[5] $abc$35104$new_n4688_ $abc$35104$new_n4994_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[21] u4.u3.ienb[5] $abc$35104$new_n4995_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[21] u4.ep3_csr[21] $abc$35104$new_n4996_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n4998_ $abc$35104$new_n4694_ $abc$35104$new_n5008_ $abc$35104$new_n5007_ $flatten\u4.$procmux$4656.Y[22]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
.names $abc$35104$new_n5005_ $abc$35104$new_n5003_ $abc$35104$new_n5001_ $abc$35104$new_n4999_ $abc$35104$new_n4998_
0000 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5000_ u4.ep2_buf1[22] $abc$35104$new_n3189_ $abc$35104$new_n4999_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[22] u4.ep2_csr[22] $abc$35104$new_n5000_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5002_ u4.ep0_buf1[22] $abc$35104$new_n3189_ $abc$35104$new_n5001_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf0[22] u4.ep0_csr[22] $abc$35104$new_n5002_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5004_ u4.ep1_buf1[22] $abc$35104$new_n3189_ $abc$35104$new_n5003_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[22] u4.ep1_csr[22] $abc$35104$new_n5004_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5006_ u4.ep3_buf1[22] $abc$35104$new_n3189_ $abc$35104$new_n5005_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[22] u4.ep3_csr[22] $abc$35104$new_n5006_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names u4.int_srcb[2] $abc$35104$new_n4693_ $abc$35104$new_n5007_
11 1
.names u4.intb_msk[6] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frame_no_r[6] $abc$35104$new_n5008_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5012_ $abc$35104$new_n5010_ $flatten\u4.$procmux$4656.Y[23]
00 1
01 1
11 1
.names $abc$35104$new_n4694_ $abc$35104$new_n5011_ u1.frame_no_r[7] $abc$35104$new_n4691_ $abc$35104$new_n5010_
0000 1
0001 1
0010 1
0011 1
0111 1
.names u4.int_srcb[3] $abc$35104$new_n4693_ u4.intb_msk[7] $abc$35104$new_n4688_ $abc$35104$new_n5011_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5019_ $abc$35104$new_n5017_ $abc$35104$new_n5015_ $abc$35104$new_n5013_ $abc$35104$new_n5012_
0000 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5014_ u4.ep3_buf1[23] $abc$35104$new_n3189_ $abc$35104$new_n5013_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[23] u4.ep3_csr[23] $abc$35104$new_n5014_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5016_ u4.ep0_buf1[23] $abc$35104$new_n3189_ $abc$35104$new_n5015_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf0[23] u4.ep0_csr[23] $abc$35104$new_n5016_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5018_ u4.ep1_buf1[23] $abc$35104$new_n3189_ $abc$35104$new_n5017_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[23] u4.ep1_csr[23] $abc$35104$new_n5018_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5020_ u4.ep2_buf1[23] $abc$35104$new_n3189_ $abc$35104$new_n5019_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf0[23] u4.ep2_csr[23] $abc$35104$new_n5020_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5024_ $abc$35104$new_n3475_ $abc$35104$new_n5028_ $abc$35104$new_n5027_ $abc$35104$new_n5023_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5025_ $abc$35104$new_n5026_ $abc$35104$new_n5024_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[24] u4.u0.iena[0] $abc$35104$new_n5025_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[24] u4.ep0_csr[24] $abc$35104$new_n5026_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[24] u4.u1.iena[0] $abc$35104$new_n5027_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[24] u4.ep1_csr[24] $abc$35104$new_n5028_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n5032_ $abc$35104$new_n3034_ $abc$35104$new_n5035_ $abc$35104$new_n5034_ $abc$35104$new_n5031_
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n4694_ $abc$35104$new_n5033_ u4.int_srcb[4] $abc$35104$new_n4693_ $abc$35104$new_n5032_
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.intb_msk[8] $abc$35104$new_n4688_ $abc$35104$new_n4691_ u1.frame_no_r[8] $abc$35104$new_n5033_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[24] u4.u3.iena[0] $abc$35104$new_n5034_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[24] u4.ep3_csr[24] $abc$35104$new_n5035_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5042_ $abc$35104$new_n5043_ $abc$35104$new_n5041_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[25] u4.u2.iena[1] $abc$35104$new_n5042_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[25] u4.ep2_csr[25] $abc$35104$new_n5043_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5045_ $abc$35104$new_n5046_ $abc$35104$new_n5044_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[25] u4.ep1_csr[25] $abc$35104$new_n5045_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[25] u4.u1.iena[1] $abc$35104$new_n5046_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5048_ $abc$35104$new_n5049_ $abc$35104$new_n5047_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[25] u4.ep0_csr[25] $abc$35104$new_n5048_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[25] u4.u0.iena[1] $abc$35104$new_n5049_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.int_srcb[5] $abc$35104$new_n4693_ $abc$35104$new_n4691_ u1.frame_no_r[9] $abc$35104$new_n5050_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5057_ $abc$35104$new_n5058_ $abc$35104$new_n5056_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[26] u4.u2.iena[2] $abc$35104$new_n5057_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[26] u4.ep2_csr[26] $abc$35104$new_n5058_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5060_ $abc$35104$new_n5061_ $abc$35104$new_n5059_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[26] u4.ep1_csr[26] $abc$35104$new_n5060_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[26] u4.u1.iena[2] $abc$35104$new_n5061_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5063_ $abc$35104$new_n5064_ $abc$35104$new_n5062_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[26] u4.ep0_csr[26] $abc$35104$new_n5063_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[26] u4.u0.iena[2] $abc$35104$new_n5064_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.int_srcb[6] $abc$35104$new_n4693_ $abc$35104$new_n4691_ u1.frame_no_r[10] $abc$35104$new_n5065_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5067_ $abc$35104$new_n5077_ $abc$35104$new_n5074_ $abc$35104$new_n5071_ $flatten\u4.$procmux$4656.Y[27]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5068_ u4.int_srcb[7] $abc$35104$new_n4693_ $abc$35104$new_n4694_ $abc$35104$new_n5067_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5069_ $abc$35104$new_n5070_ $abc$35104$new_n5068_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[27] u4.ep3_csr[27] $abc$35104$new_n5069_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf1[27] u4.u3.iena[3] $abc$35104$new_n5070_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5072_ $abc$35104$new_n5073_ $abc$35104$new_n5071_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[27] u4.u2.iena[3] $abc$35104$new_n5072_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[27] u4.ep2_csr[27] $abc$35104$new_n5073_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5075_ $abc$35104$new_n5076_ $abc$35104$new_n5074_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[27] u4.u1.iena[3] $abc$35104$new_n5075_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[27] u4.ep1_csr[27] $abc$35104$new_n5076_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5078_ $abc$35104$new_n5079_ $abc$35104$new_n5077_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[27] u4.u0.iena[3] $abc$35104$new_n5078_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[27] u4.ep0_csr[27] $abc$35104$new_n5079_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n5083_ $abc$35104$new_n5081_ $abc$35104$new_n5092_ $abc$35104$new_n5089_ $flatten\u4.$procmux$4656.Y[28]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5082_ $abc$35104$new_n4838_ u1.frm_nat[28] $abc$35104$new_n5081_
000 1
001 1
010 1
.names u4.int_srcb[8] $abc$35104$new_n4693_ $abc$35104$new_n4694_ $abc$35104$new_n5082_
110 1
.names $abc$35104$new_n5084_ $abc$35104$new_n3182_ $abc$35104$new_n5088_ $abc$35104$new_n5087_ $abc$35104$new_n5083_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5085_ $abc$35104$new_n5086_ $abc$35104$new_n5084_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf0[28] u4.u2.iena[4] $abc$35104$new_n5085_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[28] u4.ep2_csr[28] $abc$35104$new_n5086_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[28] u4.u0.iena[4] $abc$35104$new_n5087_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[28] u4.ep0_csr[28] $abc$35104$new_n5088_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5090_ $abc$35104$new_n5091_ $abc$35104$new_n5089_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[28] u4.ep1_csr[28] $abc$35104$new_n5090_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[28] u4.u1.iena[4] $abc$35104$new_n5091_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5093_ $abc$35104$new_n5094_ $abc$35104$new_n5092_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[28] u4.ep3_csr[28] $abc$35104$new_n5093_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf0[28] u4.u3.iena[4] $abc$35104$new_n5094_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5097_ $abc$35104$new_n5100_ $abc$35104$new_n4838_ u1.frm_nat[29] $abc$35104$new_n5096_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5098_ $abc$35104$new_n5099_ $abc$35104$new_n5097_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf0[29] u4.ep3_csr[29] $abc$35104$new_n5098_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf1[29] u4.u3.iena[5] $abc$35104$new_n5099_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5101_ $abc$35104$new_n5102_ $abc$35104$new_n5100_
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep1_buf0[29] u4.u1.iena[5] $abc$35104$new_n5101_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[29] u4.ep1_csr[29] $abc$35104$new_n5102_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n5115_ $abc$35104$new_n5110_ $flatten\u4.$procmux$4656.Y[30]
00 1
01 1
10 1
.names $abc$35104$new_n5111_ $abc$35104$new_n5113_ $abc$35104$new_n4838_ u1.frm_nat[30] $abc$35104$new_n5110_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5112_ u4.ep1_buf1[30] $abc$35104$new_n3189_ $abc$35104$new_n5111_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[30] u4.ep1_csr[30] $abc$35104$new_n5112_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5114_ u4.ep3_csr[30] $abc$35104$new_n3183_ $abc$35104$new_n5113_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[30] u4.ep3_buf0[30] $abc$35104$new_n5114_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5116_ $abc$35104$new_n3453_ $abc$35104$new_n5118_ $abc$35104$new_n5115_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5117_ $abc$35104$new_n3183_ u4.ep0_csr[30] $abc$35104$new_n5116_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[30] u4.ep0_buf0[30] $abc$35104$new_n5117_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n5119_ $abc$35104$new_n3036_ u4.ep2_buf0[30] $abc$35104$new_n5118_
100 1
101 1
110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[30] u4.ep2_csr[30] $abc$35104$new_n5119_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n5122_ $abc$35104$new_n5124_ $abc$35104$new_n4838_ u1.frm_nat[31] $abc$35104$new_n5121_
0000 1
0001 1
0010 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5123_ u4.ep0_csr[31] $abc$35104$new_n3183_ $abc$35104$new_n5122_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf1[31] u4.ep0_buf0[31] $abc$35104$new_n5123_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5125_ u4.ep3_buf0[31] $abc$35104$new_n3036_ $abc$35104$new_n5124_
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep3_buf1[31] u4.ep3_csr[31] $abc$35104$new_n5125_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep2_buf1[31] u4.ep2_buf0[31] $abc$35104$new_n5128_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf1[31] u4.ep1_buf0[31] $abc$35104$new_n5130_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n5132_ u1.u1.state[4] u0.tx_valid
00 1
01 1
11 1
.names u1.u1.state[1] u1.u1.state[3] u1.send_data u1.u1.state[2] $abc$35104$new_n5132_
0000 1
0001 1
0011 1
.names u5.state[3] $abc$35104$new_n5134_ u5.wb_ack_d
01 1
10 1
11 1
.names $abc$35104$new_n3437_ u5.state[0] u5.state[1] u5.state[2] $abc$35104$new_n5134_
1000 1
.names $abc$35104$new_n3068_ $abc$35104$new_n3108_ $abc$35104$new_n3103_ $flatten\u1.\u3.$procmux$5919.Y[0]
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names $abc$35104$new_n5137_ $abc$35104$new_n3067_ $flatten\u1.\u3.$procmux$5919.Y[1]
00 1
01 1
11 1
.names $abc$35104$new_n3415_ $abc$35104$new_n3105_ $abc$35104$new_n3104_ u1.csr[27] $abc$35104$new_n5137_
0000 1
0001 1
0011 1
.names $abc$35104$new_n3385_ $abc$35104$new_n3403_ $abc$35104$new_n3402_ $abc$27891$auto$opt_reduce.cc:134:opt_mux$6317 u1.u3.send_token_d
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3356_ u0.u0.mode_set_fs $abc$35104$new_n5140_ u0.u0.fs_term_on
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names u0.u0.T1_gt_3_0_mS u0.mode_hs $abc$35104$new_n3525_ $abc$35104$new_n5140_
111 1
.names u0.u0.state[2] u0.u0.state[1] $abc$35104$new_n5142_ u0.u0.ls_se0 u0.u0.bit_stuff_on
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5144_ $abc$35104$new_n5143_ $abc$35104$new_n3526_ $abc$35104$new_n5142_
111 1
.names $abc$35104$new_n3269_ u0.u0.state[7] u0.u0.state[9] $abc$35104$new_n5143_
100 1
.names u0.u0.state[10] u0.u0.state[12] u0.u0.state[13] u0.u0.state[14] $abc$35104$new_n5144_
0000 1
.names u0.u0.state[0] u0.u0.state[10] u0.u0.state[11] $abc$35104$new_n5146_ u0.suspend_clr
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3301_ u0.u0.T1_gt_2_5_uS $abc$35104$new_n3052_ u0.u0.state[9] $abc$35104$new_n5146_
1110 1
.names u0.u0.state[0] u0.u0.state[1] $abc$35104$new_n5140_ u0.u0.xcv_set_fs
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names u0.u0.state[6] u0.u0.fs_term_off u0.u0.xcv_set_hs
01 1
10 1
11 1
.names u0.u0.state[2] u0.mode_hs u0.u0.ls_se0 $abc$35104$new_n5142_ u0.u0.fs_term_off
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u0.u0.state[6] $abc$35104$new_n5151_ u0.u0.bit_stuff_off
01 1
10 1
11 1
.names $abc$35104$new_n5152_ $abc$35104$new_n3526_ u0.u0.state[7] u0.u0.state[8] $abc$35104$new_n5151_
1100 1
.names $abc$35104$new_n5153_ u0.u0.state[12] u0.u0.state[13] $abc$35104$new_n5152_
100 1
.names u0.u0.T2_wakeup u0.u0.state[9] u0.u0.state[11] u0.u0.state[14] $abc$35104$new_n5153_
1000 1
.names $abc$35104$new_n3346_ $abc$35104$new_n5155_ u0.u0.chirp_cnt_is_6 u0.u0.chirp_cnt_inc
010 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n5156_ $abc$35104$new_n5143_ $abc$35104$new_n3527_ $abc$35104$new_n3053_ $abc$35104$new_n5155_
1111 1
.names $abc$35104$new_n5157_ u0.u0.state[14] $abc$35104$new_n5156_
10 1
.names u0.u0.state[10] u0.u0.state[11] u0.u0.state[12] u0.u0.state[13] $abc$35104$new_n5157_
0000 1
.names $abc$35104$new_n5156_ $abc$35104$new_n3306_ u0.u0.state[7] u0.u0.state[9] u0.u0.drive_k_d
1100 1
.names $abc$35104$new_n3266_ $abc$35104$new_n3526_ u0.u0.state[7] u0.u0.state[8] u0.u0.usb_reset_d
1100 1
.names $abc$35104$new_n5173_ $abc$35104$new_n5171_ $abc$35104$new_n5172_ $abc$35104$new_n5170_
100 1
101 1
111 1
.names u1.buf1[19] u1.csr[2] u1.buf1[20] u1.csr[3] $abc$35104$new_n5171_
0000 1
0011 1
1100 1
1111 1
.names u1.buf1[17] u1.buf1[18] u1.csr[0] u1.csr[1] $abc$35104$new_n5172_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u1.csr[2] u1.buf1[19] u1.buf1[20] u1.csr[3] $abc$35104$new_n5173_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.csr[4] u1.buf1[21] u1.buf1[22] u1.csr[5] $abc$35104$new_n5175_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u1.csr[4] u1.buf1[21] u1.buf1[22] u1.csr[5] $abc$35104$new_n5176_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n5180_ $abc$35104$new_n5171_ u1.csr[0] u1.buf1[17] $abc$35104$new_n5179_
1100 1
1111 1
.names u1.buf1[18] u1.csr[1] $abc$35104$new_n5180_
00 1
11 1
.names $abc$35104$new_n5192_ $abc$35104$new_n5183_ $abc$35104$new_n5191_ $abc$35104$new_n5187_ $abc$35104$new_n5182_
1000 1
1010 1
1011 1
.names $abc$35104$new_n5186_ $abc$35104$new_n5190_ $abc$35104$new_n5189_ $abc$35104$new_n5184_ $abc$35104$new_n5183_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n5185_ u1.csr[1] u1.buf0[18] $abc$35104$new_n5184_
000 1
001 1
011 1
.names u1.buf0[18] u1.csr[1] u1.buf0[17] u1.csr[0] $abc$35104$new_n5185_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5188_ $abc$35104$new_n5187_ u1.buf0[21] u1.csr[4] $abc$35104$new_n5186_
1100 1
1110 1
1111 1
.names u1.buf0[23] u1.csr[6] u1.buf0[24] u1.csr[7] $abc$35104$new_n5187_
0000 1
0011 1
1100 1
1111 1
.names u1.buf0[22] u1.csr[5] u1.buf0[21] u1.csr[4] $abc$35104$new_n5188_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names u1.buf0[19] u1.csr[2] u1.buf0[20] u1.csr[3] $abc$35104$new_n5189_
0000 1
0011 1
1100 1
1111 1
.names u1.csr[2] u1.buf0[19] u1.buf0[20] u1.csr[3] $abc$35104$new_n5190_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.csr[4] u1.buf0[21] u1.buf0[22] u1.csr[5] $abc$35104$new_n5191_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.csr[6] u1.buf0[23] u1.buf0[24] u1.csr[7] $abc$35104$new_n5192_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.buf0[26] u1.csr[9] u1.csr[10] u1.buf0[27] $abc$35104$new_n5197_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5185_ $abc$35104$new_n5189_ u1.buf0[17] u1.csr[0] $abc$35104$new_n5198_
1100 1
1110 1
1111 1
.names u1.csr[8] u1.buf0[25] u1.buf0[26] u1.csr[9] $abc$35104$new_n5200_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$35104$new_n5219_ $abc$35104$new_n5202_ $abc$27891$auto$rtlil.cc:2147:Not$7835
10 1
.names $abc$35104$new_n5203_ $abc$35104$new_n5218_ $abc$35104$new_n5212_ $abc$35104$new_n5214_ $abc$35104$new_n5202_
0000 1
0001 1
0011 1
.names $abc$35104$new_n5211_ $abc$35104$new_n5217_ $abc$35104$new_n5215_ $abc$35104$new_n5204_ $abc$35104$new_n5203_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n5210_ $abc$35104$new_n5205_ $abc$35104$new_n5209_ $abc$35104$new_n5204_
100 1
110 1
111 1
.names $abc$35104$new_n5208_ $abc$35104$new_n5206_ $abc$35104$new_n5207_ $abc$35104$new_n5205_
000 1
001 1
011 1
.names u1.csr[2] u1.u3.new_size[2] u1.csr[3] u1.u3.new_size[3] $abc$35104$new_n5206_
0000 1
0011 1
1100 1
1111 1
.names u1.u3.new_size[0] u1.csr[0] u1.csr[1] u1.u3.new_size[1] $abc$35104$new_n5207_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u1.csr[2] u1.csr[3] u1.u3.new_size[2] u1.u3.new_size[3] $abc$35104$new_n5208_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5210_ u1.u3.new_size[4] u1.csr[4] $abc$35104$new_n5209_
100 1
101 1
111 1
.names u1.csr[5] u1.u3.new_size[5] u1.csr[4] u1.u3.new_size[4] $abc$35104$new_n5210_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5214_ $abc$35104$new_n5212_ u1.u3.new_size[8] u1.csr[8] $abc$35104$new_n5211_
1100 1
1101 1
1111 1
.names $abc$35104$new_n5213_ u1.csr[10] u1.u3.new_size[10] $abc$35104$new_n5212_
100 1
111 1
.names u1.u3.new_size[11] u1.u3.new_size[9] u1.csr[9] $abc$35104$new_n5213_
000 1
001 1
011 1
.names u1.csr[9] u1.u3.new_size[9] u1.csr[8] u1.u3.new_size[8] $abc$35104$new_n5214_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5216_ u1.csr[6] u1.u3.new_size[6] $abc$35104$new_n5215_
100 1
111 1
.names u1.csr[7] u1.u3.new_size[7] u1.u3.new_size[5] u1.csr[5] $abc$35104$new_n5216_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names u1.csr[6] u1.csr[7] u1.u3.new_size[6] u1.u3.new_size[7] $abc$35104$new_n5217_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u1.csr[10] u1.u3.new_size[10] u1.u3.new_size[11] $abc$35104$new_n5218_
100 1
.names u1.u3.new_size[12] u1.u3.new_size[13] $abc$35104$new_n5220_ $abc$35104$new_n5221_ $abc$35104$new_n5219_
0000 1
0001 1
0010 1
.names $abc$35104$new_n5209_ $abc$35104$new_n5215_ $abc$35104$new_n5211_ $abc$35104$new_n5220_
111 1
.names $abc$35104$new_n5222_ $abc$35104$new_n5206_ u1.csr[0] u1.u3.new_size[0] $abc$35104$new_n5221_
1100 1
1111 1
.names u1.csr[1] u1.u3.new_size[1] $abc$35104$new_n5222_
00 1
11 1
.names $abc$35104$new_n3121_ u1.u2.state[7] u1.u2.state[3] u1.u2.mwe_d
100 1
.names u4.u2.dma_in_cnt[7] u4.u2.buf0_orig_m3[7] $abc$35104$new_n5228_ $abc$35104$new_n5227_
000 1
100 1
101 1
110 1
.names u4.u2.buf0_orig_m3[6] u4.u2.dma_in_cnt[6] $abc$35104$new_n5229_ $abc$35104$new_n5228_
001 1
100 1
101 1
111 1
.names u4.u2.buf0_orig_m3[5] u4.u2.dma_in_cnt[5] $abc$35104$new_n6398_ $abc$35104$new_n5229_
000 1
100 1
101 1
110 1
.names u4.u2.buf0_orig_m3[2] u4.u2.dma_in_cnt[2] $abc$35104$new_n5233_ $abc$35104$new_n5232_
001 1
100 1
101 1
111 1
.names u4.u2.buf0_orig_m3[0] u4.u2.dma_in_cnt[0] u4.u2.dma_in_cnt[1] u4.u2.buf0_orig_m3[1] $abc$35104$new_n5233_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u3.dma_in_cnt[7] u4.u3.buf0_orig_m3[7] $abc$35104$new_n5242_ $abc$35104$new_n5241_
000 1
100 1
101 1
110 1
.names u4.u3.buf0_orig_m3[6] u4.u3.dma_in_cnt[6] $abc$35104$new_n5243_ $abc$35104$new_n5242_
001 1
100 1
101 1
111 1
.names u4.u3.buf0_orig_m3[5] u4.u3.dma_in_cnt[5] $abc$35104$new_n5244_ $abc$35104$new_n5243_
000 1
100 1
101 1
110 1
.names u4.u3.buf0_orig_m3[4] $abc$35104$new_n5245_ $abc$35104$new_n5248_ u4.u3.dma_in_cnt[4] $abc$35104$new_n5244_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n5247_ u4.u3.dma_in_cnt[2] u4.u3.buf0_orig_m3[2] $abc$35104$new_n5246_ $abc$35104$new_n5245_
0001 1
0100 1
0101 1
0111 1
.names u4.u3.buf0_orig_m3[0] u4.u3.dma_in_cnt[0] u4.u3.dma_in_cnt[1] u4.u3.buf0_orig_m3[1] $abc$35104$new_n5246_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u4.u3.buf0_orig_m3[3] u4.u3.dma_in_cnt[3] $abc$35104$new_n5247_
10 1
.names u4.u3.dma_in_cnt[3] u4.u3.buf0_orig_m3[3] $abc$35104$new_n5248_
10 1
.names u4.u1.buf0_orig_m3[6] u4.u1.dma_in_cnt[6] $abc$35104$new_n5255_ $abc$35104$new_n5254_
000 1
100 1
101 1
110 1
.names u4.u1.dma_in_cnt[5] u4.u1.buf0_orig_m3[5] $abc$35104$new_n6407_ $abc$35104$new_n5255_
001 1
100 1
101 1
111 1
.names u4.u1.buf0_orig_m3[2] u4.u1.dma_in_cnt[2] $abc$35104$new_n5259_ $abc$35104$new_n5258_
001 1
100 1
101 1
111 1
.names u4.u1.buf0_orig_m3[0] u4.u1.dma_in_cnt[0] u4.u1.dma_in_cnt[1] u4.u1.buf0_orig_m3[1] $abc$35104$new_n5259_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u1.dma_in_cnt[9] u4.u1.buf0_orig_m3[9] u4.u1.dma_in_cnt[8] u4.u1.buf0_orig_m3[8] $abc$35104$new_n5264_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names u4.u1.dma_in_cnt[8] u4.u1.dma_in_cnt[9] u4.u1.buf0_orig_m3[8] u4.u1.buf0_orig_m3[9] $abc$35104$new_n5266_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u0.buf0_orig_m3[6] u4.u0.dma_in_cnt[6] $abc$35104$new_n5272_ $abc$35104$new_n5271_
001 1
100 1
101 1
111 1
.names u4.u0.buf0_orig_m3[5] u4.u0.dma_in_cnt[5] $abc$35104$new_n6413_ $abc$35104$new_n5272_
000 1
100 1
101 1
110 1
.names u4.u0.buf0_orig_m3[2] u4.u0.dma_in_cnt[2] $abc$35104$new_n5276_ $abc$35104$new_n5275_
001 1
100 1
101 1
111 1
.names u4.u0.buf0_orig_m3[0] u4.u0.dma_in_cnt[0] u4.u0.dma_in_cnt[1] u4.u0.buf0_orig_m3[1] $abc$35104$new_n5276_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$35104$new_n5284_ $abc$35104$new_n5283_ $abc$27891$new_n4386_ $abc$27891$flatten\u0.\u0.$0\me_cnt_100_ms[0:0]
111 1
.names u0.u0.me_cnt[7] u0.u0.me_cnt[6] u0.u0.me_cnt[3] u0.u0.me_cnt[2] $abc$35104$new_n5283_
1110 1
.names u0.u0.me_cnt[4] u0.u0.me_cnt[5] u0.u0.me_cnt[1] u0.u0.me_cnt[0] $abc$35104$new_n5284_
0000 1
.names $abc$35104$new_n5286_ u0.tx_valid $abc$27891$flatten\u0.$or$usbf_utmi_if.v:227$530_Y
00 1
01 1
11 1
.names $abc$35104$new_n3152_ u0.drive_k u1.send_token $abc$35104$new_n5287_ $abc$35104$new_n5286_
1000 1
.names TxValid_pad_o u0.drive_k_r TxReady_pad_i $abc$35104$new_n5287_
100 1
.names u1.buf0[31] $abc$27891$flatten\u1.\u3.$0\buf0_not_aloc[0:0] $abc$27891$flatten\u1.\u3.$0\buf0_na[0:0]
01 1
10 1
11 1
.names u1.buf1[31] $abc$27891$flatten\u1.\u3.$0\buf1_not_aloc[0:0] $abc$27891$flatten\u1.\u3.$0\buf1_na[0:0]
01 1
10 1
11 1
.names u1.token_valid $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7499 u1.match_o $abc$27891$flatten\u1.\u3.$0\nse_err[0:0]
110 1
.names u1.u3.buf0_na $abc$35104$new_n3135_ $abc$35104$new_n5292_ $abc$27891$flatten\u1.\u3.$0\no_bufs0[0:0]
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3007_ u1.u3.buf0_st_max u1.u3.buffer_full $abc$35104$new_n3136_ $abc$35104$new_n5292_
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$35104$new_n3007_ u1.u3.buf1_na u1.u3.buf1_st_max u1.u3.buffer_full $abc$27891$flatten\u1.\u3.$0\no_bufs1[0:0]
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3588_ $abc$35104$new_n5313_ $abc$35104$new_n5295_ $abc$27891$flatten\u1.\u3.$0\buffer_overflow[0:0]
110 1
.names $abc$35104$new_n5307_ $abc$35104$new_n5310_ $abc$35104$new_n5296_ $abc$35104$new_n5295_
100 1
.names $abc$35104$new_n5297_ $abc$35104$new_n5306_ $abc$35104$new_n5305_ $abc$35104$new_n5303_ $abc$35104$new_n5296_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n5302_ $abc$35104$new_n5301_ $abc$35104$new_n5298_ $abc$35104$new_n5297_
111 1
.names $abc$35104$new_n5300_ $abc$35104$new_n5299_ u1.sizu_c[8] $abc$35104$new_n3577_ $abc$35104$new_n5298_
1101 1
1110 1
.names $abc$35104$new_n3583_ $abc$35104$new_n3582_ u1.sizu_c[10] $abc$35104$new_n5299_
001 1
010 1
011 1
.names $abc$35104$new_n3576_ u1.sizu_c[9] u1.sizu_c[10] $abc$35104$new_n3582_ $abc$35104$new_n5300_
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u1.sizu_c[7] u1.sizu_c[6] $abc$35104$new_n3573_ $abc$35104$new_n3572_ $abc$35104$new_n5301_
0011 1
0101 1
1010 1
1100 1
.names u1.sizu_c[5] u1.sizu_c[4] $abc$35104$new_n3567_ $abc$35104$new_n3569_ $abc$35104$new_n5302_
0011 1
0101 1
1010 1
1100 1
.names $abc$35104$new_n5304_ $abc$35104$new_n3563_ u1.sizu_c[1] $abc$35104$new_n5303_
000 1
001 1
010 1
.names u1.sizu_c[1] $abc$35104$new_n3563_ u1.sizu_c[0] $abc$35104$new_n3006_ $abc$35104$new_n5304_
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
.names u1.sizu_c[3] u1.sizu_c[2] $abc$35104$new_n3561_ $abc$35104$new_n3560_ $abc$35104$new_n5305_
0011 1
0101 1
1010 1
1100 1
.names $abc$35104$new_n3561_ u1.sizu_c[2] u1.sizu_c[3] $abc$35104$new_n3560_ $abc$35104$new_n5306_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$35104$new_n5308_ u1.sizu_c[10] $abc$35104$new_n3582_ $abc$35104$new_n3583_ $abc$35104$new_n5307_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n5299_ u1.sizu_c[9] $abc$35104$new_n3576_ $abc$35104$new_n5309_ $abc$35104$new_n5308_
1011 1
1101 1
1110 1
1111 1
.names u1.sizu_c[8] $abc$35104$new_n3577_ $abc$35104$new_n5309_
11 1
.names $abc$35104$new_n5298_ $abc$35104$new_n5312_ $abc$35104$new_n5301_ $abc$35104$new_n5311_ $abc$35104$new_n5310_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n3567_ u1.sizu_c[4] u1.sizu_c[5] $abc$35104$new_n3569_ $abc$35104$new_n5311_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$35104$new_n3573_ u1.sizu_c[6] u1.sizu_c[7] $abc$35104$new_n3572_ $abc$35104$new_n5312_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names u1.rx_data_valid $abc$35104$new_n5297_ $abc$35104$new_n5314_ $abc$35104$new_n5313_
100 1
101 1
110 1
.names $abc$35104$new_n5304_ $abc$35104$new_n5305_ $abc$35104$new_n3006_ u1.sizu_c[0] $abc$35104$new_n5314_
1100 1
1101 1
1110 1
.names u1.u3.uc_stat_set_d $abc$35104$new_n3604_ $abc$35104$new_n6416_ $abc$27891$flatten\u1.\u3.$0\out_to_small_r[0:0]
110 1
.names u1.csr[2] u1.sizu_c[2] u1.sizu_c[3] u1.csr[3] $abc$35104$new_n5319_
0000 1
0011 1
1100 1
1111 1
.names u1.csr[8] u1.sizu_c[8] u1.sizu_c[9] u1.csr[9] $abc$35104$new_n5321_
0000 1
0011 1
1100 1
1111 1
.names u1.csr[6] u1.sizu_c[6] u1.sizu_c[7] u1.csr[7] $abc$35104$new_n5322_
0000 1
0011 1
1100 1
1111 1
.names u1.csr[4] u1.sizu_c[4] u1.sizu_c[5] u1.csr[5] $abc$35104$new_n5323_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n6419_ u1.u3.sml_ok $abc$35104$new_n6416_ $abc$27891$flatten\u1.\u3.$0\to_small[0:0]
100 1
.names u1.sizu_c[3] u1.csr[3] $abc$35104$new_n5329_ $abc$35104$new_n5328_
001 1
100 1
101 1
111 1
.names u1.sizu_c[2] u1.csr[2] $abc$35104$new_n5330_ $abc$35104$new_n5329_
001 1
100 1
101 1
111 1
.names u1.sizu_c[0] u1.sizu_c[1] u1.csr[0] u1.csr[1] $abc$35104$new_n5330_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u1.csr[6] u1.sizu_c[6] u1.sizu_c[7] u1.csr[7] $abc$35104$new_n5332_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.csr[4] u1.sizu_c[4] u1.sizu_c[5] u1.csr[5] $abc$35104$new_n5333_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u1.csr[8] u1.sizu_c[8] u1.sizu_c[9] u1.csr[9] $abc$35104$new_n5334_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u1.u3.lrg_ok $abc$35104$new_n6419_ $abc$27891$flatten\u1.\u3.$0\to_large[0:0]
00 1
.names $abc$35104$new_n3007_ $abc$35104$new_n3717_ $abc$27891$flatten\u1.\u3.$0\buf0_set[0:0]
11 1
.names $abc$35104$new_n3717_ $abc$35104$new_n3007_ $abc$27891$flatten\u1.\u3.$0\buf1_set[0:0]
10 1
.names $abc$35104$new_n5339_ u1.match_o $abc$27891$auto$opt_reduce.cc:134:opt_mux$6317 $abc$27891$flatten\u1.\u3.$0\abort[0:0]
000 1
001 1
010 1
011 1
111 1
.names u1.u3.buffer_overflow u1.u3.match_r u1.u3.to_large $abc$35104$new_n5339_
000 1
001 1
010 1
.names $abc$35104$new_n3342_ TxValid_pad_o u1.u3.state[6] $abc$27891$flatten\u1.\u3.$0\rx_ack_to_clr[0:0]
000 1
001 1
010 1
011 1
101 1
110 1
111 1
.names $abc$35104$new_n3140_ $abc$35104$new_n5342_ $abc$35104$new_n3071_ u1.u3.pid_IN_r $abc$27891$flatten\u1.\u3.$0\int_upid_set[0:0]
1010 1
1100 1
1101 1
1110 1
1111 1
.names u1.u3.pid_OUT_r u1.u3.pid_PING_r u1.csr[26] $abc$35104$new_n5343_ $abc$35104$new_n5342_
0000 1
.names u1.csr[27] u1.u3.pid_IN_r u1.u3.pid_SETUP_r $abc$35104$new_n5343_
001 1
010 1
011 1
.names u1.u3.pid_seq_err $abc$35104$new_n3081_ u1.rx_data_done $abc$27891$flatten\u1.\u3.$3\int_seqerr_set_d[0:0]
111 1
.names $abc$35104$new_n3132_ $abc$35104$new_n3139_ $abc$35104$new_n3390_ $abc$27891$flatten\u1.\u3.$2\rx_dma_en[0:0]
110 1
.names $abc$35104$new_n5349_ $abc$35104$new_n5348_ $abc$35104$new_n5347_ $abc$35104$new_n3131_ $abc$27891$flatten\u1.\u3.$2\send_zero_length[0:0]
1111 1
.names u1.csr[0] u1.csr[1] u1.csr[2] $abc$35104$new_n5347_
000 1
.names u1.csr[3] u1.csr[4] u1.csr[5] u1.csr[6] $abc$35104$new_n5348_
0000 1
.names u1.csr[7] u1.csr[8] u1.csr[9] u1.csr[10] $abc$35104$new_n5349_
0000 1
.names u1.u1.state[0] rst_i u1.u1.send_zero_length_r $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6707
111 1
.names u1.u2.rx_data_done_r u1.u2.sizd_is_zero_d $abc$27891$flatten\u1.\u2.$0\idma_done[0:0]
01 1
10 1
11 1
.names u1.u2.wr_last u1.u2.rx_data_valid_r u1.u2.adr_cb[0] u1.u2.adr_cb[1] $abc$27891$flatten\u1.\u2.$0\word_done[0:0]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u2.word_done u1.u2.word_done_r $abc$27891$flatten\u1.\u2.$0\word_done_r[0:0]
10 1
.names $abc$35104$new_n5356_ $abc$35104$new_n5355_ u1.u2.state[5] $abc$27891$flatten\u1.\u2.$0\wr_last[0:0]
101 1
110 1
111 1
.names u1.u2.rx_data_done_r2 u1.u2.mwe_d u1.u2.state[4] u1.abort $abc$35104$new_n5355_
1100 1
.names u1.u2.rx_data_valid_r u1.u2.adr_cb[1] u1.u2.adr_cb[0] $abc$35104$new_n5356_
001 1
010 1
011 1
.names u1.u2.mack_r u1.madr[0] u1.u2.fill_buf0
10 1
.names u1.send_data u1.u1.send_data_r u1.u1.crc16_clr
10 1
.names $abc$35104$new_n5360_ $abc$35104$new_n3861_ $abc$35104$new_n3017_ u1.u1.crc16_add
011 1
100 1
101 1
110 1
111 1
.names u1.u1.send_data_r u1.u1.zero_length_r u1.u1.send_data_r2 $abc$35104$new_n5360_
100 1
.names $abc$35104$new_n5369_ $abc$35104$new_n5368_ $abc$35104$new_n5362_ u1.u1.crc16_next[15]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n6318_ $abc$35104$new_n5367_ $abc$35104$new_n5366_ $abc$35104$new_n5363_ $abc$35104$new_n5362_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names $abc$35104$new_n5365_ $abc$35104$new_n5364_ $abc$35104$new_n5363_
01 1
10 1
.names $abc$35104$new_n3893_ $abc$35104$new_n3881_ $abc$35104$new_n5364_
00 1
11 1
.names $abc$35104$new_n3903_ $abc$35104$new_n3865_ $abc$35104$new_n5365_
00 1
11 1
.names $abc$35104$new_n3846_ $abc$35104$new_n3872_ $abc$35104$new_n5366_
00 1
11 1
.names u1.u1.crc16[8] $abc$35104$new_n3922_ $abc$35104$new_n5367_
00 1
11 1
.names u1.u1.crc16[9] u1.u1.crc16[11] u1.u1.crc16[10] u1.u1.crc16[7] $abc$35104$new_n5368_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u1.crc16[12] u1.u1.crc16[13] u1.u1.crc16[14] u1.u1.crc16[15] $abc$35104$new_n5369_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u1.crc16[1] u1.u1.crc16[15] $abc$35104$new_n3846_ u1.u1.crc16_next[9]
000 1
011 1
101 1
110 1
.names u1.u1.crc16[0] u1.u1.crc16[14] u1.u1.crc16[15] $abc$35104$new_n5366_ u1.u1.crc16_next[8]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u1.crc16[13] u1.u1.crc16[14] $abc$35104$new_n3881_ $abc$35104$new_n3872_ u1.u1.crc16_next[7]
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u1.crc16[12] u1.u1.crc16[13] $abc$35104$new_n5364_ u1.u1.crc16_next[6]
000 1
011 1
101 1
110 1
.names u1.u1.crc16[11] u1.u1.crc16[12] $abc$35104$new_n3903_ $abc$35104$new_n3893_ u1.u1.crc16_next[5]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u1.crc16[11] u1.u1.crc16[10] $abc$35104$new_n5365_ u1.u1.crc16_next[4]
000 1
011 1
101 1
110 1
.names u1.u1.crc16[9] u1.u1.crc16[10] $abc$35104$new_n3865_ $abc$35104$new_n6318_ u1.u1.crc16_next[3]
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u1.crc16[9] $abc$35104$new_n6318_ $abc$35104$new_n5367_ u1.u1.crc16_next[2]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5379_ $abc$35104$new_n6318_ $abc$35104$new_n5366_ $abc$35104$new_n5363_ u1.u1.crc16_next[1]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u1.crc16[11] u1.u1.crc16[12] u1.u1.crc16[15] $abc$35104$new_n5380_ $abc$35104$new_n5379_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u1.crc16[9] u1.u1.crc16[13] u1.u1.crc16[14] u1.u1.crc16[10] $abc$35104$new_n5380_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $abc$35104$new_n5379_ $abc$35104$new_n5362_ u1.u1.crc16_next[0]
01 1
10 1
.names $abc$35104$new_n5383_ u1.u0.state[1] u1.u0.pid_ld_en
10 1
.names u0.rx_valid u0.rx_active u1.u0.state[3] u1.u0.state[2] $abc$35104$new_n5383_
1100 1
.names u1.u0.token_valid_r1 $abc$35104$new_n3156_ $abc$35104$new_n3383_ u0.rx_err $abc$27891$flatten\u1.\u0.$0\token_valid_str1[0:0]
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u1.u0.rxv2 u1.u0.data_valid_d $abc$27891$flatten\u1.\u0.$0\data_valid0[0:0]
11 1
.names u0.rx_active u1.u0.rx_active_r u1.u0.crc16_clr
10 1
.names u1.u0.crc16_sum[7] u1.u0.crc16_out[0] u1.u0.crc16_out[15]
01 1
10 1
.names $abc$35104$new_n5393_ $abc$35104$new_n5391_ $abc$35104$new_n5389_ u1.u0.crc16_out[0]
000 1
011 1
101 1
110 1
.names u0.rx_data[6] u0.rx_data[3] u0.rx_data[2] $abc$35104$new_n5390_ $abc$35104$new_n5389_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[5] u0.rx_data[4] u0.rx_data[0] u0.rx_data[1] $abc$35104$new_n5390_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[7] u1.u0.crc16_sum[8] u1.u0.crc16_sum[9] $abc$35104$new_n5392_ $abc$35104$new_n5391_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u0.crc16_sum[12] u1.u0.crc16_sum[13] u1.u0.crc16_sum[10] u1.u0.crc16_sum[11] $abc$35104$new_n5392_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u1.u0.crc16_sum[15] u1.u0.crc16_sum[14] $abc$35104$new_n5393_
00 1
11 1
.names u0.rx_data[0] u1.u0.crc16_sum[15] u1.u0.crc16_sum[1] u1.u0.crc16_out[9]
001 1
010 1
100 1
111 1
.names u0.rx_data[0] u0.rx_data[1] u1.u0.crc16_sum[0] $abc$35104$new_n5393_ u1.u0.crc16_out[8]
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names u0.rx_data[2] u0.rx_data[1] u1.u0.crc16_sum[14] u1.u0.crc16_sum[13] u1.u0.crc16_out[7]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[3] u0.rx_data[2] u1.u0.crc16_sum[12] u1.u0.crc16_sum[13] u1.u0.crc16_out[6]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[4] u0.rx_data[3] u1.u0.crc16_sum[12] u1.u0.crc16_sum[11] u1.u0.crc16_out[5]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[5] u0.rx_data[4] u1.u0.crc16_sum[10] u1.u0.crc16_sum[11] u1.u0.crc16_out[4]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[6] u0.rx_data[5] u1.u0.crc16_sum[10] u1.u0.crc16_sum[9] u1.u0.crc16_out[3]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u0.rx_data[7] u0.rx_data[6] u1.u0.crc16_sum[8] u1.u0.crc16_sum[9] u1.u0.crc16_out[2]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u0.crc16_sum[9] $abc$35104$new_n5392_ $abc$35104$new_n5393_ $abc$35104$new_n5389_ u1.u0.crc16_out[1]
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names u1.u0.pid[0] $abc$35104$new_n2968_ $abc$35104$new_n2982_ u1.frame_no_we
111 1
.names $abc$35104$new_n5411_ $abc$35104$new_n5410_ $abc$35104$new_n5405_ u1.frame_no_we $abc$27891$flatten\u1.$0\frame_no_same[0:0]
1111 1
.names $abc$35104$new_n5409_ $abc$35104$new_n5406_ u1.frame_no_r[7] u1.ep_sel[0] $abc$35104$new_n5405_
1100 1
1111 1
.names $abc$35104$new_n5408_ u1.frame_no_r[0] u1.frame_no[0] $abc$35104$new_n5407_ $abc$35104$new_n5406_
1000 1
1110 1
.names u1.frame_no_r[8] u1.ep_sel[1] $abc$35104$new_n5407_
01 1
10 1
.names u1.frame_no_r[10] u1.ep_sel[3] u1.frame_no_r[5] u1.frame_no[5] $abc$35104$new_n5408_
0000 1
0011 1
1100 1
1111 1
.names u1.frame_no_r[4] u1.frame_no[4] u1.frame_no_r[2] u1.frame_no[2] $abc$35104$new_n5409_
0000 1
0011 1
1100 1
1111 1
.names u1.frame_no_r[9] u1.ep_sel[2] u1.frame_no_r[6] u1.frame_no[6] $abc$35104$new_n5410_
0000 1
0011 1
1100 1
1111 1
.names u1.frame_no_r[3] u1.frame_no[3] u1.frame_no_r[1] u1.frame_no[1] $abc$35104$new_n5411_
0000 1
0011 1
1100 1
1111 1
.names u2.wack_r u1.mack $abc$35104$new_n3934_ $abc$27891$flatten\u2.$and$usbf_mem_arb.v:184$1471_Y
000 1
.names $abc$35104$new_n3034_ $abc$35104$new_n5414_ $abc$27891$flatten\u4.\u3.$0\int_re[0:0]
11 1
.names $abc$35104$new_n3213_ $abc$35104$new_n5415_ $abc$35104$new_n5414_
11 1
.names $abc$35104$new_n3032_ u5.wb_req_s1 wb_we_i wb_addr_i[17] $abc$35104$new_n5415_
1100 1
.names $abc$35104$new_n5419_ $abc$35104$new_n5417_ u4.u3.int[5] u4.u3.iena[4] $abc$27891$flatten\u4.\u3.$0\inta[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5418_ u4.u3.iena[3] u4.u3.int[4] u4.u3.int[3] $abc$35104$new_n5417_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u3.iena[2] u4.u3.int[2] u4.u3.iena[5] u4.u3.int[6] $abc$35104$new_n5418_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u3.iena[0] u4.u3.int[0] u4.u3.iena[1] u4.u3.int[1] $abc$35104$new_n5419_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5423_ $abc$35104$new_n5421_ u4.u3.int[2] u4.u3.ienb[2] $abc$27891$flatten\u4.\u3.$0\intb[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5422_ u4.u3.ienb[3] u4.u3.int[4] u4.u3.int[3] $abc$35104$new_n5421_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u3.ienb[4] u4.u3.int[5] u4.u3.ienb[5] u4.u3.int[6] $abc$35104$new_n5422_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u3.ienb[0] u4.u3.int[0] u4.u3.ienb[1] u4.u3.int[1] $abc$35104$new_n5423_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u3.dma_ack_i $abc$35104$new_n3038_ $abc$27891$flatten\u4.\u3.$0\set_r[0:0]
10 1
.names u4.ep3_csr[27] u4.ep3_csr[26] $abc$35104$new_n5426_ $abc$27891$flatten\u4.\u3.$0\dma_req_out_hold[0:0]
100 1
.names $abc$35104$new_n5428_ $abc$35104$new_n5427_ u4.u3.dma_out_cnt[2] u4.u3.dma_out_cnt[3] $abc$35104$new_n5426_
1100 1
.names u4.u3.dma_out_cnt[10] u4.u3.dma_out_cnt[11] u4.u3.dma_out_cnt[8] u4.u3.dma_out_cnt[9] $abc$35104$new_n5427_
0000 1
.names u4.u3.dma_out_cnt[6] u4.u3.dma_out_cnt[7] u4.u3.dma_out_cnt[4] u4.u3.dma_out_cnt[5] $abc$35104$new_n5428_
0000 1
.names $abc$35104$new_n6423_ $abc$35104$new_n5430_ $abc$35104$new_n5451_ $abc$35104$new_n5449_ $abc$27891$flatten\u4.\u3.$0\dma_in_buf_sz1[0:0]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names u4.u3.dma_in_cnt[8] $abc$35104$new_n5431_ $abc$35104$new_n5440_ u4.ep3_csr[10] $abc$35104$new_n5430_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names $abc$35104$new_n5438_ $abc$35104$new_n5437_ $abc$35104$new_n5436_ $abc$35104$new_n5432_ $abc$35104$new_n5431_
1000 1
1001 1
1010 1
1011 1
1110 1
.names u4.u3.dma_in_cnt[3] u4.ep3_csr[5] $abc$35104$new_n5433_ $abc$35104$new_n5432_
001 1
100 1
101 1
111 1
.names u4.u3.dma_in_cnt[2] u4.ep3_csr[4] $abc$35104$new_n6450_ $abc$35104$new_n5433_
001 1
100 1
101 1
111 1
.names $abc$35104$new_n5437_ u4.ep3_csr[6] u4.u3.dma_in_cnt[4] $abc$35104$new_n5436_
100 1
110 1
111 1
.names u4.ep3_csr[7] u4.u3.dma_in_cnt[5] u4.ep3_csr[6] u4.u3.dma_in_cnt[4] $abc$35104$new_n5437_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5439_ u4.ep3_csr[7] u4.u3.dma_in_cnt[5] $abc$35104$new_n5438_
100 1
110 1
111 1
.names u4.u3.dma_in_cnt[7] u4.ep3_csr[9] u4.u3.dma_in_cnt[6] u4.ep3_csr[8] $abc$35104$new_n5439_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5441_ u4.ep3_csr[9] u4.u3.dma_in_cnt[7] $abc$35104$new_n5440_
000 1
010 1
011 1
.names u4.ep3_csr[9] u4.u3.dma_in_cnt[7] u4.ep3_csr[8] u4.u3.dma_in_cnt[6] $abc$35104$new_n5441_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u3.dma_in_cnt[2] u4.ep3_csr[4] u4.u3.dma_in_cnt[3] u4.ep3_csr[5] $abc$35104$new_n5447_
0000 1
0011 1
1100 1
1111 1
.names u4.u3.dma_in_cnt[9] u4.u3.dma_in_cnt[10] u4.u3.dma_in_cnt[11] $abc$35104$new_n5448_
000 1
.names $abc$35104$new_n5450_ u4.ep3_csr[1] u4.ep3_csr[0] u4.ep3_csr[4] $abc$35104$new_n5449_
1000 1
.names u4.ep3_csr[5] u4.ep3_csr[6] u4.ep3_csr[7] u4.ep3_csr[8] $abc$35104$new_n5450_
0000 1
.names u4.ep3_csr[3] u4.ep3_csr[9] u4.ep3_csr[10] u4.ep3_csr[2] $abc$35104$new_n5451_
0000 1
.names u4.ep3_csr[26] u4.ep3_csr[27] $abc$35104$new_n5453_ $abc$27891$flatten\u4.\u3.$0\dma_req_in_hold[0:0]
100 1
.names $abc$35104$new_n5455_ $abc$35104$new_n5454_ u4.u3.buf0_orig[25] u4.u3.buf0_orig[24] $abc$35104$new_n5453_
1100 1
.names u4.u3.buf0_orig[26] u4.u3.buf0_orig[23] u4.u3.buf0_orig[22] u4.u3.buf0_orig[21] $abc$35104$new_n5454_
0000 1
.names u4.u3.buf0_orig[30] u4.u3.buf0_orig[29] u4.u3.buf0_orig[28] u4.u3.buf0_orig[27] $abc$35104$new_n5455_
0000 1
.names u4.u3.dma_in_cnt[6] u4.u3.buf0_orig[25] $abc$35104$new_n5460_ $abc$35104$new_n5459_
000 1
100 1
101 1
110 1
.names u4.u3.buf0_orig[24] u4.u3.dma_in_cnt[5] $abc$35104$new_n5461_ $abc$35104$new_n5460_
000 1
100 1
101 1
110 1
.names $abc$35104$new_n5465_ $abc$35104$new_n5462_ u4.u3.dma_in_cnt[4] u4.u3.buf0_orig[23] $abc$35104$new_n5461_
0010 1
0100 1
0110 1
0111 1
1000 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n5464_ u4.u3.dma_in_cnt[2] u4.u3.buf0_orig[21] $abc$35104$new_n5463_ $abc$35104$new_n5462_
0001 1
0100 1
0101 1
0111 1
.names u4.u3.buf0_orig[19] u4.u3.dma_in_cnt[0] u4.u3.dma_in_cnt[1] u4.u3.buf0_orig[20] $abc$35104$new_n5463_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u4.u3.buf0_orig[22] u4.u3.dma_in_cnt[3] $abc$35104$new_n5464_
10 1
.names u4.u3.dma_in_cnt[3] u4.u3.buf0_orig[22] $abc$35104$new_n5465_
10 1
.names u4.u3.buf0_orig[28] u4.u3.dma_in_cnt[9] u4.u3.dma_in_cnt[8] u4.u3.buf0_orig[27] $abc$35104$new_n5468_
0000 1
0011 1
1100 1
1111 1
.names u4.u3.dma_in_cnt[8] u4.u3.dma_in_cnt[9] u4.u3.buf0_orig[27] u4.u3.buf0_orig[28] $abc$35104$new_n5470_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u3.dma_en u4.u3.r4 u4.u3.r2 u4.u3.dma_ack_i $abc$35104$new_n5474_
1000 1
.names $abc$35104$new_n3213_ $abc$35104$new_n3453_ $abc$35104$new_n3031_ u4.u2.we1
111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5414_ $abc$27891$flatten\u4.\u2.$0\int_re[0:0]
11 1
.names $abc$35104$new_n5481_ $abc$35104$new_n5478_ u4.u2.int[0] u4.u2.iena[0] $abc$27891$flatten\u4.\u2.$0\inta[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5480_ $abc$35104$new_n5479_ u4.u2.int[2] u4.u2.iena[2] $abc$35104$new_n5478_
0000 1
0001 1
0010 1
.names u4.u2.iena[3] u4.u2.int[3] u4.u2.int[4] $abc$35104$new_n5479_
101 1
110 1
111 1
.names u4.u2.iena[5] u4.u2.int[6] $abc$35104$new_n5480_
11 1
.names u4.u2.iena[1] u4.u2.int[1] u4.u2.iena[4] u4.u2.int[5] $abc$35104$new_n5481_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5485_ $abc$35104$new_n5483_ u4.u2.int[0] u4.u2.ienb[0] $abc$27891$flatten\u4.\u2.$0\intb[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5484_ u4.u2.ienb[3] u4.u2.int[4] u4.u2.int[3] $abc$35104$new_n5483_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u2.ienb[2] u4.u2.int[2] u4.u2.ienb[4] u4.u2.int[5] $abc$35104$new_n5484_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u2.ienb[1] u4.u2.int[1] u4.u2.ienb[5] u4.u2.int[6] $abc$35104$new_n5485_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u2.dma_ack_i $abc$35104$new_n3038_ $abc$27891$flatten\u4.\u2.$0\set_r[0:0]
10 1
.names u4.ep2_csr[27] u4.ep2_csr[26] $abc$35104$new_n5488_ $abc$27891$flatten\u4.\u2.$0\dma_req_out_hold[0:0]
100 1
.names $abc$35104$new_n5490_ $abc$35104$new_n5489_ u4.u2.dma_out_cnt[2] u4.u2.dma_out_cnt[3] $abc$35104$new_n5488_
1100 1
.names u4.u2.dma_out_cnt[10] u4.u2.dma_out_cnt[11] u4.u2.dma_out_cnt[8] u4.u2.dma_out_cnt[9] $abc$35104$new_n5489_
0000 1
.names u4.u2.dma_out_cnt[6] u4.u2.dma_out_cnt[7] u4.u2.dma_out_cnt[4] u4.u2.dma_out_cnt[5] $abc$35104$new_n5490_
0000 1
.names $abc$35104$new_n5503_ $abc$35104$new_n5492_ $abc$35104$new_n5510_ u4.ep2_csr[1] $abc$27891$flatten\u4.\u2.$0\dma_in_buf_sz1[0:0]
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u2.dma_in_cnt[8] $abc$35104$new_n5493_ $abc$35104$new_n5501_ u4.ep2_csr[10] $abc$35104$new_n5492_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names $abc$35104$new_n5500_ $abc$35104$new_n5494_ u4.ep2_csr[7] u4.u2.dma_in_cnt[5] $abc$35104$new_n5493_
1000 1
1010 1
1011 1
.names $abc$35104$new_n5499_ $abc$35104$new_n5495_ u4.u2.dma_in_cnt[4] u4.ep2_csr[6] $abc$35104$new_n5494_
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.u2.dma_in_cnt[3] u4.ep2_csr[5] $abc$35104$new_n5496_ $abc$35104$new_n5495_
001 1
100 1
101 1
111 1
.names u4.u2.dma_in_cnt[2] $abc$35104$new_n5497_ $abc$35104$new_n5498_ u4.ep2_csr[4] $abc$35104$new_n5496_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names u4.ep2_csr[3] u4.u2.dma_in_cnt[1] $abc$35104$new_n5497_
10 1
.names u4.u2.dma_in_cnt[0] u4.ep2_csr[2] u4.u2.dma_in_cnt[1] u4.ep2_csr[3] $abc$35104$new_n5498_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.ep2_csr[7] u4.u2.dma_in_cnt[5] u4.ep2_csr[6] u4.u2.dma_in_cnt[4] $abc$35104$new_n5499_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u2.dma_in_cnt[7] u4.ep2_csr[9] u4.u2.dma_in_cnt[6] u4.ep2_csr[8] $abc$35104$new_n5500_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5502_ u4.ep2_csr[9] u4.u2.dma_in_cnt[7] $abc$35104$new_n5501_
000 1
010 1
011 1
.names u4.ep2_csr[9] u4.u2.dma_in_cnt[7] u4.ep2_csr[8] u4.u2.dma_in_cnt[6] $abc$35104$new_n5502_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u2.dma_in_cnt[9] u4.u2.dma_in_cnt[10] u4.u2.dma_in_cnt[11] $abc$35104$new_n5504_ $abc$35104$new_n5503_
0000 1
.names $abc$35104$new_n5509_ $abc$35104$new_n5505_ u4.ep2_csr[7] u4.u2.dma_in_cnt[5] $abc$35104$new_n5504_
1100 1
1110 1
1111 1
.names $abc$35104$new_n5502_ $abc$35104$new_n5498_ $abc$35104$new_n5507_ $abc$35104$new_n5506_ $abc$35104$new_n5505_
1111 1
.names $abc$35104$new_n5500_ u4.u2.dma_in_cnt[8] u4.ep2_csr[10] $abc$35104$new_n5506_
100 1
111 1
.names $abc$35104$new_n5508_ $abc$35104$new_n5499_ u4.ep2_csr[6] u4.u2.dma_in_cnt[4] $abc$35104$new_n5507_
1100 1
1110 1
1111 1
.names u4.u2.dma_in_cnt[2] u4.ep2_csr[4] u4.u2.dma_in_cnt[3] u4.ep2_csr[5] $abc$35104$new_n5508_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n5497_ u4.ep2_csr[2] u4.u2.dma_in_cnt[0] $abc$35104$new_n5509_
000 1
001 1
011 1
.names $abc$35104$new_n5511_ u4.ep2_csr[0] u4.ep2_csr[10] u4.ep2_csr[9] $abc$35104$new_n5510_
1000 1
.names $abc$35104$new_n5512_ u4.ep2_csr[8] $abc$35104$new_n5511_
10 1
.names $abc$35104$new_n5513_ u4.ep2_csr[6] u4.ep2_csr[7] $abc$35104$new_n5512_
100 1
.names $abc$35104$new_n5514_ u4.ep2_csr[5] $abc$35104$new_n5513_
10 1
.names u4.ep2_csr[4] u4.ep2_csr[3] u4.ep2_csr[2] $abc$35104$new_n5514_
000 1
.names u4.ep2_csr[26] u4.ep2_csr[27] $abc$35104$new_n5516_ $abc$27891$flatten\u4.\u2.$0\dma_req_in_hold[0:0]
100 1
.names $abc$35104$new_n5518_ $abc$35104$new_n5517_ u4.u2.buf0_orig[25] u4.u2.buf0_orig[24] $abc$35104$new_n5516_
1100 1
.names u4.u2.buf0_orig[26] u4.u2.buf0_orig[23] u4.u2.buf0_orig[22] u4.u2.buf0_orig[21] $abc$35104$new_n5517_
0000 1
.names u4.u2.buf0_orig[30] u4.u2.buf0_orig[29] u4.u2.buf0_orig[28] u4.u2.buf0_orig[27] $abc$35104$new_n5518_
0000 1
.names $abc$35104$new_n5535_ $abc$35104$new_n5522_ $abc$35104$new_n5532_ $abc$35104$new_n5536_ $abc$35104$new_n5521_
0000 1
0001 1
0011 1
.names $abc$35104$new_n5530_ $abc$35104$new_n5534_ $abc$35104$new_n5533_ $abc$35104$new_n5523_ $abc$35104$new_n5522_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n5529_ $abc$35104$new_n5524_ $abc$35104$new_n5528_ $abc$35104$new_n5523_
000 1
010 1
011 1
.names u4.u2.dma_in_cnt[3] u4.u2.buf0_orig[22] $abc$35104$new_n5525_ $abc$35104$new_n5524_
000 1
100 1
101 1
110 1
.names u4.u2.dma_in_cnt[2] $abc$35104$new_n5526_ $abc$35104$new_n5527_ u4.u2.buf0_orig[21] $abc$35104$new_n5525_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1101 1
1111 1
.names u4.u2.dma_in_cnt[0] u4.u2.buf0_orig[19] u4.u2.dma_in_cnt[1] u4.u2.buf0_orig[20] $abc$35104$new_n5526_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u2.buf0_orig[20] u4.u2.dma_in_cnt[1] $abc$35104$new_n5527_
10 1
.names u4.u2.dma_in_cnt[4] u4.u2.buf0_orig[23] u4.u2.dma_in_cnt[5] u4.u2.buf0_orig[24] $abc$35104$new_n5528_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names u4.u2.buf0_orig[23] u4.u2.dma_in_cnt[4] u4.u2.dma_in_cnt[5] u4.u2.buf0_orig[24] $abc$35104$new_n5529_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$35104$new_n5531_ u4.u2.dma_in_cnt[9] u4.u2.buf0_orig[28] $abc$35104$new_n5530_
100 1
111 1
.names $abc$35104$new_n5532_ u4.u2.dma_in_cnt[8] u4.u2.buf0_orig[27] $abc$35104$new_n5531_
100 1
111 1
.names u4.u2.buf0_orig[30] u4.u2.dma_in_cnt[11] u4.u2.dma_in_cnt[10] u4.u2.buf0_orig[29] $abc$35104$new_n5532_
0000 1
0011 1
1100 1
1111 1
.names u4.u2.buf0_orig[26] u4.u2.dma_in_cnt[7] u4.u2.dma_in_cnt[6] u4.u2.buf0_orig[25] $abc$35104$new_n5533_
0000 1
0011 1
1100 1
1111 1
.names u4.u2.buf0_orig[25] u4.u2.dma_in_cnt[6] u4.u2.dma_in_cnt[7] u4.u2.buf0_orig[26] $abc$35104$new_n5534_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u4.u2.buf0_orig[29] u4.u2.dma_in_cnt[10] u4.u2.dma_in_cnt[11] u4.u2.buf0_orig[30] $abc$35104$new_n5535_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u2.buf0_orig[27] u4.u2.dma_in_cnt[8] u4.u2.dma_in_cnt[9] u4.u2.buf0_orig[28] $abc$35104$new_n5536_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n5541_ $abc$35104$new_n5526_ $abc$35104$new_n5539_ $abc$35104$new_n5530_ $abc$35104$new_n5538_
1111 1
.names $abc$35104$new_n5540_ $abc$35104$new_n5533_ $abc$35104$new_n5528_ $abc$35104$new_n5527_ $abc$35104$new_n5539_
1110 1
.names u4.u2.buf0_orig[19] u4.u2.dma_in_cnt[0] u4.u2.buf0_orig[24] u4.u2.dma_in_cnt[5] $abc$35104$new_n5540_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u2.buf0_orig[22] u4.u2.dma_in_cnt[3] u4.u2.dma_in_cnt[2] u4.u2.buf0_orig[21] $abc$35104$new_n5541_
0000 1
0011 1
1100 1
1111 1
.names u4.u2.dma_en u4.u2.r4 u4.u2.r2 u4.u2.dma_ack_i $abc$35104$new_n5543_
1000 1
.names $abc$35104$new_n3213_ $abc$35104$new_n3475_ $abc$35104$new_n3031_ u4.u1.we1
111 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5414_ $abc$27891$flatten\u4.\u1.$0\int_re[0:0]
11 1
.names $abc$35104$new_n5549_ $abc$35104$new_n5547_ u4.u1.int[0] u4.u1.iena[0] $abc$27891$flatten\u4.\u1.$0\inta[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5548_ u4.u1.iena[3] u4.u1.int[4] u4.u1.int[3] $abc$35104$new_n5547_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u1.iena[2] u4.u1.int[2] u4.u1.iena[4] u4.u1.int[5] $abc$35104$new_n5548_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u1.iena[1] u4.u1.int[1] u4.u1.iena[5] u4.u1.int[6] $abc$35104$new_n5549_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5553_ $abc$35104$new_n5551_ u4.u1.int[6] u4.u1.ienb[5] $abc$27891$flatten\u4.\u1.$0\intb[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5552_ u4.u1.ienb[3] u4.u1.int[4] u4.u1.int[3] $abc$35104$new_n5551_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u1.ienb[0] u4.u1.int[0] u4.u1.ienb[4] u4.u1.int[5] $abc$35104$new_n5552_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u1.ienb[1] u4.u1.int[1] u4.u1.ienb[2] u4.u1.int[2] $abc$35104$new_n5553_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u1.dma_ack_i $abc$35104$new_n3038_ $abc$27891$flatten\u4.\u1.$0\set_r[0:0]
10 1
.names u4.ep1_csr[27] u4.ep1_csr[26] $abc$35104$new_n5556_ $abc$27891$flatten\u4.\u1.$0\dma_req_out_hold[0:0]
100 1
.names $abc$35104$new_n5558_ $abc$35104$new_n5557_ u4.u1.dma_out_cnt[2] u4.u1.dma_out_cnt[3] $abc$35104$new_n5556_
1100 1
.names u4.u1.dma_out_cnt[10] u4.u1.dma_out_cnt[11] u4.u1.dma_out_cnt[8] u4.u1.dma_out_cnt[9] $abc$35104$new_n5557_
0000 1
.names u4.u1.dma_out_cnt[6] u4.u1.dma_out_cnt[7] u4.u1.dma_out_cnt[4] u4.u1.dma_out_cnt[5] $abc$35104$new_n5558_
0000 1
.names $abc$35104$new_n5571_ $abc$35104$new_n5560_ $abc$35104$new_n5578_ u4.ep1_csr[1] $abc$27891$flatten\u4.\u1.$0\dma_in_buf_sz1[0:0]
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u1.dma_in_cnt[8] $abc$35104$new_n6431_ $abc$35104$new_n5569_ u4.ep1_csr[10] $abc$35104$new_n5560_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names u4.u1.dma_in_cnt[3] u4.ep1_csr[5] $abc$35104$new_n5564_ $abc$35104$new_n5563_
001 1
100 1
101 1
111 1
.names u4.u1.dma_in_cnt[2] $abc$35104$new_n5565_ $abc$35104$new_n5566_ u4.ep1_csr[4] $abc$35104$new_n5564_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names u4.u1.dma_in_cnt[0] u4.ep1_csr[2] u4.u1.dma_in_cnt[1] u4.ep1_csr[3] $abc$35104$new_n5565_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.ep1_csr[3] u4.u1.dma_in_cnt[1] $abc$35104$new_n5566_
10 1
.names u4.u1.dma_in_cnt[7] u4.ep1_csr[9] u4.u1.dma_in_cnt[6] u4.ep1_csr[8] $abc$35104$new_n5568_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5570_ u4.ep1_csr[9] u4.u1.dma_in_cnt[7] $abc$35104$new_n5569_
000 1
010 1
011 1
.names u4.ep1_csr[9] u4.u1.dma_in_cnt[7] u4.ep1_csr[8] u4.u1.dma_in_cnt[6] $abc$35104$new_n5570_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names u4.u1.dma_in_cnt[9] u4.u1.dma_in_cnt[10] u4.u1.dma_in_cnt[11] $abc$35104$new_n5572_ $abc$35104$new_n5571_
0000 1
.names $abc$35104$new_n5577_ $abc$35104$new_n5576_ $abc$35104$new_n5575_ $abc$35104$new_n5573_ $abc$35104$new_n5572_
1111 1
.names $abc$35104$new_n5570_ $abc$35104$new_n5565_ $abc$35104$new_n5574_ $abc$35104$new_n5573_
111 1
.names $abc$35104$new_n5568_ u4.u1.dma_in_cnt[8] u4.ep1_csr[10] $abc$35104$new_n5574_
100 1
111 1
.names $abc$35104$new_n5566_ u4.ep1_csr[2] u4.u1.dma_in_cnt[0] $abc$35104$new_n5575_
000 1
001 1
011 1
.names u4.u1.dma_in_cnt[2] u4.ep1_csr[4] u4.u1.dma_in_cnt[3] u4.ep1_csr[5] $abc$35104$new_n5576_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.dma_in_cnt[4] u4.ep1_csr[6] u4.u1.dma_in_cnt[5] u4.ep1_csr[7] $abc$35104$new_n5577_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n5579_ u4.ep1_csr[0] u4.ep1_csr[10] u4.ep1_csr[9] $abc$35104$new_n5578_
1000 1
.names $abc$35104$new_n5580_ u4.ep1_csr[8] $abc$35104$new_n5579_
10 1
.names $abc$35104$new_n5581_ u4.ep1_csr[6] u4.ep1_csr[7] $abc$35104$new_n5580_
100 1
.names $abc$35104$new_n5582_ u4.ep1_csr[5] $abc$35104$new_n5581_
10 1
.names u4.ep1_csr[4] u4.ep1_csr[3] u4.ep1_csr[2] $abc$35104$new_n5582_
000 1
.names u4.ep1_csr[26] u4.ep1_csr[27] $abc$35104$new_n5584_ $abc$27891$flatten\u4.\u1.$0\dma_req_in_hold[0:0]
100 1
.names $abc$35104$new_n5586_ $abc$35104$new_n5585_ u4.u1.buf0_orig[25] u4.u1.buf0_orig[24] $abc$35104$new_n5584_
1100 1
.names u4.u1.buf0_orig[26] u4.u1.buf0_orig[23] u4.u1.buf0_orig[22] u4.u1.buf0_orig[21] $abc$35104$new_n5585_
0000 1
.names u4.u1.buf0_orig[30] u4.u1.buf0_orig[29] u4.u1.buf0_orig[28] u4.u1.buf0_orig[27] $abc$35104$new_n5586_
0000 1
.names $abc$35104$new_n5592_ u4.u1.buf0_orig[20] u4.u1.dma_in_cnt[1] $abc$35104$new_n5597_ $abc$35104$new_n5591_
1000 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5596_ $abc$35104$new_n5593_ $abc$35104$new_n5592_
11 1
.names $abc$35104$new_n5595_ $abc$35104$new_n5594_ $abc$35104$new_n5593_
11 1
.names u4.u1.buf0_orig[26] u4.u1.dma_in_cnt[7] u4.u1.dma_in_cnt[6] u4.u1.buf0_orig[25] $abc$35104$new_n5594_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.buf0_orig[24] u4.u1.dma_in_cnt[5] u4.u1.dma_in_cnt[4] u4.u1.buf0_orig[23] $abc$35104$new_n5595_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.buf0_orig[22] u4.u1.dma_in_cnt[3] u4.u1.dma_in_cnt[2] u4.u1.buf0_orig[21] $abc$35104$new_n5596_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.dma_in_cnt[0] u4.u1.buf0_orig[19] $abc$35104$new_n5597_
10 1
.names u4.u1.buf0_orig[25] u4.u1.dma_in_cnt[6] u4.u1.dma_in_cnt[7] u4.u1.buf0_orig[26] $abc$35104$new_n5600_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u1.buf0_orig[23] u4.u1.dma_in_cnt[4] u4.u1.dma_in_cnt[5] u4.u1.buf0_orig[24] $abc$35104$new_n5601_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u1.buf0_orig[21] u4.u1.dma_in_cnt[2] u4.u1.dma_in_cnt[3] u4.u1.buf0_orig[22] $abc$35104$new_n5602_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n5605_ $abc$35104$new_n5604_ $abc$35104$new_n5603_
11 1
.names u4.u1.buf0_orig[30] u4.u1.dma_in_cnt[11] u4.u1.dma_in_cnt[10] u4.u1.buf0_orig[29] $abc$35104$new_n5604_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.buf0_orig[28] u4.u1.dma_in_cnt[9] u4.u1.dma_in_cnt[8] u4.u1.buf0_orig[27] $abc$35104$new_n5605_
0000 1
0011 1
1100 1
1111 1
.names u4.u1.buf0_orig[29] u4.u1.dma_in_cnt[10] u4.u1.dma_in_cnt[11] u4.u1.buf0_orig[30] $abc$35104$new_n5606_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u1.buf0_orig[27] u4.u1.dma_in_cnt[8] u4.u1.dma_in_cnt[9] u4.u1.buf0_orig[28] $abc$35104$new_n5607_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names u4.u1.buf0_orig[20] u4.u1.dma_in_cnt[1] u4.u1.dma_in_cnt[0] u4.u1.buf0_orig[19] $abc$35104$new_n5610_
0000 1
0011 1
1100 1
1111 1
.names u4.ep1_csr[27] u4.ep1_csr[26] u4.u1.dma_out_cnt[0] u4.u1.dma_out_cnt[1] $abc$35104$new_n5611_
1001 1
1010 1
1011 1
.names u4.u1.dma_en u4.u1.r4 u4.u1.r2 u4.u1.dma_ack_i $abc$35104$new_n5612_
1000 1
.names $abc$35104$new_n3213_ $abc$35104$new_n3182_ $abc$35104$new_n3031_ u4.u0.we1
111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n5414_ $abc$27891$flatten\u4.\u0.$0\int_re[0:0]
11 1
.names $abc$35104$new_n5618_ $abc$35104$new_n5616_ u4.u0.int[0] u4.u0.iena[0] $abc$27891$flatten\u4.\u0.$0\inta[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5617_ u4.u0.iena[3] u4.u0.int[4] u4.u0.int[3] $abc$35104$new_n5616_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u0.iena[1] u4.u0.int[1] u4.u0.iena[2] u4.u0.int[2] $abc$35104$new_n5617_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u0.iena[4] u4.u0.int[5] u4.u0.iena[5] u4.u0.int[6] $abc$35104$new_n5618_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5622_ $abc$35104$new_n5620_ u4.u0.int[6] u4.u0.ienb[5] $abc$27891$flatten\u4.\u0.$0\intb[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5621_ u4.u0.ienb[3] u4.u0.int[4] u4.u0.int[3] $abc$35104$new_n5620_
1000 1
1001 1
1010 1
1011 1
1100 1
.names u4.u0.ienb[0] u4.u0.int[0] u4.u0.ienb[1] u4.u0.int[1] $abc$35104$new_n5621_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u0.ienb[2] u4.u0.int[2] u4.u0.ienb[4] u4.u0.int[5] $abc$35104$new_n5622_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.u0.dma_ack_i $abc$35104$new_n3038_ $abc$27891$flatten\u4.\u0.$0\set_r[0:0]
10 1
.names u4.ep0_csr[27] u4.ep0_csr[26] $abc$35104$new_n5625_ $abc$27891$flatten\u4.\u0.$0\dma_req_out_hold[0:0]
100 1
.names $abc$35104$new_n5627_ $abc$35104$new_n5626_ u4.u0.dma_out_cnt[2] u4.u0.dma_out_cnt[3] $abc$35104$new_n5625_
1100 1
.names u4.u0.dma_out_cnt[10] u4.u0.dma_out_cnt[11] u4.u0.dma_out_cnt[8] u4.u0.dma_out_cnt[9] $abc$35104$new_n5626_
0000 1
.names u4.u0.dma_out_cnt[6] u4.u0.dma_out_cnt[7] u4.u0.dma_out_cnt[4] u4.u0.dma_out_cnt[5] $abc$35104$new_n5627_
0000 1
.names u4.u0.dma_in_cnt[2] u4.ep0_csr[4] u4.u0.dma_in_cnt[3] u4.ep0_csr[5] $abc$35104$new_n5635_
0000 1
0011 1
1100 1
1111 1
.names u4.u0.dma_in_cnt[9] u4.u0.dma_in_cnt[10] u4.u0.dma_in_cnt[11] $abc$35104$new_n5642_
000 1
.names u4.ep0_csr[4] u4.u0.dma_in_cnt[2] u4.u0.dma_in_cnt[3] u4.ep0_csr[5] $abc$35104$new_n5646_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$35104$new_n5649_ u4.ep0_csr[5] $abc$35104$new_n5648_
10 1
.names u4.ep0_csr[3] u4.ep0_csr[4] u4.ep0_csr[2] $abc$35104$new_n5649_
000 1
.names $abc$35104$new_n5651_ u4.ep0_csr[1] u4.ep0_csr[0] u4.ep0_csr[6] $abc$35104$new_n5650_
1000 1
.names u4.ep0_csr[7] u4.ep0_csr[8] u4.ep0_csr[9] u4.ep0_csr[10] $abc$35104$new_n5651_
0000 1
.names u4.ep0_csr[26] u4.ep0_csr[27] $abc$35104$new_n5653_ $abc$27891$flatten\u4.\u0.$0\dma_req_in_hold[0:0]
100 1
.names $abc$35104$new_n5655_ $abc$35104$new_n5654_ u4.u0.buf0_orig[25] u4.u0.buf0_orig[24] $abc$35104$new_n5653_
1100 1
.names u4.u0.buf0_orig[26] u4.u0.buf0_orig[23] u4.u0.buf0_orig[22] u4.u0.buf0_orig[21] $abc$35104$new_n5654_
0000 1
.names u4.u0.buf0_orig[30] u4.u0.buf0_orig[29] u4.u0.buf0_orig[28] u4.u0.buf0_orig[27] $abc$35104$new_n5655_
0000 1
.names u4.u0.dma_in_cnt[5] u4.u0.buf0_orig[24] $abc$35104$new_n5662_ $abc$35104$new_n5661_
001 1
100 1
101 1
111 1
.names $abc$35104$new_n5666_ $abc$35104$new_n5663_ u4.u0.dma_in_cnt[4] u4.u0.buf0_orig[23] $abc$35104$new_n5662_
0010 1
0100 1
0110 1
0111 1
1000 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n5665_ u4.u0.dma_in_cnt[2] u4.u0.buf0_orig[21] $abc$35104$new_n5664_ $abc$35104$new_n5663_
0001 1
0100 1
0101 1
0111 1
.names u4.u0.buf0_orig[19] u4.u0.dma_in_cnt[0] u4.u0.dma_in_cnt[1] u4.u0.buf0_orig[20] $abc$35104$new_n5664_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names u4.u0.buf0_orig[22] u4.u0.dma_in_cnt[3] $abc$35104$new_n5665_
10 1
.names u4.u0.dma_in_cnt[3] u4.u0.buf0_orig[22] $abc$35104$new_n5666_
10 1
.names u4.u0.dma_en u4.u0.r4 u4.u0.r2 u4.u0.dma_ack_i $abc$35104$new_n5674_
1000 1
.names $abc$35104$new_n3213_ $abc$35104$new_n3034_ $abc$35104$new_n3031_ u4.u3.we1
111 1
.names $abc$35104$new_n5682_ $abc$35104$new_n5677_ u4.intb_msk[6] u4.int_srcb[6] $abc$27891$flatten\u4.$0\intb[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5681_ $abc$35104$new_n5680_ $abc$35104$new_n5679_ $abc$35104$new_n5678_ $abc$35104$new_n5677_
1111 1
.names u4.int_srcb[2] u4.intb_msk[2] u4.int_srcb[7] u4.intb_msk[7] $abc$35104$new_n5678_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.int_srcb[0] u4.intb_msk[0] u4.int_srcb[8] u4.intb_msk[8] $abc$35104$new_n5679_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.ep3_intb u4.ep2_intb u4.ep0_intb u4.ep1_intb $abc$35104$new_n5680_
0000 1
.names u4.int_srcb[3] u4.intb_msk[3] u4.int_srcb[4] u4.intb_msk[4] $abc$35104$new_n5681_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.int_srcb[1] u4.intb_msk[1] u4.int_srcb[5] u4.intb_msk[5] $abc$35104$new_n5682_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n5689_ $abc$35104$new_n5684_ u4.inta_msk[5] u4.int_srcb[5] $abc$27891$flatten\u4.$0\inta[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n5688_ $abc$35104$new_n5687_ $abc$35104$new_n5686_ $abc$35104$new_n5685_ $abc$35104$new_n5684_
1111 1
.names u4.int_srcb[4] u4.inta_msk[4] u4.int_srcb[7] u4.inta_msk[7] $abc$35104$new_n5685_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.int_srcb[0] u4.inta_msk[0] u4.int_srcb[2] u4.inta_msk[2] $abc$35104$new_n5686_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.ep3_inta u4.ep2_inta u4.ep0_inta u4.ep1_inta $abc$35104$new_n5687_
0000 1
.names u4.int_srcb[1] u4.inta_msk[1] u4.int_srcb[8] u4.inta_msk[8] $abc$35104$new_n5688_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.int_srcb[3] u4.inta_msk[3] u4.int_srcb[6] u4.inta_msk[6] $abc$35104$new_n5689_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names u4.ep0_inta u4.ep0_intb $abc$27891$auto$wreduce.cc:454:run$7650[0]
01 1
10 1
11 1
.names u4.ep1_inta u4.ep1_intb $abc$27891$auto$wreduce.cc:454:run$7650[1]
01 1
10 1
11 1
.names u4.ep2_inta u4.ep2_intb $abc$27891$auto$wreduce.cc:454:run$7650[2]
01 1
10 1
11 1
.names u4.ep3_inta u4.ep3_intb $abc$27891$auto$wreduce.cc:454:run$7650[3]
01 1
10 1
11 1
.names u4.suspend_r1 susp_o u4.suspend_end
10 1
.names susp_o u4.suspend_r1 u4.suspend_start
10 1
.names u4.attach_r1 u4.attach_r u4.deattach
10 1
.names u4.attach_r u4.attach_r1 u4.attach
10 1
.names $abc$35104$new_n5415_ $abc$35104$new_n3214_ $abc$35104$new_n3189_ wb_addr_i[4] $abc$27891$flatten\u4.$0\int_src_re[0:0]
1110 1
.names u5.wb_ack_s1 wb_ack_o u5.wb_ack_s2 $abc$27891$flatten\u5.$0\wb_ack_o[0:0]
100 1
.names wb_stb_i wb_cyc_i $abc$27891$flatten\u5.$0\wb_req_s1[0:0]
11 1
.names u1.adr[1] $abc$35104$new_n5702_ $abc$35104$new_n3563_ $auto$alumacc.cc:485:replace_alu$7934.Y[1]
000 1
011 1
101 1
110 1
.names u1.adr[0] $abc$35104$new_n3007_ u1.buf0[17] u1.buf1[17] $abc$35104$new_n5702_
1001 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n5704_ u1.adr[1] $abc$35104$new_n5702_ $abc$35104$new_n3563_ $auto$alumacc.cc:485:replace_alu$7934.Y[2]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names u1.adr[2] $abc$35104$new_n3007_ u1.buf1[19] u1.buf0[19] $abc$35104$new_n5704_
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names u1.adr[3] $abc$35104$new_n3560_ $abc$35104$new_n5707_ $abc$35104$new_n5706_ $auto$alumacc.cc:485:replace_alu$7934.Y[3]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names u1.adr[2] $abc$35104$new_n3561_ $abc$35104$new_n5706_
10 1
.names $abc$35104$new_n5704_ u1.adr[1] $abc$35104$new_n5702_ $abc$35104$new_n3563_ $abc$35104$new_n5707_
1010 1
1100 1
1110 1
1111 1
.names u1.adr[4] $abc$35104$new_n3567_ $abc$35104$new_n5709_ $auto$alumacc.cc:485:replace_alu$7934.Y[4]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5707_ $abc$35104$new_n5706_ u1.adr[3] $abc$35104$new_n3560_ $abc$35104$new_n5709_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names $abc$35104$new_n5711_ u1.adr[4] $abc$35104$new_n3567_ $abc$35104$new_n5709_ $auto$alumacc.cc:485:replace_alu$7934.Y[5]
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names u1.adr[5] $abc$35104$new_n3569_ $abc$35104$new_n5711_
00 1
11 1
.names u1.adr[6] $abc$35104$new_n3573_ $abc$35104$new_n5714_ $abc$35104$new_n5713_ $auto$alumacc.cc:485:replace_alu$7934.Y[6]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n5711_ u1.adr[4] $abc$35104$new_n3567_ $abc$35104$new_n5709_ $abc$35104$new_n5713_
1000 1
1100 1
1101 1
1110 1
.names u1.adr[5] $abc$35104$new_n3569_ $abc$35104$new_n5714_
10 1
.names u1.adr[7] $abc$35104$new_n3572_ $abc$35104$new_n5716_ $auto$alumacc.cc:485:replace_alu$7934.Y[7]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5714_ $abc$35104$new_n5713_ u1.adr[6] $abc$35104$new_n3573_ $abc$35104$new_n5716_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names $abc$35104$new_n5718_ u1.adr[7] $abc$35104$new_n3572_ $abc$35104$new_n5716_ $auto$alumacc.cc:485:replace_alu$7934.Y[8]
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names u1.adr[8] $abc$35104$new_n3577_ $abc$35104$new_n5718_
00 1
11 1
.names u1.adr[9] $abc$35104$new_n3576_ $abc$35104$new_n5721_ $abc$35104$new_n5720_ $auto$alumacc.cc:485:replace_alu$7934.Y[9]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n5718_ u1.adr[7] $abc$35104$new_n3572_ $abc$35104$new_n5716_ $abc$35104$new_n5720_
1000 1
1100 1
1101 1
1110 1
.names u1.adr[8] $abc$35104$new_n3577_ $abc$35104$new_n5721_
10 1
.names u1.adr[10] $abc$35104$new_n3582_ $abc$35104$new_n5723_ $auto$alumacc.cc:485:replace_alu$7934.Y[10]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5721_ $abc$35104$new_n5720_ u1.adr[9] $abc$35104$new_n3576_ $abc$35104$new_n5723_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u1.adr[11] $abc$35104$new_n3583_ $abc$35104$new_n5725_ $auto$alumacc.cc:485:replace_alu$7934.Y[11]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n3582_ u1.adr[10] $abc$35104$new_n5723_ $abc$35104$new_n5725_
001 1
100 1
101 1
111 1
.names u1.adr[12] $abc$35104$new_n3589_ $abc$35104$new_n5729_ $abc$35104$new_n5727_ $auto$alumacc.cc:485:replace_alu$7934.Y[12]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n5728_ u1.adr[10] $abc$35104$new_n3582_ $abc$35104$new_n5723_ $abc$35104$new_n5727_
0000 1
0100 1
0101 1
0110 1
.names u1.adr[11] $abc$35104$new_n3583_ $abc$35104$new_n5728_
00 1
.names u1.adr[11] $abc$35104$new_n3583_ $abc$35104$new_n5729_
11 1
.names u1.adr[13] $abc$35104$new_n3590_ $abc$35104$new_n5731_ $auto$alumacc.cc:485:replace_alu$7934.Y[13]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5729_ $abc$35104$new_n5727_ u1.adr[12] $abc$35104$new_n3589_ $abc$35104$new_n5731_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u1.adr[14] u1.adr[13] $abc$35104$new_n3590_ $abc$35104$new_n5731_ $auto$alumacc.cc:485:replace_alu$7934.Y[14]
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names u1.frm_nat[1] u1.frm_nat[0] $auto$alumacc.cc:485:replace_alu$7928.Y[1]
01 1
10 1
.names u1.frm_nat[2] u1.frm_nat[1] u1.frm_nat[0] $auto$alumacc.cc:485:replace_alu$7928.Y[2]
011 1
100 1
101 1
110 1
.names u1.frm_nat[3] u1.frm_nat[2] u1.frm_nat[1] u1.frm_nat[0] $auto$alumacc.cc:485:replace_alu$7928.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.frm_nat[4] $abc$35104$new_n5737_ $auto$alumacc.cc:485:replace_alu$7928.Y[4]
01 1
10 1
.names u1.frm_nat[3] u1.frm_nat[2] u1.frm_nat[1] u1.frm_nat[0] $abc$35104$new_n5737_
1111 1
.names u1.frm_nat[5] u1.frm_nat[4] $abc$35104$new_n5737_ $auto$alumacc.cc:485:replace_alu$7928.Y[5]
011 1
100 1
101 1
110 1
.names u1.frm_nat[6] u1.frm_nat[5] u1.frm_nat[4] $abc$35104$new_n5737_ $auto$alumacc.cc:485:replace_alu$7928.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.frm_nat[7] $abc$35104$new_n5741_ $auto$alumacc.cc:485:replace_alu$7928.Y[7]
01 1
10 1
.names u1.frm_nat[6] u1.frm_nat[5] u1.frm_nat[4] $abc$35104$new_n5737_ $abc$35104$new_n5741_
1111 1
.names u1.frm_nat[8] u1.frm_nat[7] $abc$35104$new_n5741_ $auto$alumacc.cc:485:replace_alu$7928.Y[8]
011 1
100 1
101 1
110 1
.names u1.frm_nat[9] u1.frm_nat[8] u1.frm_nat[7] $abc$35104$new_n5741_ $auto$alumacc.cc:485:replace_alu$7928.Y[9]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.frm_nat[10] $abc$35104$new_n5745_ $auto$alumacc.cc:485:replace_alu$7928.Y[10]
01 1
10 1
.names u1.frm_nat[9] u1.frm_nat[8] u1.frm_nat[7] $abc$35104$new_n5741_ $abc$35104$new_n5745_
1111 1
.names u1.frm_nat[11] u1.frm_nat[10] $abc$35104$new_n5745_ $auto$alumacc.cc:485:replace_alu$7928.Y[11]
011 1
100 1
101 1
110 1
.names u1.hms_cnt[1] u1.hms_cnt[0] $auto$alumacc.cc:485:replace_alu$7931.Y[1]
01 1
10 1
.names u1.hms_cnt[2] u1.hms_cnt[1] u1.hms_cnt[0] $auto$alumacc.cc:485:replace_alu$7931.Y[2]
011 1
100 1
101 1
110 1
.names u1.hms_cnt[3] u1.hms_cnt[2] u1.hms_cnt[1] u1.hms_cnt[0] $auto$alumacc.cc:485:replace_alu$7931.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.hms_cnt[4] $abc$35104$new_n5751_ $auto$alumacc.cc:485:replace_alu$7931.Y[4]
01 1
10 1
.names u1.hms_cnt[2] u1.hms_cnt[3] u1.hms_cnt[1] u1.hms_cnt[0] $abc$35104$new_n5751_
1111 1
.names $abc$35104$new_n3006_ u1.adr[0] $auto$alumacc.cc:485:replace_alu$7934.X[0]
00 1
11 1
.names u4.u3.buf0_orig[20] u4.u3.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8033.Y[1]
01 1
10 1
.names u4.u3.buf0_orig[21] $abc$35104$new_n5755_ $auto$alumacc.cc:485:replace_alu$8033.Y[2]
00 1
11 1
.names u4.u3.buf0_orig[20] u4.u3.buf0_orig[19] $abc$35104$new_n5755_
11 1
.names u4.u3.buf0_orig[22] u4.u3.buf0_orig[21] $abc$35104$new_n5755_ $auto$alumacc.cc:485:replace_alu$8033.Y[3]
000 1
101 1
110 1
111 1
.names u4.u3.buf0_orig[23] u4.u3.buf0_orig[22] u4.u3.buf0_orig[21] $abc$35104$new_n5755_ $auto$alumacc.cc:485:replace_alu$8033.Y[4]
0000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u3.buf0_orig[24] $abc$35104$new_n5759_ $auto$alumacc.cc:485:replace_alu$8033.Y[5]
01 1
10 1
.names u4.u3.buf0_orig[23] u4.u3.buf0_orig[22] u4.u3.buf0_orig[21] $abc$35104$new_n5755_ $abc$35104$new_n5759_
0000 1
.names u4.u3.buf0_orig[25] $abc$35104$new_n5759_ u4.u3.buf0_orig[24] $auto$alumacc.cc:485:replace_alu$8033.Y[6]
010 1
100 1
101 1
111 1
.names u4.u3.buf0_orig[26] $abc$35104$new_n5762_ $auto$alumacc.cc:485:replace_alu$8033.Y[7]
01 1
10 1
.names $abc$35104$new_n5759_ u4.u3.buf0_orig[25] u4.u3.buf0_orig[24] $abc$35104$new_n5762_
100 1
.names u4.u3.buf0_orig[27] $abc$35104$new_n5762_ u4.u3.buf0_orig[26] $auto$alumacc.cc:485:replace_alu$8033.Y[8]
010 1
100 1
101 1
111 1
.names u4.u3.buf0_orig[28] $abc$35104$new_n5765_ $auto$alumacc.cc:485:replace_alu$8033.Y[9]
01 1
10 1
.names $abc$35104$new_n5762_ u4.u3.buf0_orig[27] u4.u3.buf0_orig[26] $abc$35104$new_n5765_
100 1
.names u4.u3.buf0_orig[29] $abc$35104$new_n5765_ u4.u3.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$8033.Y[10]
010 1
100 1
101 1
111 1
.names u4.u3.buf0_orig[30] $abc$35104$new_n5765_ u4.u3.buf0_orig[29] u4.u3.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$8033.Y[11]
0100 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u4.u3.dma_out_cnt[1] u4.u3.buf0_orig[20] u4.u3.dma_out_cnt[0] u4.u3.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8030.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u3.dma_out_cnt[2] u4.u3.buf0_orig[21] $abc$35104$new_n5770_ $auto$alumacc.cc:485:replace_alu$8030.Y[2]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[0] u4.u3.dma_out_cnt[1] u4.u3.buf0_orig[19] u4.u3.buf0_orig[20] $abc$35104$new_n5770_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u3.dma_out_cnt[3] u4.u3.buf0_orig[22] $abc$35104$new_n5772_ $auto$alumacc.cc:485:replace_alu$8030.Y[3]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[2] u4.u3.buf0_orig[21] $abc$35104$new_n5770_ $abc$35104$new_n5772_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[4] u4.u3.buf0_orig[23] $abc$35104$new_n5774_ $auto$alumacc.cc:485:replace_alu$8030.Y[4]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[3] u4.u3.buf0_orig[22] $abc$35104$new_n5772_ $abc$35104$new_n5774_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[5] u4.u3.buf0_orig[24] $abc$35104$new_n5776_ $auto$alumacc.cc:485:replace_alu$8030.Y[5]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[4] u4.u3.buf0_orig[23] $abc$35104$new_n5774_ $abc$35104$new_n5776_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[6] u4.u3.buf0_orig[25] $abc$35104$new_n5778_ $auto$alumacc.cc:485:replace_alu$8030.Y[6]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[5] u4.u3.buf0_orig[24] $abc$35104$new_n5776_ $abc$35104$new_n5778_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[7] u4.u3.buf0_orig[26] $abc$35104$new_n5780_ $auto$alumacc.cc:485:replace_alu$8030.Y[7]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[6] u4.u3.buf0_orig[25] $abc$35104$new_n5778_ $abc$35104$new_n5780_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[8] u4.u3.buf0_orig[27] $abc$35104$new_n5782_ $auto$alumacc.cc:485:replace_alu$8030.Y[8]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[7] u4.u3.buf0_orig[26] $abc$35104$new_n5780_ $abc$35104$new_n5782_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[9] u4.u3.buf0_orig[28] $abc$35104$new_n5784_ $auto$alumacc.cc:485:replace_alu$8030.Y[9]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[8] u4.u3.buf0_orig[27] $abc$35104$new_n5782_ $abc$35104$new_n5784_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[10] u4.u3.buf0_orig[29] $abc$35104$new_n5786_ $auto$alumacc.cc:485:replace_alu$8030.Y[10]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[9] u4.u3.buf0_orig[28] $abc$35104$new_n5784_ $abc$35104$new_n5786_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[11] u4.u3.buf0_orig[30] $abc$35104$new_n5788_ $auto$alumacc.cc:485:replace_alu$8030.Y[11]
001 1
010 1
100 1
111 1
.names u4.u3.dma_out_cnt[10] u4.u3.buf0_orig[29] $abc$35104$new_n5786_ $abc$35104$new_n5788_
001 1
100 1
101 1
111 1
.names u4.u3.dma_out_cnt[1] $abc$35104$new_n5790_ u4.u3.dma_out_cnt[0] $abc$35104$new_n2993_ $auto$alumacc.cc:485:replace_alu$8024.Y[1]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names u4.ep3_csr[3] u4.ep3_csr[2] u4.u3.dma_ack_i $abc$35104$new_n5790_
010 1
100 1
.names u4.u3.dma_out_cnt[2] $abc$35104$new_n5793_ $abc$35104$new_n5792_ $auto$alumacc.cc:485:replace_alu$8024.Y[2]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n2993_ u4.u3.dma_out_cnt[0] u4.u3.dma_out_cnt[1] $abc$35104$new_n5790_ $abc$35104$new_n5792_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u4.ep3_csr[4] u4.u3.dma_ack_i u4.ep3_csr[3] u4.ep3_csr[2] $abc$35104$new_n5793_
0001 1
0010 1
0011 1
1000 1
.names u4.u3.dma_out_cnt[3] $abc$35104$new_n5796_ $abc$35104$new_n5795_ $auto$alumacc.cc:485:replace_alu$8024.Y[3]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5793_ u4.u3.dma_out_cnt[2] $abc$35104$new_n5792_ $abc$35104$new_n5795_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[5] $abc$35104$new_n5797_ u4.u3.dma_ack_i $abc$35104$new_n5796_
000 1
110 1
.names u4.ep3_csr[3] u4.ep3_csr[4] u4.ep3_csr[2] $abc$35104$new_n5797_
000 1
.names u4.u3.dma_out_cnt[4] $abc$35104$new_n5800_ $abc$35104$new_n5799_ $auto$alumacc.cc:485:replace_alu$8024.Y[4]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5796_ u4.u3.dma_out_cnt[3] $abc$35104$new_n5795_ $abc$35104$new_n5799_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[6] $abc$35104$new_n5801_ u4.u3.dma_ack_i $abc$35104$new_n5800_
000 1
110 1
.names $abc$35104$new_n5797_ u4.ep3_csr[5] $abc$35104$new_n5801_
10 1
.names u4.u3.dma_out_cnt[5] $abc$35104$new_n5804_ $abc$35104$new_n5803_ $auto$alumacc.cc:485:replace_alu$8024.Y[5]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5800_ u4.u3.dma_out_cnt[4] $abc$35104$new_n5799_ $abc$35104$new_n5803_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[7] u4.u3.dma_ack_i $abc$35104$new_n5801_ u4.ep3_csr[6] $abc$35104$new_n5804_
0000 1
0001 1
0011 1
1010 1
.names u4.u3.dma_out_cnt[6] $abc$35104$new_n5807_ $abc$35104$new_n5806_ $auto$alumacc.cc:485:replace_alu$8024.Y[6]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5804_ u4.u3.dma_out_cnt[5] $abc$35104$new_n5803_ $abc$35104$new_n5806_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[8] $abc$35104$new_n5808_ u4.u3.dma_ack_i $abc$35104$new_n5807_
000 1
110 1
.names $abc$35104$new_n5801_ u4.ep3_csr[6] u4.ep3_csr[7] $abc$35104$new_n5808_
100 1
.names u4.u3.dma_out_cnt[7] $abc$35104$new_n5811_ $abc$35104$new_n5810_ $auto$alumacc.cc:485:replace_alu$8024.Y[7]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5807_ u4.u3.dma_out_cnt[6] $abc$35104$new_n5806_ $abc$35104$new_n5810_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[9] u4.u3.dma_ack_i $abc$35104$new_n5797_ $abc$35104$new_n5450_ $abc$35104$new_n5811_
0000 1
0001 1
0010 1
1011 1
.names u4.u3.dma_out_cnt[8] $abc$35104$new_n5814_ $abc$35104$new_n5813_ $auto$alumacc.cc:485:replace_alu$8024.Y[8]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5811_ u4.u3.dma_out_cnt[7] $abc$35104$new_n5810_ $abc$35104$new_n5813_
001 1
100 1
101 1
111 1
.names u4.ep3_csr[10] $abc$35104$new_n5815_ u4.u3.dma_ack_i $abc$35104$new_n5814_
000 1
110 1
.names $abc$35104$new_n5450_ $abc$35104$new_n5797_ u4.ep3_csr[9] $abc$35104$new_n5815_
110 1
.names u4.u3.dma_out_cnt[9] $abc$35104$new_n5818_ $abc$35104$new_n5817_ $auto$alumacc.cc:485:replace_alu$8024.Y[9]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5814_ u4.u3.dma_out_cnt[8] $abc$35104$new_n5813_ $abc$35104$new_n5817_
001 1
100 1
101 1
111 1
.names u4.u3.dma_ack_i $abc$35104$new_n5815_ u4.ep3_csr[10] $abc$35104$new_n5818_
000 1
001 1
011 1
.names u4.u3.dma_out_cnt[9] u4.u3.dma_out_cnt[10] $abc$35104$new_n5818_ $abc$35104$new_n5817_ $auto$alumacc.cc:485:replace_alu$8024.Y[10]
0001 1
0100 1
0110 1
0111 1
1010 1
1100 1
1101 1
1111 1
.names u4.u3.dma_out_cnt[11] $abc$35104$new_n5818_ $abc$35104$new_n5821_ $auto$alumacc.cc:485:replace_alu$8024.Y[11]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5818_ $abc$35104$new_n5817_ u4.u3.dma_out_cnt[10] u4.u3.dma_out_cnt[9] $abc$35104$new_n5821_
0100 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.u3.dma_in_cnt[0] $abc$35104$new_n2993_ $auto$alumacc.cc:485:replace_alu$8021.X[0]
00 1
11 1
.names u4.u3.dma_in_cnt[1] $abc$35104$new_n5790_ u4.u3.dma_in_cnt[0] $abc$35104$new_n2993_ $auto$alumacc.cc:485:replace_alu$8021.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u3.dma_in_cnt[2] $abc$35104$new_n5793_ $abc$35104$new_n5825_ $auto$alumacc.cc:485:replace_alu$8021.Y[2]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[0] u4.u3.dma_in_cnt[1] $abc$35104$new_n2993_ $abc$35104$new_n5790_ $abc$35104$new_n5825_
0000 1
0001 1
0010 1
0011 1
0100 1
0110 1
1000 1
1010 1
1011 1
1110 1
.names u4.u3.dma_in_cnt[3] $abc$35104$new_n5796_ $abc$35104$new_n5827_ $auto$alumacc.cc:485:replace_alu$8021.Y[3]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[2] $abc$35104$new_n5793_ $abc$35104$new_n5825_ $abc$35104$new_n5827_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[4] $abc$35104$new_n5800_ $abc$35104$new_n5829_ $auto$alumacc.cc:485:replace_alu$8021.Y[4]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[3] $abc$35104$new_n5796_ $abc$35104$new_n5827_ $abc$35104$new_n5829_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[5] $abc$35104$new_n5804_ $abc$35104$new_n5831_ $auto$alumacc.cc:485:replace_alu$8021.Y[5]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[4] $abc$35104$new_n5800_ $abc$35104$new_n5829_ $abc$35104$new_n5831_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[6] $abc$35104$new_n5807_ $abc$35104$new_n5833_ $auto$alumacc.cc:485:replace_alu$8021.Y[6]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[5] $abc$35104$new_n5804_ $abc$35104$new_n5831_ $abc$35104$new_n5833_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[7] $abc$35104$new_n5811_ $abc$35104$new_n5835_ $auto$alumacc.cc:485:replace_alu$8021.Y[7]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[6] $abc$35104$new_n5807_ $abc$35104$new_n5833_ $abc$35104$new_n5835_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[8] $abc$35104$new_n5814_ $abc$35104$new_n5837_ $auto$alumacc.cc:485:replace_alu$8021.Y[8]
000 1
011 1
101 1
110 1
.names u4.u3.dma_in_cnt[7] $abc$35104$new_n5811_ $abc$35104$new_n5835_ $abc$35104$new_n5837_
000 1
001 1
011 1
101 1
.names u4.u3.dma_in_cnt[9] $abc$35104$new_n5818_ $abc$35104$new_n5840_ $abc$35104$new_n5839_ $auto$alumacc.cc:485:replace_alu$8021.Y[9]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u4.u3.dma_in_cnt[8] $abc$35104$new_n5814_ $abc$35104$new_n5837_ $abc$35104$new_n5839_
010 1
100 1
.names u4.u3.dma_in_cnt[8] $abc$35104$new_n5814_ $abc$35104$new_n5840_
11 1
.names u4.u3.dma_in_cnt[10] $abc$35104$new_n5818_ $abc$35104$new_n5842_ $auto$alumacc.cc:485:replace_alu$8021.Y[10]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n5840_ u4.u3.dma_in_cnt[9] $abc$35104$new_n5818_ $abc$35104$new_n5839_ $abc$35104$new_n5842_
0000 1
0001 1
0010 1
0100 1
.names u4.u3.dma_in_cnt[10] u4.u3.dma_in_cnt[11] $abc$35104$new_n5818_ $abc$35104$new_n5842_ $auto$alumacc.cc:485:replace_alu$8021.Y[11]
0011 1
0100 1
0101 1
0110 1
1000 1
1101 1
1110 1
1111 1
.names u4.u0.buf0_orig[20] u4.u0.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7979.Y[1]
01 1
10 1
.names u4.u0.buf0_orig[21] $abc$35104$new_n5846_ $auto$alumacc.cc:485:replace_alu$7979.Y[2]
00 1
11 1
.names u4.u0.buf0_orig[20] u4.u0.buf0_orig[19] $abc$35104$new_n5846_
11 1
.names u4.u0.buf0_orig[22] u4.u0.buf0_orig[21] $abc$35104$new_n5846_ $auto$alumacc.cc:485:replace_alu$7979.Y[3]
000 1
101 1
110 1
111 1
.names u4.u0.buf0_orig[23] u4.u0.buf0_orig[22] u4.u0.buf0_orig[21] $abc$35104$new_n5846_ $auto$alumacc.cc:485:replace_alu$7979.Y[4]
0000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u0.buf0_orig[24] $abc$35104$new_n5850_ $auto$alumacc.cc:485:replace_alu$7979.Y[5]
01 1
10 1
.names u4.u0.buf0_orig[23] u4.u0.buf0_orig[22] u4.u0.buf0_orig[21] $abc$35104$new_n5846_ $abc$35104$new_n5850_
0000 1
.names u4.u0.buf0_orig[25] $abc$35104$new_n5850_ u4.u0.buf0_orig[24] $auto$alumacc.cc:485:replace_alu$7979.Y[6]
010 1
100 1
101 1
111 1
.names u4.u0.buf0_orig[26] $abc$35104$new_n5853_ $auto$alumacc.cc:485:replace_alu$7979.Y[7]
01 1
10 1
.names $abc$35104$new_n5850_ u4.u0.buf0_orig[25] u4.u0.buf0_orig[24] $abc$35104$new_n5853_
100 1
.names u4.u0.buf0_orig[27] $abc$35104$new_n5853_ u4.u0.buf0_orig[26] $auto$alumacc.cc:485:replace_alu$7979.Y[8]
010 1
100 1
101 1
111 1
.names u4.u0.buf0_orig[28] $abc$35104$new_n5856_ $auto$alumacc.cc:485:replace_alu$7979.Y[9]
01 1
10 1
.names $abc$35104$new_n5853_ u4.u0.buf0_orig[27] u4.u0.buf0_orig[26] $abc$35104$new_n5856_
100 1
.names u4.u0.buf0_orig[29] $abc$35104$new_n5856_ u4.u0.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$7979.Y[10]
010 1
100 1
101 1
111 1
.names u4.u0.buf0_orig[30] $abc$35104$new_n5856_ u4.u0.buf0_orig[29] u4.u0.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$7979.Y[11]
0100 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u4.u0.dma_out_cnt[1] u4.u0.buf0_orig[20] u4.u0.dma_out_cnt[0] u4.u0.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7976.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u0.dma_out_cnt[2] u4.u0.buf0_orig[21] $abc$35104$new_n5861_ $auto$alumacc.cc:485:replace_alu$7976.Y[2]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[0] u4.u0.dma_out_cnt[1] u4.u0.buf0_orig[19] u4.u0.buf0_orig[20] $abc$35104$new_n5861_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u0.dma_out_cnt[3] u4.u0.buf0_orig[22] $abc$35104$new_n5863_ $auto$alumacc.cc:485:replace_alu$7976.Y[3]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[2] u4.u0.buf0_orig[21] $abc$35104$new_n5861_ $abc$35104$new_n5863_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[4] u4.u0.buf0_orig[23] $abc$35104$new_n5865_ $auto$alumacc.cc:485:replace_alu$7976.Y[4]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[3] u4.u0.buf0_orig[22] $abc$35104$new_n5863_ $abc$35104$new_n5865_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[5] u4.u0.buf0_orig[24] $abc$35104$new_n5867_ $auto$alumacc.cc:485:replace_alu$7976.Y[5]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[4] u4.u0.buf0_orig[23] $abc$35104$new_n5865_ $abc$35104$new_n5867_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[6] u4.u0.buf0_orig[25] $abc$35104$new_n5869_ $auto$alumacc.cc:485:replace_alu$7976.Y[6]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[5] u4.u0.buf0_orig[24] $abc$35104$new_n5867_ $abc$35104$new_n5869_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[7] u4.u0.buf0_orig[26] $abc$35104$new_n5871_ $auto$alumacc.cc:485:replace_alu$7976.Y[7]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[6] u4.u0.buf0_orig[25] $abc$35104$new_n5869_ $abc$35104$new_n5871_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[8] u4.u0.buf0_orig[27] $abc$35104$new_n5873_ $auto$alumacc.cc:485:replace_alu$7976.Y[8]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[7] u4.u0.buf0_orig[26] $abc$35104$new_n5871_ $abc$35104$new_n5873_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[9] u4.u0.buf0_orig[28] $abc$35104$new_n5875_ $auto$alumacc.cc:485:replace_alu$7976.Y[9]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[8] u4.u0.buf0_orig[27] $abc$35104$new_n5873_ $abc$35104$new_n5875_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[10] u4.u0.buf0_orig[29] $abc$35104$new_n5877_ $auto$alumacc.cc:485:replace_alu$7976.Y[10]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[9] u4.u0.buf0_orig[28] $abc$35104$new_n5875_ $abc$35104$new_n5877_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[11] u4.u0.buf0_orig[30] $abc$35104$new_n5879_ $auto$alumacc.cc:485:replace_alu$7976.Y[11]
001 1
010 1
100 1
111 1
.names u4.u0.dma_out_cnt[10] u4.u0.buf0_orig[29] $abc$35104$new_n5877_ $abc$35104$new_n5879_
001 1
100 1
101 1
111 1
.names u4.u0.dma_out_cnt[1] $abc$35104$new_n5881_ u4.u0.dma_out_cnt[0] $abc$35104$new_n2996_ $auto$alumacc.cc:485:replace_alu$7970.Y[1]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names u4.ep0_csr[3] u4.ep0_csr[2] u4.u0.dma_ack_i $abc$35104$new_n5881_
010 1
100 1
.names u4.u0.dma_out_cnt[2] $abc$35104$new_n5884_ $abc$35104$new_n5883_ $auto$alumacc.cc:485:replace_alu$7970.Y[2]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n2996_ u4.u0.dma_out_cnt[0] u4.u0.dma_out_cnt[1] $abc$35104$new_n5881_ $abc$35104$new_n5883_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u4.ep0_csr[4] u4.u0.dma_ack_i u4.ep0_csr[3] u4.ep0_csr[2] $abc$35104$new_n5884_
0001 1
0010 1
0011 1
1000 1
.names u4.u0.dma_out_cnt[3] $abc$35104$new_n5887_ $abc$35104$new_n5886_ $auto$alumacc.cc:485:replace_alu$7970.Y[3]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5884_ u4.u0.dma_out_cnt[2] $abc$35104$new_n5883_ $abc$35104$new_n5886_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[5] $abc$35104$new_n5649_ u4.u0.dma_ack_i $abc$35104$new_n5887_
000 1
110 1
.names u4.u0.dma_out_cnt[4] $abc$35104$new_n5890_ $abc$35104$new_n5889_ $auto$alumacc.cc:485:replace_alu$7970.Y[4]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5887_ u4.u0.dma_out_cnt[3] $abc$35104$new_n5886_ $abc$35104$new_n5889_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[6] $abc$35104$new_n5648_ u4.u0.dma_ack_i $abc$35104$new_n5890_
000 1
110 1
.names u4.u0.dma_out_cnt[5] $abc$35104$new_n5893_ $abc$35104$new_n5892_ $auto$alumacc.cc:485:replace_alu$7970.Y[5]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5890_ u4.u0.dma_out_cnt[4] $abc$35104$new_n5889_ $abc$35104$new_n5892_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[7] u4.u0.dma_ack_i $abc$35104$new_n5648_ u4.ep0_csr[6] $abc$35104$new_n5893_
0000 1
0001 1
0011 1
1010 1
.names u4.u0.dma_out_cnt[6] $abc$35104$new_n5896_ $abc$35104$new_n5895_ $auto$alumacc.cc:485:replace_alu$7970.Y[6]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5893_ u4.u0.dma_out_cnt[5] $abc$35104$new_n5892_ $abc$35104$new_n5895_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[8] $abc$35104$new_n5897_ u4.u0.dma_ack_i $abc$35104$new_n5896_
000 1
110 1
.names $abc$35104$new_n5648_ u4.ep0_csr[6] u4.ep0_csr[7] $abc$35104$new_n5897_
100 1
.names u4.u0.dma_out_cnt[7] $abc$35104$new_n5900_ $abc$35104$new_n5899_ $auto$alumacc.cc:485:replace_alu$7970.Y[7]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5896_ u4.u0.dma_out_cnt[6] $abc$35104$new_n5895_ $abc$35104$new_n5899_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[9] $abc$35104$new_n5901_ u4.u0.dma_ack_i $abc$35104$new_n5900_
000 1
110 1
.names $abc$35104$new_n5897_ u4.ep0_csr[8] $abc$35104$new_n5901_
10 1
.names u4.u0.dma_out_cnt[8] $abc$35104$new_n5904_ $abc$35104$new_n5903_ $auto$alumacc.cc:485:replace_alu$7970.Y[8]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5900_ u4.u0.dma_out_cnt[7] $abc$35104$new_n5899_ $abc$35104$new_n5903_
001 1
100 1
101 1
111 1
.names u4.ep0_csr[10] u4.u0.dma_ack_i $abc$35104$new_n5901_ u4.ep0_csr[9] $abc$35104$new_n5904_
0000 1
0001 1
0011 1
1010 1
.names u4.u0.dma_out_cnt[9] $abc$35104$new_n5907_ $abc$35104$new_n5906_ $auto$alumacc.cc:485:replace_alu$7970.Y[9]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5904_ u4.u0.dma_out_cnt[8] $abc$35104$new_n5903_ $abc$35104$new_n5906_
001 1
100 1
101 1
111 1
.names u4.u0.dma_ack_i $abc$35104$new_n5901_ u4.ep0_csr[9] u4.ep0_csr[10] $abc$35104$new_n5907_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names u4.u0.dma_out_cnt[9] u4.u0.dma_out_cnt[10] $abc$35104$new_n5907_ $abc$35104$new_n5906_ $auto$alumacc.cc:485:replace_alu$7970.Y[10]
0001 1
0100 1
0110 1
0111 1
1010 1
1100 1
1101 1
1111 1
.names u4.u0.dma_out_cnt[11] $abc$35104$new_n5907_ $abc$35104$new_n5910_ $auto$alumacc.cc:485:replace_alu$7970.Y[11]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5907_ $abc$35104$new_n5906_ u4.u0.dma_out_cnt[10] u4.u0.dma_out_cnt[9] $abc$35104$new_n5910_
0100 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.u0.dma_in_cnt[0] $abc$35104$new_n2996_ $auto$alumacc.cc:485:replace_alu$7967.X[0]
00 1
11 1
.names u4.u0.dma_in_cnt[1] $abc$35104$new_n5881_ u4.u0.dma_in_cnt[0] $abc$35104$new_n2996_ $auto$alumacc.cc:485:replace_alu$7967.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u0.dma_in_cnt[2] $abc$35104$new_n5884_ $abc$35104$new_n5914_ $auto$alumacc.cc:485:replace_alu$7967.Y[2]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[0] u4.u0.dma_in_cnt[1] $abc$35104$new_n2996_ $abc$35104$new_n5881_ $abc$35104$new_n5914_
0000 1
0001 1
0010 1
0011 1
0100 1
0110 1
1000 1
1010 1
1011 1
1110 1
.names u4.u0.dma_in_cnt[3] $abc$35104$new_n5887_ $abc$35104$new_n5916_ $auto$alumacc.cc:485:replace_alu$7967.Y[3]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[2] $abc$35104$new_n5884_ $abc$35104$new_n5914_ $abc$35104$new_n5916_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[4] $abc$35104$new_n5890_ $abc$35104$new_n5918_ $auto$alumacc.cc:485:replace_alu$7967.Y[4]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[3] $abc$35104$new_n5887_ $abc$35104$new_n5916_ $abc$35104$new_n5918_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[5] $abc$35104$new_n5893_ $abc$35104$new_n5920_ $auto$alumacc.cc:485:replace_alu$7967.Y[5]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[4] $abc$35104$new_n5890_ $abc$35104$new_n5918_ $abc$35104$new_n5920_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[6] $abc$35104$new_n5896_ $abc$35104$new_n5922_ $auto$alumacc.cc:485:replace_alu$7967.Y[6]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[5] $abc$35104$new_n5893_ $abc$35104$new_n5920_ $abc$35104$new_n5922_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[7] $abc$35104$new_n5900_ $abc$35104$new_n5924_ $auto$alumacc.cc:485:replace_alu$7967.Y[7]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[6] $abc$35104$new_n5896_ $abc$35104$new_n5922_ $abc$35104$new_n5924_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[8] $abc$35104$new_n5904_ $abc$35104$new_n5926_ $auto$alumacc.cc:485:replace_alu$7967.Y[8]
000 1
011 1
101 1
110 1
.names u4.u0.dma_in_cnt[7] $abc$35104$new_n5900_ $abc$35104$new_n5924_ $abc$35104$new_n5926_
000 1
001 1
011 1
101 1
.names u4.u0.dma_in_cnt[9] $abc$35104$new_n5907_ $abc$35104$new_n5929_ $abc$35104$new_n5928_ $auto$alumacc.cc:485:replace_alu$7967.Y[9]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u4.u0.dma_in_cnt[8] $abc$35104$new_n5904_ $abc$35104$new_n5926_ $abc$35104$new_n5928_
010 1
100 1
.names u4.u0.dma_in_cnt[8] $abc$35104$new_n5904_ $abc$35104$new_n5929_
11 1
.names u4.u0.dma_in_cnt[10] $abc$35104$new_n5907_ $abc$35104$new_n5931_ $auto$alumacc.cc:485:replace_alu$7967.Y[10]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n5929_ u4.u0.dma_in_cnt[9] $abc$35104$new_n5907_ $abc$35104$new_n5928_ $abc$35104$new_n5931_
0000 1
0001 1
0010 1
0100 1
.names u4.u0.dma_in_cnt[10] u4.u0.dma_in_cnt[11] $abc$35104$new_n5907_ $abc$35104$new_n5931_ $auto$alumacc.cc:485:replace_alu$7967.Y[11]
0011 1
0100 1
0101 1
0110 1
1000 1
1101 1
1110 1
1111 1
.names u4.u1.buf0_orig[20] u4.u1.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7997.Y[1]
01 1
10 1
.names u4.u1.buf0_orig[21] $abc$35104$new_n5935_ $auto$alumacc.cc:485:replace_alu$7997.Y[2]
00 1
11 1
.names u4.u1.buf0_orig[20] u4.u1.buf0_orig[19] $abc$35104$new_n5935_
11 1
.names u4.u1.buf0_orig[22] u4.u1.buf0_orig[21] $abc$35104$new_n5935_ $auto$alumacc.cc:485:replace_alu$7997.Y[3]
000 1
101 1
110 1
111 1
.names u4.u1.buf0_orig[23] u4.u1.buf0_orig[22] u4.u1.buf0_orig[21] $abc$35104$new_n5935_ $auto$alumacc.cc:485:replace_alu$7997.Y[4]
0000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u1.buf0_orig[24] $abc$35104$new_n5939_ $auto$alumacc.cc:485:replace_alu$7997.Y[5]
01 1
10 1
.names u4.u1.buf0_orig[23] u4.u1.buf0_orig[22] u4.u1.buf0_orig[21] $abc$35104$new_n5935_ $abc$35104$new_n5939_
0000 1
.names u4.u1.buf0_orig[25] $abc$35104$new_n5939_ u4.u1.buf0_orig[24] $auto$alumacc.cc:485:replace_alu$7997.Y[6]
010 1
100 1
101 1
111 1
.names u4.u1.buf0_orig[26] $abc$35104$new_n5942_ $auto$alumacc.cc:485:replace_alu$7997.Y[7]
01 1
10 1
.names $abc$35104$new_n5939_ u4.u1.buf0_orig[25] u4.u1.buf0_orig[24] $abc$35104$new_n5942_
100 1
.names u4.u1.buf0_orig[27] $abc$35104$new_n5942_ u4.u1.buf0_orig[26] $auto$alumacc.cc:485:replace_alu$7997.Y[8]
010 1
100 1
101 1
111 1
.names u4.u1.buf0_orig[28] $abc$35104$new_n5945_ $auto$alumacc.cc:485:replace_alu$7997.Y[9]
01 1
10 1
.names $abc$35104$new_n5942_ u4.u1.buf0_orig[27] u4.u1.buf0_orig[26] $abc$35104$new_n5945_
100 1
.names u4.u1.buf0_orig[29] $abc$35104$new_n5945_ u4.u1.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$7997.Y[10]
010 1
100 1
101 1
111 1
.names u4.u1.buf0_orig[30] $abc$35104$new_n5945_ u4.u1.buf0_orig[29] u4.u1.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$7997.Y[11]
0100 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u4.u1.dma_out_cnt[1] u4.u1.buf0_orig[20] u4.u1.dma_out_cnt[0] u4.u1.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7994.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u1.dma_out_cnt[2] u4.u1.buf0_orig[21] $abc$35104$new_n5950_ $auto$alumacc.cc:485:replace_alu$7994.Y[2]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[0] u4.u1.dma_out_cnt[1] u4.u1.buf0_orig[19] u4.u1.buf0_orig[20] $abc$35104$new_n5950_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u1.dma_out_cnt[3] u4.u1.buf0_orig[22] $abc$35104$new_n5952_ $auto$alumacc.cc:485:replace_alu$7994.Y[3]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[2] u4.u1.buf0_orig[21] $abc$35104$new_n5950_ $abc$35104$new_n5952_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[4] u4.u1.buf0_orig[23] $abc$35104$new_n5954_ $auto$alumacc.cc:485:replace_alu$7994.Y[4]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[3] u4.u1.buf0_orig[22] $abc$35104$new_n5952_ $abc$35104$new_n5954_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[5] u4.u1.buf0_orig[24] $abc$35104$new_n5956_ $auto$alumacc.cc:485:replace_alu$7994.Y[5]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[4] u4.u1.buf0_orig[23] $abc$35104$new_n5954_ $abc$35104$new_n5956_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[6] u4.u1.buf0_orig[25] $abc$35104$new_n5958_ $auto$alumacc.cc:485:replace_alu$7994.Y[6]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[5] u4.u1.buf0_orig[24] $abc$35104$new_n5956_ $abc$35104$new_n5958_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[7] u4.u1.buf0_orig[26] $abc$35104$new_n5960_ $auto$alumacc.cc:485:replace_alu$7994.Y[7]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[6] u4.u1.buf0_orig[25] $abc$35104$new_n5958_ $abc$35104$new_n5960_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[8] u4.u1.buf0_orig[27] $abc$35104$new_n5962_ $auto$alumacc.cc:485:replace_alu$7994.Y[8]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[7] u4.u1.buf0_orig[26] $abc$35104$new_n5960_ $abc$35104$new_n5962_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[9] u4.u1.buf0_orig[28] $abc$35104$new_n5964_ $auto$alumacc.cc:485:replace_alu$7994.Y[9]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[8] u4.u1.buf0_orig[27] $abc$35104$new_n5962_ $abc$35104$new_n5964_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[10] u4.u1.buf0_orig[29] $abc$35104$new_n5966_ $auto$alumacc.cc:485:replace_alu$7994.Y[10]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[9] u4.u1.buf0_orig[28] $abc$35104$new_n5964_ $abc$35104$new_n5966_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[11] u4.u1.buf0_orig[30] $abc$35104$new_n5968_ $auto$alumacc.cc:485:replace_alu$7994.Y[11]
001 1
010 1
100 1
111 1
.names u4.u1.dma_out_cnt[10] u4.u1.buf0_orig[29] $abc$35104$new_n5966_ $abc$35104$new_n5968_
001 1
100 1
101 1
111 1
.names u4.u1.dma_out_cnt[1] $abc$35104$new_n5970_ u4.u1.dma_out_cnt[0] $abc$35104$new_n2999_ $auto$alumacc.cc:485:replace_alu$7988.Y[1]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names u4.ep1_csr[3] u4.ep1_csr[2] u4.u1.dma_ack_i $abc$35104$new_n5970_
010 1
100 1
.names u4.u1.dma_out_cnt[2] $abc$35104$new_n5973_ $abc$35104$new_n5972_ $auto$alumacc.cc:485:replace_alu$7988.Y[2]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n2999_ u4.u1.dma_out_cnt[0] u4.u1.dma_out_cnt[1] $abc$35104$new_n5970_ $abc$35104$new_n5972_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u4.ep1_csr[4] u4.u1.dma_ack_i u4.ep1_csr[3] u4.ep1_csr[2] $abc$35104$new_n5973_
0001 1
0010 1
0011 1
1000 1
.names u4.u1.dma_out_cnt[3] $abc$35104$new_n5976_ $abc$35104$new_n5975_ $auto$alumacc.cc:485:replace_alu$7988.Y[3]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5973_ u4.u1.dma_out_cnt[2] $abc$35104$new_n5972_ $abc$35104$new_n5975_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[5] $abc$35104$new_n5582_ u4.u1.dma_ack_i $abc$35104$new_n5976_
000 1
110 1
.names u4.u1.dma_out_cnt[4] $abc$35104$new_n5979_ $abc$35104$new_n5978_ $auto$alumacc.cc:485:replace_alu$7988.Y[4]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5976_ u4.u1.dma_out_cnt[3] $abc$35104$new_n5975_ $abc$35104$new_n5978_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[6] $abc$35104$new_n5581_ u4.u1.dma_ack_i $abc$35104$new_n5979_
000 1
110 1
.names u4.u1.dma_out_cnt[5] $abc$35104$new_n5982_ $abc$35104$new_n5981_ $auto$alumacc.cc:485:replace_alu$7988.Y[5]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5979_ u4.u1.dma_out_cnt[4] $abc$35104$new_n5978_ $abc$35104$new_n5981_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[7] u4.u1.dma_ack_i $abc$35104$new_n5581_ u4.ep1_csr[6] $abc$35104$new_n5982_
0000 1
0001 1
0011 1
1010 1
.names u4.u1.dma_out_cnt[6] $abc$35104$new_n5985_ $abc$35104$new_n5984_ $auto$alumacc.cc:485:replace_alu$7988.Y[6]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5982_ u4.u1.dma_out_cnt[5] $abc$35104$new_n5981_ $abc$35104$new_n5984_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[8] $abc$35104$new_n5580_ u4.u1.dma_ack_i $abc$35104$new_n5985_
000 1
110 1
.names u4.u1.dma_out_cnt[7] $abc$35104$new_n5988_ $abc$35104$new_n5987_ $auto$alumacc.cc:485:replace_alu$7988.Y[7]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5985_ u4.u1.dma_out_cnt[6] $abc$35104$new_n5984_ $abc$35104$new_n5987_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[9] $abc$35104$new_n5579_ u4.u1.dma_ack_i $abc$35104$new_n5988_
000 1
110 1
.names u4.u1.dma_out_cnt[8] $abc$35104$new_n5991_ $abc$35104$new_n5990_ $auto$alumacc.cc:485:replace_alu$7988.Y[8]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5988_ u4.u1.dma_out_cnt[7] $abc$35104$new_n5987_ $abc$35104$new_n5990_
001 1
100 1
101 1
111 1
.names u4.ep1_csr[10] u4.u1.dma_ack_i $abc$35104$new_n5579_ u4.ep1_csr[9] $abc$35104$new_n5991_
0000 1
0001 1
0011 1
1010 1
.names u4.u1.dma_out_cnt[9] $abc$35104$new_n5994_ $abc$35104$new_n5993_ $auto$alumacc.cc:485:replace_alu$7988.Y[9]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5991_ u4.u1.dma_out_cnt[8] $abc$35104$new_n5990_ $abc$35104$new_n5993_
001 1
100 1
101 1
111 1
.names u4.u1.dma_ack_i $abc$35104$new_n5579_ u4.ep1_csr[10] u4.ep1_csr[9] $abc$35104$new_n5994_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names u4.u1.dma_out_cnt[9] u4.u1.dma_out_cnt[10] $abc$35104$new_n5994_ $abc$35104$new_n5993_ $auto$alumacc.cc:485:replace_alu$7988.Y[10]
0001 1
0100 1
0110 1
0111 1
1010 1
1100 1
1101 1
1111 1
.names u4.u1.dma_out_cnt[11] $abc$35104$new_n5994_ $abc$35104$new_n5997_ $auto$alumacc.cc:485:replace_alu$7988.Y[11]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n5994_ $abc$35104$new_n5993_ u4.u1.dma_out_cnt[10] u4.u1.dma_out_cnt[9] $abc$35104$new_n5997_
0100 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.u1.dma_in_cnt[0] $abc$35104$new_n2999_ $auto$alumacc.cc:485:replace_alu$7985.X[0]
00 1
11 1
.names u4.u1.dma_in_cnt[1] $abc$35104$new_n5970_ u4.u1.dma_in_cnt[0] $abc$35104$new_n2999_ $auto$alumacc.cc:485:replace_alu$7985.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u1.dma_in_cnt[2] $abc$35104$new_n5973_ $abc$35104$new_n6001_ $auto$alumacc.cc:485:replace_alu$7985.Y[2]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[0] u4.u1.dma_in_cnt[1] $abc$35104$new_n2999_ $abc$35104$new_n5970_ $abc$35104$new_n6001_
0000 1
0001 1
0010 1
0011 1
0100 1
0110 1
1000 1
1010 1
1011 1
1110 1
.names u4.u1.dma_in_cnt[3] $abc$35104$new_n5976_ $abc$35104$new_n6003_ $auto$alumacc.cc:485:replace_alu$7985.Y[3]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[2] $abc$35104$new_n5973_ $abc$35104$new_n6001_ $abc$35104$new_n6003_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[4] $abc$35104$new_n5979_ $abc$35104$new_n6005_ $auto$alumacc.cc:485:replace_alu$7985.Y[4]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[3] $abc$35104$new_n5976_ $abc$35104$new_n6003_ $abc$35104$new_n6005_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[5] $abc$35104$new_n5982_ $abc$35104$new_n6007_ $auto$alumacc.cc:485:replace_alu$7985.Y[5]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[4] $abc$35104$new_n5979_ $abc$35104$new_n6005_ $abc$35104$new_n6007_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[6] $abc$35104$new_n5985_ $abc$35104$new_n6009_ $auto$alumacc.cc:485:replace_alu$7985.Y[6]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[5] $abc$35104$new_n5982_ $abc$35104$new_n6007_ $abc$35104$new_n6009_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[7] $abc$35104$new_n5988_ $abc$35104$new_n6011_ $auto$alumacc.cc:485:replace_alu$7985.Y[7]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[6] $abc$35104$new_n5985_ $abc$35104$new_n6009_ $abc$35104$new_n6011_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[8] $abc$35104$new_n5991_ $abc$35104$new_n6013_ $auto$alumacc.cc:485:replace_alu$7985.Y[8]
000 1
011 1
101 1
110 1
.names u4.u1.dma_in_cnt[7] $abc$35104$new_n5988_ $abc$35104$new_n6011_ $abc$35104$new_n6013_
000 1
001 1
011 1
101 1
.names u4.u1.dma_in_cnt[9] $abc$35104$new_n5994_ $abc$35104$new_n6016_ $abc$35104$new_n6015_ $auto$alumacc.cc:485:replace_alu$7985.Y[9]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u4.u1.dma_in_cnt[8] $abc$35104$new_n5991_ $abc$35104$new_n6013_ $abc$35104$new_n6015_
010 1
100 1
.names u4.u1.dma_in_cnt[8] $abc$35104$new_n5991_ $abc$35104$new_n6016_
11 1
.names u4.u1.dma_in_cnt[10] $abc$35104$new_n5994_ $abc$35104$new_n6018_ $auto$alumacc.cc:485:replace_alu$7985.Y[10]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n6016_ u4.u1.dma_in_cnt[9] $abc$35104$new_n5994_ $abc$35104$new_n6015_ $abc$35104$new_n6018_
0000 1
0001 1
0010 1
0100 1
.names u4.u1.dma_in_cnt[10] u4.u1.dma_in_cnt[11] $abc$35104$new_n5994_ $abc$35104$new_n6018_ $auto$alumacc.cc:485:replace_alu$7985.Y[11]
0011 1
0100 1
0101 1
0110 1
1000 1
1101 1
1110 1
1111 1
.names u4.u2.buf0_orig[20] u4.u2.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8015.Y[1]
01 1
10 1
.names u4.u2.buf0_orig[21] $abc$35104$new_n6022_ $auto$alumacc.cc:485:replace_alu$8015.Y[2]
00 1
11 1
.names u4.u2.buf0_orig[20] u4.u2.buf0_orig[19] $abc$35104$new_n6022_
11 1
.names u4.u2.buf0_orig[22] u4.u2.buf0_orig[21] $abc$35104$new_n6022_ $auto$alumacc.cc:485:replace_alu$8015.Y[3]
000 1
101 1
110 1
111 1
.names u4.u2.buf0_orig[23] u4.u2.buf0_orig[22] u4.u2.buf0_orig[21] $abc$35104$new_n6022_ $auto$alumacc.cc:485:replace_alu$8015.Y[4]
0000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.u2.buf0_orig[24] $abc$35104$new_n6026_ $auto$alumacc.cc:485:replace_alu$8015.Y[5]
01 1
10 1
.names u4.u2.buf0_orig[23] u4.u2.buf0_orig[22] u4.u2.buf0_orig[21] $abc$35104$new_n6022_ $abc$35104$new_n6026_
0000 1
.names u4.u2.buf0_orig[25] $abc$35104$new_n6026_ u4.u2.buf0_orig[24] $auto$alumacc.cc:485:replace_alu$8015.Y[6]
010 1
100 1
101 1
111 1
.names u4.u2.buf0_orig[26] $abc$35104$new_n6029_ $auto$alumacc.cc:485:replace_alu$8015.Y[7]
01 1
10 1
.names $abc$35104$new_n6026_ u4.u2.buf0_orig[25] u4.u2.buf0_orig[24] $abc$35104$new_n6029_
100 1
.names u4.u2.buf0_orig[27] $abc$35104$new_n6029_ u4.u2.buf0_orig[26] $auto$alumacc.cc:485:replace_alu$8015.Y[8]
010 1
100 1
101 1
111 1
.names u4.u2.buf0_orig[28] $abc$35104$new_n6032_ $auto$alumacc.cc:485:replace_alu$8015.Y[9]
01 1
10 1
.names $abc$35104$new_n6029_ u4.u2.buf0_orig[27] u4.u2.buf0_orig[26] $abc$35104$new_n6032_
100 1
.names u4.u2.buf0_orig[29] $abc$35104$new_n6032_ u4.u2.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$8015.Y[10]
010 1
100 1
101 1
111 1
.names u4.u2.buf0_orig[30] $abc$35104$new_n6032_ u4.u2.buf0_orig[29] u4.u2.buf0_orig[28] $auto$alumacc.cc:485:replace_alu$8015.Y[11]
0100 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u4.u2.dma_out_cnt[1] $abc$35104$new_n6036_ u4.u2.dma_out_cnt[0] $abc$35104$new_n3001_ $auto$alumacc.cc:485:replace_alu$8006.Y[1]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names u4.ep2_csr[3] u4.ep2_csr[2] u4.u2.dma_ack_i $abc$35104$new_n6036_
010 1
100 1
.names u4.u2.dma_out_cnt[2] $abc$35104$new_n6039_ $abc$35104$new_n6038_ $auto$alumacc.cc:485:replace_alu$8006.Y[2]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n3001_ u4.u2.dma_out_cnt[0] u4.u2.dma_out_cnt[1] $abc$35104$new_n6036_ $abc$35104$new_n6038_
0000 1
0001 1
0011 1
0101 1
1001 1
1101 1
.names u4.ep2_csr[4] u4.u2.dma_ack_i u4.ep2_csr[3] u4.ep2_csr[2] $abc$35104$new_n6039_
0001 1
0010 1
0011 1
1000 1
.names u4.u2.dma_out_cnt[3] $abc$35104$new_n6042_ $abc$35104$new_n6041_ $auto$alumacc.cc:485:replace_alu$8006.Y[3]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6039_ u4.u2.dma_out_cnt[2] $abc$35104$new_n6038_ $abc$35104$new_n6041_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[5] $abc$35104$new_n5514_ u4.u2.dma_ack_i $abc$35104$new_n6042_
000 1
110 1
.names u4.u2.dma_out_cnt[4] $abc$35104$new_n6045_ $abc$35104$new_n6044_ $auto$alumacc.cc:485:replace_alu$8006.Y[4]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6042_ u4.u2.dma_out_cnt[3] $abc$35104$new_n6041_ $abc$35104$new_n6044_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[6] $abc$35104$new_n5513_ u4.u2.dma_ack_i $abc$35104$new_n6045_
000 1
110 1
.names u4.u2.dma_out_cnt[5] $abc$35104$new_n6048_ $abc$35104$new_n6047_ $auto$alumacc.cc:485:replace_alu$8006.Y[5]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6045_ u4.u2.dma_out_cnt[4] $abc$35104$new_n6044_ $abc$35104$new_n6047_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[7] u4.u2.dma_ack_i $abc$35104$new_n5513_ u4.ep2_csr[6] $abc$35104$new_n6048_
0000 1
0001 1
0011 1
1010 1
.names u4.u2.dma_out_cnt[6] $abc$35104$new_n6051_ $abc$35104$new_n6050_ $auto$alumacc.cc:485:replace_alu$8006.Y[6]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6048_ u4.u2.dma_out_cnt[5] $abc$35104$new_n6047_ $abc$35104$new_n6050_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[8] $abc$35104$new_n5512_ u4.u2.dma_ack_i $abc$35104$new_n6051_
000 1
110 1
.names u4.u2.dma_out_cnt[7] $abc$35104$new_n6054_ $abc$35104$new_n6053_ $auto$alumacc.cc:485:replace_alu$8006.Y[7]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6051_ u4.u2.dma_out_cnt[6] $abc$35104$new_n6050_ $abc$35104$new_n6053_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[9] $abc$35104$new_n5511_ u4.u2.dma_ack_i $abc$35104$new_n6054_
000 1
110 1
.names u4.u2.dma_out_cnt[8] $abc$35104$new_n6057_ $abc$35104$new_n6056_ $auto$alumacc.cc:485:replace_alu$8006.Y[8]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6054_ u4.u2.dma_out_cnt[7] $abc$35104$new_n6053_ $abc$35104$new_n6056_
001 1
100 1
101 1
111 1
.names u4.ep2_csr[10] u4.u2.dma_ack_i $abc$35104$new_n5511_ u4.ep2_csr[9] $abc$35104$new_n6057_
0000 1
0001 1
0011 1
1010 1
.names u4.u2.dma_out_cnt[9] $abc$35104$new_n6060_ $abc$35104$new_n6059_ $auto$alumacc.cc:485:replace_alu$8006.Y[9]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6057_ u4.u2.dma_out_cnt[8] $abc$35104$new_n6056_ $abc$35104$new_n6059_
001 1
100 1
101 1
111 1
.names u4.u2.dma_ack_i $abc$35104$new_n5511_ u4.ep2_csr[10] u4.ep2_csr[9] $abc$35104$new_n6060_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names u4.u2.dma_out_cnt[9] u4.u2.dma_out_cnt[10] $abc$35104$new_n6060_ $abc$35104$new_n6059_ $auto$alumacc.cc:485:replace_alu$8006.Y[10]
0001 1
0100 1
0110 1
0111 1
1010 1
1100 1
1101 1
1111 1
.names u4.u2.dma_out_cnt[11] $abc$35104$new_n6060_ $abc$35104$new_n6063_ $auto$alumacc.cc:485:replace_alu$8006.Y[11]
001 1
010 1
100 1
111 1
.names $abc$35104$new_n6060_ $abc$35104$new_n6059_ u4.u2.dma_out_cnt[10] u4.u2.dma_out_cnt[9] $abc$35104$new_n6063_
0100 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names u4.u2.dma_out_cnt[1] u4.u2.buf0_orig[20] u4.u2.dma_out_cnt[0] u4.u2.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8012.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u2.dma_out_cnt[2] u4.u2.buf0_orig[21] $abc$35104$new_n6066_ $auto$alumacc.cc:485:replace_alu$8012.Y[2]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[0] u4.u2.dma_out_cnt[1] u4.u2.buf0_orig[19] u4.u2.buf0_orig[20] $abc$35104$new_n6066_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u4.u2.dma_out_cnt[3] u4.u2.buf0_orig[22] $abc$35104$new_n6068_ $auto$alumacc.cc:485:replace_alu$8012.Y[3]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[2] u4.u2.buf0_orig[21] $abc$35104$new_n6066_ $abc$35104$new_n6068_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[4] u4.u2.buf0_orig[23] $abc$35104$new_n6070_ $auto$alumacc.cc:485:replace_alu$8012.Y[4]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[3] u4.u2.buf0_orig[22] $abc$35104$new_n6068_ $abc$35104$new_n6070_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[5] u4.u2.buf0_orig[24] $abc$35104$new_n6072_ $auto$alumacc.cc:485:replace_alu$8012.Y[5]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[4] u4.u2.buf0_orig[23] $abc$35104$new_n6070_ $abc$35104$new_n6072_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[6] u4.u2.buf0_orig[25] $abc$35104$new_n6074_ $auto$alumacc.cc:485:replace_alu$8012.Y[6]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[5] u4.u2.buf0_orig[24] $abc$35104$new_n6072_ $abc$35104$new_n6074_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[7] u4.u2.buf0_orig[26] $abc$35104$new_n6076_ $auto$alumacc.cc:485:replace_alu$8012.Y[7]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[6] u4.u2.buf0_orig[25] $abc$35104$new_n6074_ $abc$35104$new_n6076_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[8] u4.u2.buf0_orig[27] $abc$35104$new_n6078_ $auto$alumacc.cc:485:replace_alu$8012.Y[8]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[7] u4.u2.buf0_orig[26] $abc$35104$new_n6076_ $abc$35104$new_n6078_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[9] u4.u2.buf0_orig[28] $abc$35104$new_n6080_ $auto$alumacc.cc:485:replace_alu$8012.Y[9]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[8] u4.u2.buf0_orig[27] $abc$35104$new_n6078_ $abc$35104$new_n6080_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[10] u4.u2.buf0_orig[29] $abc$35104$new_n6082_ $auto$alumacc.cc:485:replace_alu$8012.Y[10]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[9] u4.u2.buf0_orig[28] $abc$35104$new_n6080_ $abc$35104$new_n6082_
001 1
100 1
101 1
111 1
.names u4.u2.dma_out_cnt[11] u4.u2.buf0_orig[30] $abc$35104$new_n6084_ $auto$alumacc.cc:485:replace_alu$8012.Y[11]
001 1
010 1
100 1
111 1
.names u4.u2.dma_out_cnt[10] u4.u2.buf0_orig[29] $abc$35104$new_n6082_ $abc$35104$new_n6084_
001 1
100 1
101 1
111 1
.names u4.u2.dma_in_cnt[0] $abc$35104$new_n3001_ $auto$alumacc.cc:485:replace_alu$8003.X[0]
00 1
11 1
.names u4.u2.dma_in_cnt[1] $abc$35104$new_n6036_ u4.u2.dma_in_cnt[0] $abc$35104$new_n3001_ $auto$alumacc.cc:485:replace_alu$8003.Y[1]
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names u4.u2.dma_in_cnt[2] $abc$35104$new_n6039_ $abc$35104$new_n6088_ $auto$alumacc.cc:485:replace_alu$8003.Y[2]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[0] u4.u2.dma_in_cnt[1] $abc$35104$new_n3001_ $abc$35104$new_n6036_ $abc$35104$new_n6088_
0000 1
0001 1
0010 1
0011 1
0100 1
0110 1
1000 1
1010 1
1011 1
1110 1
.names u4.u2.dma_in_cnt[3] $abc$35104$new_n6042_ $abc$35104$new_n6090_ $auto$alumacc.cc:485:replace_alu$8003.Y[3]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[2] $abc$35104$new_n6039_ $abc$35104$new_n6088_ $abc$35104$new_n6090_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[4] $abc$35104$new_n6045_ $abc$35104$new_n6092_ $auto$alumacc.cc:485:replace_alu$8003.Y[4]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[3] $abc$35104$new_n6042_ $abc$35104$new_n6090_ $abc$35104$new_n6092_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[5] $abc$35104$new_n6048_ $abc$35104$new_n6094_ $auto$alumacc.cc:485:replace_alu$8003.Y[5]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[4] $abc$35104$new_n6045_ $abc$35104$new_n6092_ $abc$35104$new_n6094_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[6] $abc$35104$new_n6051_ $abc$35104$new_n6096_ $auto$alumacc.cc:485:replace_alu$8003.Y[6]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[5] $abc$35104$new_n6048_ $abc$35104$new_n6094_ $abc$35104$new_n6096_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[7] $abc$35104$new_n6054_ $abc$35104$new_n6098_ $auto$alumacc.cc:485:replace_alu$8003.Y[7]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[6] $abc$35104$new_n6051_ $abc$35104$new_n6096_ $abc$35104$new_n6098_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[8] $abc$35104$new_n6057_ $abc$35104$new_n6100_ $auto$alumacc.cc:485:replace_alu$8003.Y[8]
000 1
011 1
101 1
110 1
.names u4.u2.dma_in_cnt[7] $abc$35104$new_n6054_ $abc$35104$new_n6098_ $abc$35104$new_n6100_
000 1
001 1
011 1
101 1
.names u4.u2.dma_in_cnt[9] $abc$35104$new_n6060_ $abc$35104$new_n6103_ $abc$35104$new_n6102_ $auto$alumacc.cc:485:replace_alu$8003.Y[9]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u4.u2.dma_in_cnt[8] $abc$35104$new_n6057_ $abc$35104$new_n6100_ $abc$35104$new_n6102_
010 1
100 1
.names u4.u2.dma_in_cnt[8] $abc$35104$new_n6057_ $abc$35104$new_n6103_
11 1
.names u4.u2.dma_in_cnt[10] $abc$35104$new_n6060_ $abc$35104$new_n6105_ $auto$alumacc.cc:485:replace_alu$8003.Y[10]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n6103_ u4.u2.dma_in_cnt[9] $abc$35104$new_n6060_ $abc$35104$new_n6102_ $abc$35104$new_n6105_
0000 1
0001 1
0010 1
0100 1
.names u4.u2.dma_in_cnt[10] u4.u2.dma_in_cnt[11] $abc$35104$new_n6060_ $abc$35104$new_n6105_ $auto$alumacc.cc:485:replace_alu$8003.Y[11]
0011 1
0100 1
0101 1
0110 1
1000 1
1101 1
1110 1
1111 1
.names u1.sizu_c[1] u1.sizu_c[0] $auto$alumacc.cc:485:replace_alu$7943.Y[1]
01 1
10 1
.names u1.sizu_c[2] u1.sizu_c[1] u1.sizu_c[0] $auto$alumacc.cc:485:replace_alu$7943.Y[2]
011 1
100 1
101 1
110 1
.names u1.sizu_c[3] u1.sizu_c[2] u1.sizu_c[1] u1.sizu_c[0] $auto$alumacc.cc:485:replace_alu$7943.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.sizu_c[4] $abc$35104$new_n6111_ $auto$alumacc.cc:485:replace_alu$7943.Y[4]
01 1
10 1
.names u1.sizu_c[3] u1.sizu_c[2] u1.sizu_c[1] u1.sizu_c[0] $abc$35104$new_n6111_
1111 1
.names u1.sizu_c[5] u1.sizu_c[4] $abc$35104$new_n6111_ $auto$alumacc.cc:485:replace_alu$7943.Y[5]
011 1
100 1
101 1
110 1
.names u1.sizu_c[6] u1.sizu_c[5] u1.sizu_c[4] $abc$35104$new_n6111_ $auto$alumacc.cc:485:replace_alu$7943.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.sizu_c[7] $abc$35104$new_n6115_ $auto$alumacc.cc:485:replace_alu$7943.Y[7]
01 1
10 1
.names u1.sizu_c[6] u1.sizu_c[5] u1.sizu_c[4] $abc$35104$new_n6111_ $abc$35104$new_n6115_
1111 1
.names u1.sizu_c[8] u1.sizu_c[7] $abc$35104$new_n6115_ $auto$alumacc.cc:485:replace_alu$7943.Y[8]
011 1
100 1
101 1
110 1
.names u1.sizu_c[9] u1.sizu_c[8] u1.sizu_c[7] $abc$35104$new_n6115_ $auto$alumacc.cc:485:replace_alu$7943.Y[9]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.sizu_c[10] $abc$35104$new_n6119_ $auto$alumacc.cc:485:replace_alu$7943.Y[10]
01 1
10 1
.names u1.sizu_c[9] u1.sizu_c[8] u1.sizu_c[7] $abc$35104$new_n6115_ $abc$35104$new_n6119_
1111 1
.names u0.u0.me_ps2[1] u0.u0.me_ps2[0] $auto$alumacc.cc:485:replace_alu$7916.Y[1]
01 1
10 1
.names u0.u0.me_ps2[2] u0.u0.me_ps2[1] u0.u0.me_ps2[0] $auto$alumacc.cc:485:replace_alu$7916.Y[2]
011 1
100 1
101 1
110 1
.names u0.u0.me_ps2[3] u0.u0.me_ps2[2] u0.u0.me_ps2[1] u0.u0.me_ps2[0] $auto$alumacc.cc:485:replace_alu$7916.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_ps2[4] $abc$35104$new_n6124_ $auto$alumacc.cc:485:replace_alu$7916.Y[4]
01 1
10 1
.names u0.u0.me_ps2[3] u0.u0.me_ps2[2] u0.u0.me_ps2[1] u0.u0.me_ps2[0] $abc$35104$new_n6124_
1111 1
.names u0.u0.me_ps2[5] u0.u0.me_ps2[4] $abc$35104$new_n6124_ $auto$alumacc.cc:485:replace_alu$7916.Y[5]
011 1
100 1
101 1
110 1
.names u0.u0.me_ps2[6] u0.u0.me_ps2[5] u0.u0.me_ps2[4] $abc$35104$new_n6124_ $auto$alumacc.cc:485:replace_alu$7916.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_ps2[7] $abc$35104$new_n6128_ $auto$alumacc.cc:485:replace_alu$7916.Y[7]
01 1
10 1
.names u0.u0.me_ps2[6] u0.u0.me_ps2[5] u0.u0.me_ps2[4] $abc$35104$new_n6124_ $abc$35104$new_n6128_
1111 1
.names u0.u0.ps_cnt[1] u0.u0.ps_cnt[0] $auto$alumacc.cc:485:replace_alu$7907.Y[1]
01 1
10 1
.names u0.u0.ps_cnt[2] u0.u0.ps_cnt[1] u0.u0.ps_cnt[0] $auto$alumacc.cc:485:replace_alu$7907.Y[2]
011 1
100 1
101 1
110 1
.names u0.u0.ps_cnt[3] u0.u0.ps_cnt[2] u0.u0.ps_cnt[1] u0.u0.ps_cnt[0] $auto$alumacc.cc:485:replace_alu$7907.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_cnt[1] u0.u0.me_cnt[0] $auto$alumacc.cc:485:replace_alu$7919.Y[1]
01 1
10 1
.names u0.u0.me_cnt[2] u0.u0.me_cnt[1] u0.u0.me_cnt[0] $auto$alumacc.cc:485:replace_alu$7919.Y[2]
011 1
100 1
101 1
110 1
.names u0.u0.me_cnt[3] u0.u0.me_cnt[2] u0.u0.me_cnt[1] u0.u0.me_cnt[0] $auto$alumacc.cc:485:replace_alu$7919.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_cnt[4] $abc$35104$new_n6136_ $auto$alumacc.cc:485:replace_alu$7919.Y[4]
01 1
10 1
.names u0.u0.me_cnt[2] u0.u0.me_cnt[3] u0.u0.me_cnt[1] u0.u0.me_cnt[0] $abc$35104$new_n6136_
1111 1
.names u0.u0.me_cnt[5] u0.u0.me_cnt[4] $abc$35104$new_n6136_ $auto$alumacc.cc:485:replace_alu$7919.Y[5]
011 1
100 1
101 1
110 1
.names u0.u0.me_cnt[6] u0.u0.me_cnt[4] u0.u0.me_cnt[5] $abc$35104$new_n6136_ $auto$alumacc.cc:485:replace_alu$7919.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_cnt[7] $abc$35104$new_n6140_ $auto$alumacc.cc:485:replace_alu$7919.Y[7]
01 1
10 1
.names u0.u0.me_cnt[6] u0.u0.me_cnt[4] u0.u0.me_cnt[5] $abc$35104$new_n6136_ $abc$35104$new_n6140_
1111 1
.names u0.u0.me_ps[0] u0.u0.me_ps[1] $auto$alumacc.cc:485:replace_alu$7913.Y[1]
01 1
10 1
.names u0.u0.me_ps[2] u0.u0.me_ps[0] u0.u0.me_ps[1] $auto$alumacc.cc:485:replace_alu$7913.Y[2]
011 1
100 1
101 1
110 1
.names u0.u0.me_ps[3] u0.u0.me_ps[2] u0.u0.me_ps[0] u0.u0.me_ps[1] $auto$alumacc.cc:485:replace_alu$7913.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_ps[4] $abc$35104$new_n6145_ $auto$alumacc.cc:485:replace_alu$7913.Y[4]
01 1
10 1
.names u0.u0.me_ps[2] u0.u0.me_ps[3] u0.u0.me_ps[0] u0.u0.me_ps[1] $abc$35104$new_n6145_
1111 1
.names u0.u0.me_ps[5] u0.u0.me_ps[4] $abc$35104$new_n6145_ $auto$alumacc.cc:485:replace_alu$7913.Y[5]
011 1
100 1
101 1
110 1
.names u0.u0.me_ps[6] u0.u0.me_ps[4] u0.u0.me_ps[5] $abc$35104$new_n6145_ $auto$alumacc.cc:485:replace_alu$7913.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.me_ps[7] $abc$35104$new_n6149_ $auto$alumacc.cc:485:replace_alu$7913.Y[7]
01 1
10 1
.names u0.u0.me_ps[6] u0.u0.me_ps[4] u0.u0.me_ps[5] $abc$35104$new_n6145_ $abc$35104$new_n6149_
1111 1
.names u1.u3.new_sizeb[1] $abc$35104$new_n3563_ $abc$35104$new_n3010_ $auto$alumacc.cc:485:replace_alu$7961.Y[1]
000 1
011 1
101 1
110 1
.names $abc$35104$new_n6152_ u1.u3.new_sizeb[1] $abc$35104$new_n3563_ $abc$35104$new_n3010_ $auto$alumacc.cc:485:replace_alu$7961.Y[2]
0000 1
0001 1
0010 1
0100 1
1011 1
1101 1
1110 1
1111 1
.names u1.u3.new_sizeb[2] $abc$35104$new_n3007_ u1.buf1[19] u1.buf0[19] $abc$35104$new_n6152_
0000 1
0001 1
0100 1
0110 1
1010 1
1011 1
1101 1
1111 1
.names u1.u3.new_sizeb[3] $abc$35104$new_n3560_ $abc$35104$new_n6155_ $abc$35104$new_n6154_ $auto$alumacc.cc:485:replace_alu$7961.Y[3]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names u1.u3.new_sizeb[2] $abc$35104$new_n3561_ $abc$35104$new_n6154_
00 1
.names $abc$35104$new_n6152_ u1.u3.new_sizeb[1] $abc$35104$new_n3563_ $abc$35104$new_n3010_ $abc$35104$new_n6155_
1000 1
1001 1
1010 1
1100 1
.names u1.u3.new_sizeb[4] $abc$35104$new_n3567_ $abc$35104$new_n6157_ $auto$alumacc.cc:485:replace_alu$7961.Y[4]
000 1
011 1
101 1
110 1
.names u1.u3.new_sizeb[3] $abc$35104$new_n6154_ $abc$35104$new_n6155_ $abc$35104$new_n3560_ $abc$35104$new_n6157_
0001 1
1000 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n6159_ u1.u3.new_sizeb[4] $abc$35104$new_n3567_ $abc$35104$new_n6157_ $auto$alumacc.cc:485:replace_alu$7961.Y[5]
0000 1
0001 1
0010 1
0100 1
1011 1
1101 1
1110 1
1111 1
.names u1.u3.new_sizeb[5] $abc$35104$new_n3569_ $abc$35104$new_n6159_
01 1
10 1
.names u1.u3.new_sizeb[6] $abc$35104$new_n3573_ $abc$35104$new_n6162_ $abc$35104$new_n6161_ $auto$alumacc.cc:485:replace_alu$7961.Y[6]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6159_ u1.u3.new_sizeb[4] $abc$35104$new_n3567_ $abc$35104$new_n6157_ $abc$35104$new_n6161_
1000 1
1001 1
1010 1
1100 1
.names u1.u3.new_sizeb[5] $abc$35104$new_n3569_ $abc$35104$new_n6162_
00 1
.names u1.u3.new_sizeb[7] $abc$35104$new_n3572_ $abc$35104$new_n6164_ $auto$alumacc.cc:485:replace_alu$7961.Y[7]
000 1
011 1
101 1
110 1
.names u1.u3.new_sizeb[6] $abc$35104$new_n6161_ $abc$35104$new_n6162_ $abc$35104$new_n3573_ $abc$35104$new_n6164_
0001 1
1000 1
1001 1
1011 1
1101 1
1111 1
.names $abc$35104$new_n6166_ u1.u3.new_sizeb[7] $abc$35104$new_n3572_ $abc$35104$new_n6164_ $auto$alumacc.cc:485:replace_alu$7961.Y[8]
0000 1
0001 1
0010 1
0100 1
1011 1
1101 1
1110 1
1111 1
.names u1.u3.new_sizeb[8] $abc$35104$new_n3577_ $abc$35104$new_n6166_
01 1
10 1
.names u1.u3.new_sizeb[9] $abc$35104$new_n3576_ $abc$35104$new_n6169_ $abc$35104$new_n6168_ $auto$alumacc.cc:485:replace_alu$7961.Y[9]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6166_ u1.u3.new_sizeb[7] $abc$35104$new_n3572_ $abc$35104$new_n6164_ $abc$35104$new_n6168_
1000 1
1001 1
1010 1
1100 1
.names u1.u3.new_sizeb[8] $abc$35104$new_n3577_ $abc$35104$new_n6169_
00 1
.names u1.u3.new_sizeb[10] $abc$35104$new_n3582_ $abc$35104$new_n6171_ $auto$alumacc.cc:485:replace_alu$7961.Y[10]
000 1
011 1
101 1
110 1
.names u1.u3.new_sizeb[9] $abc$35104$new_n6168_ $abc$35104$new_n6169_ $abc$35104$new_n3576_ $abc$35104$new_n6171_
0001 1
1000 1
1001 1
1011 1
1101 1
1111 1
.names u1.u3.new_sizeb[11] $abc$35104$new_n3583_ $abc$35104$new_n6173_ $auto$alumacc.cc:485:replace_alu$7961.Y[11]
001 1
010 1
100 1
111 1
.names u1.u3.new_sizeb[10] $abc$35104$new_n3582_ $abc$35104$new_n6171_ $abc$35104$new_n6173_
011 1
101 1
110 1
111 1
.names u1.u3.new_sizeb[12] $abc$35104$new_n3589_ $abc$35104$new_n6177_ $abc$35104$new_n6175_ $auto$alumacc.cc:485:replace_alu$7961.Y[12]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6176_ u1.u3.new_sizeb[10] $abc$35104$new_n3582_ $abc$35104$new_n6171_ $abc$35104$new_n6175_
0000 1
0001 1
0010 1
0100 1
.names u1.u3.new_sizeb[11] $abc$35104$new_n3583_ $abc$35104$new_n6176_
10 1
.names $abc$35104$new_n3583_ u1.u3.new_sizeb[11] $abc$35104$new_n6177_
10 1
.names u1.u3.new_sizeb[13] $abc$35104$new_n3590_ $abc$35104$new_n6179_ $auto$alumacc.cc:485:replace_alu$7961.Y[13]
000 1
011 1
101 1
110 1
.names u1.u3.new_sizeb[12] $abc$35104$new_n6175_ $abc$35104$new_n6177_ $abc$35104$new_n3589_ $abc$35104$new_n6179_
0001 1
1000 1
1001 1
1011 1
1101 1
1111 1
.names u1.u3.tx_data_to_cnt[1] u1.u3.tx_data_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7958.Y[1]
01 1
10 1
.names u1.u3.tx_data_to_cnt[2] u1.u3.tx_data_to_cnt[1] u1.u3.tx_data_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7958.Y[2]
011 1
100 1
101 1
110 1
.names u1.u3.tx_data_to_cnt[3] u1.u3.tx_data_to_cnt[2] u1.u3.tx_data_to_cnt[1] u1.u3.tx_data_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7958.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.u3.tx_data_to_cnt[4] $abc$35104$new_n6184_ $auto$alumacc.cc:485:replace_alu$7958.Y[4]
01 1
10 1
.names u1.u3.tx_data_to_cnt[2] u1.u3.tx_data_to_cnt[3] u1.u3.tx_data_to_cnt[1] u1.u3.tx_data_to_cnt[0] $abc$35104$new_n6184_
1111 1
.names u1.u3.tx_data_to_cnt[5] u1.u3.tx_data_to_cnt[4] $abc$35104$new_n6184_ $auto$alumacc.cc:485:replace_alu$7958.Y[5]
011 1
100 1
101 1
110 1
.names u1.u3.tx_data_to_cnt[6] u1.u3.tx_data_to_cnt[5] u1.u3.tx_data_to_cnt[4] $abc$35104$new_n6184_ $auto$alumacc.cc:485:replace_alu$7958.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.u3.tx_data_to_cnt[7] $abc$35104$new_n6188_ $auto$alumacc.cc:485:replace_alu$7958.Y[7]
01 1
10 1
.names u1.u3.tx_data_to_cnt[6] u1.u3.tx_data_to_cnt[5] u1.u3.tx_data_to_cnt[4] $abc$35104$new_n6184_ $abc$35104$new_n6188_
1111 1
.names u1.u3.rx_ack_to_cnt[1] u1.u3.rx_ack_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7955.Y[1]
01 1
10 1
.names u1.u3.rx_ack_to_cnt[2] u1.u3.rx_ack_to_cnt[1] u1.u3.rx_ack_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7955.Y[2]
011 1
100 1
101 1
110 1
.names u1.u3.rx_ack_to_cnt[3] u1.u3.rx_ack_to_cnt[2] u1.u3.rx_ack_to_cnt[1] u1.u3.rx_ack_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7955.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.u3.rx_ack_to_cnt[4] $abc$35104$new_n6193_ $auto$alumacc.cc:485:replace_alu$7955.Y[4]
01 1
10 1
.names u1.u3.rx_ack_to_cnt[2] u1.u3.rx_ack_to_cnt[3] u1.u3.rx_ack_to_cnt[1] u1.u3.rx_ack_to_cnt[0] $abc$35104$new_n6193_
1111 1
.names u1.u3.rx_ack_to_cnt[5] u1.u3.rx_ack_to_cnt[4] $abc$35104$new_n6193_ $auto$alumacc.cc:485:replace_alu$7955.Y[5]
011 1
100 1
101 1
110 1
.names u1.u3.rx_ack_to_cnt[6] u1.u3.rx_ack_to_cnt[5] u1.u3.rx_ack_to_cnt[4] $abc$35104$new_n6193_ $auto$alumacc.cc:485:replace_alu$7955.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u1.u3.rx_ack_to_cnt[7] $abc$35104$new_n6197_ $auto$alumacc.cc:485:replace_alu$7955.Y[7]
01 1
10 1
.names u1.u3.rx_ack_to_cnt[6] u1.u3.rx_ack_to_cnt[5] u1.u3.rx_ack_to_cnt[4] $abc$35104$new_n6193_ $abc$35104$new_n6197_
1111 1
.names u0.u0.idle_cnt1[1] u0.u0.idle_cnt1[0] $auto$alumacc.cc:485:replace_alu$7910.Y[1]
01 1
10 1
.names u0.u0.idle_cnt1[2] u0.u0.idle_cnt1[1] u0.u0.idle_cnt1[0] $auto$alumacc.cc:485:replace_alu$7910.Y[2]
011 1
100 1
101 1
110 1
.names u0.u0.idle_cnt1[3] u0.u0.idle_cnt1[2] u0.u0.idle_cnt1[1] u0.u0.idle_cnt1[0] $auto$alumacc.cc:485:replace_alu$7910.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.idle_cnt1[4] $abc$35104$new_n6202_ $auto$alumacc.cc:485:replace_alu$7910.Y[4]
01 1
10 1
.names u0.u0.idle_cnt1[2] u0.u0.idle_cnt1[3] u0.u0.idle_cnt1[1] u0.u0.idle_cnt1[0] $abc$35104$new_n6202_
1111 1
.names u0.u0.idle_cnt1[5] u0.u0.idle_cnt1[4] $abc$35104$new_n6202_ $auto$alumacc.cc:485:replace_alu$7910.Y[5]
011 1
100 1
101 1
110 1
.names u0.u0.idle_cnt1[6] $abc$35104$new_n6202_ $abc$35104$new_n3509_ $auto$alumacc.cc:485:replace_alu$7910.Y[6]
011 1
100 1
101 1
110 1
.names u0.u0.idle_cnt1[7] u0.u0.idle_cnt1[6] $abc$35104$new_n6202_ $abc$35104$new_n3509_ $auto$alumacc.cc:485:replace_alu$7910.Y[7]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names u0.u0.chirp_cnt[1] u0.u0.chirp_cnt[0] $auto$alumacc.cc:485:replace_alu$7922.Y[1]
01 1
10 1
.names u0.u0.chirp_cnt[2] u0.u0.chirp_cnt[1] u0.u0.chirp_cnt[0] $auto$alumacc.cc:485:replace_alu$7922.Y[2]
011 1
100 1
101 1
110 1
.names u1.frm_nat[29] u1.frm_nat[28] $auto$alumacc.cc:485:replace_alu$7925.Y[1]
01 1
10 1
.names u1.frm_nat[30] u1.frm_nat[29] u1.frm_nat[28] $auto$alumacc.cc:485:replace_alu$7925.Y[2]
011 1
100 1
101 1
110 1
.names u1.frm_nat[31] u1.frm_nat[30] u1.frm_nat[29] u1.frm_nat[28] $auto$alumacc.cc:485:replace_alu$7925.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n3052_ u0.u0.chirp_cnt_is_6 $abc$35104$new_n3270_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6469
1000 1
.names u1.u3.state[2] $abc$35104$new_n3381_ $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6853
11 1
.names $abc$35104$new_n3081_ u1.rx_data_done $abc$35104$new_n3388_ $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6874
111 1
.names u1.u3.state[5] $abc$35104$new_n3013_ u1.match_o $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6878
110 1
.names $abc$35104$new_n3388_ u1.rx_data_done $abc$35104$new_n3081_ $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6882
110 1
.names u5.state[2] rst_i $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$7052
11 1
.names u0.u0.usb_suspend u0.u0.resume_req_s LineState_pad_i[1] LineState_pad_i[0] SuspendM_pad_o
0010 1
0110 1
1000 1
1001 1
1010 1
1011 1
1110 1
.names u0.u0.ls_idle_r u0.u0.ls_idle u0.u0.idle_long_set
11 1
.names $abc$35104$new_n3523_ $abc$35104$new_n6221_ u0.u0.idle_cnt1[6] $abc$35104$new_n6220_ $abc$27891$flatten\u0.\u0.$0\T1_gt_2_5_uS[0:0]
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names u0.u0.idle_cnt1[3] u0.u0.idle_cnt1[2] u0.u0.idle_cnt1[0] u0.u0.idle_cnt1[1] $abc$35104$new_n6220_
1011 1
1100 1
1101 1
1110 1
1111 1
.names u0.u0.idle_cnt1[7] u0.u0.idle_cnt1[4] u0.u0.idle_cnt1[5] $abc$35104$new_n6221_
000 1
.names $abc$35104$new_n6223_ $abc$35104$new_n3523_ $abc$35104$new_n3509_ $abc$27891$flatten\u0.\u0.$0\T1_st_3_0_mS[0:0]
110 1
.names u0.u0.idle_cnt1[7] u0.u0.idle_cnt1[6] $abc$35104$new_n6223_
00 1
.names $abc$35104$new_n3523_ $abc$35104$new_n6223_ $abc$35104$new_n3509_ $abc$35104$new_n6225_ $abc$27891$flatten\u0.\u0.$0\T1_gt_3_0_mS[0:0]
1000 1
1001 1
1010 1
1011 1
1110 1
.names u0.u0.idle_cnt1[2] u0.u0.idle_cnt1[3] u0.u0.idle_cnt1[1] u0.u0.idle_cnt1[0] $abc$35104$new_n6225_
0000 1
.names $abc$35104$new_n3523_ $abc$35104$new_n6227_ $abc$35104$new_n6221_ $abc$27891$flatten\u0.\u0.$0\T1_gt_5_0_mS[0:0]
110 1
.names u0.u0.idle_cnt1[7] u0.u0.idle_cnt1[6] $abc$35104$new_n6225_ u0.u0.idle_cnt1[5] $abc$35104$new_n6227_
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6230_ $abc$35104$new_n6229_ u0.u0.me_ps2[4] u0.u0.me_ps2_0_5_ms $abc$27891$flatten\u0.\u0.$0\me_ps2_0_5_ms[0:0]
1100 1
.names u0.u0.me_ps2[3] u0.u0.me_ps2[2] u0.u0.me_ps2[1] u0.u0.me_ps2[0] $abc$35104$new_n6229_
1000 1
.names u0.u0.me_ps2[7] u0.u0.me_ps2[6] u0.u0.me_ps2[5] $abc$35104$new_n6230_
110 1
.names $abc$27891$new_n4386_ u0.u0.me_ps2[6] $abc$35104$new_n6232_ u0.u0.me_ps2[7] $abc$27891$flatten\u0.\u0.$0\T2_gt_100_uS[0:0]
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u0.u0.me_ps2[5] u0.u0.me_ps2[4] u0.u0.me_ps2[3] $abc$35104$new_n6229_ $abc$35104$new_n6232_
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$27891$new_n4386_ $abc$35104$new_n6235_ u0.u0.me_cnt[3] $abc$35104$new_n6234_ $abc$27891$flatten\u0.\u0.$0\T2_wakeup[0:0]
1000 1
1001 1
1010 1
1011 1
1110 1
.names u0.u0.me_cnt[2] u0.u0.me_cnt[0] u0.u0.me_cnt[1] $abc$35104$new_n6234_
000 1
001 1
010 1
.names u0.u0.me_cnt[7] u0.u0.me_cnt[6] u0.u0.me_cnt[4] u0.u0.me_cnt[5] $abc$35104$new_n6235_
0000 1
.names $abc$27891$new_n4386_ $abc$35104$new_n6234_ $abc$35104$new_n6235_ u0.u0.me_cnt[3] $abc$27891$flatten\u0.\u0.$0\T2_gt_1_0_mS[0:0]
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names u1.frm_nat[0] $auto$alumacc.cc:485:replace_alu$7928.X[0]
0 1
.names u4.u1.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7997.Y[0]
0 1
.names u1.hms_cnt[0] $auto$alumacc.cc:485:replace_alu$7931.X[0]
0 1
.names u4.u3.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7684.BB[0]
0 1
.names u4.u0.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$7780.BB[0]
0 1
.names u4.u2.buf0_orig[19] $auto$alumacc.cc:485:replace_alu$8015.Y[0]
0 1
.names u1.u3.tx_data_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7958.X[0]
0 1
.names u0.u0.chirp_cnt[0] $auto$alumacc.cc:485:replace_alu$7922.X[0]
0 1
.names u0.u0.me_cnt[0] $auto$alumacc.cc:485:replace_alu$7871.BB[0]
0 1
.names u0.u0.ps_cnt[0] $auto$alumacc.cc:485:replace_alu$7907.X[0]
0 1
.names u0.u0.idle_cnt1[0] $auto$alumacc.cc:485:replace_alu$7886.BB[0]
0 1
.names $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7499 $abc$27891$new_n3306_
0 1
.names u1.u3.rx_ack_to_cnt[0] $auto$alumacc.cc:485:replace_alu$7955.X[0]
0 1
.names u1.sizu_c[0] $auto$alumacc.cc:485:replace_alu$7847.BB[0]
0 1
.names u1.frm_nat[28] $auto$alumacc.cc:485:replace_alu$7925.X[0]
0 1
.names u0.u0.me_ps[0] $auto$alumacc.cc:485:replace_alu$7913.X[0]
0 1
.names u0.u0.me_ps2[0] $auto$alumacc.cc:485:replace_alu$7881.BB[0]
0 1
.names u1.frame_no[6] u1.fa[6] u1.frame_no[5] u1.fa[5] $abc$35104$new_n6258_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n6258_ $abc$35104$new_n2989_ u1.u0.pid[0] $abc$35104$new_n2990_ $abc$35104$new_n6259_
1101 1
1110 1
1111 1
.names $abc$35104$new_n3237_ u4.ep0_csr[3] $abc$35104$new_n3240_ u4.u0.dma_out_left[1] $abc$35104$new_n6262_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names u4.u0.dma_out_left[4] u4.ep0_csr[6] $abc$35104$new_n3241_ $abc$35104$new_n6262_ $abc$35104$new_n6263_
0011 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n3242_ $abc$35104$new_n3244_ $abc$35104$new_n6263_ $abc$35104$new_n3243_ $abc$35104$new_n6264_
1000 1
1001 1
1010 1
1011 1
1111 1
.names u0.rx_active u1.u0.state[2] u0.rx_err u1.u0.state[3] $abc$35104$new_n6265_
0000 1
0010 1
1100 1
1101 1
.names u0.rx_active $abc$35104$new_n6265_ u1.u0.state[0] u0.rx_valid $abc$35104$new_n6266_
0100 1
0101 1
1000 1
1001 1
1011 1
1100 1
.names rst_i $abc$35104$new_n6266_ u0.rx_active u1.u0.state[1] $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
.names u4.u1.dma_out_left[7] $abc$35104$new_n3285_ u4.ep1_csr[8] u4.u1.dma_out_left[6] $abc$35104$new_n6268_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6268_ u4.u1.dma_out_left[7] u4.ep1_csr[9] $abc$35104$new_n6269_
000 1
001 1
101 1
111 1
.names u4.u3.dma_out_left[8] $abc$35104$new_n6493_ u4.ep3_csr[9] u4.u3.dma_out_left[7] $abc$35104$new_n6271_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n3324_ $abc$35104$new_n6271_ u4.u3.dma_out_left[8] u4.ep3_csr[10] $abc$27891$auto$rtlil.cc:2151:ReduceOr$7697
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names u4.ep3_csr[2] u4.u3.dma_out_left[0] $abc$35104$new_n6273_
10 1
.names u4.ep3_csr[4] u4.u3.dma_out_left[2] $abc$35104$new_n6454_ $abc$35104$new_n6276_
011 1
100 1
.names $abc$35104$new_n6276_ $abc$35104$new_n6454_ u4.ep3_csr[5] u4.u3.dma_out_left[3] $abc$35104$new_n6277_
0010 1
0100 1
0110 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names u1.csr[28] u1.csr[24] $abc$35104$new_n3087_ $abc$35104$new_n3078_ $abc$35104$new_n6279_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
.names $abc$35104$new_n3102_ $abc$35104$new_n3074_ $abc$35104$new_n3109_ $abc$35104$new_n3413_ $abc$35104$new_n6280_
0000 1
0001 1
0010 1
.names $abc$35104$new_n6280_ $abc$35104$new_n3425_ u1.u3.this_dpid[2] $abc$35104$new_n3066_ $abc$35104$new_n6281_
1000 1
1001 1
1011 1
.names $abc$35104$new_n6281_ $abc$35104$new_n6279_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[2]
00 1
01 1
10 1
.names $abc$35104$new_n3087_ u1.csr[28] $abc$35104$new_n3072_ $abc$35104$new_n3083_ $abc$35104$new_n6283_
0011 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names u1.csr[24] $abc$35104$new_n6283_ $abc$35104$new_n3413_ $abc$35104$new_n3110_ $abc$35104$new_n6284_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n6284_ u1.u3.this_dpid[3] $abc$35104$new_n3066_ $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[3]
000 1
001 1
010 1
011 1
110 1
.names u1.u3.rx_ack_to_cnt[5] u1.u3.rx_ack_to_cnt[4] u1.u3.rx_ack_to_cnt[1] u0.mode_hs $abc$35104$new_n6286_
0111 1
1000 1
.names $abc$35104$new_n3494_ $abc$35104$new_n6286_ $abc$27891$flatten\u1.\u3.$0\rx_ack_to[0:0]
11 1
.names u1.u3.tx_data_to_cnt[5] u1.u3.tx_data_to_cnt[4] u1.u3.tx_data_to_cnt[1] u0.mode_hs $abc$35104$new_n6288_
0111 1
1000 1
.names $abc$35104$new_n3499_ $abc$35104$new_n6288_ $abc$27891$flatten\u1.\u3.$0\tx_data_to[0:0]
11 1
.names $abc$35104$new_n3561_ u1.csr[2] $abc$35104$new_n3560_ u1.csr[3] $abc$35104$new_n6290_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$35104$new_n3570_ $abc$35104$new_n6290_ $abc$35104$new_n3566_ $abc$35104$new_n3558_ $abc$35104$new_n6291_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
.names $abc$35104$new_n3574_ $abc$35104$new_n3571_ $abc$35104$new_n6291_ $abc$35104$new_n3568_ $abc$35104$new_n6292_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[2] u1.size[2] $abc$35104$new_n6293_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[2] $abc$35104$new_n6293_ $abc$27891$auto$wreduce.cc:454:run$7644[2]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[3] u1.size[3] $abc$35104$new_n6295_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[3] $abc$35104$new_n6295_ $abc$27891$auto$wreduce.cc:454:run$7644[3]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[4] u1.size[4] $abc$35104$new_n6297_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[4] $abc$35104$new_n6297_ $abc$27891$auto$wreduce.cc:454:run$7644[4]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[5] u1.size[5] $abc$35104$new_n6299_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[5] $abc$35104$new_n6299_ $abc$27891$auto$wreduce.cc:454:run$7644[5]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[6] u1.size[6] $abc$35104$new_n6301_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[6] $abc$35104$new_n6301_ $abc$27891$auto$wreduce.cc:454:run$7644[6]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[7] u1.size[7] $abc$35104$new_n6303_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[7] $abc$35104$new_n6303_ $abc$27891$auto$wreduce.cc:454:run$7644[7]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[8] u1.size[8] $abc$35104$new_n6305_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[8] $abc$35104$new_n6305_ $abc$27891$auto$wreduce.cc:454:run$7644[8]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[9] u1.size[9] $abc$35104$new_n6307_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[9] $abc$35104$new_n6307_ $abc$27891$auto$wreduce.cc:454:run$7644[9]
001 1
011 1
110 1
111 1
.names $abc$27891$auto$opt_dff.cc:276:combine_resets$7512 u1.sizu_c[10] u1.size[10] $abc$35104$new_n6309_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3604_ u1.csr[10] $abc$35104$new_n6309_ $abc$27891$auto$wreduce.cc:454:run$7644[10]
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3862_ $abc$35104$new_n3881_ $abc$35104$new_n3889_ $abc$35104$new_n3888_ $abc$35104$new_n6311_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names $abc$35104$new_n3890_ $abc$35104$new_n3061_ $abc$35104$new_n6311_ u0.tx_data[2]
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3862_ $abc$35104$new_n3893_ $abc$35104$new_n3900_ $abc$35104$new_n3899_ $abc$35104$new_n6313_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names $abc$35104$new_n3901_ $abc$35104$new_n3061_ $abc$35104$new_n6313_ u0.tx_data[3]
011 1
100 1
101 1
110 1
111 1
.names $abc$35104$new_n3792_ $abc$35104$new_n3790_ u1.u2.rd_buf1[22] u1.u2.rd_buf0[22] $abc$35104$new_n6315_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n3787_ $abc$35104$new_n3790_ $abc$35104$new_n6315_ u1.u2.rd_buf1[6] $abc$35104$new_n6316_
0000 1
0001 1
0010 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n3913_ $abc$35104$new_n3917_ u1.u2.rd_buf0[30] $abc$35104$new_n3852_ $abc$35104$new_n6317_
1000 1
1001 1
1010 1
.names $abc$35104$new_n6316_ $abc$35104$new_n6315_ $abc$35104$new_n6317_ u1.u2.rd_buf0[6] $abc$35104$new_n6318_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
.names wb_addr_i[4] wb_addr_i[2] $abc$35104$new_n3183_ u1.frm_nat[0] $abc$35104$new_n6319_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names u0.u0.usb_suspend u4.inta_msk[0] wb_addr_i[4] wb_addr_i[3] $abc$35104$new_n6320_
0010 1
0011 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n4692_ wb_addr_i[4] $abc$35104$new_n6319_ $abc$35104$new_n6320_ $abc$35104$new_n6321_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names wb_addr_i[4] $abc$35104$new_n6321_ $abc$35104$new_n3213_ u1.fa[0] $abc$35104$new_n6322_
0000 1
0001 1
0010 1
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4701_ $abc$35104$new_n4695_ $abc$35104$new_n6322_ $abc$35104$new_n4694_ $flatten\u4.$procmux$4656.Y[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
.names wb_addr_i[4] u4.utmi_vend_stat_r[1] $abc$35104$new_n3189_ u4.int_srca[1] $abc$35104$new_n6324_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6324_ wb_addr_i[4] $abc$35104$new_n3213_ u1.fa[1] $abc$35104$new_n6325_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4694_ $abc$35104$new_n6325_ $abc$35104$new_n4711_ $abc$35104$new_n4713_ $abc$35104$new_n6326_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n3213_ u1.fa[2] u4.int_srca[2] $abc$35104$new_n3189_ $abc$35104$new_n6327_
0011 1
0111 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6327_ wb_addr_i[4] $abc$35104$new_n4691_ u1.frm_nat[2] $abc$35104$new_n6328_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n4694_ $abc$35104$new_n6328_ $abc$35104$new_n4730_ $abc$35104$new_n4732_ $abc$35104$new_n6329_
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4733_ $abc$35104$new_n6329_ $abc$35104$new_n4742_ $abc$35104$new_n4739_ $flatten\u4.$procmux$4656.Y[2]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n3213_ wb_addr_i[4] u1.fa[3] u4.utmi_vend_stat_r[3] $abc$35104$new_n6331_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names u0.u0.line_state_r[0] u1.frm_nat[3] wb_addr_i[4] wb_addr_i[3] $abc$35104$new_n6332_
0001 1
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n6331_ $abc$35104$new_n6332_ wb_addr_i[3] wb_addr_i[2] $abc$35104$new_n6333_
1000 1
1001 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4693_ u4.int_srca[3] u4.inta_msk[3] $abc$35104$new_n4688_ $abc$35104$new_n6334_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$35104$new_n4694_ $abc$35104$new_n6333_ $abc$35104$new_n6334_ $abc$35104$new_n6335_
000 1
001 1
010 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf1[5] u4.ep2_buf0[5] $abc$35104$new_n6336_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6336_ wb_addr_i[3] u4.u2.int[5] u4.ep2_csr[5] $abc$35104$new_n6337_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4788_ $abc$35104$new_n4782_ $abc$35104$new_n6337_ $abc$35104$new_n3453_ $flatten\u4.$procmux$4656.Y[5]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[9] u4.ep1_csr[9] $abc$35104$new_n6339_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6339_ wb_addr_i[2] $abc$35104$new_n3475_ u4.ep1_buf1[9] $abc$35104$new_n6340_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1100 1
1101 1
1110 1
.names wb_addr_i[3] u4.ep3_buf0[9] u4.ep3_csr[9] $abc$35104$new_n6341_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3034_ wb_addr_i[2] u4.ep3_buf1[9] $abc$35104$new_n6341_ $abc$35104$new_n6342_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4837_ $abc$35104$new_n6340_ $abc$35104$new_n6339_ $abc$35104$new_n6342_ $flatten\u4.$procmux$4656.Y[9]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep1_buf0[10] u4.ep1_csr[10] $abc$35104$new_n6344_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6344_ wb_addr_i[2] $abc$35104$new_n3475_ u4.ep1_buf1[10] $abc$35104$new_n6345_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1100 1
1101 1
1110 1
.names wb_addr_i[3] u4.ep3_buf0[10] u4.ep3_csr[10] $abc$35104$new_n6346_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3034_ wb_addr_i[2] u4.ep3_buf1[10] $abc$35104$new_n6346_ $abc$35104$new_n6347_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n4849_ $abc$35104$new_n6345_ $abc$35104$new_n6344_ $abc$35104$new_n6347_ $flatten\u4.$procmux$4656.Y[10]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names $abc$35104$new_n3453_ wb_addr_i[2] u4.ep2_buf1[14] u4.ep2_buf0[14] $abc$35104$new_n6349_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n6349_ wb_addr_i[2] $abc$35104$new_n4894_ $abc$35104$new_n4892_ $abc$35104$new_n6350_
1001 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n3034_ wb_addr_i[2] u4.ep3_buf1[14] u4.ep3_buf0[14] $abc$35104$new_n6351_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names wb_addr_i[3] $abc$35104$new_n6350_ $abc$35104$new_n6351_ $flatten\u4.$procmux$4656.Y[14]
100 1
101 1
110 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep0_buf0[15] u4.ep0_buf1[15] $abc$35104$new_n6353_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1101 1
1111 1
.names $abc$35104$new_n3182_ $abc$35104$new_n6353_ wb_addr_i[3] u4.u0.dma_en $abc$35104$new_n6354_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n4906_ $abc$35104$new_n3475_ wb_addr_i[3] u4.u1.dma_en $abc$35104$new_n6355_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
.names $abc$35104$new_n6355_ $abc$35104$new_n6354_ $abc$35104$new_n4901_ $abc$35104$new_n4899_ $flatten\u4.$procmux$4656.Y[15]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf1[18] u4.ep2_buf0[18] $abc$35104$new_n6357_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6357_ wb_addr_i[3] u4.u2.ienb[2] u4.ep2_csr[18] $abc$35104$new_n6358_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4949_ $abc$35104$new_n4946_ u1.frame_no_r[2] $abc$35104$new_n4838_ $abc$35104$new_n6359_
0000 1
0001 1
0010 1
.names $abc$35104$new_n4938_ $abc$35104$new_n6359_ $abc$35104$new_n6358_ $abc$35104$new_n3453_ $flatten\u4.$procmux$4656.Y[18]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf1[21] u4.ep2_buf0[21] $abc$35104$new_n6361_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6361_ wb_addr_i[3] u4.u2.ienb[5] u4.ep2_csr[21] $abc$35104$new_n6362_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n4992_ $abc$35104$new_n4984_ $abc$35104$new_n6362_ $abc$35104$new_n3453_ $flatten\u4.$procmux$4656.Y[21]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep2_buf1[24] u4.ep2_buf0[24] $abc$35104$new_n6364_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6364_ wb_addr_i[3] u4.u2.iena[0] u4.ep2_csr[24] $abc$35104$new_n6365_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5031_ $abc$35104$new_n5023_ $abc$35104$new_n6365_ $abc$35104$new_n3453_ $flatten\u4.$procmux$4656.Y[24]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf1[25] u4.ep3_buf0[25] $abc$35104$new_n6367_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6367_ wb_addr_i[3] u4.u3.iena[1] u4.ep3_csr[25] $abc$35104$new_n6368_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5044_ $abc$35104$new_n5047_ $abc$35104$new_n4694_ $abc$35104$new_n5050_ $abc$35104$new_n6369_
0001 1
0010 1
0011 1
.names $abc$35104$new_n6369_ $abc$35104$new_n5041_ $abc$35104$new_n6368_ $abc$35104$new_n3034_ $flatten\u4.$procmux$4656.Y[25]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[2] wb_addr_i[3] u4.ep3_buf1[26] u4.ep3_buf0[26] $abc$35104$new_n6371_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n6371_ wb_addr_i[3] u4.u3.iena[2] u4.ep3_csr[26] $abc$35104$new_n6372_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5059_ $abc$35104$new_n5062_ $abc$35104$new_n4694_ $abc$35104$new_n5065_ $abc$35104$new_n6373_
0001 1
0010 1
0011 1
.names $abc$35104$new_n6373_ $abc$35104$new_n5056_ $abc$35104$new_n6372_ $abc$35104$new_n3034_ $flatten\u4.$procmux$4656.Y[26]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names wb_addr_i[3] wb_addr_i[2] u4.ep0_buf0[29] u4.ep0_csr[29] $abc$35104$new_n6375_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6375_ wb_addr_i[2] u4.ep0_buf1[29] u4.u0.iena[5] $abc$35104$new_n6376_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names wb_addr_i[3] u4.ep2_buf0[29] u4.ep2_csr[29] $abc$35104$new_n6377_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n6375_ u4.ep2_buf1[29] u4.u2.iena[5] $abc$35104$new_n6378_
001 1
011 1
110 1
111 1
.names $abc$35104$new_n3453_ wb_addr_i[2] $abc$35104$new_n6378_ $abc$35104$new_n6377_ $abc$35104$new_n6379_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$35104$new_n5096_ $abc$35104$new_n6379_ $abc$35104$new_n6376_ $abc$35104$new_n3182_ $flatten\u4.$procmux$4656.Y[29]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n3453_ $abc$35104$new_n5128_ u4.ep2_csr[31] $abc$35104$new_n3183_ $abc$35104$new_n6381_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n3475_ $abc$35104$new_n5130_ u4.ep1_csr[31] $abc$35104$new_n3183_ $abc$35104$new_n6382_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5121_ $abc$35104$new_n6382_ $abc$35104$new_n6381_ $flatten\u4.$procmux$4656.Y[31]
000 1
001 1
010 1
011 1
100 1
101 1
110 1
.names u1.buf0[28] u1.buf0[29] u1.buf0[30] $abc$35104$new_n6389_
000 1
.names $abc$35104$new_n5197_ u1.csr[8] u1.buf0[25] $abc$35104$new_n6390_
100 1
111 1
.names $abc$35104$new_n6389_ $abc$35104$new_n5198_ $abc$35104$new_n5186_ $abc$35104$new_n6390_ $abc$35104$new_n6391_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5200_ $abc$35104$new_n6390_ $abc$35104$new_n5182_ $abc$35104$new_n6392_
000 1
001 1
011 1
.names $abc$35104$new_n6391_ $abc$35104$new_n6392_ u1.buf0[27] u1.csr[10] $abc$27891$auto$rtlil.cc:2147:Not$7824
1000 1
1001 1
1011 1
1101 1
.names u4.u2.buf0_orig_m3[11] $abc$35104$new_n6469_ u4.u2.dma_in_cnt[10] u4.u2.buf0_orig_m3[10] $abc$35104$new_n6395_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6395_ u4.u2.buf0_orig_m3[11] u4.u2.dma_in_cnt[11] $abc$27891$auto$rtlil.cc:2147:Not$7711
010 1
011 1
100 1
110 1
.names u4.u2.dma_in_cnt[4] u4.u2.dma_in_cnt[3] $abc$35104$new_n5232_ u4.u2.buf0_orig_m3[3] $abc$35104$new_n6397_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6397_ u4.u2.dma_in_cnt[4] u4.u2.buf0_orig_m3[4] $abc$35104$new_n6398_
010 1
011 1
100 1
110 1
.names u4.u3.buf0_orig_m3[11] $abc$35104$new_n6471_ u4.u3.dma_in_cnt[10] u4.u3.buf0_orig_m3[10] $abc$35104$new_n6400_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6400_ u4.u3.buf0_orig_m3[11] u4.u3.dma_in_cnt[11] $abc$27891$auto$rtlil.cc:2147:Not$7683
010 1
011 1
100 1
110 1
.names u4.u1.buf0_orig_m3[11] $abc$35104$new_n6473_ u4.u1.dma_in_cnt[10] u4.u1.buf0_orig_m3[10] $abc$35104$new_n6404_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6404_ u4.u1.buf0_orig_m3[11] u4.u1.dma_in_cnt[11] $abc$27891$auto$rtlil.cc:2147:Not$7745
010 1
011 1
100 1
110 1
.names u4.u1.dma_in_cnt[4] u4.u1.dma_in_cnt[3] $abc$35104$new_n5258_ u4.u1.buf0_orig_m3[3] $abc$35104$new_n6406_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6406_ u4.u1.dma_in_cnt[4] u4.u1.buf0_orig_m3[4] $abc$35104$new_n6407_
010 1
011 1
100 1
110 1
.names u4.u0.buf0_orig_m3[11] $abc$35104$new_n6477_ u4.u0.dma_in_cnt[10] u4.u0.buf0_orig_m3[10] $abc$35104$new_n6410_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6410_ u4.u0.buf0_orig_m3[11] u4.u0.dma_in_cnt[11] $abc$27891$auto$rtlil.cc:2147:Not$7779
010 1
011 1
100 1
110 1
.names u4.u0.dma_in_cnt[4] u4.u0.dma_in_cnt[3] $abc$35104$new_n5275_ u4.u0.buf0_orig_m3[3] $abc$35104$new_n6412_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6412_ u4.u0.dma_in_cnt[4] u4.u0.buf0_orig_m3[4] $abc$35104$new_n6413_
010 1
011 1
100 1
110 1
.names u1.csr[0] u1.sizu_c[0] u1.sizu_c[1] u1.csr[1] $abc$35104$new_n6414_
0000 1
0011 1
1100 1
1111 1
.names $abc$35104$new_n5323_ $abc$35104$new_n5322_ $abc$35104$new_n5321_ $abc$35104$new_n5319_ $abc$35104$new_n6415_
1111 1
.names $abc$35104$new_n6415_ $abc$35104$new_n6414_ u1.sizu_c[10] u1.csr[10] $abc$35104$new_n6416_
1100 1
1111 1
.names $abc$35104$new_n5322_ $abc$35104$new_n5333_ $abc$35104$new_n5323_ $abc$35104$new_n5328_ $abc$35104$new_n6417_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5334_ $abc$35104$new_n5321_ $abc$35104$new_n5332_ $abc$35104$new_n6417_ $abc$35104$new_n6418_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$35104$new_n6418_ u1.sizu_c[10] u1.csr[10] $abc$35104$new_n6419_
000 1
001 1
011 1
101 1
.names u4.ep3_csr[10] u4.u3.dma_in_cnt[8] u4.u3.dma_in_cnt[0] u4.ep3_csr[2] $abc$35104$new_n6420_
0000 1
0011 1
1100 1
1111 1
.names u4.u3.dma_in_cnt[1] u4.ep3_csr[3] u4.u3.dma_in_cnt[5] u4.ep3_csr[7] $abc$35104$new_n6421_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names $abc$35104$new_n5447_ $abc$35104$new_n5441_ $abc$35104$new_n5439_ $abc$35104$new_n6421_ $abc$35104$new_n6422_
1111 1
.names $abc$35104$new_n5448_ $abc$35104$new_n6420_ $abc$35104$new_n5436_ $abc$35104$new_n6422_ $abc$35104$new_n6423_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5468_ $abc$35104$new_n5459_ u4.u3.dma_in_cnt[7] u4.u3.buf0_orig[26] $abc$35104$new_n6424_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names u4.ep2_csr[26] u4.ep2_csr[27] u4.u2.dma_out_cnt[1] u4.u2.dma_out_cnt[0] $abc$35104$new_n6427_
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n6427_ u4.ep2_csr[27] $abc$35104$new_n5538_ $abc$35104$new_n5521_ $abc$35104$new_n6428_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$35104$new_n5543_ $abc$35104$new_n6428_ $abc$27891$flatten\u4.\u2.$0\dma_req_out_hold[0:0] $abc$27891$flatten\u4.\u2.$0\r1[0:0]
100 1
101 1
111 1
.names u4.ep1_csr[7] $abc$35104$new_n5563_ u4.u1.dma_in_cnt[4] u4.ep1_csr[6] $abc$35104$new_n6430_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n5568_ $abc$35104$new_n6430_ u4.ep1_csr[7] u4.u1.dma_in_cnt[5] $abc$35104$new_n6431_
1010 1
1011 1
1100 1
1110 1
.names u4.ep1_csr[26] $abc$35104$new_n5610_ $abc$35104$new_n5603_ $abc$35104$new_n5592_ $abc$35104$new_n6432_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5611_ $abc$35104$new_n6432_ $abc$35104$new_n6486_ u4.ep1_csr[27] $abc$35104$new_n6435_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$35104$new_n5612_ $abc$35104$new_n6435_ $abc$27891$flatten\u4.\u1.$0\dma_req_out_hold[0:0] $abc$27891$flatten\u4.\u1.$0\r1[0:0]
100 1
101 1
111 1
.names $abc$35104$new_n5642_ u4.u0.dma_in_cnt[8] $abc$35104$new_n6489_ u4.ep0_csr[10] $abc$35104$new_n6440_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6440_ $abc$35104$new_n5648_ $abc$35104$new_n5650_ $abc$27891$flatten\u4.\u0.$0\dma_in_buf_sz1[0:0]
100 1
101 1
110 1
.names $abc$35104$new_n5625_ u4.u0.dma_out_cnt[1] u4.u0.dma_out_cnt[0] $abc$35104$new_n6442_
100 1
.names $abc$35104$new_n5674_ u4.ep0_csr[27] u4.ep0_csr[26] $abc$35104$new_n6442_ $abc$35104$new_n6443_
1010 1
1011 1
1100 1
.names $abc$35104$new_n6449_ u4.u0.dma_in_cnt[10] u4.u0.buf0_orig[29] $abc$35104$new_n6444_
011 1
100 1
.names $abc$35104$new_n6444_ u4.u0.buf0_orig[29] u4.u0.dma_in_cnt[11] u4.u0.buf0_orig[30] $abc$35104$new_n6445_
0000 1
0010 1
0011 1
0110 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6443_ u4.ep0_csr[27] $abc$35104$new_n6445_ $abc$27891$flatten\u4.\u0.$0\r1[0:0]
100 1
110 1
111 1
.names u4.u0.dma_in_cnt[8] u4.u0.buf0_orig[27] $abc$35104$new_n6491_ $abc$35104$new_n6448_
011 1
100 1
.names $abc$35104$new_n6448_ $abc$35104$new_n6491_ u4.u0.dma_in_cnt[9] u4.u0.buf0_orig[28] $abc$35104$new_n6449_
0000 1
0001 1
0011 1
0101 1
1001 1
1100 1
1101 1
1111 1
.names u4.u3.dma_in_cnt[0] u4.u3.dma_in_cnt[1] u4.ep3_csr[2] u4.ep3_csr[3] $abc$35104$new_n6450_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names u1.frame_no[4] u1.fa[4] u1.frame_no[2] u1.fa[2] $abc$35104$new_n6451_
0000 1
0011 1
1100 1
1111 1
.names u1.match $abc$35104$new_n6451_ u1.frame_no[1] u1.fa[1] $abc$35104$new_n6452_
1100 1
1111 1
.names $abc$35104$new_n6259_ $abc$35104$new_n2982_ $abc$35104$new_n6452_ u1.match_o
111 1
.names $abc$35104$new_n6273_ u4.ep3_csr[3] u4.u3.dma_out_left[1] $abc$35104$new_n6454_
010 1
100 1
110 1
111 1
.names u4.u3.dma_out_left[4] $abc$35104$new_n6277_ u4.ep3_csr[6] $abc$35104$new_n6455_
000 1
100 1
101 1
110 1
.names $abc$35104$new_n5176_ $abc$35104$new_n5179_ $abc$35104$new_n5175_ $abc$35104$new_n5170_ $abc$35104$new_n6457_
0010 1
0011 1
0110 1
0111 1
1000 1
1010 1
1011 1
.names u1.csr[7] $abc$35104$new_n6457_ u1.buf1[23] u1.csr[6] $abc$35104$new_n6458_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6458_ u1.csr[7] u1.buf1[24] $abc$35104$new_n6459_
010 1
011 1
100 1
110 1
.names u1.buf1[28] u1.buf1[29] u1.buf1[30] $abc$35104$new_n6465_
000 1
.names u1.csr[10] $abc$35104$new_n6494_ u1.buf1[26] u1.csr[9] $abc$35104$new_n6466_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6465_ $abc$35104$new_n6466_ u1.csr[10] u1.buf1[27] $abc$27891$auto$rtlil.cc:2147:Not$7813
1010 1
1011 1
1100 1
1110 1
.names u4.u2.buf0_orig_m3[9] u4.u2.buf0_orig_m3[8] $abc$35104$new_n5227_ u4.u2.dma_in_cnt[8] $abc$35104$new_n6468_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6468_ u4.u2.buf0_orig_m3[9] u4.u2.dma_in_cnt[9] $abc$35104$new_n6469_
000 1
001 1
101 1
111 1
.names u4.u3.buf0_orig_m3[9] u4.u3.buf0_orig_m3[8] $abc$35104$new_n5241_ u4.u3.dma_in_cnt[8] $abc$35104$new_n6470_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6470_ u4.u3.buf0_orig_m3[9] u4.u3.dma_in_cnt[9] $abc$35104$new_n6471_
000 1
001 1
101 1
111 1
.names $abc$35104$new_n5264_ u4.u1.dma_in_cnt[7] $abc$35104$new_n5254_ u4.u1.buf0_orig_m3[7] $abc$35104$new_n6472_
1000 1
1100 1
1101 1
1110 1
.names $abc$35104$new_n5266_ $abc$35104$new_n6472_ u4.u1.buf0_orig_m3[8] u4.u1.dma_in_cnt[8] $abc$35104$new_n6473_
0000 1
0001 1
0010 1
0011 1
0110 1
.names u4.u0.dma_in_cnt[8] u4.u0.dma_in_cnt[7] $abc$35104$new_n5271_ u4.u0.buf0_orig_m3[7] $abc$35104$new_n6474_
0000 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1111 1
.names $abc$35104$new_n6474_ u4.u0.dma_in_cnt[8] u4.u0.buf0_orig_m3[8] $abc$35104$new_n6475_
000 1
001 1
101 1
111 1
.names u4.u0.dma_in_cnt[9] $abc$35104$new_n6475_ u4.u0.buf0_orig_m3[9] $abc$35104$new_n6477_
000 1
100 1
101 1
110 1
.names $abc$35104$new_n5426_ u4.u3.dma_out_cnt[1] u4.u3.dma_out_cnt[0] $abc$35104$new_n6478_
100 1
.names $abc$35104$new_n5474_ u4.ep3_csr[27] u4.ep3_csr[26] $abc$35104$new_n6478_ $abc$35104$new_n6479_
1010 1
1011 1
1100 1
.names $abc$35104$new_n6424_ $abc$35104$new_n5470_ $abc$35104$new_n6480_
10 1
.names $abc$35104$new_n6480_ u4.u3.dma_in_cnt[10] u4.u3.buf0_orig[29] $abc$35104$new_n6481_
011 1
100 1
.names $abc$35104$new_n6481_ u4.u3.buf0_orig[29] u4.u3.dma_in_cnt[11] u4.u3.buf0_orig[30] $abc$35104$new_n6482_
0000 1
0010 1
0011 1
0110 1
1010 1
1100 1
1110 1
1111 1
.names $abc$35104$new_n6479_ u4.ep3_csr[27] $abc$35104$new_n6482_ $abc$27891$flatten\u4.\u3.$0\r1[0:0]
100 1
110 1
111 1
.names $abc$35104$new_n5594_ $abc$35104$new_n5601_ $abc$35104$new_n5595_ $abc$35104$new_n5602_ $abc$35104$new_n6484_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
.names $abc$35104$new_n5605_ $abc$35104$new_n6484_ $abc$35104$new_n5591_ $abc$35104$new_n5600_ $abc$35104$new_n6485_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
.names $abc$35104$new_n5606_ $abc$35104$new_n5604_ $abc$35104$new_n6485_ $abc$35104$new_n5607_ $abc$35104$new_n6486_
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names u4.ep0_csr[9] $abc$35104$new_n6497_ u4.u0.dma_in_cnt[6] u4.ep0_csr[8] $abc$35104$new_n6488_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6488_ u4.ep0_csr[9] u4.u0.dma_in_cnt[7] $abc$35104$new_n6489_
000 1
001 1
101 1
111 1
.names $abc$35104$new_n5661_ u4.u0.dma_in_cnt[6] u4.u0.buf0_orig[25] $abc$35104$new_n6490_
000 1
111 1
.names $abc$35104$new_n6490_ u4.u0.buf0_orig[25] u4.u0.dma_in_cnt[7] u4.u0.buf0_orig[26] $abc$35104$new_n6491_
0000 1
0010 1
0011 1
0110 1
1010 1
1100 1
1110 1
1111 1
.names u4.u3.dma_out_left[6] $abc$35104$new_n6455_ u4.ep3_csr[7] u4.u3.dma_out_left[5] $abc$35104$new_n6492_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6492_ u4.u3.dma_out_left[6] u4.ep3_csr[8] $abc$35104$new_n6493_
010 1
011 1
100 1
110 1
.names $abc$35104$new_n6459_ u1.csr[8] u1.buf1[25] $abc$35104$new_n6494_
000 1
001 1
011 1
101 1
.names u4.ep0_csr[7] $abc$35104$new_n6500_ u4.u0.dma_in_cnt[4] u4.ep0_csr[6] $abc$35104$new_n6496_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$35104$new_n6496_ u4.ep0_csr[7] u4.u0.dma_in_cnt[5] $abc$35104$new_n6497_
010 1
011 1
100 1
110 1
.names u4.ep0_csr[2] u4.u0.dma_in_cnt[0] $abc$35104$new_n6498_
10 1
.names u4.u0.dma_in_cnt[1] u4.ep0_csr[3] $abc$35104$new_n6498_ $abc$35104$new_n5646_ $abc$35104$new_n6499_
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1110 1
1111 1
.names $abc$35104$new_n5635_ $abc$35104$new_n6499_ $abc$35104$new_n5646_ $abc$35104$new_n6500_
001 1
011 1
110 1
111 1
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[0] u1.u2.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[1] u1.u2.state[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[2] u1.u2.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[3] u1.u2.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[4] u1.u2.state[4] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[5] u1.u2.state[5] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[6] u1.u2.state[6] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6751[7] u1.u2.state[7] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\chirp_cnt_is_6[0:0] u0.u0.chirp_cnt_is_6 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\me_cnt_100_ms[0:0] u0.u0.me_cnt_100_ms re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T2_gt_1_0_mS[0:0] u0.u0.T2_gt_1_0_mS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T2_wakeup[0:0] u0.u0.T2_wakeup re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T2_gt_100_uS[0:0] u0.u0.T2_gt_100_uS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\me_ps2_0_5_ms[0:0] u0.u0.me_ps2_0_5_ms re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\me_ps_2_5_us[0:0] u0.u0.me_ps_2_5_us re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T1_gt_5_0_mS[0:0] u0.u0.T1_gt_5_0_mS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T1_gt_3_0_mS[0:0] u0.u0.T1_gt_3_0_mS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T1_st_3_0_mS[0:0] u0.u0.T1_st_3_0_mS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\T1_gt_2_5_uS[0:0] u0.u0.T1_gt_2_5_uS re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\idle_cnt1_clr[0:0] u0.u0.idle_cnt1_clr re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7886.BB[0] u0.u0.idle_cnt1_next[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[1] u0.u0.idle_cnt1_next[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[2] u0.u0.idle_cnt1_next[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[3] u0.u0.idle_cnt1_next[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[4] u0.u0.idle_cnt1_next[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[5] u0.u0.idle_cnt1_next[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[6] u0.u0.idle_cnt1_next[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7910.Y[7] u0.u0.idle_cnt1_next[7] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u0.\u0.$0\ps_cnt_clr[0:0] u0.u0.ps_cnt_clr re phy_clk_pad_i 2
.latch u0.u0.ls_se0 u0.u0.ls_se0_r re phy_clk_pad_i 2
.latch u0.u0.ls_j u0.u0.ls_j_r re phy_clk_pad_i 2
.latch u0.u0.ls_k u0.u0.ls_k_r re phy_clk_pad_i 2
.latch u0.u0.ls_idle u0.u0.ls_idle_r re phy_clk_pad_i 2
.latch LineState_pad_i[0] u0.u0.line_state_r[0] re phy_clk_pad_i 2
.latch LineState_pad_i[1] u0.u0.line_state_r[1] re phy_clk_pad_i 2
.latch u0.u0.usb_reset_d u0.u0.usb_reset re phy_clk_pad_i 2
.latch u0.u0.resume_req_s1 u0.u0.resume_req_s re phy_clk_pad_i 2
.latch u0.resume_req u0.u0.resume_req_s1 re phy_clk_pad_i 2
.latch u0.u0.drive_k_d u0.drive_k re phy_clk_pad_i 2
.latch DataIn_pad_i[0] u0.rx_data[0] re phy_clk_pad_i 2
.latch DataIn_pad_i[1] u0.rx_data[1] re phy_clk_pad_i 2
.latch DataIn_pad_i[2] u0.rx_data[2] re phy_clk_pad_i 2
.latch DataIn_pad_i[3] u0.rx_data[3] re phy_clk_pad_i 2
.latch DataIn_pad_i[4] u0.rx_data[4] re phy_clk_pad_i 2
.latch DataIn_pad_i[5] u0.rx_data[5] re phy_clk_pad_i 2
.latch DataIn_pad_i[6] u0.rx_data[6] re phy_clk_pad_i 2
.latch DataIn_pad_i[7] u0.rx_data[7] re phy_clk_pad_i 2
.latch TxReady_pad_i u0.tx_ready re phy_clk_pad_i 2
.latch u0.drive_k u0.drive_k_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\int_upid_set[0:0] u1.int_upid_set re phy_clk_pad_i 2
.latch u1.pid_SETUP u1.u3.pid_SETUP_r re phy_clk_pad_i 2
.latch u1.pid_PING u1.u3.pid_PING_r re phy_clk_pad_i 2
.latch u1.pid_IN u1.u3.pid_IN_r re phy_clk_pad_i 2
.latch u1.pid_OUT u1.u3.pid_OUT_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\tx_data_to[0:0] u1.u3.tx_data_to re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\rx_ack_to[0:0] u1.u3.rx_ack_to re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\rx_ack_to_clr[0:0] u1.u3.rx_ack_to_clr re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\abort[0:0] u1.abort re phy_clk_pad_i 2
.latch u1.u3.uc_stat_set_d u1.u3.uc_bsel_set re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf1_set[0:0] u1.buf1_set re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf0_set[0:0] u1.buf0_set re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[3:0][0] u1.idin[0] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[3:0][1] u1.idin[1] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[3:0][2] u1.idin[2] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[3:0][3] u1.idin[3] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][0] u1.idin[4] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][1] u1.idin[5] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][2] u1.idin[6] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][3] u1.idin[7] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][4] u1.idin[8] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][5] u1.idin[9] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][6] u1.idin[10] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][7] u1.idin[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][8] u1.idin[12] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][9] u1.idin[13] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][10] u1.idin[14] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][11] u1.idin[15] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\idin[16:4][12] u1.idin[16] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[0] u1.idin[17] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[1] u1.idin[18] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[2] u1.idin[19] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[3] u1.idin[20] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[4] u1.idin[21] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[5] u1.idin[22] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[6] u1.idin[23] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[7] u1.idin[24] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[8] u1.idin[25] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[9] u1.idin[26] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7643[10] u1.idin[27] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\to_large[0:0] u1.u3.to_large re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\to_small[0:0] u1.u3.to_small re phy_clk_pad_i 2
.latch u1.u3.out_to_small_r u1.out_to_small re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\out_to_small_r[0:0] u1.u3.out_to_small_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buffer_overflow[0:0] u1.u3.buffer_overflow re phy_clk_pad_i 2
.latch u1.size[0] u1.u3.size_next_r[0] re phy_clk_pad_i 2
.latch u1.size[1] u1.u3.size_next_r[1] re phy_clk_pad_i 2
.latch u1.size[2] u1.u3.size_next_r[2] re phy_clk_pad_i 2
.latch u1.size[3] u1.u3.size_next_r[3] re phy_clk_pad_i 2
.latch u1.size[4] u1.u3.size_next_r[4] re phy_clk_pad_i 2
.latch u1.size[5] u1.u3.size_next_r[5] re phy_clk_pad_i 2
.latch u1.size[6] u1.u3.size_next_r[6] re phy_clk_pad_i 2
.latch u1.size[7] u1.u3.size_next_r[7] re phy_clk_pad_i 2
.latch u1.size[8] u1.u3.size_next_r[8] re phy_clk_pad_i 2
.latch u1.size[9] u1.u3.size_next_r[9] re phy_clk_pad_i 2
.latch u1.size[10] u1.u3.size_next_r[10] re phy_clk_pad_i 2
.latch $false u1.u3.size_next_r[11] re phy_clk_pad_i 2
.latch $false u1.u3.size_next_r[12] re phy_clk_pad_i 2
.latch $false u1.u3.size_next_r[13] re phy_clk_pad_i 2
.latch u1.adr[0] u1.u3.adr_r[0] re phy_clk_pad_i 2
.latch u1.adr[1] u1.u3.adr_r[1] re phy_clk_pad_i 2
.latch u1.adr[2] u1.u3.adr_r[2] re phy_clk_pad_i 2
.latch u1.adr[3] u1.u3.adr_r[3] re phy_clk_pad_i 2
.latch u1.adr[4] u1.u3.adr_r[4] re phy_clk_pad_i 2
.latch u1.adr[5] u1.u3.adr_r[5] re phy_clk_pad_i 2
.latch u1.adr[6] u1.u3.adr_r[6] re phy_clk_pad_i 2
.latch u1.adr[7] u1.u3.adr_r[7] re phy_clk_pad_i 2
.latch u1.adr[8] u1.u3.adr_r[8] re phy_clk_pad_i 2
.latch u1.adr[9] u1.u3.adr_r[9] re phy_clk_pad_i 2
.latch u1.adr[10] u1.u3.adr_r[10] re phy_clk_pad_i 2
.latch u1.adr[11] u1.u3.adr_r[11] re phy_clk_pad_i 2
.latch u1.adr[12] u1.u3.adr_r[12] re phy_clk_pad_i 2
.latch u1.adr[13] u1.u3.adr_r[13] re phy_clk_pad_i 2
.latch u1.adr[14] u1.u3.adr_r[14] re phy_clk_pad_i 2
.latch u1.adr[15] u1.u3.adr_r[15] re phy_clk_pad_i 2
.latch u1.adr[16] u1.u3.adr_r[16] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[0] u1.u3.new_size[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[1] u1.u3.new_size[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[2] u1.u3.new_size[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[3] u1.u3.new_size[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[4] u1.u3.new_size[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[5] u1.u3.new_size[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[6] u1.u3.new_size[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[7] u1.u3.new_size[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[8] u1.u3.new_size[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[9] u1.u3.new_size[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[10] u1.u3.new_size[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[11] u1.u3.new_size[11] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[12] u1.u3.new_size[12] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7961.Y[13] u1.u3.new_size[13] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[0] u1.u3.new_sizeb[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[1] u1.u3.new_sizeb[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[2] u1.u3.new_sizeb[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[3] u1.u3.new_sizeb[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[4] u1.u3.new_sizeb[4] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[5] u1.u3.new_sizeb[5] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[6] u1.u3.new_sizeb[6] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[7] u1.u3.new_sizeb[7] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[8] u1.u3.new_sizeb[8] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[9] u1.u3.new_sizeb[9] re phy_clk_pad_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7644[10] u1.u3.new_sizeb[10] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\no_bufs1[0:0] u1.u3.no_bufs1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\no_bufs0[0:0] u1.u3.no_bufs0 re phy_clk_pad_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7813 u1.u3.buf1_st_max re phy_clk_pad_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7824 u1.u3.buf0_st_max re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buffer_done[0:0] u1.u3.buffer_done re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buffer_empty[0:0] u1.u3.buffer_empty re phy_clk_pad_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7835 u1.u3.buffer_full re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][0] u1.adr[0] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][1] u1.adr[1] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][2] u1.adr[2] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][3] u1.adr[3] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][4] u1.adr[4] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][5] u1.adr[5] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][6] u1.adr[6] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][7] u1.adr[7] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][8] u1.adr[8] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][9] u1.adr[9] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][10] u1.adr[10] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][11] u1.adr[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][12] u1.adr[12] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][13] u1.adr[13] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][14] u1.adr[14] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][15] u1.adr[15] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\adr[16:0][16] u1.adr[16] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\pid_seq_err[0:0] u1.u3.pid_seq_err re phy_clk_pad_i 2
.latch u1.u3.send_token_d u1.send_token re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\nse_err[0:0] u1.nse_err re phy_clk_pad_i 2
.latch u1.match_o u1.u3.match_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf1_not_aloc[0:0] u1.u3.buf1_not_aloc re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf0_not_aloc[0:0] u1.u3.buf0_not_aloc re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf1_na[0:0] u1.u3.buf1_na re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u3.$0\buf0_na[0:0] u1.u3.buf0_na re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[0] u1.u1.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6707 u1.u1.state[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[2] u1.u1.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[3] u1.u1.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6701[4] u1.u1.state[4] re phy_clk_pad_i 2
.latch u1.u2.rx_data_done_r2 u1.u2.wr_done re phy_clk_pad_i 2
.latch u1.u2.rx_data_done_r u1.u2.rx_data_done_r2 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\wr_last[0:0] u1.u2.wr_last re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\word_done_r[0:0] u1.u2.word_done_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\word_done[0:0] u1.u2.word_done re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\idma_done[0:0] u1.idma_done re phy_clk_pad_i 2
.latch u1.u2.sizd_is_zero_d u1.u2.sizd_is_zero re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.X[0] u1.u2.last_buf_adr[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[1] u1.u2.last_buf_adr[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[2] u1.u2.last_buf_adr[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[3] u1.u2.last_buf_adr[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[4] u1.u2.last_buf_adr[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[5] u1.u2.last_buf_adr[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[6] u1.u2.last_buf_adr[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[7] u1.u2.last_buf_adr[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[8] u1.u2.last_buf_adr[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[9] u1.u2.last_buf_adr[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[10] u1.u2.last_buf_adr[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[11] u1.u2.last_buf_adr[11] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[12] u1.u2.last_buf_adr[12] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[13] u1.u2.last_buf_adr[13] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7934.Y[14] u1.u2.last_buf_adr[14] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][0] u1.madr[0] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][1] u1.madr[1] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][2] u1.madr[2] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][3] u1.madr[3] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][4] u1.madr[4] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][5] u1.madr[5] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][6] u1.madr[6] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][7] u1.madr[7] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][8] u1.madr[8] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][9] u1.madr[9] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][10] u1.madr[10] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][11] u1.madr[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][12] u1.madr[12] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][13] u1.madr[13] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u2.$0\adr_cw[14:0][14] u1.madr[14] re phy_clk_pad_i 2
.latch u1.tx_dma_en u1.u2.tx_dma_en_r re phy_clk_pad_i 2
.latch u1.rx_data_done u1.u2.rx_data_done_r re phy_clk_pad_i 2
.latch u1.rx_data_st[0] u1.u2.rx_data_st_r[0] re phy_clk_pad_i 2
.latch u1.rx_data_st[1] u1.u2.rx_data_st_r[1] re phy_clk_pad_i 2
.latch u1.rx_data_st[2] u1.u2.rx_data_st_r[2] re phy_clk_pad_i 2
.latch u1.rx_data_st[3] u1.u2.rx_data_st_r[3] re phy_clk_pad_i 2
.latch u1.rx_data_st[4] u1.u2.rx_data_st_r[4] re phy_clk_pad_i 2
.latch u1.rx_data_st[5] u1.u2.rx_data_st_r[5] re phy_clk_pad_i 2
.latch u1.rx_data_st[6] u1.u2.rx_data_st_r[6] re phy_clk_pad_i 2
.latch u1.rx_data_st[7] u1.u2.rx_data_st_r[7] re phy_clk_pad_i 2
.latch u1.rx_data_valid u1.u2.rx_data_valid_r re phy_clk_pad_i 2
.latch u1.mack u1.u2.mack_r re phy_clk_pad_i 2
.latch u1.u2.mwe_d u1.mwe re phy_clk_pad_i 2
.latch u1.u1.send_data_r u1.u1.send_data_r2 re phy_clk_pad_i 2
.latch u1.send_data u1.u1.send_data_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u1.$0\tx_first_r[0:0] u1.u1.tx_first_r re phy_clk_pad_i 2
.latch u1.u1.tx_valid_r1 u1.u1.tx_valid_r re phy_clk_pad_i 2
.latch u0.tx_valid u1.u1.tx_valid_r1 re phy_clk_pad_i 2
.latch u0.rx_active u1.u0.rx_active_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u0.$0\data_valid0[0:0] u1.rx_data_valid re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.\u0.$0\token_valid_str1[0:0] u1.token_valid re phy_clk_pad_i 2
.latch u1.u0.token_le_2 u1.u0.token_valid_r1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.$0\frame_no_same[0:0] u1.frame_no_same re phy_clk_pad_i 2
.latch u1.frame_no_we u1.clr_sof_time re phy_clk_pad_i 2
.latch $abc$27891$flatten\u1.$0\hms_clk[0:0] u1.hms_clk re phy_clk_pad_i 2
.latch u4.u3.r4 u4.u3.dma_ack_i re phy_clk_pad_i 2
.latch u4.u3.dma_ack_wr1 u4.u3.r4 re phy_clk_pad_i 2
.latch u4.u3.r4 u4.u3.dma_ack_clr1 re clk_i 2
.latch $abc$27891$flatten\u4.\u3.$0\r1[0:0] u4.u3.r1 re clk_i 2
.latch $abc$27891$flatten\u4.\u3.$0\dma_req_in_hold[0:0] u4.u3.dma_req_in_hold re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7683 u4.u3.dma_req_in_hold2 re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7684.BB[0] u4.u3.buf0_orig_m3[0] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[1] u4.u3.buf0_orig_m3[1] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[2] u4.u3.buf0_orig_m3[2] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[3] u4.u3.buf0_orig_m3[3] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[4] u4.u3.buf0_orig_m3[4] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[5] u4.u3.buf0_orig_m3[5] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[6] u4.u3.buf0_orig_m3[6] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[7] u4.u3.buf0_orig_m3[7] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[8] u4.u3.buf0_orig_m3[8] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[9] u4.u3.buf0_orig_m3[9] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[10] u4.u3.buf0_orig_m3[10] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8033.Y[11] u4.u3.buf0_orig_m3[11] re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2151:ReduceOr$7697 u4.ep3_dma_out_buf_avail re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[0] u4.u3.dma_out_left[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[1] u4.u3.dma_out_left[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[2] u4.u3.dma_out_left[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[3] u4.u3.dma_out_left[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[4] u4.u3.dma_out_left[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[5] u4.u3.dma_out_left[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[6] u4.u3.dma_out_left[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[7] u4.u3.dma_out_left[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[8] u4.u3.dma_out_left[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[9] u4.u3.dma_out_left[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[10] u4.u3.dma_out_left[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8030.Y[11] u4.u3.dma_out_left[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u3.$0\dma_in_buf_sz1[0:0] u4.ep3_dma_in_buf_sz1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u3.$0\dma_req_out_hold[0:0] u4.u3.dma_req_out_hold re clk_i 2
.latch $abc$27891$flatten\u4.\u3.$0\set_r[0:0] u4.u3.set_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u3.$0\intb[0:0] u4.ep3_intb re clk_i 2
.latch $abc$27891$flatten\u4.\u3.$0\inta[0:0] u4.ep3_inta re clk_i 2
.latch $abc$27891$flatten\u4.\u3.$0\int_re[0:0] u4.u3.int_re re phy_clk_pad_i 2
.latch u4.ep3_match u4.u3.ep_match_r re phy_clk_pad_i 2
.latch u4.u2.r4 u4.u2.dma_ack_i re phy_clk_pad_i 2
.latch u4.u2.dma_ack_wr1 u4.u2.r4 re phy_clk_pad_i 2
.latch u4.u2.r4 u4.u2.dma_ack_clr1 re clk_i 2
.latch $abc$27891$flatten\u4.\u2.$0\r1[0:0] u4.u2.r1 re clk_i 2
.latch $abc$27891$flatten\u4.\u2.$0\dma_req_in_hold[0:0] u4.u2.dma_req_in_hold re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7711 u4.u2.dma_req_in_hold2 re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[0] u4.u2.buf0_orig_m3[0] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[1] u4.u2.buf0_orig_m3[1] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[2] u4.u2.buf0_orig_m3[2] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[3] u4.u2.buf0_orig_m3[3] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[4] u4.u2.buf0_orig_m3[4] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[5] u4.u2.buf0_orig_m3[5] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[6] u4.u2.buf0_orig_m3[6] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[7] u4.u2.buf0_orig_m3[7] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[8] u4.u2.buf0_orig_m3[8] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[9] u4.u2.buf0_orig_m3[9] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[10] u4.u2.buf0_orig_m3[10] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$8015.Y[11] u4.u2.buf0_orig_m3[11] re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2151:ReduceOr$7731 u4.ep2_dma_out_buf_avail re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[0] u4.u2.dma_out_left[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[1] u4.u2.dma_out_left[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[2] u4.u2.dma_out_left[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[3] u4.u2.dma_out_left[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[4] u4.u2.dma_out_left[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[5] u4.u2.dma_out_left[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[6] u4.u2.dma_out_left[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[7] u4.u2.dma_out_left[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[8] u4.u2.dma_out_left[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[9] u4.u2.dma_out_left[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[10] u4.u2.dma_out_left[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$8012.Y[11] u4.u2.dma_out_left[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u2.$0\dma_in_buf_sz1[0:0] u4.ep2_dma_in_buf_sz1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u2.$0\dma_req_out_hold[0:0] u4.u2.dma_req_out_hold re clk_i 2
.latch $abc$27891$flatten\u4.\u2.$0\set_r[0:0] u4.u2.set_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u2.$0\intb[0:0] u4.ep2_intb re clk_i 2
.latch $abc$27891$flatten\u4.\u2.$0\inta[0:0] u4.ep2_inta re clk_i 2
.latch $abc$27891$flatten\u4.\u2.$0\int_re[0:0] u4.u2.int_re re phy_clk_pad_i 2
.latch u4.ep2_match u4.u2.ep_match_r re phy_clk_pad_i 2
.latch u4.u1.r4 u4.u1.dma_ack_i re phy_clk_pad_i 2
.latch u4.u1.dma_ack_wr1 u4.u1.r4 re phy_clk_pad_i 2
.latch u4.u1.r4 u4.u1.dma_ack_clr1 re clk_i 2
.latch $abc$27891$flatten\u4.\u1.$0\r1[0:0] u4.u1.r1 re clk_i 2
.latch $abc$27891$flatten\u4.\u1.$0\dma_req_in_hold[0:0] u4.u1.dma_req_in_hold re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7745 u4.u1.dma_req_in_hold2 re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[0] u4.u1.buf0_orig_m3[0] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[1] u4.u1.buf0_orig_m3[1] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[2] u4.u1.buf0_orig_m3[2] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[3] u4.u1.buf0_orig_m3[3] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[4] u4.u1.buf0_orig_m3[4] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[5] u4.u1.buf0_orig_m3[5] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[6] u4.u1.buf0_orig_m3[6] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[7] u4.u1.buf0_orig_m3[7] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[8] u4.u1.buf0_orig_m3[8] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[9] u4.u1.buf0_orig_m3[9] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[10] u4.u1.buf0_orig_m3[10] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7997.Y[11] u4.u1.buf0_orig_m3[11] re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2151:ReduceOr$7765 u4.ep1_dma_out_buf_avail re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[0] u4.u1.dma_out_left[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[1] u4.u1.dma_out_left[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[2] u4.u1.dma_out_left[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[3] u4.u1.dma_out_left[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[4] u4.u1.dma_out_left[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[5] u4.u1.dma_out_left[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[6] u4.u1.dma_out_left[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[7] u4.u1.dma_out_left[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[8] u4.u1.dma_out_left[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[9] u4.u1.dma_out_left[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[10] u4.u1.dma_out_left[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7994.Y[11] u4.u1.dma_out_left[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u1.$0\dma_in_buf_sz1[0:0] u4.ep1_dma_in_buf_sz1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u1.$0\dma_req_out_hold[0:0] u4.u1.dma_req_out_hold re clk_i 2
.latch $abc$27891$flatten\u4.\u1.$0\set_r[0:0] u4.u1.set_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u1.$0\intb[0:0] u4.ep1_intb re clk_i 2
.latch $abc$27891$flatten\u4.\u1.$0\inta[0:0] u4.ep1_inta re clk_i 2
.latch $abc$27891$flatten\u4.\u1.$0\int_re[0:0] u4.u1.int_re re phy_clk_pad_i 2
.latch u4.ep1_match u4.u1.ep_match_r re phy_clk_pad_i 2
.latch u4.u0.r4 u4.u0.dma_ack_i re phy_clk_pad_i 2
.latch u4.u0.dma_ack_wr1 u4.u0.r4 re phy_clk_pad_i 2
.latch u4.u0.r4 u4.u0.dma_ack_clr1 re clk_i 2
.latch $abc$27891$flatten\u4.\u0.$0\r1[0:0] u4.u0.r1 re clk_i 2
.latch $abc$27891$flatten\u4.\u0.$0\dma_req_in_hold[0:0] u4.u0.dma_req_in_hold re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2147:Not$7779 u4.u0.dma_req_in_hold2 re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7780.BB[0] u4.u0.buf0_orig_m3[0] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[1] u4.u0.buf0_orig_m3[1] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[2] u4.u0.buf0_orig_m3[2] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[3] u4.u0.buf0_orig_m3[3] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[4] u4.u0.buf0_orig_m3[4] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[5] u4.u0.buf0_orig_m3[5] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[6] u4.u0.buf0_orig_m3[6] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[7] u4.u0.buf0_orig_m3[7] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[8] u4.u0.buf0_orig_m3[8] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[9] u4.u0.buf0_orig_m3[9] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[10] u4.u0.buf0_orig_m3[10] re clk_i 2
.latch $auto$alumacc.cc:485:replace_alu$7979.Y[11] u4.u0.buf0_orig_m3[11] re clk_i 2
.latch $abc$27891$auto$rtlil.cc:2151:ReduceOr$7793 u4.ep0_dma_out_buf_avail re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[0] u4.u0.dma_out_left[0] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[1] u4.u0.dma_out_left[1] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[2] u4.u0.dma_out_left[2] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[3] u4.u0.dma_out_left[3] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[4] u4.u0.dma_out_left[4] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[5] u4.u0.dma_out_left[5] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[6] u4.u0.dma_out_left[6] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[7] u4.u0.dma_out_left[7] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[8] u4.u0.dma_out_left[8] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[9] u4.u0.dma_out_left[9] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[10] u4.u0.dma_out_left[10] re phy_clk_pad_i 2
.latch $auto$alumacc.cc:485:replace_alu$7976.Y[11] u4.u0.dma_out_left[11] re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u0.$0\dma_in_buf_sz1[0:0] u4.ep0_dma_in_buf_sz1 re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u0.$0\dma_req_out_hold[0:0] u4.u0.dma_req_out_hold re clk_i 2
.latch $abc$27891$flatten\u4.\u0.$0\set_r[0:0] u4.u0.set_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.\u0.$0\intb[0:0] u4.ep0_intb re clk_i 2
.latch $abc$27891$flatten\u4.\u0.$0\inta[0:0] u4.ep0_inta re clk_i 2
.latch $abc$27891$flatten\u4.\u0.$0\int_re[0:0] u4.u0.int_re re phy_clk_pad_i 2
.latch u4.ep0_match u4.u0.ep_match_r re phy_clk_pad_i 2
.latch $abc$27891$flatten\u4.$0\int_src_re[0:0] u4.int_src_re re clk_i 2
.latch u4.utmi_vend_stat[0] u4.utmi_vend_stat_r[0] re clk_i 2
.latch u4.utmi_vend_stat[1] u4.utmi_vend_stat_r[1] re clk_i 2
.latch u4.utmi_vend_stat[2] u4.utmi_vend_stat_r[2] re clk_i 2
.latch u4.utmi_vend_stat[3] u4.utmi_vend_stat_r[3] re clk_i 2
.latch u4.utmi_vend_stat[4] u4.utmi_vend_stat_r[4] re clk_i 2
.latch u4.utmi_vend_stat[5] u4.utmi_vend_stat_r[5] re clk_i 2
.latch u4.utmi_vend_stat[6] u4.utmi_vend_stat_r[6] re clk_i 2
.latch u4.utmi_vend_stat[7] u4.utmi_vend_stat_r[7] re clk_i 2
.latch u4.utmi_vend_wr_r VControl_Load_pad_o re phy_clk_pad_i 2
.latch u4.utmi_vend_ctrl_r[0] VControl_pad_o[0] re phy_clk_pad_i 2
.latch u4.utmi_vend_ctrl_r[1] VControl_pad_o[1] re phy_clk_pad_i 2
.latch u4.utmi_vend_ctrl_r[2] VControl_pad_o[2] re phy_clk_pad_i 2
.latch u4.utmi_vend_ctrl_r[3] VControl_pad_o[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 u1.match re phy_clk_pad_i 2
.latch u0.u0.usb_attached u4.attach_r re clk_i 2
.latch u4.attach_r u4.attach_r1 re clk_i 2
.latch u0.u0.usb_suspend susp_o re clk_i 2
.latch susp_o u4.suspend_r1 re clk_i 2
.latch u0.u0.usb_reset u4.usb_reset_r re clk_i 2
.latch u0.rx_err u4.rx_err_r re clk_i 2
.latch u1.nse_err u4.nse_err_r re clk_i 2
.latch u1.pid_cs_err u4.pid_cs_err_r re clk_i 2
.latch u1.crc5_err u4.crc5_err_r re clk_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7650[0] u4.int_srca[0] re clk_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7650[1] u4.int_srca[1] re clk_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7650[2] u4.int_srca[2] re clk_i 2
.latch $abc$27891$auto$wreduce.cc:454:run$7650[3] u4.int_srca[3] re clk_i 2
.latch $abc$27891$flatten\u4.$0\inta[0:0] inta_o re clk_i 2
.latch $abc$27891$flatten\u4.$0\intb[0:0] intb_o re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][0] wb_data_o[0] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][1] wb_data_o[1] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][2] wb_data_o[2] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][3] wb_data_o[3] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][4] wb_data_o[4] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][5] wb_data_o[5] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][6] wb_data_o[6] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][7] wb_data_o[7] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][8] wb_data_o[8] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][9] wb_data_o[9] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][10] wb_data_o[10] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][11] wb_data_o[11] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][12] wb_data_o[12] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][13] wb_data_o[13] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][14] wb_data_o[14] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][15] wb_data_o[15] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][16] wb_data_o[16] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][17] wb_data_o[17] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][18] wb_data_o[18] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][19] wb_data_o[19] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][20] wb_data_o[20] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][21] wb_data_o[21] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][22] wb_data_o[22] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][23] wb_data_o[23] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][24] wb_data_o[24] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][25] wb_data_o[25] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][26] wb_data_o[26] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][27] wb_data_o[27] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][28] wb_data_o[28] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][29] wb_data_o[29] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][30] wb_data_o[30] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_data_o[31:0][31] wb_data_o[31] re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_req_s1[0:0] u5.wb_req_s1 re phy_clk_pad_i 2
.latch u5.wb_ack_d u5.wb_ack_s1 re clk_i 2
.latch $abc$27891$flatten\u5.$0\wb_ack_o[0:0] wb_ack_o re clk_i 2
.latch u5.wb_ack_s1 u5.wb_ack_s1a re clk_i 2
.latch u5.wb_ack_s1a u5.wb_ack_s2 re clk_i 2
.latch u0.suspend_clr suspend_clr_wr re clk_i 2
.latch VStatus_pad_i[0] u4.utmi_vend_stat[0] re phy_clk_pad_i 2
.latch VStatus_pad_i[1] u4.utmi_vend_stat[1] re phy_clk_pad_i 2
.latch VStatus_pad_i[2] u4.utmi_vend_stat[2] re phy_clk_pad_i 2
.latch VStatus_pad_i[3] u4.utmi_vend_stat[3] re phy_clk_pad_i 2
.latch VStatus_pad_i[4] u4.utmi_vend_stat[4] re phy_clk_pad_i 2
.latch VStatus_pad_i[5] u4.utmi_vend_stat[5] re phy_clk_pad_i 2
.latch VStatus_pad_i[6] u4.utmi_vend_stat[6] re phy_clk_pad_i 2
.latch VStatus_pad_i[7] u4.utmi_vend_stat[7] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[0] u1.u0.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[1] u1.u0.state[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[2] u1.u0.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6627[3] u1.u0.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[0] u1.u3.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6853 u1.u3.uc_stat_set_d re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[2] u1.u3.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6874 u1.u3.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6878 u1.u3.state[4] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6882 u1.u3.state[5] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[6] u1.u3.state[6] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[7] u1.u3.state[7] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[8] u1.u3.state[8] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6847[9] u1.u3.state[9] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[0] u1.u3.this_dpid[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[1] u1.u3.this_dpid[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[2] u1.u3.this_dpid[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6960[3] u1.u3.this_dpid[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[1] u1.u3.token_pid_sel[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[2] u1.u3.token_pid_sel[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7020[3] u1.u3.token_pid_sel[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[0] u5.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$7052 u5.state[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[2] u5.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[3] u5.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[4] u5.state[4] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$7046[5] u5.state[5] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[0] u0.u0.state[0] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:118:implement_pattern_cache$6469 u0.u0.state[1] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[2] u0.u0.state[2] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[3] u0.u0.state[3] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[4] u0.u0.state[4] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[5] u0.u0.state[5] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[6] u0.u0.state[6] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[7] u0.u0.state[7] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[8] u0.u0.state[8] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[9] u0.u0.state[9] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[10] u0.u0.state[10] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[11] u0.u0.state[11] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[12] u0.u0.state[12] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[13] u0.u0.state[13] re phy_clk_pad_i 2
.latch $abc$27891$auto$fsm_map.cc:170:map_fsm$6461[14] u0.u0.state[14] re phy_clk_pad_i 2
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$flatten\u1.\u3.$procmux$5919.Y[0] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7495 Q=u1.u3.next_dpid[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$flatten\u1.\u3.$procmux$5919.Y[1] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7495 Q=u1.u3.next_dpid[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][24] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][25] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][26] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][27] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][28] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][29] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][30] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][31] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7533 Q=u1.u2.dtmp_r[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][0] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][1] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][2] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][3] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][4] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][5] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][6] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][7] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7540 Q=u1.u2.dtmp_r[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][8] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][9] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][10] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][11] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][12] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][13] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][14] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][15] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7547 Q=u1.u2.dtmp_r[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][16] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][17] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][18] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][19] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][20] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][21] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][22] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$0\dtmp_r[31:0][23] E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7554 Q=u1.u2.dtmp_r[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[0] E=u1.u0.token_le_1 Q=u1.frame_no[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[1] E=u1.u0.token_le_1 Q=u1.frame_no[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[2] E=u1.u0.token_le_1 Q=u1.frame_no[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[3] E=u1.u0.token_le_1 Q=u1.frame_no[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[4] E=u1.u0.token_le_1 Q=u1.frame_no[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[5] E=u1.u0.token_le_1 Q=u1.frame_no[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[6] E=u1.u0.token_le_1 Q=u1.frame_no[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[7] E=u1.u0.token_le_1 Q=u1.ep_sel[0]
.subckt $_DFFE_PP_ C=clk_i D=wb_data_i[0] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y Q=u4.utmi_vend_ctrl_r[0]
.subckt $_DFFE_PP_ C=clk_i D=wb_data_i[1] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y Q=u4.utmi_vend_ctrl_r[1]
.subckt $_DFFE_PP_ C=clk_i D=wb_data_i[2] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y Q=u4.utmi_vend_ctrl_r[2]
.subckt $_DFFE_PP_ C=clk_i D=wb_data_i[3] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y Q=u4.utmi_vend_ctrl_r[3]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[0]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[1]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[2]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[3]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[4]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[5]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[6]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[7]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[8]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[9]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[10]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[11]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[12]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[13]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[14]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[15]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[16]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[17]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[18]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[19]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[20]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[21]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[22]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[23]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[24]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[25]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[26]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[27]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[28]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[29]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[30]
.subckt $_DFFE_PP_ C=clk_i D=$flatten\u4.$procmux$4656.Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7408 Q=u4.dout[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.u3.sml_ok
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.u3.lrg_ok
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\csr[31:0][31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.csr[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf0[31:0][31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf0[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\buf1[31:0][31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.buf1[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\dma_in_buf_sz1[0:0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.dma_in_buf_sz1
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.$0\dma_out_buf_avail[0:0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7414 Q=u1.dma_out_buf_avail
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[0] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[1] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[2] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[3] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[4] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[5] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[6] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[7] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[8] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[9] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[10] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[11] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[12] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[13] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[14] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[15] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[16] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[17] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[18] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[19] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[20] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[21] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[22] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[23] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[24] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[25] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[26] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[27] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[28] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[29] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[30] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[31] E=u1.u2.fill_buf1 Q=u1.u2.rd_buf1[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[0] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[1] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[2] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[3] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[4] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[5] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[6] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[7] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[8] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[9] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[10] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[11] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[12] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[13] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[14] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[15] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[16] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[17] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[18] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[19] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[20] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[21] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[22] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[23] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[24] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[25] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[26] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[27] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[28] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[29] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[30] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=sram_data_i[31] E=u1.u2.fill_buf0 Q=u1.u2.rd_buf0[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[0] E=u1.u2.word_done Q=u1.mdout[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[1] E=u1.u2.word_done Q=u1.mdout[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[2] E=u1.u2.word_done Q=u1.mdout[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[3] E=u1.u2.word_done Q=u1.mdout[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[4] E=u1.u2.word_done Q=u1.mdout[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[5] E=u1.u2.word_done Q=u1.mdout[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[6] E=u1.u2.word_done Q=u1.mdout[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[7] E=u1.u2.word_done Q=u1.mdout[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[8] E=u1.u2.word_done Q=u1.mdout[8]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[9] E=u1.u2.word_done Q=u1.mdout[9]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[10] E=u1.u2.word_done Q=u1.mdout[10]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[11] E=u1.u2.word_done Q=u1.mdout[11]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[12] E=u1.u2.word_done Q=u1.mdout[12]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[13] E=u1.u2.word_done Q=u1.mdout[13]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[14] E=u1.u2.word_done Q=u1.mdout[14]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[15] E=u1.u2.word_done Q=u1.mdout[15]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[16] E=u1.u2.word_done Q=u1.mdout[16]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[17] E=u1.u2.word_done Q=u1.mdout[17]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[18] E=u1.u2.word_done Q=u1.mdout[18]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[19] E=u1.u2.word_done Q=u1.mdout[19]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[20] E=u1.u2.word_done Q=u1.mdout[20]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[21] E=u1.u2.word_done Q=u1.mdout[21]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[22] E=u1.u2.word_done Q=u1.mdout[22]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[23] E=u1.u2.word_done Q=u1.mdout[23]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[24] E=u1.u2.word_done Q=u1.mdout[24]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[25] E=u1.u2.word_done Q=u1.mdout[25]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[26] E=u1.u2.word_done Q=u1.mdout[26]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[27] E=u1.u2.word_done Q=u1.mdout[27]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[28] E=u1.u2.word_done Q=u1.mdout[28]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[29] E=u1.u2.word_done Q=u1.mdout[29]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[30] E=u1.u2.word_done Q=u1.mdout[30]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u2.dtmp_r[31] E=u1.u2.word_done Q=u1.mdout[31]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[0] E=u1.u0.data_valid_d Q=u1.u0.d0[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[1] E=u1.u0.data_valid_d Q=u1.u0.d0[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[2] E=u1.u0.data_valid_d Q=u1.u0.d0[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[3] E=u1.u0.data_valid_d Q=u1.u0.d0[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[4] E=u1.u0.data_valid_d Q=u1.u0.d0[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[5] E=u1.u0.data_valid_d Q=u1.u0.d0[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[6] E=u1.u0.data_valid_d Q=u1.u0.d0[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[7] E=u1.u0.data_valid_d Q=u1.u0.d0[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[0] E=u1.u0.data_valid_d Q=u1.u0.d1[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[1] E=u1.u0.data_valid_d Q=u1.u0.d1[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[2] E=u1.u0.data_valid_d Q=u1.u0.d1[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[3] E=u1.u0.data_valid_d Q=u1.u0.d1[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[4] E=u1.u0.data_valid_d Q=u1.u0.d1[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[5] E=u1.u0.data_valid_d Q=u1.u0.d1[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[6] E=u1.u0.data_valid_d Q=u1.u0.d1[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d0[7] E=u1.u0.data_valid_d Q=u1.u0.d1[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[0] E=u1.u0.data_valid_d Q=u1.rx_data_st[0]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[1] E=u1.u0.data_valid_d Q=u1.rx_data_st[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[2] E=u1.u0.data_valid_d Q=u1.rx_data_st[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[3] E=u1.u0.data_valid_d Q=u1.rx_data_st[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[4] E=u1.u0.data_valid_d Q=u1.rx_data_st[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[5] E=u1.u0.data_valid_d Q=u1.rx_data_st[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[6] E=u1.u0.data_valid_d Q=u1.rx_data_st[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u1.u0.d1[7] E=u1.u0.data_valid_d Q=u1.rx_data_st[7]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[0] E=u1.u0.token_le_2 Q=u1.ep_sel[1]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[1] E=u1.u0.token_le_2 Q=u1.ep_sel[2]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[2] E=u1.u0.token_le_2 Q=u1.ep_sel[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[3] E=u1.u0.token_le_2 Q=u1.u0.token1[3]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[4] E=u1.u0.token_le_2 Q=u1.u0.token1[4]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[5] E=u1.u0.token_le_2 Q=u1.u0.token1[5]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[6] E=u1.u0.token_le_2 Q=u1.u0.token1[6]
.subckt $_DFFE_PP_ C=phy_clk_pad_i D=u0.rx_data[7] E=u1.u0.token_le_2 Q=u1.u0.token1[7]
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=RxValid_pad_i Q=u0.rx_valid R=rst_i
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.X[0] Q=u0.u0.me_ps[0] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[1] Q=u0.u0.me_ps[1] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[2] Q=u0.u0.me_ps[2] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[3] Q=u0.u0.me_ps[3] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[4] Q=u0.u0.me_ps[4] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[5] Q=u0.u0.me_ps[5] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[6] Q=u0.u0.me_ps[6] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7913.Y[7] Q=u0.u0.me_ps[7] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:354$764_Y
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=RxActive_pad_i Q=u0.rx_active R=rst_i
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=RxError_pad_i Q=u0.rx_err R=rst_i
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=$abc$27891$flatten\u0.$or$usbf_utmi_if.v:227$530_Y Q=TxValid_pad_o R=rst_i
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$false Q=u1.u3.new_sizeb[11] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7512
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$false Q=u1.u3.new_sizeb[12] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7512
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$false Q=u1.u3.new_sizeb[13] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7512
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=u1.u3.new_size[11] Q=u1.idin[28] R=u1.u3.out_to_small_r
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=u1.u3.new_size[12] Q=u1.idin[29] R=u1.u3.out_to_small_r
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=u1.u3.new_size[13] Q=u1.idin[30] R=u1.u3.out_to_small_r
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=u1.u3.buffer_done Q=u1.idin[31] R=u1.u3.out_to_small_r
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.X[0] Q=u1.u3.rx_ack_to_cnt[0] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[1] Q=u1.u3.rx_ack_to_cnt[1] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[2] Q=u1.u3.rx_ack_to_cnt[2] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[3] Q=u1.u3.rx_ack_to_cnt[3] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[4] Q=u1.u3.rx_ack_to_cnt[4] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[5] Q=u1.u3.rx_ack_to_cnt[5] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[6] Q=u1.u3.rx_ack_to_cnt[6] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7955.Y[7] Q=u1.u3.rx_ack_to_cnt[7] R=u1.u3.rx_ack_to_clr
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7931.X[0] Q=u1.hms_cnt[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7605
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7931.Y[1] Q=u1.hms_cnt[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7605
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7931.Y[2] Q=u1.hms_cnt[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7605
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7931.Y[3] Q=u1.hms_cnt[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7605
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7931.Y[4] Q=u1.hms_cnt[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7605
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7907.X[0] Q=u0.u0.ps_cnt[0] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:316$729_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7907.Y[1] Q=u0.u0.ps_cnt[1] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:316$729_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7907.Y[2] Q=u0.u0.ps_cnt[2] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:316$729_Y
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7907.Y[3] Q=u0.u0.ps_cnt[3] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:316$729_Y
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=$abc$27891$flatten\u2.$and$usbf_mem_arb.v:184$1471_Y Q=u2.wack_r R=rst_i
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u3.$2\rx_dma_en[0:0] Q=u1.u2.rx_dma_en_r R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6317
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4334_Y[0] Q=u1.u2.adr_cb[0] R=rst_i
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4334_Y[1] Q=u1.u2.adr_cb[1] R=rst_i
.subckt $_SDFF_PN0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4334_Y[2] Q=u1.u2.adr_cb[2] R=rst_i
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.X[0] Q=u1.u3.tx_data_to_cnt[0] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[1] Q=u1.u3.tx_data_to_cnt[1] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[2] Q=u1.u3.tx_data_to_cnt[2] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[3] Q=u1.u3.tx_data_to_cnt[3] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[4] Q=u1.u3.tx_data_to_cnt[4] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[5] Q=u1.u3.tx_data_to_cnt[5] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[6] Q=u1.u3.tx_data_to_cnt[6] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7958.Y[7] Q=u1.u3.tx_data_to_cnt[7] R=u0.rx_active
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u3.$2\send_zero_length[0:0] Q=u1.u1.send_zero_length_r R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6317
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$flatten\u1.\u2.$procmux$4251.A Q=u1.u2.dtmp_sel_r R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6247
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u3.$3\int_seqerr_set_d[0:0] Q=u1.int_seqerr_set R=$abc$27891$auto$opt_dff.cc:276:combine_resets$8038
.subckt $_SDFF_PP0_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u3.$2\buf0_rl_d[0:0] Q=u1.buf0_rl R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6323
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7133 Q=u4.u3.int[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7922.X[0] E=u0.u0.chirp_cnt_inc Q=u0.u0.chirp_cnt[0] R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6235
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7922.Y[1] E=u0.u0.chirp_cnt_inc Q=u0.u0.chirp_cnt[1] R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6235
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7922.Y[2] E=u0.u0.chirp_cnt_inc Q=u0.u0.chirp_cnt[2] R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6235
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7871.BB[0] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[0] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[1] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[1] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[2] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[2] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[3] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[3] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[4] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[4] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[5] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[5] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[6] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[6] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7919.Y[7] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:373$777_Y Q=u0.u0.me_cnt[7] R=$abc$27891$new_n4386_
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7881.BB[0] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[0] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[1] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[1] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[2] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[2] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[3] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[3] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[4] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[4] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[5] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[5] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[6] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[6] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7916.Y[7] E=u0.u0.me_ps_2_5_us Q=u0.u0.me_ps2[7] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:362$769_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[0] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[0] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[1] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[1] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[2] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[2] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[3] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[3] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[4] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[4] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[5] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[5] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[6] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[6] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u0.u0.idle_cnt1_next[7] E=$abc$27891$flatten\u0.\u0.$logic_and$usbf_utmi_ls.v:326$738_Y Q=u0.u0.idle_cnt1[7] R=$abc$27891$flatten\u0.\u0.$logic_or$usbf_utmi_ls.v:324$736_Y
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=u0.u0.idle_long_set Q=u0.u0.idle_long R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7622
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=$false E=u0.u0.bit_stuff_on Q=OpMode_pad_o[1] R=u0.u0.bit_stuff_off
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=$false E=u0.u0.xcv_set_hs Q=XcvSelect_pad_o R=u0.u0.xcv_set_fs
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=u0.u0.fs_term_on Q=TermSel_pad_o R=u0.u0.fs_term_off
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$true E=u0.u0.attached_set Q=u0.u0.usb_attached R=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6281
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=u0.u0.suspend_set Q=u0.u0.usb_suspend R=u0.suspend_clr
.subckt $_SDFFE_PP0N_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_reduce.cc:134:opt_mux$6315 Q=u0.mode_hs R=u0.u0.mode_set_fs
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.pid_IN E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7499 Q=u1.u3.in_token R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u3.$logic_or$usbf_pe.v:561$1189_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7499 Q=u1.u3.out_token R=rst_i
.subckt $_SDFFE_PN0N_ C=phy_clk_pad_i D=u1.pid_SETUP E=$abc$27891$new_n3306_ Q=u1.u3.setup_token R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u2.$procmux$4325_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7520 Q=u1.u2.sizd_c[13] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.u2.rd_first E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7561 Q=u1.u2.send_data_r R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.send_token E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7571 Q=u1.u1.send_token_r R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.u0.data_valid_d E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7581 Q=u1.u0.rxv1 R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u1.\u0.$logic_and$usbf_pd.v:300$602_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7585 Q=u1.u0.rxv2 R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7288 Q=u4.u1.int[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7294 Q=u4.u1.int[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7291 Q=u4.u1.int[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7297 Q=u4.u1.int[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[0] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[1] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[2] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[3] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[4] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[5] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[6] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[7] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[8] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[9] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[10] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7988.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_out_cnt[11] R=u4.u1.dma_en
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7285 Q=u4.u1.int[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.X[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[0] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[1] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[2] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[3] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[4] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[5] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[6] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[7] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[8] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[9] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[10] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7985.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7305 Q=u4.u1.dma_in_cnt[11] R=u4.u1.dma_en
.subckt $_SDFFE_PN0P_ C=clk_i D=$abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:462$932_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7313 Q=u4.u1.dma_req R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=u4.u1.r1 E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7317 Q=u4.u1.r2 R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=dma_ack_i[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7321 Q=u4.u1.dma_ack_wr1 R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1967_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7326 Q=u4.ep0_csr[22] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1967_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7326 Q=u4.ep0_csr[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1943_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7338 Q=u4.ep0_buf0[31] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u0.$procmux$1932_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7342 Q=u4.ep0_buf1[31] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7352 Q=u4.u0.int[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7355 Q=u4.u0.int[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7358 Q=u4.u0.int[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7361 Q=u4.u0.int[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7364 Q=u4.u0.int[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7367 Q=u4.u0.int[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7370 Q=u4.u0.int[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7349
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[0] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[1] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[2] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[3] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[4] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[5] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[6] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[7] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[8] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[9] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[10] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7970.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_out_cnt[11] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.X[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[0] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[1] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[2] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[3] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[4] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[5] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[6] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[7] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[8] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[9] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[10] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7967.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7378 Q=u4.u0.dma_in_cnt[11] R=u4.u0.dma_en
.subckt $_SDFFE_PN0P_ C=clk_i D=$abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:462$932_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7386 Q=u4.u0.dma_req R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=u4.u0.r1 E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7390 Q=u4.u0.r2 R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=dma_ack_i[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7394 Q=u4.u0.dma_ack_wr1 R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:323$301_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7398 Q=u4.utmi_vend_wr_r R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7282 Q=u4.u1.int[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1932_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7123 Q=u4.ep3_buf1[31] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7847.BB[0] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[1] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[2] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[3] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[4] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[5] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[6] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[7] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[7] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[8] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[8] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[9] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[9] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7943.Y[10] E=u1.u2.rx_data_valid_r Q=u1.sizu_c[10] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7525
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1943_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7119 Q=u4.ep3_buf0[31] R=rst_i
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[0] E=u1.u1.crc16_add Q=u1.u1.crc16[0] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[1] E=u1.u1.crc16_add Q=u1.u1.crc16[1] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[2] E=u1.u1.crc16_add Q=u1.u1.crc16[2] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[3] E=u1.u1.crc16_add Q=u1.u1.crc16[3] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[4] E=u1.u1.crc16_add Q=u1.u1.crc16[4] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[5] E=u1.u1.crc16_add Q=u1.u1.crc16[5] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[6] E=u1.u1.crc16_add Q=u1.u1.crc16[6] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[7] E=u1.u1.crc16_add Q=u1.u1.crc16[7] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[8] E=u1.u1.crc16_add Q=u1.u1.crc16[8] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[9] E=u1.u1.crc16_add Q=u1.u1.crc16[9] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16[2] E=u1.u1.crc16_add Q=u1.u1.crc16[10] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16[3] E=u1.u1.crc16_add Q=u1.u1.crc16[11] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16[4] E=u1.u1.crc16_add Q=u1.u1.crc16[12] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16[5] E=u1.u1.crc16_add Q=u1.u1.crc16[13] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16[6] E=u1.u1.crc16_add Q=u1.u1.crc16[14] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u1.crc16_next[15] E=u1.u1.crc16_add Q=u1.u1.crc16[15] R=u1.u1.crc16_clr
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=u1.u1.send_zero_length_r E=u1.u1.crc16_clr Q=u1.u1.zero_length_r R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7566
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[0] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[0] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[1] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[1] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[2] E=u1.u0.data_valid_d Q=u1.u0.crc16_out[10] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[3] E=u1.u0.data_valid_d Q=u1.u0.crc16_out[11] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[4] E=u1.u0.data_valid_d Q=u1.u0.crc16_out[12] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[5] E=u1.u0.data_valid_d Q=u1.u0.crc16_out[13] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[6] E=u1.u0.data_valid_d Q=u1.u0.crc16_out[14] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[7] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[7] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[8] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[8] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[9] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[9] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[10] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[10] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[11] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[11] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[12] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[12] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[13] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[13] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[14] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[14] R=u1.u0.crc16_clr
.subckt $_SDFFE_PP1P_ C=phy_clk_pad_i D=u1.u0.crc16_out[15] E=u1.u0.data_valid_d Q=u1.u0.crc16_sum[15] R=u1.u0.crc16_clr
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u0.rx_data[0] E=u1.u0.pid_ld_en Q=u1.u0.pid[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u0.rx_data[1] E=u1.u0.pid_ld_en Q=u1.u0.pid[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u0.rx_data[2] E=u1.u0.pid_ld_en Q=u1.u0.pid[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u0.rx_data[3] E=u1.u0.pid_ld_en Q=u1.u0.pid[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=u0.rx_data[4] E=u1.u0.pid_ld_en Q=u1.u0.pid[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=u0.rx_data[5] E=u1.u0.pid_ld_en Q=u1.u0.pid[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=u0.rx_data[6] E=u1.u0.pid_ld_en Q=u1.u0.pid[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=u0.rx_data[7] E=u1.u0.pid_ld_en Q=u1.u0.pid[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[0] E=u1.clr_sof_time Q=u1.frame_no_r[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[1] E=u1.clr_sof_time Q=u1.frame_no_r[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[2] E=u1.clr_sof_time Q=u1.frame_no_r[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[3] E=u1.clr_sof_time Q=u1.frame_no_r[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[4] E=u1.clr_sof_time Q=u1.frame_no_r[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[5] E=u1.clr_sof_time Q=u1.frame_no_r[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.frame_no[6] E=u1.clr_sof_time Q=u1.frame_no_r[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.ep_sel[0] E=u1.clr_sof_time Q=u1.frame_no_r[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.ep_sel[1] E=u1.clr_sof_time Q=u1.frame_no_r[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.ep_sel[2] E=u1.clr_sof_time Q=u1.frame_no_r[9] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.ep_sel[3] E=u1.clr_sof_time Q=u1.frame_no_r[10] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7925.X[0] E=u1.frame_no_same Q=u1.frm_nat[28] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7597
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7925.Y[1] E=u1.frame_no_same Q=u1.frm_nat[29] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7597
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7925.Y[2] E=u1.frame_no_same Q=u1.frm_nat[30] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7597
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7925.Y[3] E=u1.frame_no_same Q=u1.frm_nat[31] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7597
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.X[0] E=u1.hms_clk Q=u1.frm_nat[0] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[1] E=u1.hms_clk Q=u1.frm_nat[1] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[2] E=u1.hms_clk Q=u1.frm_nat[2] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[3] E=u1.hms_clk Q=u1.frm_nat[3] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[4] E=u1.hms_clk Q=u1.frm_nat[4] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[5] E=u1.hms_clk Q=u1.frm_nat[5] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[6] E=u1.hms_clk Q=u1.frm_nat[6] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[7] E=u1.hms_clk Q=u1.frm_nat[7] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[8] E=u1.hms_clk Q=u1.frm_nat[8] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[9] E=u1.hms_clk Q=u1.frm_nat[9] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[10] E=u1.hms_clk Q=u1.frm_nat[10] R=u1.clr_sof_time
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$7928.Y[11] E=u1.hms_clk Q=u1.frm_nat[11] R=u1.clr_sof_time
.subckt $_SDFFCE_PP0P_ C=phy_clk_pad_i D=u1.u1.tx_data_data[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$8102
.subckt $_SDFFCE_PP0P_ C=phy_clk_pad_i D=u1.u1.tx_data_data[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$8102
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[1] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[2] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[3] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[4] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[6] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFCE_PN0P_ C=phy_clk_pad_i D=u0.tx_data[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7639 Q=DataOut_pad_o[7] R=$abc$27891$flatten\u0.$logic_or$usbf_utmi_if.v:209$520_Y
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[0] E=$abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep3_csr[30] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[1] E=$abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep3_csr[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[2] E=$abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep3_csr[28] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[3] E=$abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep3_csr[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u3.we2 Q=u4.u3.buf0_orig[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u3.we2 Q=u4.u3.buf0_orig[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u3.we2 Q=u4.u3.buf0_orig[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u3.we2 Q=u4.u3.buf0_orig[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u3.we2 Q=u4.u3.buf0_orig[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u3.we2 Q=u4.u3.buf0_orig[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u3.we2 Q=u4.u3.buf0_orig[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u3.we2 Q=u4.u3.buf0_orig[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u3.we2 Q=u4.u3.buf0_orig[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u3.we2 Q=u4.u3.buf0_orig[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u3.we2 Q=u4.u3.buf0_orig[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u3.we2 Q=u4.u3.buf0_orig[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u3.we2 Q=u4.u3.buf0_orig[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u3.we2 Q=u4.u3.buf0_orig[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[14] E=u4.u3.we2 Q=u4.u3.buf0_orig[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u3.we2 Q=u4.u3.buf0_orig[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u3.we2 Q=u4.u3.buf0_orig[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u3.we2 Q=u4.u3.buf0_orig[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u3.we2 Q=u4.u3.buf0_orig[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u3.we2 Q=u4.u3.buf0_orig[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u3.we2 Q=u4.u3.buf0_orig[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u3.we2 Q=u4.u3.buf0_orig[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[22] E=u4.u3.we2 Q=u4.u3.buf0_orig[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[23] E=u4.u3.we2 Q=u4.u3.buf0_orig[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u3.we2 Q=u4.u3.buf0_orig[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u3.we2 Q=u4.u3.buf0_orig[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u3.we2 Q=u4.u3.buf0_orig[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u3.we2 Q=u4.u3.buf0_orig[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u3.we2 Q=u4.u3.buf0_orig[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u3.we2 Q=u4.u3.buf0_orig[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[30] E=u4.u3.we2 Q=u4.u3.buf0_orig[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[31] E=u4.u3.we2 Q=u4.u3.buf0_orig[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u3.we1 Q=u4.u3.iena[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u3.we1 Q=u4.u3.iena[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u3.we1 Q=u4.u3.iena[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u3.we1 Q=u4.u3.iena[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u3.we1 Q=u4.u3.iena[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u3.we1 Q=u4.u3.iena[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u3.we1 Q=u4.u3.ienb[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u3.we1 Q=u4.u3.ienb[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u3.we1 Q=u4.u3.ienb[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u3.we1 Q=u4.u3.ienb[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u3.we1 Q=u4.u3.ienb[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u3.we1 Q=u4.u3.ienb[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u3.we0 Q=u4.ep3_csr[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u3.we0 Q=u4.ep3_csr[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u3.we0 Q=u4.ep3_csr[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u3.we0 Q=u4.ep3_csr[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u3.we0 Q=u4.ep3_csr[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u3.we0 Q=u4.ep3_csr[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u3.we0 Q=u4.ep3_csr[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u3.we0 Q=u4.ep3_csr[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u3.we0 Q=u4.ep3_csr[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u3.we0 Q=u4.ep3_csr[9] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u3.we0 Q=u4.ep3_csr[10] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u3.we0 Q=u4.ep3_csr[11] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u3.we0 Q=u4.ep3_csr[12] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u3.we0 Q=u4.u3.ots_stop R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u3.we0 Q=u4.u3.dma_en R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u3.we0 Q=u4.ep3_csr[16] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u3.we0 Q=u4.ep3_csr[17] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u3.we0 Q=u4.ep3_csr[18] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u3.we0 Q=u4.ep3_csr[19] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u3.we0 Q=u4.ep3_csr[20] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u3.we0 Q=u4.ep3_csr[21] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u3.we0 Q=u4.ep3_csr[24] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u3.we0 Q=u4.ep3_csr[25] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u3.we0 Q=u4.ep3_csr[26] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u3.we0 Q=u4.ep3_csr[27] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[0] E=$abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep2_csr[30] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[1] E=$abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep2_csr[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[2] E=$abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep2_csr[28] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[3] E=$abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep2_csr[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u2.we2 Q=u4.u2.buf0_orig[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u2.we2 Q=u4.u2.buf0_orig[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u2.we2 Q=u4.u2.buf0_orig[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u2.we2 Q=u4.u2.buf0_orig[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u2.we2 Q=u4.u2.buf0_orig[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u2.we2 Q=u4.u2.buf0_orig[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u2.we2 Q=u4.u2.buf0_orig[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u2.we2 Q=u4.u2.buf0_orig[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u2.we2 Q=u4.u2.buf0_orig[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u2.we2 Q=u4.u2.buf0_orig[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u2.we2 Q=u4.u2.buf0_orig[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u2.we2 Q=u4.u2.buf0_orig[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u2.we2 Q=u4.u2.buf0_orig[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u2.we2 Q=u4.u2.buf0_orig[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[14] E=u4.u2.we2 Q=u4.u2.buf0_orig[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u2.we2 Q=u4.u2.buf0_orig[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u2.we2 Q=u4.u2.buf0_orig[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u2.we2 Q=u4.u2.buf0_orig[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u2.we2 Q=u4.u2.buf0_orig[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u2.we2 Q=u4.u2.buf0_orig[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u2.we2 Q=u4.u2.buf0_orig[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u2.we2 Q=u4.u2.buf0_orig[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[22] E=u4.u2.we2 Q=u4.u2.buf0_orig[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[23] E=u4.u2.we2 Q=u4.u2.buf0_orig[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u2.we2 Q=u4.u2.buf0_orig[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u2.we2 Q=u4.u2.buf0_orig[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u2.we2 Q=u4.u2.buf0_orig[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u2.we2 Q=u4.u2.buf0_orig[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u2.we2 Q=u4.u2.buf0_orig[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u2.we2 Q=u4.u2.buf0_orig[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[30] E=u4.u2.we2 Q=u4.u2.buf0_orig[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[31] E=u4.u2.we2 Q=u4.u2.buf0_orig[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u2.we1 Q=u4.u2.iena[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u2.we1 Q=u4.u2.iena[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u2.we1 Q=u4.u2.iena[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u2.we1 Q=u4.u2.iena[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u2.we1 Q=u4.u2.iena[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u2.we1 Q=u4.u2.iena[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u2.we1 Q=u4.u2.ienb[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u2.we1 Q=u4.u2.ienb[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u2.we1 Q=u4.u2.ienb[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u2.we1 Q=u4.u2.ienb[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u2.we1 Q=u4.u2.ienb[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u2.we1 Q=u4.u2.ienb[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u2.we0 Q=u4.ep2_csr[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u2.we0 Q=u4.ep2_csr[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u2.we0 Q=u4.ep2_csr[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u2.we0 Q=u4.ep2_csr[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u2.we0 Q=u4.ep2_csr[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u2.we0 Q=u4.ep2_csr[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u2.we0 Q=u4.ep2_csr[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u2.we0 Q=u4.ep2_csr[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u2.we0 Q=u4.ep2_csr[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u2.we0 Q=u4.ep2_csr[9] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u2.we0 Q=u4.ep2_csr[10] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u2.we0 Q=u4.ep2_csr[11] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u2.we0 Q=u4.ep2_csr[12] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u2.we0 Q=u4.u2.ots_stop R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u2.we0 Q=u4.u2.dma_en R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u2.we0 Q=u4.ep2_csr[16] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u2.we0 Q=u4.ep2_csr[17] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u2.we0 Q=u4.ep2_csr[18] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u2.we0 Q=u4.ep2_csr[19] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u2.we0 Q=u4.ep2_csr[20] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u2.we0 Q=u4.ep2_csr[21] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u2.we0 Q=u4.ep2_csr[24] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u2.we0 Q=u4.ep2_csr[25] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u2.we0 Q=u4.ep2_csr[26] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u2.we0 Q=u4.ep2_csr[27] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[0] E=$abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep1_csr[30] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[1] E=$abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep1_csr[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[2] E=$abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep1_csr[28] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[3] E=$abc$27891$flatten\u4.\u1.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep1_csr[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u1.we2 Q=u4.u1.buf0_orig[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u1.we2 Q=u4.u1.buf0_orig[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u1.we2 Q=u4.u1.buf0_orig[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u1.we2 Q=u4.u1.buf0_orig[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u1.we2 Q=u4.u1.buf0_orig[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u1.we2 Q=u4.u1.buf0_orig[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u1.we2 Q=u4.u1.buf0_orig[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u1.we2 Q=u4.u1.buf0_orig[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u1.we2 Q=u4.u1.buf0_orig[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u1.we2 Q=u4.u1.buf0_orig[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u1.we2 Q=u4.u1.buf0_orig[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u1.we2 Q=u4.u1.buf0_orig[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u1.we2 Q=u4.u1.buf0_orig[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u1.we2 Q=u4.u1.buf0_orig[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[14] E=u4.u1.we2 Q=u4.u1.buf0_orig[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u1.we2 Q=u4.u1.buf0_orig[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u1.we2 Q=u4.u1.buf0_orig[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u1.we2 Q=u4.u1.buf0_orig[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u1.we2 Q=u4.u1.buf0_orig[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u1.we2 Q=u4.u1.buf0_orig[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u1.we2 Q=u4.u1.buf0_orig[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u1.we2 Q=u4.u1.buf0_orig[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[22] E=u4.u1.we2 Q=u4.u1.buf0_orig[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[23] E=u4.u1.we2 Q=u4.u1.buf0_orig[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u1.we2 Q=u4.u1.buf0_orig[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u1.we2 Q=u4.u1.buf0_orig[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u1.we2 Q=u4.u1.buf0_orig[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u1.we2 Q=u4.u1.buf0_orig[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u1.we2 Q=u4.u1.buf0_orig[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u1.we2 Q=u4.u1.buf0_orig[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[30] E=u4.u1.we2 Q=u4.u1.buf0_orig[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[31] E=u4.u1.we2 Q=u4.u1.buf0_orig[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u1.we1 Q=u4.u1.iena[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u1.we1 Q=u4.u1.iena[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u1.we1 Q=u4.u1.iena[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u1.we1 Q=u4.u1.iena[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u1.we1 Q=u4.u1.iena[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u1.we1 Q=u4.u1.iena[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u1.we1 Q=u4.u1.ienb[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u1.we1 Q=u4.u1.ienb[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u1.we1 Q=u4.u1.ienb[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u1.we1 Q=u4.u1.ienb[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u1.we1 Q=u4.u1.ienb[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u1.we1 Q=u4.u1.ienb[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u1.we0 Q=u4.ep1_csr[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u1.we0 Q=u4.ep1_csr[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u1.we0 Q=u4.ep1_csr[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u1.we0 Q=u4.ep1_csr[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u1.we0 Q=u4.ep1_csr[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u1.we0 Q=u4.ep1_csr[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u1.we0 Q=u4.ep1_csr[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u1.we0 Q=u4.ep1_csr[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u1.we0 Q=u4.ep1_csr[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u1.we0 Q=u4.ep1_csr[9] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u1.we0 Q=u4.ep1_csr[10] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u1.we0 Q=u4.ep1_csr[11] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u1.we0 Q=u4.ep1_csr[12] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u1.we0 Q=u4.u1.ots_stop R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u1.we0 Q=u4.u1.dma_en R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u1.we0 Q=u4.ep1_csr[16] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u1.we0 Q=u4.ep1_csr[17] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u1.we0 Q=u4.ep1_csr[18] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u1.we0 Q=u4.ep1_csr[19] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u1.we0 Q=u4.ep1_csr[20] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u1.we0 Q=u4.ep1_csr[21] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u1.we0 Q=u4.ep1_csr[24] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u1.we0 Q=u4.ep1_csr[25] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u1.we0 Q=u4.ep1_csr[26] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u1.we0 Q=u4.ep1_csr[27] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[0] E=$abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep0_csr[30] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[1] E=$abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep0_csr[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[2] E=$abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep0_csr[28] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=u1.idin[3] E=$abc$27891$flatten\u4.\u0.$logic_and$usbf_ep_rf.v:341$853_Y Q=u4.ep0_csr[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u0.we2 Q=u4.u0.buf0_orig[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u0.we2 Q=u4.u0.buf0_orig[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u0.we2 Q=u4.u0.buf0_orig[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u0.we2 Q=u4.u0.buf0_orig[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u0.we2 Q=u4.u0.buf0_orig[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u0.we2 Q=u4.u0.buf0_orig[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u0.we2 Q=u4.u0.buf0_orig[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u0.we2 Q=u4.u0.buf0_orig[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u0.we2 Q=u4.u0.buf0_orig[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u0.we2 Q=u4.u0.buf0_orig[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u0.we2 Q=u4.u0.buf0_orig[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u0.we2 Q=u4.u0.buf0_orig[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u0.we2 Q=u4.u0.buf0_orig[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u0.we2 Q=u4.u0.buf0_orig[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[14] E=u4.u0.we2 Q=u4.u0.buf0_orig[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u0.we2 Q=u4.u0.buf0_orig[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u0.we2 Q=u4.u0.buf0_orig[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u0.we2 Q=u4.u0.buf0_orig[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u0.we2 Q=u4.u0.buf0_orig[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u0.we2 Q=u4.u0.buf0_orig[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u0.we2 Q=u4.u0.buf0_orig[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u0.we2 Q=u4.u0.buf0_orig[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[22] E=u4.u0.we2 Q=u4.u0.buf0_orig[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[23] E=u4.u0.we2 Q=u4.u0.buf0_orig[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u0.we2 Q=u4.u0.buf0_orig[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u0.we2 Q=u4.u0.buf0_orig[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u0.we2 Q=u4.u0.buf0_orig[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u0.we2 Q=u4.u0.buf0_orig[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u0.we2 Q=u4.u0.buf0_orig[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u0.we2 Q=u4.u0.buf0_orig[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[30] E=u4.u0.we2 Q=u4.u0.buf0_orig[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=wb_data_i[31] E=u4.u0.we2 Q=u4.u0.buf0_orig[31] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u0.we1 Q=u4.u0.iena[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u0.we1 Q=u4.u0.iena[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u0.we1 Q=u4.u0.iena[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u0.we1 Q=u4.u0.iena[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[28] E=u4.u0.we1 Q=u4.u0.iena[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[29] E=u4.u0.we1 Q=u4.u0.iena[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u0.we1 Q=u4.u0.ienb[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u0.we1 Q=u4.u0.ienb[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u0.we1 Q=u4.u0.ienb[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u0.we1 Q=u4.u0.ienb[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u0.we1 Q=u4.u0.ienb[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u0.we1 Q=u4.u0.ienb[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[0] E=u4.u0.we0 Q=u4.ep0_csr[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[1] E=u4.u0.we0 Q=u4.ep0_csr[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[2] E=u4.u0.we0 Q=u4.ep0_csr[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[3] E=u4.u0.we0 Q=u4.ep0_csr[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[4] E=u4.u0.we0 Q=u4.ep0_csr[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[5] E=u4.u0.we0 Q=u4.ep0_csr[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[6] E=u4.u0.we0 Q=u4.ep0_csr[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[7] E=u4.u0.we0 Q=u4.ep0_csr[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[8] E=u4.u0.we0 Q=u4.ep0_csr[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[9] E=u4.u0.we0 Q=u4.ep0_csr[9] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[10] E=u4.u0.we0 Q=u4.ep0_csr[10] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[11] E=u4.u0.we0 Q=u4.ep0_csr[11] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[12] E=u4.u0.we0 Q=u4.ep0_csr[12] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[13] E=u4.u0.we0 Q=u4.u0.ots_stop R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[15] E=u4.u0.we0 Q=u4.u0.dma_en R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[16] E=u4.u0.we0 Q=u4.ep0_csr[16] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[17] E=u4.u0.we0 Q=u4.ep0_csr[17] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[18] E=u4.u0.we0 Q=u4.ep0_csr[18] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[19] E=u4.u0.we0 Q=u4.ep0_csr[19] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[20] E=u4.u0.we0 Q=u4.ep0_csr[20] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[21] E=u4.u0.we0 Q=u4.ep0_csr[21] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[24] E=u4.u0.we0 Q=u4.ep0_csr[24] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[25] E=u4.u0.we0 Q=u4.ep0_csr[25] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[26] E=u4.u0.we0 Q=u4.ep0_csr[26] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=wb_data_i[27] E=u4.u0.we0 Q=u4.ep0_csr[27] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[0] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[1] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[2] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[3] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[4] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[5] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[6] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:361$315_Y Q=u1.fa[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[0] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[1] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[2] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[3] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[4] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[5] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[6] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[7] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[8] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.inta_msk[8] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[16] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[0] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[17] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[1] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[18] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[2] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[19] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[3] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[20] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[4] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[21] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[5] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[22] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[6] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[23] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[7] R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=wb_data_i[24] E=$abc$27891$flatten\u4.$logic_and$usbf_rf.v:375$319_Y Q=u4.intb_msk[8] R=rst_i
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.usb_reset_r Q=u4.int_srcb[8] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.rx_err_r Q=u4.int_srcb[7] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.deattach Q=u4.int_srcb[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.attach Q=u4.int_srcb[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.suspend_end Q=u4.int_srcb[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.suspend_start Q=u4.int_srcb[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.nse_err_r Q=u4.int_srcb[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.pid_cs_err_r Q=u4.int_srcb[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=u4.crc5_err_r Q=u4.int_srcb[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7432
.subckt $_SDFFE_PP0P_ C=clk_i D=$true E=resume_req_i Q=u0.resume_req R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7101
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1967_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7107 Q=u4.ep3_csr[22] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u3.$procmux$1967_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7107 Q=u4.ep3_csr[23] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7151 Q=u4.u3.int[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7136 Q=u4.u3.int[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7139 Q=u4.u3.int[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7148 Q=u4.u3.int[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7142 Q=u4.u3.int[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7145 Q=u4.u3.int[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7130
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[0] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[1] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[2] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[3] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[4] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[5] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[6] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[7] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[8] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[9] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[10] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8024.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_out_cnt[11] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.X[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[0] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[1] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[2] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[3] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[4] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[5] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[6] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[7] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[8] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[9] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[10] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8021.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7159 Q=u4.u3.dma_in_cnt[11] R=u4.u3.dma_en
.subckt $_SDFFE_PN0P_ C=clk_i D=$abc$27891$flatten\u4.\u3.$logic_and$usbf_ep_rf.v:462$932_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7167 Q=u4.u3.dma_req R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=u4.u3.r1 E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7171 Q=u4.u3.r2 R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=dma_ack_i[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7175 Q=u4.u3.dma_ack_wr1 R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1967_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7180 Q=u4.ep2_csr[22] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1967_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7180 Q=u4.ep2_csr[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1943_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7192 Q=u4.ep2_buf0[31] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u2.$procmux$1932_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7196 Q=u4.ep2_buf1[31] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7206 Q=u4.u2.int[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7209 Q=u4.u2.int[1] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7212 Q=u4.u2.int[3] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7215 Q=u4.u2.int[4] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7218 Q=u4.u2.int[2] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7221 Q=u4.u2.int[5] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7224 Q=u4.u2.int[6] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7203
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[0] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[1] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[2] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[3] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[4] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[5] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[6] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[7] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[8] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[9] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[10] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8006.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_out_cnt[11] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.X[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[0] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[1] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[2] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[3] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[4] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[5] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[6] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[7] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[8] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[9] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[10] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$auto$alumacc.cc:485:replace_alu$8003.Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7232 Q=u4.u2.dma_in_cnt[11] R=u4.u2.dma_en
.subckt $_SDFFE_PN0P_ C=clk_i D=$abc$27891$flatten\u4.\u2.$logic_and$usbf_ep_rf.v:462$932_Y E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7240 Q=u4.u2.dma_req R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=u4.u2.r1 E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7244 Q=u4.u2.r2 R=rst_i
.subckt $_SDFFE_PN0P_ C=clk_i D=dma_ack_i[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7248 Q=u4.u2.dma_ack_wr1 R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1967_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7253 Q=u4.ep1_csr[22] R=rst_i
.subckt $_SDFFE_PN0P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1967_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7253 Q=u4.ep1_csr[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1943_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7265 Q=u4.ep1_buf0[31] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[0] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[0] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[1] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[1] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[2] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[2] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[3] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[3] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[4] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[4] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[5] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[5] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[6] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[6] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[7] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[7] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[8] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[8] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[9] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[9] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[10] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[10] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[11] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[11] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[12] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[12] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[13] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[13] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[14] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[14] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[15] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[15] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[16] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[16] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[17] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[17] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[18] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[18] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[19] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[19] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[20] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[20] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[21] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[21] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[22] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[22] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[23] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[23] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[24] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[24] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[25] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[25] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[26] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[26] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[27] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[27] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[28] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[28] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[29] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[29] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[30] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[30] R=rst_i
.subckt $_SDFFE_PN1P_ C=phy_clk_pad_i D=$abc$27891$flatten\u4.\u1.$procmux$1932_Y[31] E=$abc$27891$auto$opt_dff.cc:217:make_patterns_logic$7269 Q=u4.ep1_buf1[31] R=rst_i
.subckt $_SDFFE_PP0P_ C=phy_clk_pad_i D=$true E=$abc$27891$auto$opt_dff.cc:242:make_patterns_logic$7279 Q=u4.u1.int[0] R=$abc$27891$auto$opt_dff.cc:276:combine_resets$7276
.names u0.u0.ps_cnt[1] $auto$alumacc.cc:485:replace_alu$7907.X[1]
1 1
.names u0.u0.ps_cnt[2] $auto$alumacc.cc:485:replace_alu$7907.X[2]
1 1
.names u0.u0.ps_cnt[3] $auto$alumacc.cc:485:replace_alu$7907.X[3]
1 1
.names $auto$alumacc.cc:485:replace_alu$7907.X[0] $auto$alumacc.cc:485:replace_alu$7907.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7886.BB[0] $auto$alumacc.cc:485:replace_alu$7910.Y[0]
1 1
.names u0.u0.me_ps[1] $auto$alumacc.cc:485:replace_alu$7913.X[1]
1 1
.names u0.u0.me_ps[2] $auto$alumacc.cc:485:replace_alu$7913.X[2]
1 1
.names u0.u0.me_ps[3] $auto$alumacc.cc:485:replace_alu$7913.X[3]
1 1
.names u0.u0.me_ps[4] $auto$alumacc.cc:485:replace_alu$7913.X[4]
1 1
.names u0.u0.me_ps[5] $auto$alumacc.cc:485:replace_alu$7913.X[5]
1 1
.names u0.u0.me_ps[6] $auto$alumacc.cc:485:replace_alu$7913.X[6]
1 1
.names u0.u0.me_ps[7] $auto$alumacc.cc:485:replace_alu$7913.X[7]
1 1
.names $auto$alumacc.cc:485:replace_alu$7913.X[0] $auto$alumacc.cc:485:replace_alu$7913.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7881.BB[0] $auto$alumacc.cc:485:replace_alu$7916.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7871.BB[0] $auto$alumacc.cc:485:replace_alu$7919.Y[0]
1 1
.names u0.u0.chirp_cnt[1] $auto$alumacc.cc:485:replace_alu$7922.X[1]
1 1
.names u0.u0.chirp_cnt[2] $auto$alumacc.cc:485:replace_alu$7922.X[2]
1 1
.names $auto$alumacc.cc:485:replace_alu$7922.X[0] $auto$alumacc.cc:485:replace_alu$7922.Y[0]
1 1
.names u1.frm_nat[29] $auto$alumacc.cc:485:replace_alu$7925.X[1]
1 1
.names u1.frm_nat[30] $auto$alumacc.cc:485:replace_alu$7925.X[2]
1 1
.names u1.frm_nat[31] $auto$alumacc.cc:485:replace_alu$7925.X[3]
1 1
.names $auto$alumacc.cc:485:replace_alu$7925.X[0] $auto$alumacc.cc:485:replace_alu$7925.Y[0]
1 1
.names u1.frm_nat[1] $auto$alumacc.cc:485:replace_alu$7928.X[1]
1 1
.names u1.frm_nat[2] $auto$alumacc.cc:485:replace_alu$7928.X[2]
1 1
.names u1.frm_nat[3] $auto$alumacc.cc:485:replace_alu$7928.X[3]
1 1
.names u1.frm_nat[4] $auto$alumacc.cc:485:replace_alu$7928.X[4]
1 1
.names u1.frm_nat[5] $auto$alumacc.cc:485:replace_alu$7928.X[5]
1 1
.names u1.frm_nat[6] $auto$alumacc.cc:485:replace_alu$7928.X[6]
1 1
.names u1.frm_nat[7] $auto$alumacc.cc:485:replace_alu$7928.X[7]
1 1
.names u1.frm_nat[8] $auto$alumacc.cc:485:replace_alu$7928.X[8]
1 1
.names u1.frm_nat[9] $auto$alumacc.cc:485:replace_alu$7928.X[9]
1 1
.names u1.frm_nat[10] $auto$alumacc.cc:485:replace_alu$7928.X[10]
1 1
.names u1.frm_nat[11] $auto$alumacc.cc:485:replace_alu$7928.X[11]
1 1
.names $auto$alumacc.cc:485:replace_alu$7928.X[0] $auto$alumacc.cc:485:replace_alu$7928.Y[0]
1 1
.names u1.hms_cnt[1] $auto$alumacc.cc:485:replace_alu$7931.X[1]
1 1
.names u1.hms_cnt[2] $auto$alumacc.cc:485:replace_alu$7931.X[2]
1 1
.names u1.hms_cnt[3] $auto$alumacc.cc:485:replace_alu$7931.X[3]
1 1
.names u1.hms_cnt[4] $auto$alumacc.cc:485:replace_alu$7931.X[4]
1 1
.names $auto$alumacc.cc:485:replace_alu$7931.X[0] $auto$alumacc.cc:485:replace_alu$7931.Y[0]
1 1
.names u1.adr[14] $auto$alumacc.cc:485:replace_alu$7934.X[14]
1 1
.names $auto$alumacc.cc:485:replace_alu$7934.X[0] $auto$alumacc.cc:485:replace_alu$7934.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7847.BB[0] $auto$alumacc.cc:485:replace_alu$7943.Y[0]
1 1
.names u1.u3.rx_ack_to_cnt[1] $auto$alumacc.cc:485:replace_alu$7955.X[1]
1 1
.names u1.u3.rx_ack_to_cnt[2] $auto$alumacc.cc:485:replace_alu$7955.X[2]
1 1
.names u1.u3.rx_ack_to_cnt[3] $auto$alumacc.cc:485:replace_alu$7955.X[3]
1 1
.names u1.u3.rx_ack_to_cnt[4] $auto$alumacc.cc:485:replace_alu$7955.X[4]
1 1
.names u1.u3.rx_ack_to_cnt[5] $auto$alumacc.cc:485:replace_alu$7955.X[5]
1 1
.names u1.u3.rx_ack_to_cnt[6] $auto$alumacc.cc:485:replace_alu$7955.X[6]
1 1
.names u1.u3.rx_ack_to_cnt[7] $auto$alumacc.cc:485:replace_alu$7955.X[7]
1 1
.names $auto$alumacc.cc:485:replace_alu$7955.X[0] $auto$alumacc.cc:485:replace_alu$7955.Y[0]
1 1
.names u1.u3.tx_data_to_cnt[1] $auto$alumacc.cc:485:replace_alu$7958.X[1]
1 1
.names u1.u3.tx_data_to_cnt[2] $auto$alumacc.cc:485:replace_alu$7958.X[2]
1 1
.names u1.u3.tx_data_to_cnt[3] $auto$alumacc.cc:485:replace_alu$7958.X[3]
1 1
.names u1.u3.tx_data_to_cnt[4] $auto$alumacc.cc:485:replace_alu$7958.X[4]
1 1
.names u1.u3.tx_data_to_cnt[5] $auto$alumacc.cc:485:replace_alu$7958.X[5]
1 1
.names u1.u3.tx_data_to_cnt[6] $auto$alumacc.cc:485:replace_alu$7958.X[6]
1 1
.names u1.u3.tx_data_to_cnt[7] $auto$alumacc.cc:485:replace_alu$7958.X[7]
1 1
.names $auto$alumacc.cc:485:replace_alu$7958.X[0] $auto$alumacc.cc:485:replace_alu$7958.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7967.X[0] $auto$alumacc.cc:485:replace_alu$7967.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7780.BB[0] $auto$alumacc.cc:485:replace_alu$7979.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7985.X[0] $auto$alumacc.cc:485:replace_alu$7985.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$8003.X[0] $auto$alumacc.cc:485:replace_alu$8003.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$8021.X[0] $auto$alumacc.cc:485:replace_alu$8021.Y[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$7684.BB[0] $auto$alumacc.cc:485:replace_alu$8033.Y[0]
1 1
.names $false OpMode_pad_o[0]
1 1
.names u4.u0.dma_req dma_req_o[0]
1 1
.names u4.u1.dma_req dma_req_o[1]
1 1
.names u4.u2.dma_req dma_req_o[2]
1 1
.names u4.u3.dma_req dma_req_o[3]
1 1
.names $false dma_req_o[4]
1 1
.names $false dma_req_o[5]
1 1
.names $false dma_req_o[6]
1 1
.names $false dma_req_o[7]
1 1
.names $false dma_req_o[8]
1 1
.names $false dma_req_o[9]
1 1
.names $false dma_req_o[10]
1 1
.names $false dma_req_o[11]
1 1
.names $false dma_req_o[12]
1 1
.names $false dma_req_o[13]
1 1
.names $false dma_req_o[14]
1 1
.names $false dma_req_o[15]
1 1
.names rst_i phy_rst_pad_o
1 1
.names $true sram_re_o
1 1
.names $false u1.csr[14]
1 1
.names u1.u3.sml_ok u1.csr[16]
1 1
.names u1.u3.lrg_ok u1.csr[17]
1 1
.names u1.ep_sel[0] u1.frame_no[7]
1 1
.names u1.ep_sel[1] u1.frame_no[8]
1 1
.names u1.ep_sel[2] u1.frame_no[9]
1 1
.names u1.ep_sel[3] u1.frame_no[10]
1 1
.names $false u1.frm_nat[12]
1 1
.names $false u1.frm_nat[13]
1 1
.names $false u1.frm_nat[14]
1 1
.names $false u1.frm_nat[15]
1 1
.names u1.frame_no_r[0] u1.frm_nat[16]
1 1
.names u1.frame_no_r[1] u1.frm_nat[17]
1 1
.names u1.frame_no_r[2] u1.frm_nat[18]
1 1
.names u1.frame_no_r[3] u1.frm_nat[19]
1 1
.names u1.frame_no_r[4] u1.frm_nat[20]
1 1
.names u1.frame_no_r[5] u1.frm_nat[21]
1 1
.names u1.frame_no_r[6] u1.frm_nat[22]
1 1
.names u1.frame_no_r[7] u1.frm_nat[23]
1 1
.names u1.frame_no_r[8] u1.frm_nat[24]
1 1
.names u1.frame_no_r[9] u1.frm_nat[25]
1 1
.names u1.frame_no_r[10] u1.frm_nat[26]
1 1
.names $false u1.frm_nat[27]
1 1
.names $false u1.size[11]
1 1
.names $false u1.size[12]
1 1
.names $false u1.size[13]
1 1
.names u1.u0.crc16_out[10] u1.u0.crc16_sum[2]
1 1
.names u1.u0.crc16_out[11] u1.u0.crc16_sum[3]
1 1
.names u1.u0.crc16_out[12] u1.u0.crc16_sum[4]
1 1
.names u1.u0.crc16_out[13] u1.u0.crc16_sum[5]
1 1
.names u1.u0.crc16_out[14] u1.u0.crc16_sum[6]
1 1
.names u1.ep_sel[1] u1.u0.token1[0]
1 1
.names u1.ep_sel[2] u1.u0.token1[1]
1 1
.names u1.ep_sel[3] u1.u0.token1[2]
1 1
.names u1.u1.crc16[2] u1.u1.crc16_next[10]
1 1
.names u1.u1.crc16[3] u1.u1.crc16_next[11]
1 1
.names u1.u1.crc16[4] u1.u1.crc16_next[12]
1 1
.names u1.u1.crc16[5] u1.u1.crc16_next[13]
1 1
.names u1.u1.crc16[6] u1.u1.crc16_next[14]
1 1
.names u1.u3.uc_stat_set_d u1.u3.state[1]
1 1
.names u4.u0.ots_stop u4.ep0_csr[13]
1 1
.names $false u4.ep0_csr[14]
1 1
.names u4.u0.dma_en u4.ep0_csr[15]
1 1
.names u4.u1.ots_stop u4.ep1_csr[13]
1 1
.names $false u4.ep1_csr[14]
1 1
.names u4.u1.dma_en u4.ep1_csr[15]
1 1
.names u4.u2.ots_stop u4.ep2_csr[13]
1 1
.names $false u4.ep2_csr[14]
1 1
.names u4.u2.dma_en u4.ep2_csr[15]
1 1
.names u4.u3.ots_stop u4.ep3_csr[13]
1 1
.names $false u4.ep3_csr[14]
1 1
.names u4.u3.dma_en u4.ep3_csr[15]
1 1
.names $false u4.int_srca[4]
1 1
.names $false u4.int_srca[5]
1 1
.names $false u4.int_srca[6]
1 1
.names $false u4.int_srca[7]
1 1
.names $false u4.int_srca[8]
1 1
.names $false u4.int_srca[9]
1 1
.names $false u4.int_srca[10]
1 1
.names $false u4.int_srca[11]
1 1
.names $false u4.int_srca[12]
1 1
.names $false u4.int_srca[13]
1 1
.names $false u4.int_srca[14]
1 1
.names $false u4.int_srca[15]
1 1
.names $false u4.u0.int[7]
1 1
.names $false u4.u0.int[8]
1 1
.names $false u4.u0.int[9]
1 1
.names $false u4.u0.int[10]
1 1
.names $false u4.u0.int[11]
1 1
.names $false u4.u0.int[12]
1 1
.names $false u4.u0.int[13]
1 1
.names $false u4.u0.int[14]
1 1
.names $false u4.u0.int[15]
1 1
.names u4.u0.ienb[0] u4.u0.int[16]
1 1
.names u4.u0.ienb[1] u4.u0.int[17]
1 1
.names u4.u0.ienb[2] u4.u0.int[18]
1 1
.names u4.u0.ienb[3] u4.u0.int[19]
1 1
.names u4.u0.ienb[4] u4.u0.int[20]
1 1
.names u4.u0.ienb[5] u4.u0.int[21]
1 1
.names $false u4.u0.int[22]
1 1
.names $false u4.u0.int[23]
1 1
.names u4.u0.iena[0] u4.u0.int[24]
1 1
.names u4.u0.iena[1] u4.u0.int[25]
1 1
.names u4.u0.iena[2] u4.u0.int[26]
1 1
.names u4.u0.iena[3] u4.u0.int[27]
1 1
.names u4.u0.iena[4] u4.u0.int[28]
1 1
.names u4.u0.iena[5] u4.u0.int[29]
1 1
.names $false u4.u0.int[30]
1 1
.names $false u4.u0.int[31]
1 1
.names $false u4.u1.int[7]
1 1
.names $false u4.u1.int[8]
1 1
.names $false u4.u1.int[9]
1 1
.names $false u4.u1.int[10]
1 1
.names $false u4.u1.int[11]
1 1
.names $false u4.u1.int[12]
1 1
.names $false u4.u1.int[13]
1 1
.names $false u4.u1.int[14]
1 1
.names $false u4.u1.int[15]
1 1
.names u4.u1.ienb[0] u4.u1.int[16]
1 1
.names u4.u1.ienb[1] u4.u1.int[17]
1 1
.names u4.u1.ienb[2] u4.u1.int[18]
1 1
.names u4.u1.ienb[3] u4.u1.int[19]
1 1
.names u4.u1.ienb[4] u4.u1.int[20]
1 1
.names u4.u1.ienb[5] u4.u1.int[21]
1 1
.names $false u4.u1.int[22]
1 1
.names $false u4.u1.int[23]
1 1
.names u4.u1.iena[0] u4.u1.int[24]
1 1
.names u4.u1.iena[1] u4.u1.int[25]
1 1
.names u4.u1.iena[2] u4.u1.int[26]
1 1
.names u4.u1.iena[3] u4.u1.int[27]
1 1
.names u4.u1.iena[4] u4.u1.int[28]
1 1
.names u4.u1.iena[5] u4.u1.int[29]
1 1
.names $false u4.u1.int[30]
1 1
.names $false u4.u1.int[31]
1 1
.names $false u4.u2.int[7]
1 1
.names $false u4.u2.int[8]
1 1
.names $false u4.u2.int[9]
1 1
.names $false u4.u2.int[10]
1 1
.names $false u4.u2.int[11]
1 1
.names $false u4.u2.int[12]
1 1
.names $false u4.u2.int[13]
1 1
.names $false u4.u2.int[14]
1 1
.names $false u4.u2.int[15]
1 1
.names u4.u2.ienb[0] u4.u2.int[16]
1 1
.names u4.u2.ienb[1] u4.u2.int[17]
1 1
.names u4.u2.ienb[2] u4.u2.int[18]
1 1
.names u4.u2.ienb[3] u4.u2.int[19]
1 1
.names u4.u2.ienb[4] u4.u2.int[20]
1 1
.names u4.u2.ienb[5] u4.u2.int[21]
1 1
.names $false u4.u2.int[22]
1 1
.names $false u4.u2.int[23]
1 1
.names u4.u2.iena[0] u4.u2.int[24]
1 1
.names u4.u2.iena[1] u4.u2.int[25]
1 1
.names u4.u2.iena[2] u4.u2.int[26]
1 1
.names u4.u2.iena[3] u4.u2.int[27]
1 1
.names u4.u2.iena[4] u4.u2.int[28]
1 1
.names u4.u2.iena[5] u4.u2.int[29]
1 1
.names $false u4.u2.int[30]
1 1
.names $false u4.u2.int[31]
1 1
.names $false u4.u3.int[7]
1 1
.names $false u4.u3.int[8]
1 1
.names $false u4.u3.int[9]
1 1
.names $false u4.u3.int[10]
1 1
.names $false u4.u3.int[11]
1 1
.names $false u4.u3.int[12]
1 1
.names $false u4.u3.int[13]
1 1
.names $false u4.u3.int[14]
1 1
.names $false u4.u3.int[15]
1 1
.names u4.u3.ienb[0] u4.u3.int[16]
1 1
.names u4.u3.ienb[1] u4.u3.int[17]
1 1
.names u4.u3.ienb[2] u4.u3.int[18]
1 1
.names u4.u3.ienb[3] u4.u3.int[19]
1 1
.names u4.u3.ienb[4] u4.u3.int[20]
1 1
.names u4.u3.ienb[5] u4.u3.int[21]
1 1
.names $false u4.u3.int[22]
1 1
.names $false u4.u3.int[23]
1 1
.names u4.u3.iena[0] u4.u3.int[24]
1 1
.names u4.u3.iena[1] u4.u3.int[25]
1 1
.names u4.u3.iena[2] u4.u3.int[26]
1 1
.names u4.u3.iena[3] u4.u3.int[27]
1 1
.names u4.u3.iena[4] u4.u3.int[28]
1 1
.names u4.u3.iena[5] u4.u3.int[29]
1 1
.names $false u4.u3.int[30]
1 1
.names $false u4.u3.int[31]
1 1
.end
