m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA/Quartus/Projects/DAI_ZUO/IIR/simulation/modelsim
T_opt
Z1 !s110 1683607747
VVNje2;PDYUaSS6KP=kYz[2
04 6 4 work top_tb fast 0
=1-90de8036e624-6459d0c3-2ad-1e4c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vclock_divider
R1
!i10b 1
!s100 igaO1UW]K8Pee0U]F5`d[0
I_oW9Uk5Q[87D?Qc6=CShf2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1683388353
8E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/clock_divider.v
FE:/FPGA/Quartus/Projects/DAI_ZUO/IIR/clock_divider.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1683607747.000000
!s107 E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/Quartus/Projects/DAI_ZUO/IIR|E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/clock_divider.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+E:/FPGA/Quartus/Projects/DAI_ZUO/IIR -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vIIR
R1
!i10b 1
!s100 iEP243AC4[HW:UGDE_Z0F0
InbjD=QRDX2Z]@_fz:DG6e3
R3
R0
w1683389673
8E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/IIR.v
FE:/FPGA/Quartus/Projects/DAI_ZUO/IIR/IIR.v
L0 3
R4
r1
!s85 0
31
R5
!s107 E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/IIR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/Quartus/Projects/DAI_ZUO/IIR|E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/IIR.v|
!i113 0
R6
R7
R2
n@i@i@r
vtop
R1
!i10b 1
!s100 H:91mZMb@TeGf5fm2D1:=2
In`=0QGGGgKYV@IKmkKNnV0
R3
R0
w1683389648
8E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top.v
FE:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top.v
L0 3
R4
r1
!s85 0
31
R5
!s107 E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/Quartus/Projects/DAI_ZUO/IIR|E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top.v|
!i113 0
R6
R7
R2
vtop_tb
R1
!i10b 1
!s100 7ZZlSz><GRQAB=YSEz4RJ0
ID_4dM_JLdbE:]PB^TT<C;2
R3
R0
w1683607665
8E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top_tb.v
FE:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top_tb.v
L0 2
R4
r1
!s85 0
31
R5
!s107 E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA/Quartus/Projects/DAI_ZUO/IIR|E:/FPGA/Quartus/Projects/DAI_ZUO/IIR/top_tb.v|
!i113 0
R6
R7
R2
