// BMM LOC annotation file.
//
// Release 10.1i - Data2MEM K.39, build 1.5.7 Nov 8, 2007
// Copyright (c) 1995-2014 Xilinx, Inc.  All rights reserved.
//
// Created on 03/29/14 10:27 am
//


///////////////////////////////////////////////////////////////////////////////
//
// Unnamed 405 PPC processor, ID 0, memory map.
//
///////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////
//
// Address space 'RAM_A' 0x00000000:0x00003FFF (16 KB).
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_SPACE RAM_A RAMB16 [0x00000000:0x00003FFF]
    BUS_BLOCK
        RAM_A/Mram_BRAM8 [7:7] LOC = X0Y3;
        RAM_A/Mram_BRAM7 [6:6] LOC = X0Y2;
        RAM_A/Mram_BRAM6 [5:5] LOC = X0Y1;
        RAM_A/Mram_BRAM5 [4:4] LOC = X0Y0;
        RAM_A/Mram_BRAM4 [3:3] LOC = X1Y3;
        RAM_A/Mram_BRAM3 [2:2] LOC = X1Y2;
        RAM_A/Mram_BRAM2 [1:1] LOC = X1Y1;
        RAM_A/Mram_BRAM1 [0:0] LOC = X1Y0;
    END_BUS_BLOCK;
END_ADDRESS_SPACE;


///////////////////////////////////////////////////////////////////////////////
//
// Address space 'RAM_B' 0x00004000:0x00005FFF (8 KB).
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_SPACE RAM_B RAMB16 [0x00004000:0x00005FFF]
    BUS_BLOCK
        RAM_B/Mram_BRAM4 [7:6] LOC = X0Y7;
        RAM_B/Mram_BRAM3 [5:4] LOC = X0Y6;
        RAM_B/Mram_BRAM2 [3:2] LOC = X1Y7;
        RAM_B/Mram_BRAM1 [1:0] LOC = X1Y6;
    END_BUS_BLOCK;
END_ADDRESS_SPACE;


///////////////////////////////////////////////////////////////////////////////
//
// Address space 'ROM' 0x0000F800:0x0000FFFF (2 KB).
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_SPACE ROM RAMB16 [0x0000F800:0x0000FFFF]
    BUS_BLOCK
        ROM/Mram_BRAM [7:0] LOC = X0Y5;
    END_BUS_BLOCK;
END_ADDRESS_SPACE;

