# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:06 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:04:08 on Oct 13,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:08 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:04:08 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/two_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:08 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/two_mux.sv 
# -- Compiling module two_mux
# 
# Top level modules:
# 	two_mux
# End time: 15:04:08 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:09 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:04:09 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:09 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:04:09 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/buffermux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:09 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/buffermux.sv 
# -- Compiling module buffers
# 
# Top level modules:
# 	buffers
# End time: 15:04:10 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/16bitreg.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:10 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/16bitreg.sv 
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# End time: 15:04:10 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/register_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:10 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/register_1.sv 
# -- Compiling module register_1
# 
# Top level modules:
# 	register_1
# End time: 15:04:10 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/mux_8.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:10 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/mux_8.sv 
# -- Compiling module mux_8
# 
# Top level modules:
# 	mux_8
# End time: 15:04:11 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/logic2.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:11 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/logic2.sv 
# -- Compiling module logic2
# 
# Top level modules:
# 	logic2
# End time: 15:04:12 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/logic1.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:12 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/logic1.sv 
# -- Compiling module logic1
# 
# Top level modules:
# 	logic1
# End time: 15:04:12 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:12 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:04:13 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/ALUK.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:13 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/ALUK.sv 
# -- Compiling module ALUK
# 
# Top level modules:
# 	ALUK
# End time: 15:04:13 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/4to1mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:13 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/4to1mux.sv 
# -- Compiling module four_mux
# 
# Top level modules:
# 	four_mux
# End time: 15:04:13 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/mux_3.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:13 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/mux_3.sv 
# -- Compiling module mux_3
# 
# Top level modules:
# 	mux_3
# End time: 15:04:14 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:14 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/test_memory.sv 
# -- Compiling package SLC3_2
# -- Compiling package test_memory_sv_unit
# -- Importing package SLC3_2
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:04:15 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/Reg_File.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:15 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/Reg_File.sv 
# -- Compiling module Reg_File
# 
# Top level modules:
# 	Reg_File
# End time: 15:04:16 on Oct 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:16 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:04:16 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:17 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:04:17 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+I:/LAB_6 {I:/LAB_6/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:04:17 on Oct 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+I:/LAB_6" I:/LAB_6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:04:17 on Oct 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:04:18 on Oct 13,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.datapath
# Loading work.reg16
# Loading work.four_mux
# Loading work.buffers
# Loading work.two_mux
# Loading work.logic1
# Loading work.register_1
# Loading work.logic2
# Loading work.mux_3
# Loading work.Reg_File
# Loading work.mux_8
# Loading work.ALUK
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.tristate
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: jhutter2  Hostname: ECEB-3022-11  ProcessID: 7992
# 
#           Attempting to use alternate WLF file "./wlftjr2yyh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjr2yyh
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# End time: 15:57:50 on Oct 13,2016, Elapsed time: 0:53:32
# Errors: 0, Warnings: 2
