                         Lattice Mapping Report File
Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Thu Nov 21 21:47:58 2024

Design Information
------------------

Command line:   map -i fpga_poc_impl_1_syn.udb -pdc
     Z:/senior_design/perceptron_v1/fpga_poc/pins.pdc -o fpga_poc_impl_1_map.udb
     -mp fpga_poc_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 172 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           264 out of  5280 (5%)
      Number of logic LUT4s:             136
      Number of inserted feedthru LUT4s:  68
      Number of ripple logic:             30 (60 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 142 loads, 142 rising, 0 falling (Driver: Pin clk_I_0/Q)
      Net clk_12MHz_c: 5 loads, 5 rising, 0 falling (Driver: Port clk_12MHz)
   Number of Clock Enables:  2
      Net perceptron.count_0__N_176: 26 loads, 26 SLICEs
      Net perceptron_output_0__N_16: 16 loads, 16 SLICEs
   Number of LSRs:  7
      Net rst: 42 loads, 42 SLICEs
      Net clkcount_0__N_30: 4 loads, 4 SLICEs
      Pin image_address[0]: 1 loads, 1 SLICEs (Net: image_address_c_0)
      Net rst_N_181: 1 loads, 1 SLICEs
      Net rom_bytes_10__3__N_61: 1 loads, 1 SLICEs
      Net rom_bytes_10__5__N_58: 1 loads, 1 SLICEs
      Net memory.rom_bytes_11__0__N_68: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net image_address_c_0: 48 loads
      Net image_address_c_2: 47 loads
      Net image_address_c_1: 46 loads
      Net perceptron.count[0]: 45 loads
      Net rst: 44 loads
      Net perceptron.count[1]: 34 loads
      Net perceptron.count_0__N_176: 26 loads
      Net perceptron.count[2]: 21 loads
      Net perceptron.count[3]: 20 loads
      Net perceptron_output_0__N_16: 16 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| image_address[0]    | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| image_address[1]    | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| image_address[2]    | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_12MHz           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction_bit      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[0]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[1]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[2]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[3]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[4]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[5]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| prediction[6]       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+




                                    Page 2





ASIC Components
---------------

Instance Name: perceptron/mult_7
         Type: DSP

Constraint Summary
------------------

   Total number of constraints: 12
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 61 MB










































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
