Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  5 15:25:22 2022
| Host         : DESKTOP-D9K0H0A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_QB_wrapper_control_sets_placed.rpt
| Design       : design_QB_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |              11 |            2 |
| No           | Yes                   | No                     |             110 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             190 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                              Enable Signal                              |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         | design_QB_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                       |                2 |              4 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_1/event_cycle_cnt[3]_i_1_n_0    | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                1 |              4 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt[3]_i_1__0_n_0 | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                1 |              4 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                          | design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                 |                1 |              6 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_0/timer[16]_i_1__0_n_0          | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                4 |             10 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_1/timer[18]_i_1__1_n_0          | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                4 |             12 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_2/timer[18]_i_1__2_n_0          | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                4 |             12 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         | design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/h_counter[0]_i_1_n_0 |                4 |             16 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/v_sync_trig_reg_n_0    | design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/v_counter[0]_i_1_n_0 |                4 |             16 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         | design_QB_i/proc_sys_reset_0/U0/peripheral_reset[0]                   |                9 |             19 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_1/event_trig                    | design_QB_i/PL_top_level_0/U0/debouncer_1/timer[31]_i_1__0_n_0        |                6 |             20 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_2/event_trig                    | design_QB_i/PL_top_level_0/U0/debouncer_2/timer[31]_i_1__1_n_0        |                8 |             20 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/debouncer_0/timer[31]_i_2_n_0             | design_QB_i/PL_top_level_0/U0/debouncer_0/timer[31]_i_1_n_0           |                9 |             22 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         |                                                                       |                8 |             26 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         | design_QB_i/PL_top_level_0/U0/blinky_0/PWM_presc_cnt[0]_i_1_n_0       |                8 |             32 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/blinky_0/PWM_cnt_en                       | design_QB_i/PL_top_level_0/U0/blinky_0/PWM_cnt[0]_i_1_n_0             |                8 |             32 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 | design_QB_i/PL_top_level_0/U0/blinky_0/timer_over_reg_n_0               | design_QB_i/PL_top_level_0/U0/reset_int                               |               14 |             32 |
|  design_QB_i/processing_system7_0/inst/FCLK_CLK0 |                                                                         | design_QB_i/PL_top_level_0/U0/reset_int                               |               18 |             50 |
+--------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


