# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 6.4e-05 512 0.028 1400 196608 31.9029 8.29578 145.32 258.659 444.427 444.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 6.4e-05 512 0.028 1400 193536 32.3939 8.34384 172.292 260.01 473.294 473.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 6.4e-05 512 0.028 1400 194560 32.5224 8.37002 178.852 261.392 481.392 481.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 6.4e-05 512 0.028 1400 184320 32.3707 8.1816 159.408 255.934 456.15 456.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 6.4e-05 512 0.028 1400 192000 32.1358 8.30131 166.55 257.993 465.226 465.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 6.4e-05 512 0.028 1400 186368 33.0353 8.3361 167.088 259.856 468.567 468.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 6.4e-05 512 0.028 1400 184320 32.8519 8.2903 165.116 257.743 464.249 464.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 6.4e-05 512 0.028 1400 180224 32.2119 8.07936 156.596 253.148 450.283 450.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 6.4e-05 512 0.028 1400 172032 31.9566 7.93069 151.906 247.487 439.522 439.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 6.4e-05 512 0.028 1400 179200 33.3651 8.29814 168.91 258.032 468.853 469.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 6.4e-05 512 0.028 1400 163840 31.5772 7.73309 181.302 242.064 462.925 463.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 6.4e-05 512 0.028 1410 196608 32.2968 8.36147 149.279 261.179 451.367 451.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 6.4e-05 512 0.028 1410 194560 32.5996 8.37523 148.462 261.141 450.829 451.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 6.4e-05 512 0.028 1410 190464 32.6739 8.32922 144.821 259.966 446.044 446.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 6.4e-05 512 0.028 1410 193536 32.4148 8.33126 150.245 259.998 451.239 451.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 6.4e-05 512 0.028 1410 188416 32.6374 8.30054 146.255 258.597 446.033 446.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 6.4e-05 512 0.028 1410 193536 32.365 8.33869 175.317 260.009 476.285 476.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 6.4e-05 512 0.028 1410 194560 32.5294 8.36822 171.744 261.388 474.275 474.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 6.4e-05 512 0.028 1410 184320 32.3532 8.17773 174.931 255.728 471.435 471.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 6.4e-05 512 0.028 1410 192000 32.123 8.30198 181.312 257.969 479.954 480.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 6.4e-05 512 0.028 1410 186368 33.0403 8.33286 176.579 260.071 478.269 478.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 6.4e-05 512 0.028 1410 184320 32.8608 8.29645 172.456 257.806 471.672 471.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 6.4e-05 512 0.028 1410 180224 32.2087 8.07936 161.139 253.008 454.682 454.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 6.4e-05 512 0.028 1410 172032 31.9492 7.93296 180.187 247.51 467.821 467.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 6.4e-05 512 0.028 1410 179200 33.3512 8.30054 190.218 257.858 489.973 490.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 6.4e-05 512 0.028 1410 163840 31.6027 7.72838 160.648 242.066 442.289 442.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 6.4e-05 512 0.028 1400 196608 32.3096 8.35366 139.367 261.354 441.629 441.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 6.4e-05 512 0.028 1400 194560 32.5887 8.38605 156.195 261.37 458.789 458.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 6.4e-05 512 0.028 1400 196608 32.0565 8.32755 147.364 259.817 447.815 448.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 6.4e-05 512 0.028 1400 193536 32.3804 8.3336 148.388 259.776 449.125 449.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 6.4e-05 512 0.028 1400 188416 32.6294 8.29427 138.632 258.372 438.176 438.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 6.4e-05 512 0.028 1400 193536 32.3622 8.33907 184.003 259.757 484.705 484.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 6.4e-05 512 0.028 1400 184320 33.2408 8.33536 123.732 259.84 425.395 425.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 6.4e-05 512 0.028 1400 194560 32.5076 8.37136 178.558 261.36 481.046 481.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 6.4e-05 512 0.028 1400 184320 33.4805 8.36675 120.911 261.228 424.232 424.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 6.4e-05 512 0.028 1400 184320 32.357 8.18381 158.758 255.729 455.271 455.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 6.4e-05 512 0.028 1400 172032 31.9672 7.92979 107.772 247.546 395.457 395.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 6.4e-05 512 0.028 1400 192000 32.1326 8.30326 172.773 257.945 471.402 471.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 6.4e-05 512 0.028 1400 179200 33.3498 8.29738 114.033 257.816 413.746 413.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 6.4e-05 512 0.028 1400 186368 33.0303 8.33741 214.351 260.039 516.014 516.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 6.4e-05 512 0.028 1400 172032 32.4178 8.00909 131.555 250.445 422.672 422.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 6.4e-05 512 0.028 1400 184320 32.8521 8.2983 203.835 258.01 503.242 503.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 6.4e-05 512 0.028 1400 153600 33.6745 7.94371 115.21 247.579 404.66 404.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 6.4e-05 512 0.028 1400 180224 32.2173 8.08346 193.936 252.924 487.414 487.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 6.4e-05 512 0.028 1400 163840 31.5792 7.72477 119.691 242.063 401.303 401.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 6.4e-05 512 0.028 1400 172032 31.9527 7.93974 161.116 247.72 448.973 449.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 6.4e-05 512 0.028 1400 147456 30.9546 7.40403 98.0725 231.362 368.046 368.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 6.4e-05 512 0.028 1400 179200 33.3724 8.29853 175.485 258.069 475.492 475.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 6.4e-05 512 0.028 1400 153600 32.4667 7.70458 109.659 240.994 391.065 391.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 6.4e-05 512 0.028 1416 200704 31.9406 8.35619 142.455 261.325 444.327 444.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 6.4e-05 512 0.028 1416 199680 32.0918 8.38851 151.061 261.144 452.939 453.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 6.4e-05 512 0.028 1416 196608 32.0452 8.32861 147.496 259.78 447.893 448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 6.4e-05 512 0.028 1416 184320 32.3569 8.1905 91.5716 255.812 388.177 388.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 6.4e-05 512 0.028 1416 193536 32.3647 8.33744 167.849 259.96 468.762 468.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 6.4e-05 512 0.028 1416 186368 33.054 8.33142 104.318 260.012 405.963 406.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 6.4e-05 512 0.028 1416 196608 31.8666 8.29658 157.933 258.456 456.806 456.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 6.4e-05 512 0.028 1416 180224 32.2117 8.07987 95.6985 252.969 389.214 389.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 6.4e-05 512 0.028 1416 193536 32.3642 8.34378 178.321 259.983 479.257 479.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 6.4e-05 512 0.028 1416 184320 33.2559 8.33536 121.178 260.058 423.073 423.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 6.4e-05 512 0.028 1416 194560 32.525 8.37085 170.411 261.389 472.946 473.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 6.4e-05 512 0.028 1416 184320 33.4946 8.35821 116.202 261.447 419.747 419.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 6.4e-05 512 0.028 1416 184320 32.3498 8.18106 206.844 255.872 503.495 503.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 6.4e-05 512 0.028 1416 172032 31.9549 7.93603 128.037 247.511 415.685 415.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 6.4e-05 512 0.028 1416 192000 32.1267 8.29997 212.789 257.685 511.145 511.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 6.4e-05 512 0.028 1416 179200 33.3472 8.30384 135.022 258.011 434.927 435.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 6.4e-05 512 0.028 1416 186368 33.0231 8.33408 202.269 260.065 503.938 504.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 6.4e-05 512 0.028 1416 172032 32.4237 8.00973 124.135 250.492 415.3 415.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 6.4e-05 512 0.028 1416 184320 32.8572 8.29955 192.721 257.804 491.931 492.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 6.4e-05 512 0.028 1416 153600 33.6757 7.94189 108.675 247.789 398.323 398.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 6.4e-05 512 0.028 1416 180224 32.2037 8.07565 180.433 253 473.971 474.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 6.4e-05 512 0.028 1416 163840 31.5732 7.72246 115.14 242.239 396.918 397.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 6.4e-05 512 0.028 1400 192512 32.7467 8.35584 153.441 261.361 456.152 456.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 6.4e-05 512 0.028 1400 194560 32.5891 8.38646 140.02 261.143 442.381 442.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 6.4e-05 512 0.028 1400 194560 32.5428 8.37286 91.298 261.207 393.675 393.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 6.4e-05 512 0.028 1400 190464 32.649 8.32083 146.083 259.814 447.117 447.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 6.4e-05 512 0.028 1400 184320 32.3677 8.18358 93.0071 255.73 389.536 389.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 6.4e-05 512 0.028 1400 186368 33.0762 8.3415 153.693 259.74 455.09 455.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 6.4e-05 512 0.028 1400 186368 33.0487 8.32912 99.2437 259.812 400.681 400.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 6.4e-05 512 0.028 1400 188416 32.6177 8.30086 156.276 258.665 456.108 456.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 6.4e-05 512 0.028 1400 180224 32.21 8.08093 99.1003 253.338 392.97 393.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 6.4e-05 512 0.028 1400 184320 33.2783 8.34192 168.066 260.008 469.935 470.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 6.4e-05 512 0.028 1400 184320 33.2396 8.33453 122.188 259.811 423.825 423.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 6.4e-05 512 0.028 1400 194560 32.5179 8.36842 171.59 261.422 474.149 474.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 6.4e-05 512 0.028 1400 184320 33.499 8.35789 115.606 261.264 418.974 419.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 6.4e-05 512 0.028 1400 184320 32.3612 8.1857 201.468 255.937 498.2 498.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 6.4e-05 512 0.028 1400 172032 31.9509 7.9319 125.839 247.521 413.49 413.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 6.4e-05 512 0.028 1400 179200 33.3286 8.3088 195.092 257.999 494.982 495.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 6.4e-05 512 0.028 1400 179200 33.3653 8.29782 131.956 257.982 431.843 432.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 6.4e-05 512 0.028 1400 186368 33.0476 8.3329 195.111 260.062 496.8 496.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 6.4e-05 512 0.028 1400 172032 32.4198 8.00768 119.277 250.469 410.424 410.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 6.4e-05 512 0.028 1400 184320 32.8473 8.29053 186.004 257.956 485.341 485.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 6.4e-05 512 0.028 1400 153600 33.6954 7.9401 106.846 247.784 396.518 396.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 6.4e-05 512 0.028 1400 180224 32.2124 8.07219 176.075 253.179 469.781 469.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 6.4e-05 512 0.028 1400 163840 31.579 7.72659 113.1 242.298 394.958 395.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 6.4e-05 512 0.028 1408 192512 32.746 8.36579 135.985 261.387 438.736 438.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 6.4e-05 512 0.028 1408 188416 32.6311 8.29478 86.6154 258.631 386.428 386.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 6.4e-05 512 0.028 1408 194560 32.6014 8.37722 141.145 261.142 443.511 443.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 6.4e-05 512 0.028 1408 194560 32.5255 8.36502 92.1883 261.418 394.74 394.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 6.4e-05 512 0.028 1408 190464 32.6521 8.32922 149.273 259.771 450.281 450.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 6.4e-05 512 0.028 1408 184320 32.3755 8.19126 95.3167 255.693 391.837 392.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 6.4e-05 512 0.028 1408 193536 32.3575 8.3359 148.665 259.784 449.393 449.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 6.4e-05 512 0.028 1408 186368 33.0364 8.32534 93.8773 260.037 395.521 395.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 6.4e-05 512 0.028 1408 193536 32.3674 8.34842 82.1917 259.859 383.01 383.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 6.4e-05 512 0.028 1408 188416 32.6117 8.2985 142.313 258.604 442.07 442.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 6.4e-05 512 0.028 1408 180224 32.2186 8.07117 90.5573 252.898 383.989 384.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 6.4e-05 512 0.028 1408 172032 31.9608 7.92902 72.8626 247.518 360.518 360.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 6.4e-05 512 0.028 1408 193536 32.3652 8.34355 214.995 259.731 515.68 515.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 6.4e-05 512 0.028 1408 184320 33.2417 8.33539 135.13 260.064 437.017 437.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 6.4e-05 512 0.028 1408 193536 32.3768 8.35952 119.104 259.844 419.937 420.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 6.4e-05 512 0.028 1408 194560 32.5179 8.3799 205.935 261.213 508.293 508.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 6.4e-05 512 0.028 1408 184320 33.5146 8.35789 130.961 261.174 434.249 434.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 6.4e-05 512 0.028 1408 153600 33.6771 7.9456 93.794 247.509 383.177 383.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 6.4e-05 512 0.028 1408 184320 32.36 8.18336 181.392 255.646 477.825 477.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 6.4e-05 512 0.028 1408 172032 31.9544 7.92701 113.518 247.72 401.367 401.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 6.4e-05 512 0.028 1408 147456 34.2025 7.93293 83.8178 247.818 374.018 374.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 6.4e-05 512 0.028 1408 179200 33.3064 8.41779 178.459 257.988 478.429 478.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 6.4e-05 512 0.028 1408 179200 33.3529 8.30067 123.393 258.063 423.36 423.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 6.4e-05 512 0.028 1408 153600 35.7165 8.31702 90.6704 257.883 392.836 393.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 6.4e-05 512 0.028 1408 186368 33.0497 8.32973 176.67 260.072 478.369 478.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 6.4e-05 512 0.028 1408 172032 32.4205 8.00186 115.868 250.518 407.05 407.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 6.4e-05 512 0.028 1408 172032 34.4887 8.3385 96.9345 260.185 400.195 400.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 6.4e-05 512 0.028 1408 184320 32.8645 8.29555 172.369 257.974 471.749 471.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 6.4e-05 512 0.028 1408 153600 33.6719 7.94218 103.29 247.733 392.88 393.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 6.4e-05 512 0.028 1408 138240 35.1231 7.95459 80.3852 247.812 371.523 371.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 6.4e-05 512 0.028 1408 180224 32.2191 8.07965 168.158 252.971 461.677 461.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 6.4e-05 512 0.028 1408 163840 31.5853 7.72669 107.688 242.101 389.353 389.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 6.4e-05 512 0.028 1408 147456 30.9524 7.39914 89.9911 231.2 359.795 359.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 6.4e-05 512 0.028 1400 188416 33.1276 8.36019 135.952 261.384 439.071 439.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 6.4e-05 512 0.028 1400 180224 33.349 8.29869 85.9254 258.379 386.205 386.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 6.4e-05 512 0.028 1400 189440 33.0489 8.38912 154.796 261.168 457.65 457.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 6.4e-05 512 0.028 1400 184320 33.5398 8.37334 98.7392 261.174 402.073 402.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 6.4e-05 512 0.028 1400 184320 32.8596 8.30262 83.6743 257.808 382.892 383.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 6.4e-05 512 0.028 1400 184320 33.2339 8.33536 139.943 259.996 441.76 441.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 6.4e-05 512 0.028 1400 172032 33.5551 8.18144 86.4869 255.684 384.149 384.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 6.4e-05 512 0.028 1400 184320 33.2363 8.33213 77.8319 259.84 379.492 379.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 6.4e-05 512 0.028 1400 186368 33.0793 8.33901 199.676 260.024 501.363 501.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 6.4e-05 512 0.028 1400 186368 33.0457 8.33622 128.653 259.819 430.105 430.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 6.4e-05 512 0.028 1400 172032 34.5068 8.34704 98.0478 259.808 400.957 401.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 6.4e-05 512 0.028 1400 180224 33.3426 8.29216 178.868 258.63 479.377 479.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 6.4e-05 512 0.028 1400 163840 33.7488 8.07501 105.097 253.149 400.319 400.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 6.4e-05 512 0.028 1400 147456 34.2369 7.93178 76.8387 247.552 366.814 366.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 6.4e-05 512 0.028 1400 184320 33.29 8.34723 189.434 259.727 491.046 491.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 6.4e-05 512 0.028 1400 184320 33.2493 8.33946 126.953 260.057 428.84 429.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 6.4e-05 512 0.028 1400 165888 34.9735 8.35584 99.7634 259.926 403.263 403.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 6.4e-05 512 0.028 1400 147456 34.2215 7.93901 85.3044 247.584 375.3 375.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 6.4e-05 512 0.028 1400 184320 33.519 8.37427 181.595 261.423 485.154 485.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 6.4e-05 512 0.028 1400 184320 33.5183 8.35789 124.444 261.261 427.829 428.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 6.4e-05 512 0.028 1400 153600 33.6854 7.94147 88.8355 247.542 378.248 378.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 6.4e-05 512 0.028 1400 163840 32.7094 7.94006 92.1276 247.601 380.63 380.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 6.4e-05 512 0.028 1400 172032 33.5365 8.17936 157.743 255.691 455.39 455.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 6.4e-05 512 0.028 1400 147456 34.2282 7.93395 97.6221 247.683 387.717 387.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 6.4e-05 512 0.028 1400 147456 34.2111 7.93789 84.7872 247.618 374.801 374.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 6.4e-05 512 0.028 1400 98304 35.7851 7.40342 54.8589 231.204 329.497 329.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 6.4e-05 512 0.028 1400 179200 33.3274 8.30947 170.551 257.971 470.407 470.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 6.4e-05 512 0.028 1400 179200 33.369 8.30054 118.617 258.028 418.555 418.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 6.4e-05 512 0.028 1400 153600 35.6986 8.30858 90.5266 258.104 392.889 393.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 6.4e-05 512 0.028 1400 153600 32.4631 7.70826 81.6732 241.018 363.108 363.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 6.4e-05 512 0.028 1440 192512 32.737 8.36128 153.156 261.358 455.86 456.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 6.4e-05 512 0.028 1440 188416 32.627 8.30154 99.4862 258.451 399.113 399.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 6.4e-05 512 0.028 1440 184320 32.3817 8.18176 79.8637 255.905 376.578 376.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 6.4e-05 512 0.028 1440 194560 32.5776 8.37632 149.991 261.363 452.556 452.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 6.4e-05 512 0.028 1440 194560 32.535 8.36835 99.0673 261.42 401.638 401.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 6.4e-05 512 0.028 1440 184320 32.8679 8.29962 80.3013 257.701 379.423 379.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 6.4e-05 512 0.028 1440 190464 32.6413 8.32323 203.004 259.816 504.038 504.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 6.4e-05 512 0.028 1440 184320 32.3595 8.17971 127.811 255.905 424.495 424.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 6.4e-05 512 0.028 1440 184320 33.2419 8.33734 104.454 259.875 406.157 406.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 6.4e-05 512 0.028 1440 172032 31.9536 7.93091 84.1621 247.697 371.979 372.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 6.4e-05 512 0.028 1440 186368 33.091 8.33293 186.026 260.028 487.723 487.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 6.4e-05 512 0.028 1440 186368 33.0412 8.32688 123.087 259.756 424.462 424.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 6.4e-05 512 0.028 1440 172032 34.4925 8.34707 94.0015 259.863 396.947 397.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 6.4e-05 512 0.028 1440 172032 32.4168 8.00243 84.4161 250.449 375.54 375.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 6.4e-05 512 0.028 1440 188416 32.5971 8.29578 182.682 258.66 482.482 482.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 6.4e-05 512 0.028 1440 180224 32.2006 8.0751 113.145 253.178 406.848 407.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 6.4e-05 512 0.028 1440 172032 31.9655 7.93366 89.5933 247.515 377.253 377.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 6.4e-05 512 0.028 1440 163840 31.5927 7.73184 75.1097 242.262 356.945 357.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 6.4e-05 512 0.028 1440 184320 33.2807 8.3353 177.171 259.769 478.804 478.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 6.4e-05 512 0.028 1440 184320 33.2468 8.4009 125.958 259.881 427.736 427.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 6.4e-05 512 0.028 1440 165888 34.9648 8.34397 95.5714 260.134 399.263 399.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 6.4e-05 512 0.028 1440 147456 34.2158 7.9359 84.8134 247.81 375.013 375.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 6.4e-05 512 0.028 1440 194560 32.5276 8.36797 183.424 261.17 485.735 485.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 6.4e-05 512 0.028 1440 184320 33.4936 8.35584 124.542 261.22 427.861 428.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 6.4e-05 512 0.028 1440 153600 33.6928 7.9401 89.3168 247.779 378.974 379.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 6.4e-05 512 0.028 1440 163840 32.6958 7.9335 87.7065 247.548 376.134 376.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 6.4e-05 512 0.028 1400 188416 33.0991 8.36294 151.607 261.142 454.459 454.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 6.4e-05 512 0.028 1400 180224 33.3535 8.30051 96.0089 258.631 396.537 396.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 6.4e-05 512 0.028 1400 172032 33.5602 8.18995 76.9703 256.047 375.013 375.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 6.4e-05 512 0.028 1400 184320 33.5454 8.38054 138.822 261.184 442.181 442.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 6.4e-05 512 0.028 1400 184320 33.5201 8.37034 91.41 261.165 394.714 394.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 6.4e-05 512 0.028 1400 168960 34.3563 8.29808 70.8599 257.979 371.74 371.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 6.4e-05 512 0.028 1400 184320 33.508 8.35936 67.7634 261.41 371.284 371.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 6.4e-05 512 0.028 1400 184320 33.2398 8.33536 187.588 259.996 489.418 489.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 6.4e-05 512 0.028 1400 172032 33.541 8.18438 112.993 255.874 410.842 411.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 6.4e-05 512 0.028 1400 184320 33.2428 8.33654 98.9731 259.843 400.639 400.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 6.4e-05 512 0.028 1400 147456 34.238 7.93178 69.0857 247.7 359.202 359.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 6.4e-05 512 0.028 1400 186368 33.0956 8.33331 175.207 259.782 476.664 476.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 6.4e-05 512 0.028 1400 186368 33.0643 8.32922 117.278 259.788 418.704 418.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 6.4e-05 512 0.028 1400 172032 34.4789 8.33709 87.7886 260.043 390.892 391.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 6.4e-05 512 0.028 1400 172032 32.4255 8.01382 79.3265 250.491 370.504 370.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 6.4e-05 512 0.028 1400 180224 33.3592 8.30054 169.155 258.632 469.689 469.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 6.4e-05 512 0.028 1400 163840 33.738 8.07315 99.8229 253.173 395.056 395.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 6.4e-05 512 0.028 1400 147456 34.2397 7.9319 77.62 247.521 367.561 367.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 6.4e-05 512 0.028 1400 131072 34.6005 7.73482 60.5516 242.063 345.199 345.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 6.4e-05 512 0.028 1400 184320 33.2879 8.3456 179.826 260.043 481.752 481.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 6.4e-05 512 0.028 1400 184320 33.2409 8.33392 127.834 260.085 429.741 429.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 6.4e-05 512 0.028 1400 165888 34.9781 8.34979 97.6953 259.929 401.199 401.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 6.4e-05 512 0.028 1400 147456 34.2164 7.9321 80.0451 247.579 370.021 370.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 6.4e-05 512 0.028 1400 138240 35.1489 7.95482 72.099 247.628 363.076 363.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 6.4e-05 512 0.028 1400 184320 33.521 8.37165 171.164 261.157 474.468 474.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 6.4e-05 512 0.028 1400 184320 33.4999 8.35645 119.914 261.225 423.243 423.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 6.4e-05 512 0.028 1400 153600 33.6951 7.93978 87.5739 247.755 377.213 377.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 6.4e-05 512 0.028 1400 163840 32.6978 7.93418 85.9653 247.771 374.617 374.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 6.4e-05 512 0.028 1400 153600 32.4506 7.70458 79.087 240.826 360.315 360.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 6.4e-05 512 0.028 1440 184320 33.4713 8.35792 142.349 261.179 445.595 445.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 6.4e-05 512 0.028 1440 180224 33.3554 8.30259 92.5471 258.635 393.084 393.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 6.4e-05 512 0.028 1440 172032 33.5589 8.18426 74.8852 255.696 372.574 372.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 6.4e-05 512 0.028 1440 163840 33.7777 8.07453 61.8378 253.207 357.144 357.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 6.4e-05 512 0.028 1440 184320 33.5437 8.38246 192.888 261.143 496.218 496.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 6.4e-05 512 0.028 1440 184320 33.5121 8.36669 124.746 261.389 428.255 428.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 6.4e-05 512 0.028 1440 168960 34.3533 8.29082 93.9707 257.803 394.667 394.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 6.4e-05 512 0.028 1440 184320 33.4976 8.35933 87.7444 261.413 391.26 391.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 6.4e-05 512 0.028 1440 184320 33.2352 8.32742 176.674 260.023 478.504 478.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 6.4e-05 512 0.028 1440 172032 33.5393 8.17693 111.83 255.931 409.72 409.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 6.4e-05 512 0.028 1440 184320 33.2477 8.33126 96.2751 260.034 398.129 398.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 6.4e-05 512 0.028 1440 147456 34.2513 7.93088 70.2211 247.511 360.159 360.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 6.4e-05 512 0.028 1440 153600 33.688 7.94176 65.9976 247.494 355.364 355.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 6.4e-05 512 0.028 1440 179200 33.8146 8.33331 169.706 259.772 471.873 472.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 6.4e-05 512 0.028 1440 172032 34.4406 8.32909 105.736 259.815 408.565 408.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 6.4e-05 512 0.028 1440 172032 34.4943 8.34637 89.6846 260.052 392.819 392.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 6.4e-05 512 0.028 1440 143360 35.0999 8.00579 67.0968 250.464 360.915 361.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 6.4e-05 512 0.028 1440 143360 33.4496 7.71482 59.6233 243.02 344.055 344.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 6.4e-05 512 0.028 1440 180224 33.3433 8.30285 160.654 258.423 460.97 461.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 6.4e-05 512 0.028 1440 163840 33.7355 8.08182 98.9773 253.149 394.19 394.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 6.4e-05 512 0.028 1440 147456 34.2318 7.93322 75.1322 247.557 365.102 365.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 6.4e-05 512 0.028 1440 131072 34.6107 7.72893 60.0214 242.061 344.671 344.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 6.4e-05 512 0.028 1440 163840 32.7171 7.93789 68.4234 247.597 356.925 357.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 6.4e-05 512 0.028 1408 184320 33.4755 8.36042 136.836 261.389 440.303 440.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 6.4e-05 512 0.028 1408 180224 33.3331 8.2976 87.6203 258.354 387.856 388.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 6.4e-05 512 0.028 1408 172032 33.5619 8.18675 71.1988 255.937 369.128 369.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 6.4e-05 512 0.028 1408 163840 33.7576 8.07427 58.9126 252.969 353.958 354.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 6.4e-05 512 0.028 1408 184320 33.5547 8.38042 180.192 261.382 483.751 483.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 6.4e-05 512 0.028 1408 184320 33.521 8.37427 116.905 261.393 420.441 420.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 6.4e-05 512 0.028 1408 168960 34.3476 8.29792 87.2688 257.767 387.928 388.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 6.4e-05 512 0.028 1408 184320 33.5093 8.35786 83.7196 261.263 387.09 387.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 6.4e-05 512 0.028 1408 179200 33.393 8.30259 73.2203 257.975 373.137 373.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 6.4e-05 512 0.028 1408 178176 33.8323 8.32922 161.029 260.024 463.463 463.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 6.4e-05 512 0.028 1408 172032 33.5516 8.18528 105.415 255.91 403.306 403.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 6.4e-05 512 0.028 1408 165888 34.9218 8.3384 82.0404 260.079 385.626 385.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 6.4e-05 512 0.028 1408 147456 34.2471 7.93302 64.8016 247.548 354.78 354.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 6.4e-05 512 0.028 1408 153600 33.7225 7.9401 60.9821 247.578 350.472 350.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 6.4e-05 512 0.028 1408 179200 33.8034 8.33718 157.588 260.032 460.005 460.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 6.4e-05 512 0.028 1408 172032 34.4382 8.33152 98.5996 259.863 401.477 401.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 6.4e-05 512 0.028 1408 172032 34.488 8.34755 83.1455 260.113 386.339 386.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 6.4e-05 512 0.028 1408 143360 35.1196 8.01075 62.4385 250.323 356.136 356.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 6.4e-05 512 0.028 1408 143360 33.4645 7.72003 57.0673 240.749 339.253 339.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 6.4e-05 512 0.028 1408 180224 33.3419 8.29878 154.091 258.451 454.43 454.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 6.4e-05 512 0.028 1408 163840 33.7457 8.07334 92.6102 252.964 387.643 387.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 6.4e-05 512 0.028 1408 147456 34.2268 7.93328 70.2441 247.722 360.37 360.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 6.4e-05 512 0.028 1408 131072 34.6207 7.72771 57.7029 242.267 342.569 342.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 6.4e-05 512 0.028 1408 163840 32.7172 7.93562 64.4185 247.832 353.153 353.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 6.4e-05 512 0.028 1408 98304 35.7984 7.4023 37.4291 231.172 312.046 312.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 380 6.4e-05 512 0.028 1408 167936 34.9619 8.37037 123.702 261.315 428.596 428.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 6.4e-05 512 0.028 1408 167936 34.9327 8.35994 136.678 261.106 441.321 441.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 6.4e-05 512 0.028 1408 163840 34.851 8.29878 91.7321 258.35 393.485 393.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 6.4e-05 512 0.028 1408 159744 34.6793 8.18016 74.263 255.723 373.091 373.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 6.4e-05 512 0.028 1408 147456 35.2886 8.07754 62.2117 253.206 359.028 359.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 6.4e-05 512 0.028 1408 163840 35.3643 8.35584 62.3145 261.162 367.438 367.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 6.4e-05 512 0.028 1408 147456 34.2817 7.93379 53.1108 247.723 343.295 343.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 6.4e-05 512 0.028 1408 143360 35.1292 8.00531 48.5991 250.282 342.267 342.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 6.4e-05 512 0.028 1408 131072 34.6587 7.724 42.5543 242.298 327.481 327.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 380 6.4e-05 512 0.028 1440 143360 35.1359 8.00768 45.3839 250.317 339.09 339.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 380 6.4e-05 512 0.028 1408 143360 35.148 8.00202 43.4377 250.453 337.294 337.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 380 6.4e-05 512 0.028 1400 143360 33.5165 7.71606 45.236 240.713 327.434 327.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 380 6.4e-05 512 0.028 1440 143360 33.4968 7.71469 45.1568 240.908 327.524 327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 380 6.4e-05 512 0.028 1408 180224 32.2155 8.07731 62.2529 253.199 355.988 356.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 380 6.4e-05 512 0.028 1408 122880 36.5127 7.94147 63.1047 247.701 355.513 355.696
