$version Generated by VerilatedVcd $end
$date Tue Jun 21 11:01:00 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module Core $end
   $var wire  1 # clock $end
   $var wire 32 % pc [31:0] $end
   $var wire  1 $ reset $end
   $scope interface br_info_if_0 $end
    $var wire 32 & branch_addr [31:0] $end
    $var wire  1 ( branch_en $end
    $var wire 32 ' jump_addr [31:0] $end
    $var wire  1 ) jump_en $end
   $upscope $end
   $scope module ifu_0 $end
    $var wire  1 # clk $end
    $var wire 32 % pc [31:0] $end
    $var wire 32 % r_pc [31:0] $end
    $var wire  1 $ rst $end
    $scope interface branch_info $end
     $var wire 32 & branch_addr [31:0] $end
     $var wire  1 ( branch_en $end
     $var wire 32 ' jump_addr [31:0] $end
     $var wire  1 ) jump_en $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
0(
0)
#0
1$
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
