// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv1_lif_top_Matrix_Vector_Activate_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        convInp_dout,
        convInp_num_data_valid,
        convInp_fifo_cap,
        convInp_empty_n,
        convInp_read,
        out_r_din,
        out_r_full_n,
        out_r_write,
        p_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [2:0] convInp_dout;
input  [1:0] convInp_num_data_valid;
input  [1:0] convInp_fifo_cap;
input   convInp_empty_n;
output   convInp_read;
output  [31:0] out_r_din;
input   out_r_full_n;
output   out_r_write;
input  [31:0] p_read;

reg ap_idle;
reg convInp_read;
reg out_r_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln147_fu_1351_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    convInp_blk_n;
wire    ap_block_pp0_stage0;
reg    out_r_blk_n;
reg   [6:0] neust_addr_reg_4271;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] addr_cmp467_fu_1405_p2;
reg   [0:0] addr_cmp467_reg_4277;
reg   [6:0] neust_1_addr_reg_4282;
reg   [6:0] neust_2_addr_reg_4288;
reg   [6:0] neust_3_addr_reg_4294;
reg   [6:0] neust_4_addr_reg_4300;
reg   [6:0] neust_5_addr_reg_4306;
reg   [6:0] neust_6_addr_reg_4312;
reg   [6:0] neust_7_addr_reg_4318;
reg   [6:0] neust_8_addr_reg_4324;
reg   [6:0] neust_9_addr_reg_4330;
reg   [6:0] neust_10_addr_reg_4336;
reg   [6:0] neust_11_addr_reg_4342;
reg   [6:0] neust_12_addr_reg_4348;
reg   [6:0] neust_13_addr_reg_4354;
reg   [6:0] neust_14_addr_reg_4360;
reg   [6:0] neust_15_addr_reg_4366;
reg   [6:0] neust_16_addr_reg_4372;
reg   [6:0] neust_17_addr_reg_4378;
reg   [6:0] neust_18_addr_reg_4384;
reg   [6:0] neust_19_addr_reg_4390;
reg   [6:0] neust_20_addr_reg_4396;
reg   [6:0] neust_21_addr_reg_4402;
reg   [6:0] neust_22_addr_reg_4408;
reg   [6:0] neust_23_addr_reg_4414;
reg   [6:0] neust_24_addr_reg_4420;
reg   [6:0] neust_25_addr_reg_4426;
reg   [6:0] neust_26_addr_reg_4432;
reg   [6:0] neust_27_addr_reg_4438;
reg   [6:0] neust_28_addr_reg_4444;
reg   [6:0] neust_29_addr_reg_4450;
reg   [6:0] neust_30_addr_reg_4456;
reg   [6:0] neust_31_addr_reg_4462;
wire   [0:0] addr_cmp461_fu_1414_p2;
reg   [0:0] addr_cmp461_reg_4468;
wire   [0:0] addr_cmp455_fu_1423_p2;
reg   [0:0] addr_cmp455_reg_4473;
wire   [0:0] addr_cmp449_fu_1432_p2;
reg   [0:0] addr_cmp449_reg_4478;
wire   [0:0] addr_cmp443_fu_1441_p2;
reg   [0:0] addr_cmp443_reg_4483;
wire   [0:0] addr_cmp437_fu_1450_p2;
reg   [0:0] addr_cmp437_reg_4488;
wire   [0:0] addr_cmp431_fu_1459_p2;
reg   [0:0] addr_cmp431_reg_4493;
wire   [0:0] addr_cmp425_fu_1468_p2;
reg   [0:0] addr_cmp425_reg_4498;
wire   [0:0] addr_cmp419_fu_1477_p2;
reg   [0:0] addr_cmp419_reg_4503;
wire   [0:0] addr_cmp413_fu_1486_p2;
reg   [0:0] addr_cmp413_reg_4508;
wire   [0:0] addr_cmp407_fu_1495_p2;
reg   [0:0] addr_cmp407_reg_4513;
wire   [0:0] addr_cmp401_fu_1504_p2;
reg   [0:0] addr_cmp401_reg_4518;
wire   [0:0] addr_cmp395_fu_1513_p2;
reg   [0:0] addr_cmp395_reg_4523;
wire   [0:0] addr_cmp389_fu_1522_p2;
reg   [0:0] addr_cmp389_reg_4528;
wire   [0:0] addr_cmp383_fu_1531_p2;
reg   [0:0] addr_cmp383_reg_4533;
wire   [0:0] addr_cmp377_fu_1540_p2;
reg   [0:0] addr_cmp377_reg_4538;
wire   [0:0] addr_cmp371_fu_1549_p2;
reg   [0:0] addr_cmp371_reg_4543;
wire   [0:0] addr_cmp365_fu_1558_p2;
reg   [0:0] addr_cmp365_reg_4548;
wire   [0:0] addr_cmp359_fu_1567_p2;
reg   [0:0] addr_cmp359_reg_4553;
wire   [0:0] addr_cmp353_fu_1576_p2;
reg   [0:0] addr_cmp353_reg_4558;
wire   [0:0] addr_cmp347_fu_1585_p2;
reg   [0:0] addr_cmp347_reg_4563;
wire   [0:0] addr_cmp341_fu_1594_p2;
reg   [0:0] addr_cmp341_reg_4568;
wire   [0:0] addr_cmp335_fu_1603_p2;
reg   [0:0] addr_cmp335_reg_4573;
wire   [0:0] addr_cmp329_fu_1612_p2;
reg   [0:0] addr_cmp329_reg_4578;
wire   [0:0] addr_cmp323_fu_1621_p2;
reg   [0:0] addr_cmp323_reg_4583;
wire   [0:0] addr_cmp317_fu_1630_p2;
reg   [0:0] addr_cmp317_reg_4588;
wire   [0:0] addr_cmp311_fu_1639_p2;
reg   [0:0] addr_cmp311_reg_4593;
wire   [0:0] addr_cmp305_fu_1648_p2;
reg   [0:0] addr_cmp305_reg_4598;
wire   [0:0] addr_cmp299_fu_1657_p2;
reg   [0:0] addr_cmp299_reg_4603;
wire   [0:0] addr_cmp293_fu_1666_p2;
reg   [0:0] addr_cmp293_reg_4608;
wire   [0:0] addr_cmp287_fu_1675_p2;
reg   [0:0] addr_cmp287_reg_4613;
wire   [0:0] addr_cmp_fu_1684_p2;
reg   [0:0] addr_cmp_reg_4618;
reg    neust_ce0;
reg    neust_we0;
wire   [15:0] neust_d0;
wire   [6:0] neust_address1;
reg    neust_ce1;
wire   [15:0] neust_q1;
reg    neust_1_ce0;
reg    neust_1_we0;
wire   [15:0] neust_1_d0;
wire   [6:0] neust_1_address1;
reg    neust_1_ce1;
wire   [15:0] neust_1_q1;
reg    neust_2_ce0;
reg    neust_2_we0;
wire   [15:0] neust_2_d0;
wire   [6:0] neust_2_address1;
reg    neust_2_ce1;
wire   [15:0] neust_2_q1;
reg    neust_3_ce0;
reg    neust_3_we0;
wire   [15:0] neust_3_d0;
wire   [6:0] neust_3_address1;
reg    neust_3_ce1;
wire   [15:0] neust_3_q1;
reg    neust_4_ce0;
reg    neust_4_we0;
wire   [15:0] neust_4_d0;
wire   [6:0] neust_4_address1;
reg    neust_4_ce1;
wire   [15:0] neust_4_q1;
reg    neust_5_ce0;
reg    neust_5_we0;
wire   [15:0] neust_5_d0;
wire   [6:0] neust_5_address1;
reg    neust_5_ce1;
wire   [15:0] neust_5_q1;
reg    neust_6_ce0;
reg    neust_6_we0;
wire   [15:0] neust_6_d0;
wire   [6:0] neust_6_address1;
reg    neust_6_ce1;
wire   [15:0] neust_6_q1;
reg    neust_7_ce0;
reg    neust_7_we0;
wire   [15:0] neust_7_d0;
wire   [6:0] neust_7_address1;
reg    neust_7_ce1;
wire   [15:0] neust_7_q1;
reg    neust_8_ce0;
reg    neust_8_we0;
wire   [15:0] neust_8_d0;
wire   [6:0] neust_8_address1;
reg    neust_8_ce1;
wire   [15:0] neust_8_q1;
reg    neust_9_ce0;
reg    neust_9_we0;
wire   [15:0] neust_9_d0;
wire   [6:0] neust_9_address1;
reg    neust_9_ce1;
wire   [15:0] neust_9_q1;
reg    neust_10_ce0;
reg    neust_10_we0;
wire   [15:0] neust_10_d0;
wire   [6:0] neust_10_address1;
reg    neust_10_ce1;
wire   [15:0] neust_10_q1;
reg    neust_11_ce0;
reg    neust_11_we0;
wire   [15:0] neust_11_d0;
wire   [6:0] neust_11_address1;
reg    neust_11_ce1;
wire   [15:0] neust_11_q1;
reg    neust_12_ce0;
reg    neust_12_we0;
wire   [15:0] neust_12_d0;
wire   [6:0] neust_12_address1;
reg    neust_12_ce1;
wire   [15:0] neust_12_q1;
reg    neust_13_ce0;
reg    neust_13_we0;
wire   [15:0] neust_13_d0;
wire   [6:0] neust_13_address1;
reg    neust_13_ce1;
wire   [15:0] neust_13_q1;
reg    neust_14_ce0;
reg    neust_14_we0;
wire   [15:0] neust_14_d0;
wire   [6:0] neust_14_address1;
reg    neust_14_ce1;
wire   [15:0] neust_14_q1;
reg    neust_15_ce0;
reg    neust_15_we0;
wire   [15:0] neust_15_d0;
wire   [6:0] neust_15_address1;
reg    neust_15_ce1;
wire   [15:0] neust_15_q1;
reg    neust_16_ce0;
reg    neust_16_we0;
wire   [15:0] neust_16_d0;
wire   [6:0] neust_16_address1;
reg    neust_16_ce1;
wire   [15:0] neust_16_q1;
reg    neust_17_ce0;
reg    neust_17_we0;
wire   [15:0] neust_17_d0;
wire   [6:0] neust_17_address1;
reg    neust_17_ce1;
wire   [15:0] neust_17_q1;
reg    neust_18_ce0;
reg    neust_18_we0;
wire   [15:0] neust_18_d0;
wire   [6:0] neust_18_address1;
reg    neust_18_ce1;
wire   [15:0] neust_18_q1;
reg    neust_19_ce0;
reg    neust_19_we0;
wire   [15:0] neust_19_d0;
wire   [6:0] neust_19_address1;
reg    neust_19_ce1;
wire   [15:0] neust_19_q1;
reg    neust_20_ce0;
reg    neust_20_we0;
wire   [15:0] neust_20_d0;
wire   [6:0] neust_20_address1;
reg    neust_20_ce1;
wire   [15:0] neust_20_q1;
reg    neust_21_ce0;
reg    neust_21_we0;
wire   [15:0] neust_21_d0;
wire   [6:0] neust_21_address1;
reg    neust_21_ce1;
wire   [15:0] neust_21_q1;
reg    neust_22_ce0;
reg    neust_22_we0;
wire   [15:0] neust_22_d0;
wire   [6:0] neust_22_address1;
reg    neust_22_ce1;
wire   [15:0] neust_22_q1;
reg    neust_23_ce0;
reg    neust_23_we0;
wire   [15:0] neust_23_d0;
wire   [6:0] neust_23_address1;
reg    neust_23_ce1;
wire   [15:0] neust_23_q1;
reg    neust_24_ce0;
reg    neust_24_we0;
wire   [15:0] neust_24_d0;
wire   [6:0] neust_24_address1;
reg    neust_24_ce1;
wire   [15:0] neust_24_q1;
reg    neust_25_ce0;
reg    neust_25_we0;
wire   [15:0] neust_25_d0;
wire   [6:0] neust_25_address1;
reg    neust_25_ce1;
wire   [15:0] neust_25_q1;
reg    neust_26_ce0;
reg    neust_26_we0;
wire   [15:0] neust_26_d0;
wire   [6:0] neust_26_address1;
reg    neust_26_ce1;
wire   [15:0] neust_26_q1;
reg    neust_27_ce0;
reg    neust_27_we0;
wire   [15:0] neust_27_d0;
wire   [6:0] neust_27_address1;
reg    neust_27_ce1;
wire   [15:0] neust_27_q1;
reg    neust_28_ce0;
reg    neust_28_we0;
wire   [15:0] neust_28_d0;
wire   [6:0] neust_28_address1;
reg    neust_28_ce1;
wire   [15:0] neust_28_q1;
reg    neust_29_ce0;
reg    neust_29_we0;
wire   [15:0] neust_29_d0;
wire   [6:0] neust_29_address1;
reg    neust_29_ce1;
wire   [15:0] neust_29_q1;
reg    neust_30_ce0;
reg    neust_30_we0;
wire   [15:0] neust_30_d0;
wire   [6:0] neust_30_address1;
reg    neust_30_ce1;
wire   [15:0] neust_30_q1;
reg    neust_31_ce0;
reg    neust_31_we0;
wire   [15:0] neust_31_d0;
wire   [6:0] neust_31_address1;
reg    neust_31_ce1;
wire   [15:0] neust_31_q1;
wire   [63:0] idxprom33_i_fu_1366_p1;
reg   [63:0] reuse_addr_reg464_fu_62;
wire    ap_loop_init;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg464_load;
reg   [15:0] reuse_reg463_fu_66;
wire   [15:0] select_ln204_fu_2862_p3;
reg    ap_loop_init_pp0_iter1_reg;
reg   [15:0] ap_sig_allocacmp_reuse_reg463_load;
reg   [63:0] reuse_addr_reg458_fu_70;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg458_load;
reg   [15:0] reuse_reg457_fu_74;
wire   [15:0] select_ln204_1_fu_2892_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg457_load;
reg   [63:0] reuse_addr_reg452_fu_78;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg452_load;
reg   [15:0] reuse_reg451_fu_82;
wire   [15:0] select_ln204_2_fu_2922_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg451_load;
reg   [63:0] reuse_addr_reg446_fu_86;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg446_load;
reg   [15:0] reuse_reg445_fu_90;
wire   [15:0] select_ln204_3_fu_2952_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg445_load;
reg   [63:0] reuse_addr_reg440_fu_94;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg440_load;
reg   [15:0] reuse_reg439_fu_98;
wire   [15:0] select_ln204_4_fu_2982_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg439_load;
reg   [63:0] reuse_addr_reg434_fu_102;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg434_load;
reg   [15:0] reuse_reg433_fu_106;
wire   [15:0] select_ln204_5_fu_3012_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg433_load;
reg   [63:0] reuse_addr_reg428_fu_110;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg428_load;
reg   [15:0] reuse_reg427_fu_114;
wire   [15:0] select_ln204_6_fu_3042_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg427_load;
reg   [63:0] reuse_addr_reg422_fu_118;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg422_load;
reg   [15:0] reuse_reg421_fu_122;
wire   [15:0] select_ln204_7_fu_3072_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg421_load;
reg   [63:0] reuse_addr_reg416_fu_126;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg416_load;
reg   [15:0] reuse_reg415_fu_130;
wire   [15:0] select_ln204_8_fu_3102_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg415_load;
reg   [63:0] reuse_addr_reg410_fu_134;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg410_load;
reg   [15:0] reuse_reg409_fu_138;
wire   [15:0] select_ln204_9_fu_3132_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg409_load;
reg   [63:0] reuse_addr_reg404_fu_142;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg404_load;
reg   [15:0] reuse_reg403_fu_146;
wire   [15:0] select_ln204_10_fu_3162_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg403_load;
reg   [63:0] reuse_addr_reg398_fu_150;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg398_load;
reg   [15:0] reuse_reg397_fu_154;
wire   [15:0] select_ln204_11_fu_3192_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg397_load;
reg   [63:0] reuse_addr_reg392_fu_158;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg392_load;
reg   [15:0] reuse_reg391_fu_162;
wire   [15:0] select_ln204_12_fu_3222_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg391_load;
reg   [63:0] reuse_addr_reg386_fu_166;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg386_load;
reg   [15:0] reuse_reg385_fu_170;
wire   [15:0] select_ln204_13_fu_3252_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg385_load;
reg   [63:0] reuse_addr_reg380_fu_174;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg380_load;
reg   [15:0] reuse_reg379_fu_178;
wire   [15:0] select_ln204_14_fu_3282_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg379_load;
reg   [63:0] reuse_addr_reg374_fu_182;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg374_load;
reg   [15:0] reuse_reg373_fu_186;
wire   [15:0] select_ln204_15_fu_3312_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg373_load;
reg   [63:0] reuse_addr_reg368_fu_190;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg368_load;
reg   [15:0] reuse_reg367_fu_194;
wire   [15:0] select_ln204_16_fu_3342_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg367_load;
reg   [63:0] reuse_addr_reg362_fu_198;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg362_load;
reg   [15:0] reuse_reg361_fu_202;
wire   [15:0] select_ln204_17_fu_3372_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg361_load;
reg   [63:0] reuse_addr_reg356_fu_206;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg356_load;
reg   [15:0] reuse_reg355_fu_210;
wire   [15:0] select_ln204_18_fu_3402_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg355_load;
reg   [63:0] reuse_addr_reg350_fu_214;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg350_load;
reg   [15:0] reuse_reg349_fu_218;
wire   [15:0] select_ln204_19_fu_3432_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg349_load;
reg   [63:0] reuse_addr_reg344_fu_222;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg344_load;
reg   [15:0] reuse_reg343_fu_226;
wire   [15:0] select_ln204_20_fu_3462_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg343_load;
reg   [63:0] reuse_addr_reg338_fu_230;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg338_load;
reg   [15:0] reuse_reg337_fu_234;
wire   [15:0] select_ln204_21_fu_3492_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg337_load;
reg   [63:0] reuse_addr_reg332_fu_238;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg332_load;
reg   [15:0] reuse_reg331_fu_242;
wire   [15:0] select_ln204_22_fu_3522_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg331_load;
reg   [63:0] reuse_addr_reg326_fu_246;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg326_load;
reg   [15:0] reuse_reg325_fu_250;
wire   [15:0] select_ln204_23_fu_3552_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg325_load;
reg   [63:0] reuse_addr_reg320_fu_254;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg320_load;
reg   [15:0] reuse_reg319_fu_258;
wire   [15:0] select_ln204_24_fu_3582_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg319_load;
reg   [63:0] reuse_addr_reg314_fu_262;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg314_load;
reg   [15:0] reuse_reg313_fu_266;
wire   [15:0] select_ln204_25_fu_3612_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg313_load;
reg   [63:0] reuse_addr_reg308_fu_270;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg308_load;
reg   [15:0] reuse_reg307_fu_274;
wire   [15:0] select_ln204_26_fu_3642_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg307_load;
reg   [63:0] reuse_addr_reg302_fu_278;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg302_load;
reg   [15:0] reuse_reg301_fu_282;
wire   [15:0] select_ln204_27_fu_3672_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg301_load;
reg   [63:0] reuse_addr_reg296_fu_286;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg296_load;
reg   [15:0] reuse_reg295_fu_290;
wire   [15:0] select_ln204_28_fu_3702_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg295_load;
reg   [63:0] reuse_addr_reg290_fu_294;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg290_load;
reg   [15:0] reuse_reg289_fu_298;
wire   [15:0] select_ln204_29_fu_3732_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg289_load;
reg   [63:0] reuse_addr_reg284_fu_302;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg284_load;
reg   [15:0] reuse_reg283_fu_306;
wire   [15:0] select_ln204_30_fu_3762_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg283_load;
reg   [63:0] reuse_addr_reg_fu_310;
reg   [63:0] ap_sig_allocacmp_reuse_addr_reg_load;
reg   [15:0] reuse_reg_fu_314;
wire   [15:0] select_ln204_31_fu_3792_p3;
reg   [15:0] ap_sig_allocacmp_reuse_reg_load;
reg   [6:0] cntr_fu_318;
wire   [6:0] cntr_2_fu_1868_p3;
reg   [6:0] ap_sig_allocacmp_cntr_load;
reg   [31:0] i_fu_322;
wire   [31:0] i_2_fu_1357_p2;
reg   [31:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] cntr_1_fu_1850_p2;
wire   [0:0] icmp_ln209_fu_1856_p2;
wire   [6:0] add_ln209_fu_1862_p2;
wire   [15:0] temp_fu_1889_p3;
wire   [11:0] trunc_ln_fu_1896_p4;
wire  signed [15:0] sext_ln171_fu_1906_p1;
wire   [15:0] reuse_select462_fu_1919_p3;
wire   [11:0] trunc_ln171_1_fu_1926_p4;
wire  signed [15:0] sext_ln171_1_fu_1936_p1;
wire   [15:0] reuse_select456_fu_1949_p3;
wire   [11:0] trunc_ln171_2_fu_1956_p4;
wire  signed [15:0] sext_ln171_2_fu_1966_p1;
wire   [15:0] reuse_select450_fu_1979_p3;
wire   [11:0] trunc_ln171_3_fu_1986_p4;
wire  signed [15:0] sext_ln171_3_fu_1996_p1;
wire   [15:0] reuse_select444_fu_2009_p3;
wire   [11:0] trunc_ln171_4_fu_2016_p4;
wire  signed [15:0] sext_ln171_4_fu_2026_p1;
wire   [15:0] reuse_select438_fu_2039_p3;
wire   [11:0] trunc_ln171_5_fu_2046_p4;
wire  signed [15:0] sext_ln171_5_fu_2056_p1;
wire   [15:0] reuse_select432_fu_2069_p3;
wire   [11:0] trunc_ln171_6_fu_2076_p4;
wire  signed [15:0] sext_ln171_6_fu_2086_p1;
wire   [15:0] reuse_select426_fu_2099_p3;
wire   [11:0] trunc_ln171_7_fu_2106_p4;
wire  signed [15:0] sext_ln171_7_fu_2116_p1;
wire   [15:0] reuse_select420_fu_2129_p3;
wire   [11:0] trunc_ln171_8_fu_2136_p4;
wire  signed [15:0] sext_ln171_8_fu_2146_p1;
wire   [15:0] reuse_select414_fu_2159_p3;
wire   [11:0] trunc_ln171_9_fu_2166_p4;
wire  signed [15:0] sext_ln171_9_fu_2176_p1;
wire   [15:0] reuse_select408_fu_2189_p3;
wire   [11:0] trunc_ln171_s_fu_2196_p4;
wire  signed [15:0] sext_ln171_10_fu_2206_p1;
wire   [15:0] reuse_select402_fu_2219_p3;
wire   [11:0] trunc_ln171_10_fu_2226_p4;
wire  signed [15:0] sext_ln171_11_fu_2236_p1;
wire   [15:0] reuse_select396_fu_2249_p3;
wire   [11:0] trunc_ln171_11_fu_2256_p4;
wire  signed [15:0] sext_ln171_12_fu_2266_p1;
wire   [15:0] reuse_select390_fu_2279_p3;
wire   [11:0] trunc_ln171_12_fu_2286_p4;
wire  signed [15:0] sext_ln171_13_fu_2296_p1;
wire   [15:0] reuse_select384_fu_2309_p3;
wire   [11:0] trunc_ln171_13_fu_2316_p4;
wire  signed [15:0] sext_ln171_14_fu_2326_p1;
wire   [15:0] reuse_select378_fu_2339_p3;
wire   [11:0] trunc_ln171_14_fu_2346_p4;
wire  signed [15:0] sext_ln171_15_fu_2356_p1;
wire   [15:0] reuse_select372_fu_2369_p3;
wire   [11:0] trunc_ln171_15_fu_2376_p4;
wire  signed [15:0] sext_ln171_16_fu_2386_p1;
wire   [15:0] reuse_select366_fu_2399_p3;
wire   [11:0] trunc_ln171_16_fu_2406_p4;
wire  signed [15:0] sext_ln171_17_fu_2416_p1;
wire   [15:0] reuse_select360_fu_2429_p3;
wire   [11:0] trunc_ln171_17_fu_2436_p4;
wire  signed [15:0] sext_ln171_18_fu_2446_p1;
wire   [15:0] reuse_select354_fu_2459_p3;
wire   [11:0] trunc_ln171_18_fu_2466_p4;
wire  signed [15:0] sext_ln171_19_fu_2476_p1;
wire   [15:0] reuse_select348_fu_2489_p3;
wire   [11:0] trunc_ln171_19_fu_2496_p4;
wire  signed [15:0] sext_ln171_20_fu_2506_p1;
wire   [15:0] reuse_select342_fu_2519_p3;
wire   [11:0] trunc_ln171_20_fu_2526_p4;
wire  signed [15:0] sext_ln171_21_fu_2536_p1;
wire   [15:0] reuse_select336_fu_2549_p3;
wire   [11:0] trunc_ln171_21_fu_2556_p4;
wire  signed [15:0] sext_ln171_22_fu_2566_p1;
wire   [15:0] reuse_select330_fu_2579_p3;
wire   [11:0] trunc_ln171_22_fu_2586_p4;
wire  signed [15:0] sext_ln171_23_fu_2596_p1;
wire   [15:0] reuse_select324_fu_2609_p3;
wire   [11:0] trunc_ln171_23_fu_2616_p4;
wire  signed [15:0] sext_ln171_24_fu_2626_p1;
wire   [15:0] reuse_select318_fu_2639_p3;
wire   [11:0] trunc_ln171_24_fu_2646_p4;
wire  signed [15:0] sext_ln171_25_fu_2656_p1;
wire   [15:0] reuse_select312_fu_2669_p3;
wire   [11:0] trunc_ln171_25_fu_2676_p4;
wire  signed [15:0] sext_ln171_26_fu_2686_p1;
wire   [15:0] reuse_select306_fu_2699_p3;
wire   [11:0] trunc_ln171_26_fu_2706_p4;
wire  signed [15:0] sext_ln171_27_fu_2716_p1;
wire   [15:0] reuse_select300_fu_2729_p3;
wire   [11:0] trunc_ln171_27_fu_2736_p4;
wire  signed [15:0] sext_ln171_28_fu_2746_p1;
wire   [15:0] reuse_select294_fu_2759_p3;
wire   [11:0] trunc_ln171_28_fu_2766_p4;
wire  signed [15:0] sext_ln171_29_fu_2776_p1;
wire   [15:0] reuse_select288_fu_2789_p3;
wire   [11:0] trunc_ln171_29_fu_2796_p4;
wire  signed [15:0] sext_ln171_30_fu_2806_p1;
wire   [15:0] temp_2_fu_2819_p3;
wire   [11:0] trunc_ln171_30_fu_2826_p4;
wire  signed [15:0] sext_ln171_31_fu_2836_p1;
wire   [15:0] temp_4_fu_1910_p2;
wire   [5:0] tmp_fu_2846_p4;
wire   [0:0] spike_fu_2856_p2;
wire   [15:0] sub_ln171_fu_1940_p2;
wire   [5:0] tmp_1_fu_2876_p4;
wire   [0:0] spike_1_fu_2886_p2;
wire   [15:0] sub_ln171_1_fu_1970_p2;
wire   [5:0] tmp_2_fu_2906_p4;
wire   [0:0] spike_2_fu_2916_p2;
wire   [15:0] sub_ln171_2_fu_2000_p2;
wire   [5:0] tmp_3_fu_2936_p4;
wire   [0:0] spike_3_fu_2946_p2;
wire   [15:0] sub_ln171_3_fu_2030_p2;
wire   [5:0] tmp_4_fu_2966_p4;
wire   [0:0] spike_4_fu_2976_p2;
wire   [15:0] sub_ln171_4_fu_2060_p2;
wire   [5:0] tmp_5_fu_2996_p4;
wire   [0:0] spike_5_fu_3006_p2;
wire   [15:0] sub_ln171_5_fu_2090_p2;
wire   [5:0] tmp_6_fu_3026_p4;
wire   [0:0] spike_6_fu_3036_p2;
wire   [15:0] sub_ln171_6_fu_2120_p2;
wire   [5:0] tmp_7_fu_3056_p4;
wire   [0:0] spike_7_fu_3066_p2;
wire   [15:0] sub_ln171_7_fu_2150_p2;
wire   [5:0] tmp_8_fu_3086_p4;
wire   [0:0] spike_8_fu_3096_p2;
wire   [15:0] sub_ln171_8_fu_2180_p2;
wire   [5:0] tmp_9_fu_3116_p4;
wire   [0:0] spike_9_fu_3126_p2;
wire   [15:0] sub_ln171_9_fu_2210_p2;
wire   [5:0] tmp_10_fu_3146_p4;
wire   [0:0] spike_10_fu_3156_p2;
wire   [15:0] sub_ln171_10_fu_2240_p2;
wire   [5:0] tmp_11_fu_3176_p4;
wire   [0:0] spike_11_fu_3186_p2;
wire   [15:0] sub_ln171_11_fu_2270_p2;
wire   [5:0] tmp_12_fu_3206_p4;
wire   [0:0] spike_12_fu_3216_p2;
wire   [15:0] sub_ln171_12_fu_2300_p2;
wire   [5:0] tmp_13_fu_3236_p4;
wire   [0:0] spike_13_fu_3246_p2;
wire   [15:0] sub_ln171_13_fu_2330_p2;
wire   [5:0] tmp_14_fu_3266_p4;
wire   [0:0] spike_14_fu_3276_p2;
wire   [15:0] sub_ln171_14_fu_2360_p2;
wire   [5:0] tmp_15_fu_3296_p4;
wire   [0:0] spike_15_fu_3306_p2;
wire   [15:0] sub_ln171_15_fu_2390_p2;
wire   [5:0] tmp_16_fu_3326_p4;
wire   [0:0] spike_16_fu_3336_p2;
wire   [15:0] sub_ln171_16_fu_2420_p2;
wire   [5:0] tmp_17_fu_3356_p4;
wire   [0:0] spike_17_fu_3366_p2;
wire   [15:0] sub_ln171_17_fu_2450_p2;
wire   [5:0] tmp_18_fu_3386_p4;
wire   [0:0] spike_18_fu_3396_p2;
wire   [15:0] sub_ln171_18_fu_2480_p2;
wire   [5:0] tmp_19_fu_3416_p4;
wire   [0:0] spike_19_fu_3426_p2;
wire   [15:0] sub_ln171_19_fu_2510_p2;
wire   [5:0] tmp_20_fu_3446_p4;
wire   [0:0] spike_20_fu_3456_p2;
wire   [15:0] sub_ln171_20_fu_2540_p2;
wire   [5:0] tmp_21_fu_3476_p4;
wire   [0:0] spike_21_fu_3486_p2;
wire   [15:0] sub_ln171_21_fu_2570_p2;
wire   [5:0] tmp_22_fu_3506_p4;
wire   [0:0] spike_22_fu_3516_p2;
wire   [15:0] sub_ln171_22_fu_2600_p2;
wire   [5:0] tmp_23_fu_3536_p4;
wire   [0:0] spike_23_fu_3546_p2;
wire   [15:0] sub_ln171_23_fu_2630_p2;
wire   [5:0] tmp_24_fu_3566_p4;
wire   [0:0] spike_24_fu_3576_p2;
wire   [15:0] sub_ln171_24_fu_2660_p2;
wire   [5:0] tmp_25_fu_3596_p4;
wire   [0:0] spike_25_fu_3606_p2;
wire   [15:0] sub_ln171_25_fu_2690_p2;
wire   [5:0] tmp_26_fu_3626_p4;
wire   [0:0] spike_26_fu_3636_p2;
wire   [15:0] sub_ln171_26_fu_2720_p2;
wire   [5:0] tmp_27_fu_3656_p4;
wire   [0:0] spike_27_fu_3666_p2;
wire   [15:0] sub_ln171_27_fu_2750_p2;
wire   [5:0] tmp_28_fu_3686_p4;
wire   [0:0] spike_28_fu_3696_p2;
wire   [15:0] sub_ln171_28_fu_2780_p2;
wire   [5:0] tmp_29_fu_3716_p4;
wire   [0:0] spike_29_fu_3726_p2;
wire   [15:0] sub_ln171_29_fu_2810_p2;
wire   [5:0] tmp_30_fu_3746_p4;
wire   [0:0] spike_30_fu_3756_p2;
wire   [15:0] temp_5_fu_2840_p2;
wire   [5:0] tmp_31_fu_3776_p4;
wire   [0:0] spike_31_fu_3786_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_573;
reg    ap_condition_586;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_addr_reg_4271),
    .ce0(neust_ce0),
    .we0(neust_we0),
    .d0(neust_d0),
    .address1(neust_address1),
    .ce1(neust_ce1),
    .q1(neust_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_1_addr_reg_4282),
    .ce0(neust_1_ce0),
    .we0(neust_1_we0),
    .d0(neust_1_d0),
    .address1(neust_1_address1),
    .ce1(neust_1_ce1),
    .q1(neust_1_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_2_addr_reg_4288),
    .ce0(neust_2_ce0),
    .we0(neust_2_we0),
    .d0(neust_2_d0),
    .address1(neust_2_address1),
    .ce1(neust_2_ce1),
    .q1(neust_2_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_3_addr_reg_4294),
    .ce0(neust_3_ce0),
    .we0(neust_3_we0),
    .d0(neust_3_d0),
    .address1(neust_3_address1),
    .ce1(neust_3_ce1),
    .q1(neust_3_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_4_addr_reg_4300),
    .ce0(neust_4_ce0),
    .we0(neust_4_we0),
    .d0(neust_4_d0),
    .address1(neust_4_address1),
    .ce1(neust_4_ce1),
    .q1(neust_4_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_5_addr_reg_4306),
    .ce0(neust_5_ce0),
    .we0(neust_5_we0),
    .d0(neust_5_d0),
    .address1(neust_5_address1),
    .ce1(neust_5_ce1),
    .q1(neust_5_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_6_addr_reg_4312),
    .ce0(neust_6_ce0),
    .we0(neust_6_we0),
    .d0(neust_6_d0),
    .address1(neust_6_address1),
    .ce1(neust_6_ce1),
    .q1(neust_6_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_7_addr_reg_4318),
    .ce0(neust_7_ce0),
    .we0(neust_7_we0),
    .d0(neust_7_d0),
    .address1(neust_7_address1),
    .ce1(neust_7_ce1),
    .q1(neust_7_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_8_addr_reg_4324),
    .ce0(neust_8_ce0),
    .we0(neust_8_we0),
    .d0(neust_8_d0),
    .address1(neust_8_address1),
    .ce1(neust_8_ce1),
    .q1(neust_8_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_9_addr_reg_4330),
    .ce0(neust_9_ce0),
    .we0(neust_9_we0),
    .d0(neust_9_d0),
    .address1(neust_9_address1),
    .ce1(neust_9_ce1),
    .q1(neust_9_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_10_addr_reg_4336),
    .ce0(neust_10_ce0),
    .we0(neust_10_we0),
    .d0(neust_10_d0),
    .address1(neust_10_address1),
    .ce1(neust_10_ce1),
    .q1(neust_10_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_11_addr_reg_4342),
    .ce0(neust_11_ce0),
    .we0(neust_11_we0),
    .d0(neust_11_d0),
    .address1(neust_11_address1),
    .ce1(neust_11_ce1),
    .q1(neust_11_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_12_addr_reg_4348),
    .ce0(neust_12_ce0),
    .we0(neust_12_we0),
    .d0(neust_12_d0),
    .address1(neust_12_address1),
    .ce1(neust_12_ce1),
    .q1(neust_12_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_13_addr_reg_4354),
    .ce0(neust_13_ce0),
    .we0(neust_13_we0),
    .d0(neust_13_d0),
    .address1(neust_13_address1),
    .ce1(neust_13_ce1),
    .q1(neust_13_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_14_addr_reg_4360),
    .ce0(neust_14_ce0),
    .we0(neust_14_we0),
    .d0(neust_14_d0),
    .address1(neust_14_address1),
    .ce1(neust_14_ce1),
    .q1(neust_14_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_15_addr_reg_4366),
    .ce0(neust_15_ce0),
    .we0(neust_15_we0),
    .d0(neust_15_d0),
    .address1(neust_15_address1),
    .ce1(neust_15_ce1),
    .q1(neust_15_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_16_addr_reg_4372),
    .ce0(neust_16_ce0),
    .we0(neust_16_we0),
    .d0(neust_16_d0),
    .address1(neust_16_address1),
    .ce1(neust_16_ce1),
    .q1(neust_16_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_17_addr_reg_4378),
    .ce0(neust_17_ce0),
    .we0(neust_17_we0),
    .d0(neust_17_d0),
    .address1(neust_17_address1),
    .ce1(neust_17_ce1),
    .q1(neust_17_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_18_addr_reg_4384),
    .ce0(neust_18_ce0),
    .we0(neust_18_we0),
    .d0(neust_18_d0),
    .address1(neust_18_address1),
    .ce1(neust_18_ce1),
    .q1(neust_18_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_19_addr_reg_4390),
    .ce0(neust_19_ce0),
    .we0(neust_19_we0),
    .d0(neust_19_d0),
    .address1(neust_19_address1),
    .ce1(neust_19_ce1),
    .q1(neust_19_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_20_addr_reg_4396),
    .ce0(neust_20_ce0),
    .we0(neust_20_we0),
    .d0(neust_20_d0),
    .address1(neust_20_address1),
    .ce1(neust_20_ce1),
    .q1(neust_20_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_21_addr_reg_4402),
    .ce0(neust_21_ce0),
    .we0(neust_21_we0),
    .d0(neust_21_d0),
    .address1(neust_21_address1),
    .ce1(neust_21_ce1),
    .q1(neust_21_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_22_addr_reg_4408),
    .ce0(neust_22_ce0),
    .we0(neust_22_we0),
    .d0(neust_22_d0),
    .address1(neust_22_address1),
    .ce1(neust_22_ce1),
    .q1(neust_22_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_23_addr_reg_4414),
    .ce0(neust_23_ce0),
    .we0(neust_23_we0),
    .d0(neust_23_d0),
    .address1(neust_23_address1),
    .ce1(neust_23_ce1),
    .q1(neust_23_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_24_addr_reg_4420),
    .ce0(neust_24_ce0),
    .we0(neust_24_we0),
    .d0(neust_24_d0),
    .address1(neust_24_address1),
    .ce1(neust_24_ce1),
    .q1(neust_24_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_25_addr_reg_4426),
    .ce0(neust_25_ce0),
    .we0(neust_25_we0),
    .d0(neust_25_d0),
    .address1(neust_25_address1),
    .ce1(neust_25_ce1),
    .q1(neust_25_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_26_addr_reg_4432),
    .ce0(neust_26_ce0),
    .we0(neust_26_we0),
    .d0(neust_26_d0),
    .address1(neust_26_address1),
    .ce1(neust_26_ce1),
    .q1(neust_26_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_27_addr_reg_4438),
    .ce0(neust_27_ce0),
    .we0(neust_27_we0),
    .d0(neust_27_d0),
    .address1(neust_27_address1),
    .ce1(neust_27_ce1),
    .q1(neust_27_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_28_addr_reg_4444),
    .ce0(neust_28_ce0),
    .we0(neust_28_we0),
    .d0(neust_28_d0),
    .address1(neust_28_address1),
    .ce1(neust_28_ce1),
    .q1(neust_28_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_29_addr_reg_4450),
    .ce0(neust_29_ce0),
    .we0(neust_29_we0),
    .d0(neust_29_d0),
    .address1(neust_29_address1),
    .ce1(neust_29_ce1),
    .q1(neust_29_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_30_addr_reg_4456),
    .ce0(neust_30_ce0),
    .we0(neust_30_we0),
    .d0(neust_30_d0),
    .address1(neust_30_address1),
    .ce1(neust_30_ce1),
    .q1(neust_30_q1)
);

conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
neust_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_31_addr_reg_4462),
    .ce0(neust_31_ce0),
    .we0(neust_31_we0),
    .d0(neust_31_d0),
    .address1(neust_31_address1),
    .ce1(neust_31_ce1),
    .q1(neust_31_q1)
);

conv1_lif_top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            cntr_fu_318 <= cntr_2_fu_1868_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            cntr_fu_318 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            i_fu_322 <= i_2_fu_1357_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_322 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg284_fu_302 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg284_fu_302 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg290_fu_294 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg290_fu_294 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg296_fu_286 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg296_fu_286 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg302_fu_278 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg302_fu_278 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg308_fu_270 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg308_fu_270 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg314_fu_262 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg314_fu_262 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg320_fu_254 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg320_fu_254 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg326_fu_246 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg326_fu_246 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg332_fu_238 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg332_fu_238 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg338_fu_230 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg338_fu_230 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg344_fu_222 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg344_fu_222 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg350_fu_214 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg350_fu_214 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg356_fu_206 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg356_fu_206 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg362_fu_198 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg362_fu_198 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg368_fu_190 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg368_fu_190 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg374_fu_182 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg374_fu_182 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg380_fu_174 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg380_fu_174 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg386_fu_166 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg386_fu_166 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg392_fu_158 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg392_fu_158 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg398_fu_150 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg398_fu_150 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg404_fu_142 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg404_fu_142 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg410_fu_134 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg410_fu_134 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg416_fu_126 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg416_fu_126 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg422_fu_118 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg422_fu_118 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg428_fu_110 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg428_fu_110 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg434_fu_102 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg434_fu_102 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg440_fu_94 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg440_fu_94 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg446_fu_86 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg446_fu_86 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg452_fu_78 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg452_fu_78 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg458_fu_70 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg458_fu_70 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg464_fu_62 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg464_fu_62 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln147_fu_1351_p2 == 1'd0)) begin
            reuse_addr_reg_fu_310 <= idxprom33_i_fu_1366_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg_fu_310 <= 64'd18446744073709551615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_586)) begin
        reuse_reg283_fu_306 <= select_ln204_30_fu_3762_p3;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg289_fu_298 <= select_ln204_29_fu_3732_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg295_fu_290 <= select_ln204_28_fu_3702_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg301_fu_282 <= select_ln204_27_fu_3672_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg307_fu_274 <= select_ln204_26_fu_3642_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg313_fu_266 <= select_ln204_25_fu_3612_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg319_fu_258 <= select_ln204_24_fu_3582_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg325_fu_250 <= select_ln204_23_fu_3552_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg331_fu_242 <= select_ln204_22_fu_3522_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg337_fu_234 <= select_ln204_21_fu_3492_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg343_fu_226 <= select_ln204_20_fu_3462_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg349_fu_218 <= select_ln204_19_fu_3432_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg355_fu_210 <= select_ln204_18_fu_3402_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg361_fu_202 <= select_ln204_17_fu_3372_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg367_fu_194 <= select_ln204_16_fu_3342_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg373_fu_186 <= select_ln204_15_fu_3312_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg379_fu_178 <= select_ln204_14_fu_3282_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg385_fu_170 <= select_ln204_13_fu_3252_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg391_fu_162 <= select_ln204_12_fu_3222_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg397_fu_154 <= select_ln204_11_fu_3192_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg403_fu_146 <= select_ln204_10_fu_3162_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg409_fu_138 <= select_ln204_9_fu_3132_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg415_fu_130 <= select_ln204_8_fu_3102_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg421_fu_122 <= select_ln204_7_fu_3072_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg427_fu_114 <= select_ln204_6_fu_3042_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg433_fu_106 <= select_ln204_5_fu_3012_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg439_fu_98 <= select_ln204_4_fu_2982_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg445_fu_90 <= select_ln204_3_fu_2952_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg451_fu_82 <= select_ln204_2_fu_2922_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg457_fu_74 <= select_ln204_1_fu_2892_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg463_fu_66 <= select_ln204_fu_2862_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_586)) begin
    reuse_reg_fu_314 <= select_ln204_31_fu_3792_p3;
end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_1351_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_cmp287_reg_4613 <= addr_cmp287_fu_1675_p2;
        addr_cmp293_reg_4608 <= addr_cmp293_fu_1666_p2;
        addr_cmp299_reg_4603 <= addr_cmp299_fu_1657_p2;
        addr_cmp305_reg_4598 <= addr_cmp305_fu_1648_p2;
        addr_cmp311_reg_4593 <= addr_cmp311_fu_1639_p2;
        addr_cmp317_reg_4588 <= addr_cmp317_fu_1630_p2;
        addr_cmp323_reg_4583 <= addr_cmp323_fu_1621_p2;
        addr_cmp329_reg_4578 <= addr_cmp329_fu_1612_p2;
        addr_cmp335_reg_4573 <= addr_cmp335_fu_1603_p2;
        addr_cmp341_reg_4568 <= addr_cmp341_fu_1594_p2;
        addr_cmp347_reg_4563 <= addr_cmp347_fu_1585_p2;
        addr_cmp353_reg_4558 <= addr_cmp353_fu_1576_p2;
        addr_cmp359_reg_4553 <= addr_cmp359_fu_1567_p2;
        addr_cmp365_reg_4548 <= addr_cmp365_fu_1558_p2;
        addr_cmp371_reg_4543 <= addr_cmp371_fu_1549_p2;
        addr_cmp377_reg_4538 <= addr_cmp377_fu_1540_p2;
        addr_cmp383_reg_4533 <= addr_cmp383_fu_1531_p2;
        addr_cmp389_reg_4528 <= addr_cmp389_fu_1522_p2;
        addr_cmp395_reg_4523 <= addr_cmp395_fu_1513_p2;
        addr_cmp401_reg_4518 <= addr_cmp401_fu_1504_p2;
        addr_cmp407_reg_4513 <= addr_cmp407_fu_1495_p2;
        addr_cmp413_reg_4508 <= addr_cmp413_fu_1486_p2;
        addr_cmp419_reg_4503 <= addr_cmp419_fu_1477_p2;
        addr_cmp425_reg_4498 <= addr_cmp425_fu_1468_p2;
        addr_cmp431_reg_4493 <= addr_cmp431_fu_1459_p2;
        addr_cmp437_reg_4488 <= addr_cmp437_fu_1450_p2;
        addr_cmp443_reg_4483 <= addr_cmp443_fu_1441_p2;
        addr_cmp449_reg_4478 <= addr_cmp449_fu_1432_p2;
        addr_cmp455_reg_4473 <= addr_cmp455_fu_1423_p2;
        addr_cmp461_reg_4468 <= addr_cmp461_fu_1414_p2;
        addr_cmp467_reg_4277 <= addr_cmp467_fu_1405_p2;
        addr_cmp_reg_4618 <= addr_cmp_fu_1684_p2;
        neust_10_addr_reg_4336 <= idxprom33_i_fu_1366_p1;
        neust_11_addr_reg_4342 <= idxprom33_i_fu_1366_p1;
        neust_12_addr_reg_4348 <= idxprom33_i_fu_1366_p1;
        neust_13_addr_reg_4354 <= idxprom33_i_fu_1366_p1;
        neust_14_addr_reg_4360 <= idxprom33_i_fu_1366_p1;
        neust_15_addr_reg_4366 <= idxprom33_i_fu_1366_p1;
        neust_16_addr_reg_4372 <= idxprom33_i_fu_1366_p1;
        neust_17_addr_reg_4378 <= idxprom33_i_fu_1366_p1;
        neust_18_addr_reg_4384 <= idxprom33_i_fu_1366_p1;
        neust_19_addr_reg_4390 <= idxprom33_i_fu_1366_p1;
        neust_1_addr_reg_4282 <= idxprom33_i_fu_1366_p1;
        neust_20_addr_reg_4396 <= idxprom33_i_fu_1366_p1;
        neust_21_addr_reg_4402 <= idxprom33_i_fu_1366_p1;
        neust_22_addr_reg_4408 <= idxprom33_i_fu_1366_p1;
        neust_23_addr_reg_4414 <= idxprom33_i_fu_1366_p1;
        neust_24_addr_reg_4420 <= idxprom33_i_fu_1366_p1;
        neust_25_addr_reg_4426 <= idxprom33_i_fu_1366_p1;
        neust_26_addr_reg_4432 <= idxprom33_i_fu_1366_p1;
        neust_27_addr_reg_4438 <= idxprom33_i_fu_1366_p1;
        neust_28_addr_reg_4444 <= idxprom33_i_fu_1366_p1;
        neust_29_addr_reg_4450 <= idxprom33_i_fu_1366_p1;
        neust_2_addr_reg_4288 <= idxprom33_i_fu_1366_p1;
        neust_30_addr_reg_4456 <= idxprom33_i_fu_1366_p1;
        neust_31_addr_reg_4462 <= idxprom33_i_fu_1366_p1;
        neust_3_addr_reg_4294 <= idxprom33_i_fu_1366_p1;
        neust_4_addr_reg_4300 <= idxprom33_i_fu_1366_p1;
        neust_5_addr_reg_4306 <= idxprom33_i_fu_1366_p1;
        neust_6_addr_reg_4312 <= idxprom33_i_fu_1366_p1;
        neust_7_addr_reg_4318 <= idxprom33_i_fu_1366_p1;
        neust_8_addr_reg_4324 <= idxprom33_i_fu_1366_p1;
        neust_9_addr_reg_4330 <= idxprom33_i_fu_1366_p1;
        neust_addr_reg_4271 <= idxprom33_i_fu_1366_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
    end
end

always @ (*) begin
    if (((icmp_ln147_fu_1351_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cntr_load = 7'd0;
    end else begin
        ap_sig_allocacmp_cntr_load = cntr_fu_318;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_322;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg284_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg284_load = reuse_addr_reg284_fu_302;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg290_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg290_load = reuse_addr_reg290_fu_294;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg296_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg296_load = reuse_addr_reg296_fu_286;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg302_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg302_load = reuse_addr_reg302_fu_278;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg308_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg308_load = reuse_addr_reg308_fu_270;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg314_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg314_load = reuse_addr_reg314_fu_262;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg320_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg320_load = reuse_addr_reg320_fu_254;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg326_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg326_load = reuse_addr_reg326_fu_246;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg332_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg332_load = reuse_addr_reg332_fu_238;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg338_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg338_load = reuse_addr_reg338_fu_230;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg344_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg344_load = reuse_addr_reg344_fu_222;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg350_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg350_load = reuse_addr_reg350_fu_214;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg356_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg356_load = reuse_addr_reg356_fu_206;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg362_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg362_load = reuse_addr_reg362_fu_198;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg368_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg368_load = reuse_addr_reg368_fu_190;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg374_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg374_load = reuse_addr_reg374_fu_182;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg380_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg380_load = reuse_addr_reg380_fu_174;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg386_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg386_load = reuse_addr_reg386_fu_166;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg392_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg392_load = reuse_addr_reg392_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg398_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg398_load = reuse_addr_reg398_fu_150;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg404_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg404_load = reuse_addr_reg404_fu_142;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg410_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg410_load = reuse_addr_reg410_fu_134;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg416_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg416_load = reuse_addr_reg416_fu_126;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg422_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg422_load = reuse_addr_reg422_fu_118;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg428_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg428_load = reuse_addr_reg428_fu_110;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg434_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg434_load = reuse_addr_reg434_fu_102;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg440_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg440_load = reuse_addr_reg440_fu_94;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg446_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg446_load = reuse_addr_reg446_fu_86;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg452_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg452_load = reuse_addr_reg452_fu_78;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg458_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg458_load = reuse_addr_reg458_fu_70;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg464_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg464_load = reuse_addr_reg464_fu_62;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_addr_reg_load = 64'd18446744073709551615;
    end else begin
        ap_sig_allocacmp_reuse_addr_reg_load = reuse_addr_reg_fu_310;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg283_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg283_load = reuse_reg283_fu_306;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg289_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg289_load = reuse_reg289_fu_298;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg295_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg295_load = reuse_reg295_fu_290;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg301_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg301_load = reuse_reg301_fu_282;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg307_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg307_load = reuse_reg307_fu_274;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg313_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg313_load = reuse_reg313_fu_266;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg319_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg319_load = reuse_reg319_fu_258;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg325_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg325_load = reuse_reg325_fu_250;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg331_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg331_load = reuse_reg331_fu_242;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg337_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg337_load = reuse_reg337_fu_234;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg343_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg343_load = reuse_reg343_fu_226;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg349_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg349_load = reuse_reg349_fu_218;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg355_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg355_load = reuse_reg355_fu_210;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg361_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg361_load = reuse_reg361_fu_202;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg367_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg367_load = reuse_reg367_fu_194;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg373_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg373_load = reuse_reg373_fu_186;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg379_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg379_load = reuse_reg379_fu_178;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg385_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg385_load = reuse_reg385_fu_170;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg391_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg391_load = reuse_reg391_fu_162;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg397_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg397_load = reuse_reg397_fu_154;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg403_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg403_load = reuse_reg403_fu_146;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg409_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg409_load = reuse_reg409_fu_138;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg415_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg415_load = reuse_reg415_fu_130;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg421_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg421_load = reuse_reg421_fu_122;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg427_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg427_load = reuse_reg427_fu_114;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg433_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg433_load = reuse_reg433_fu_106;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg439_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg439_load = reuse_reg439_fu_98;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg445_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg445_load = reuse_reg445_fu_90;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg451_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg451_load = reuse_reg451_fu_82;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg457_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg457_load = reuse_reg457_fu_74;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg463_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg463_load = reuse_reg463_fu_66;
    end
end

always @ (*) begin
    if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_reuse_reg_load = 16'd0;
    end else begin
        ap_sig_allocacmp_reuse_reg_load = reuse_reg_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        convInp_blk_n = convInp_empty_n;
    end else begin
        convInp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        convInp_read = 1'b1;
    end else begin
        convInp_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_10_ce0 = 1'b1;
    end else begin
        neust_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_10_ce1 = 1'b1;
    end else begin
        neust_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_10_we0 = 1'b1;
    end else begin
        neust_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_11_ce0 = 1'b1;
    end else begin
        neust_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_11_ce1 = 1'b1;
    end else begin
        neust_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_11_we0 = 1'b1;
    end else begin
        neust_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_12_ce0 = 1'b1;
    end else begin
        neust_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_12_ce1 = 1'b1;
    end else begin
        neust_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_12_we0 = 1'b1;
    end else begin
        neust_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_13_ce0 = 1'b1;
    end else begin
        neust_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_13_ce1 = 1'b1;
    end else begin
        neust_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_13_we0 = 1'b1;
    end else begin
        neust_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_14_ce0 = 1'b1;
    end else begin
        neust_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_14_ce1 = 1'b1;
    end else begin
        neust_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_14_we0 = 1'b1;
    end else begin
        neust_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_15_ce0 = 1'b1;
    end else begin
        neust_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_15_ce1 = 1'b1;
    end else begin
        neust_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_15_we0 = 1'b1;
    end else begin
        neust_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_16_ce0 = 1'b1;
    end else begin
        neust_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_16_ce1 = 1'b1;
    end else begin
        neust_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_16_we0 = 1'b1;
    end else begin
        neust_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_17_ce0 = 1'b1;
    end else begin
        neust_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_17_ce1 = 1'b1;
    end else begin
        neust_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_17_we0 = 1'b1;
    end else begin
        neust_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_18_ce0 = 1'b1;
    end else begin
        neust_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_18_ce1 = 1'b1;
    end else begin
        neust_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_18_we0 = 1'b1;
    end else begin
        neust_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_19_ce0 = 1'b1;
    end else begin
        neust_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_19_ce1 = 1'b1;
    end else begin
        neust_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_19_we0 = 1'b1;
    end else begin
        neust_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_1_ce0 = 1'b1;
    end else begin
        neust_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_1_ce1 = 1'b1;
    end else begin
        neust_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_1_we0 = 1'b1;
    end else begin
        neust_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_20_ce0 = 1'b1;
    end else begin
        neust_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_20_ce1 = 1'b1;
    end else begin
        neust_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_20_we0 = 1'b1;
    end else begin
        neust_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_21_ce0 = 1'b1;
    end else begin
        neust_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_21_ce1 = 1'b1;
    end else begin
        neust_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_21_we0 = 1'b1;
    end else begin
        neust_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_22_ce0 = 1'b1;
    end else begin
        neust_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_22_ce1 = 1'b1;
    end else begin
        neust_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_22_we0 = 1'b1;
    end else begin
        neust_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_23_ce0 = 1'b1;
    end else begin
        neust_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_23_ce1 = 1'b1;
    end else begin
        neust_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_23_we0 = 1'b1;
    end else begin
        neust_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_24_ce0 = 1'b1;
    end else begin
        neust_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_24_ce1 = 1'b1;
    end else begin
        neust_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_24_we0 = 1'b1;
    end else begin
        neust_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_25_ce0 = 1'b1;
    end else begin
        neust_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_25_ce1 = 1'b1;
    end else begin
        neust_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_25_we0 = 1'b1;
    end else begin
        neust_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_26_ce0 = 1'b1;
    end else begin
        neust_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_26_ce1 = 1'b1;
    end else begin
        neust_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_26_we0 = 1'b1;
    end else begin
        neust_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_27_ce0 = 1'b1;
    end else begin
        neust_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_27_ce1 = 1'b1;
    end else begin
        neust_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_27_we0 = 1'b1;
    end else begin
        neust_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_28_ce0 = 1'b1;
    end else begin
        neust_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_28_ce1 = 1'b1;
    end else begin
        neust_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_28_we0 = 1'b1;
    end else begin
        neust_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_29_ce0 = 1'b1;
    end else begin
        neust_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_29_ce1 = 1'b1;
    end else begin
        neust_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_29_we0 = 1'b1;
    end else begin
        neust_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_2_ce0 = 1'b1;
    end else begin
        neust_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_2_ce1 = 1'b1;
    end else begin
        neust_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_2_we0 = 1'b1;
    end else begin
        neust_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_30_ce0 = 1'b1;
    end else begin
        neust_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_30_ce1 = 1'b1;
    end else begin
        neust_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_30_we0 = 1'b1;
    end else begin
        neust_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_31_ce0 = 1'b1;
    end else begin
        neust_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_31_ce1 = 1'b1;
    end else begin
        neust_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_31_we0 = 1'b1;
    end else begin
        neust_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_3_ce0 = 1'b1;
    end else begin
        neust_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_3_ce1 = 1'b1;
    end else begin
        neust_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_3_we0 = 1'b1;
    end else begin
        neust_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_4_ce0 = 1'b1;
    end else begin
        neust_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_4_ce1 = 1'b1;
    end else begin
        neust_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_4_we0 = 1'b1;
    end else begin
        neust_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_5_ce0 = 1'b1;
    end else begin
        neust_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_5_ce1 = 1'b1;
    end else begin
        neust_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_5_we0 = 1'b1;
    end else begin
        neust_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_6_ce0 = 1'b1;
    end else begin
        neust_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_6_ce1 = 1'b1;
    end else begin
        neust_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_6_we0 = 1'b1;
    end else begin
        neust_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_7_ce0 = 1'b1;
    end else begin
        neust_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_7_ce1 = 1'b1;
    end else begin
        neust_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_7_we0 = 1'b1;
    end else begin
        neust_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_8_ce0 = 1'b1;
    end else begin
        neust_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_8_ce1 = 1'b1;
    end else begin
        neust_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_8_we0 = 1'b1;
    end else begin
        neust_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_9_ce0 = 1'b1;
    end else begin
        neust_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_9_ce1 = 1'b1;
    end else begin
        neust_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_9_we0 = 1'b1;
    end else begin
        neust_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_ce0 = 1'b1;
    end else begin
        neust_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_ce1 = 1'b1;
    end else begin
        neust_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_we0 = 1'b1;
    end else begin
        neust_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_blk_n = out_r_full_n;
    end else begin
        out_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_write = 1'b1;
    end else begin
        out_r_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln209_fu_1862_p2 = (ap_sig_allocacmp_cntr_load + 7'd29);

assign addr_cmp287_fu_1675_p2 = ((ap_sig_allocacmp_reuse_addr_reg284_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp293_fu_1666_p2 = ((ap_sig_allocacmp_reuse_addr_reg290_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp299_fu_1657_p2 = ((ap_sig_allocacmp_reuse_addr_reg296_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp305_fu_1648_p2 = ((ap_sig_allocacmp_reuse_addr_reg302_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp311_fu_1639_p2 = ((ap_sig_allocacmp_reuse_addr_reg308_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp317_fu_1630_p2 = ((ap_sig_allocacmp_reuse_addr_reg314_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp323_fu_1621_p2 = ((ap_sig_allocacmp_reuse_addr_reg320_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp329_fu_1612_p2 = ((ap_sig_allocacmp_reuse_addr_reg326_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp335_fu_1603_p2 = ((ap_sig_allocacmp_reuse_addr_reg332_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp341_fu_1594_p2 = ((ap_sig_allocacmp_reuse_addr_reg338_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp347_fu_1585_p2 = ((ap_sig_allocacmp_reuse_addr_reg344_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp353_fu_1576_p2 = ((ap_sig_allocacmp_reuse_addr_reg350_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp359_fu_1567_p2 = ((ap_sig_allocacmp_reuse_addr_reg356_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp365_fu_1558_p2 = ((ap_sig_allocacmp_reuse_addr_reg362_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp371_fu_1549_p2 = ((ap_sig_allocacmp_reuse_addr_reg368_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp377_fu_1540_p2 = ((ap_sig_allocacmp_reuse_addr_reg374_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp383_fu_1531_p2 = ((ap_sig_allocacmp_reuse_addr_reg380_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp389_fu_1522_p2 = ((ap_sig_allocacmp_reuse_addr_reg386_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp395_fu_1513_p2 = ((ap_sig_allocacmp_reuse_addr_reg392_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp401_fu_1504_p2 = ((ap_sig_allocacmp_reuse_addr_reg398_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp407_fu_1495_p2 = ((ap_sig_allocacmp_reuse_addr_reg404_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp413_fu_1486_p2 = ((ap_sig_allocacmp_reuse_addr_reg410_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp419_fu_1477_p2 = ((ap_sig_allocacmp_reuse_addr_reg416_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp425_fu_1468_p2 = ((ap_sig_allocacmp_reuse_addr_reg422_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp431_fu_1459_p2 = ((ap_sig_allocacmp_reuse_addr_reg428_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp437_fu_1450_p2 = ((ap_sig_allocacmp_reuse_addr_reg434_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp443_fu_1441_p2 = ((ap_sig_allocacmp_reuse_addr_reg440_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp449_fu_1432_p2 = ((ap_sig_allocacmp_reuse_addr_reg446_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp455_fu_1423_p2 = ((ap_sig_allocacmp_reuse_addr_reg452_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp461_fu_1414_p2 = ((ap_sig_allocacmp_reuse_addr_reg458_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp467_fu_1405_p2 = ((ap_sig_allocacmp_reuse_addr_reg464_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign addr_cmp_fu_1684_p2 = ((ap_sig_allocacmp_reuse_addr_reg_load == idxprom33_i_fu_1366_p1) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out_r_full_n == 1'b0) | (convInp_empty_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out_r_full_n == 1'b0) | (convInp_empty_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out_r_full_n == 1'b0) | (convInp_empty_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((out_r_full_n == 1'b0) | (convInp_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_573 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_586 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign cntr_1_fu_1850_p2 = (ap_sig_allocacmp_cntr_load + 7'd1);

assign cntr_2_fu_1868_p3 = ((icmp_ln209_fu_1856_p2[0:0] == 1'b1) ? cntr_1_fu_1850_p2 : add_ln209_fu_1862_p2);

assign i_2_fu_1357_p2 = (ap_sig_allocacmp_i_1 + 32'd1);

assign icmp_ln147_fu_1351_p2 = ((ap_sig_allocacmp_i_1 == p_read) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1856_p2 = ((cntr_1_fu_1850_p2 < 7'd100) ? 1'b1 : 1'b0);

assign idxprom33_i_fu_1366_p1 = ap_sig_allocacmp_cntr_load;

assign neust_10_address1 = idxprom33_i_fu_1366_p1;

assign neust_10_d0 = ((spike_10_fu_3156_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_9_fu_2210_p2);

assign neust_11_address1 = idxprom33_i_fu_1366_p1;

assign neust_11_d0 = ((spike_11_fu_3186_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_10_fu_2240_p2);

assign neust_12_address1 = idxprom33_i_fu_1366_p1;

assign neust_12_d0 = ((spike_12_fu_3216_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_11_fu_2270_p2);

assign neust_13_address1 = idxprom33_i_fu_1366_p1;

assign neust_13_d0 = ((spike_13_fu_3246_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_12_fu_2300_p2);

assign neust_14_address1 = idxprom33_i_fu_1366_p1;

assign neust_14_d0 = ((spike_14_fu_3276_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_13_fu_2330_p2);

assign neust_15_address1 = idxprom33_i_fu_1366_p1;

assign neust_15_d0 = ((spike_15_fu_3306_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_14_fu_2360_p2);

assign neust_16_address1 = idxprom33_i_fu_1366_p1;

assign neust_16_d0 = ((spike_16_fu_3336_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_15_fu_2390_p2);

assign neust_17_address1 = idxprom33_i_fu_1366_p1;

assign neust_17_d0 = ((spike_17_fu_3366_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_16_fu_2420_p2);

assign neust_18_address1 = idxprom33_i_fu_1366_p1;

assign neust_18_d0 = ((spike_18_fu_3396_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_17_fu_2450_p2);

assign neust_19_address1 = idxprom33_i_fu_1366_p1;

assign neust_19_d0 = ((spike_19_fu_3426_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_18_fu_2480_p2);

assign neust_1_address1 = idxprom33_i_fu_1366_p1;

assign neust_1_d0 = ((spike_1_fu_2886_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_fu_1940_p2);

assign neust_20_address1 = idxprom33_i_fu_1366_p1;

assign neust_20_d0 = ((spike_20_fu_3456_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_19_fu_2510_p2);

assign neust_21_address1 = idxprom33_i_fu_1366_p1;

assign neust_21_d0 = ((spike_21_fu_3486_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_20_fu_2540_p2);

assign neust_22_address1 = idxprom33_i_fu_1366_p1;

assign neust_22_d0 = ((spike_22_fu_3516_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_21_fu_2570_p2);

assign neust_23_address1 = idxprom33_i_fu_1366_p1;

assign neust_23_d0 = ((spike_23_fu_3546_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_22_fu_2600_p2);

assign neust_24_address1 = idxprom33_i_fu_1366_p1;

assign neust_24_d0 = ((spike_24_fu_3576_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_23_fu_2630_p2);

assign neust_25_address1 = idxprom33_i_fu_1366_p1;

assign neust_25_d0 = ((spike_25_fu_3606_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_24_fu_2660_p2);

assign neust_26_address1 = idxprom33_i_fu_1366_p1;

assign neust_26_d0 = ((spike_26_fu_3636_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_25_fu_2690_p2);

assign neust_27_address1 = idxprom33_i_fu_1366_p1;

assign neust_27_d0 = ((spike_27_fu_3666_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_26_fu_2720_p2);

assign neust_28_address1 = idxprom33_i_fu_1366_p1;

assign neust_28_d0 = ((spike_28_fu_3696_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_27_fu_2750_p2);

assign neust_29_address1 = idxprom33_i_fu_1366_p1;

assign neust_29_d0 = ((spike_29_fu_3726_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_28_fu_2780_p2);

assign neust_2_address1 = idxprom33_i_fu_1366_p1;

assign neust_2_d0 = ((spike_2_fu_2916_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_1_fu_1970_p2);

assign neust_30_address1 = idxprom33_i_fu_1366_p1;

assign neust_30_d0 = ((spike_30_fu_3756_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_29_fu_2810_p2);

assign neust_31_address1 = idxprom33_i_fu_1366_p1;

assign neust_31_d0 = ((spike_31_fu_3786_p2[0:0] == 1'b1) ? 16'd0 : temp_5_fu_2840_p2);

assign neust_3_address1 = idxprom33_i_fu_1366_p1;

assign neust_3_d0 = ((spike_3_fu_2946_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_2_fu_2000_p2);

assign neust_4_address1 = idxprom33_i_fu_1366_p1;

assign neust_4_d0 = ((spike_4_fu_2976_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_3_fu_2030_p2);

assign neust_5_address1 = idxprom33_i_fu_1366_p1;

assign neust_5_d0 = ((spike_5_fu_3006_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_4_fu_2060_p2);

assign neust_6_address1 = idxprom33_i_fu_1366_p1;

assign neust_6_d0 = ((spike_6_fu_3036_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_5_fu_2090_p2);

assign neust_7_address1 = idxprom33_i_fu_1366_p1;

assign neust_7_d0 = ((spike_7_fu_3066_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_6_fu_2120_p2);

assign neust_8_address1 = idxprom33_i_fu_1366_p1;

assign neust_8_d0 = ((spike_8_fu_3096_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_7_fu_2150_p2);

assign neust_9_address1 = idxprom33_i_fu_1366_p1;

assign neust_9_d0 = ((spike_9_fu_3126_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_8_fu_2180_p2);

assign neust_address1 = idxprom33_i_fu_1366_p1;

assign neust_d0 = ((spike_fu_2856_p2[0:0] == 1'b1) ? 16'd0 : temp_4_fu_1910_p2);

assign out_r_din = 32'd0;

assign reuse_select288_fu_2789_p3 = ((addr_cmp287_reg_4613[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg283_load : neust_30_q1);

assign reuse_select294_fu_2759_p3 = ((addr_cmp293_reg_4608[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg289_load : neust_29_q1);

assign reuse_select300_fu_2729_p3 = ((addr_cmp299_reg_4603[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg295_load : neust_28_q1);

assign reuse_select306_fu_2699_p3 = ((addr_cmp305_reg_4598[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg301_load : neust_27_q1);

assign reuse_select312_fu_2669_p3 = ((addr_cmp311_reg_4593[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg307_load : neust_26_q1);

assign reuse_select318_fu_2639_p3 = ((addr_cmp317_reg_4588[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg313_load : neust_25_q1);

assign reuse_select324_fu_2609_p3 = ((addr_cmp323_reg_4583[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg319_load : neust_24_q1);

assign reuse_select330_fu_2579_p3 = ((addr_cmp329_reg_4578[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg325_load : neust_23_q1);

assign reuse_select336_fu_2549_p3 = ((addr_cmp335_reg_4573[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg331_load : neust_22_q1);

assign reuse_select342_fu_2519_p3 = ((addr_cmp341_reg_4568[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg337_load : neust_21_q1);

assign reuse_select348_fu_2489_p3 = ((addr_cmp347_reg_4563[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg343_load : neust_20_q1);

assign reuse_select354_fu_2459_p3 = ((addr_cmp353_reg_4558[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg349_load : neust_19_q1);

assign reuse_select360_fu_2429_p3 = ((addr_cmp359_reg_4553[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg355_load : neust_18_q1);

assign reuse_select366_fu_2399_p3 = ((addr_cmp365_reg_4548[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg361_load : neust_17_q1);

assign reuse_select372_fu_2369_p3 = ((addr_cmp371_reg_4543[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg367_load : neust_16_q1);

assign reuse_select378_fu_2339_p3 = ((addr_cmp377_reg_4538[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg373_load : neust_15_q1);

assign reuse_select384_fu_2309_p3 = ((addr_cmp383_reg_4533[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg379_load : neust_14_q1);

assign reuse_select390_fu_2279_p3 = ((addr_cmp389_reg_4528[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg385_load : neust_13_q1);

assign reuse_select396_fu_2249_p3 = ((addr_cmp395_reg_4523[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg391_load : neust_12_q1);

assign reuse_select402_fu_2219_p3 = ((addr_cmp401_reg_4518[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg397_load : neust_11_q1);

assign reuse_select408_fu_2189_p3 = ((addr_cmp407_reg_4513[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg403_load : neust_10_q1);

assign reuse_select414_fu_2159_p3 = ((addr_cmp413_reg_4508[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg409_load : neust_9_q1);

assign reuse_select420_fu_2129_p3 = ((addr_cmp419_reg_4503[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg415_load : neust_8_q1);

assign reuse_select426_fu_2099_p3 = ((addr_cmp425_reg_4498[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg421_load : neust_7_q1);

assign reuse_select432_fu_2069_p3 = ((addr_cmp431_reg_4493[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg427_load : neust_6_q1);

assign reuse_select438_fu_2039_p3 = ((addr_cmp437_reg_4488[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg433_load : neust_5_q1);

assign reuse_select444_fu_2009_p3 = ((addr_cmp443_reg_4483[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg439_load : neust_4_q1);

assign reuse_select450_fu_1979_p3 = ((addr_cmp449_reg_4478[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg445_load : neust_3_q1);

assign reuse_select456_fu_1949_p3 = ((addr_cmp455_reg_4473[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg451_load : neust_2_q1);

assign reuse_select462_fu_1919_p3 = ((addr_cmp461_reg_4468[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg457_load : neust_1_q1);

assign select_ln204_10_fu_3162_p3 = ((spike_10_fu_3156_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_9_fu_2210_p2);

assign select_ln204_11_fu_3192_p3 = ((spike_11_fu_3186_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_10_fu_2240_p2);

assign select_ln204_12_fu_3222_p3 = ((spike_12_fu_3216_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_11_fu_2270_p2);

assign select_ln204_13_fu_3252_p3 = ((spike_13_fu_3246_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_12_fu_2300_p2);

assign select_ln204_14_fu_3282_p3 = ((spike_14_fu_3276_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_13_fu_2330_p2);

assign select_ln204_15_fu_3312_p3 = ((spike_15_fu_3306_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_14_fu_2360_p2);

assign select_ln204_16_fu_3342_p3 = ((spike_16_fu_3336_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_15_fu_2390_p2);

assign select_ln204_17_fu_3372_p3 = ((spike_17_fu_3366_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_16_fu_2420_p2);

assign select_ln204_18_fu_3402_p3 = ((spike_18_fu_3396_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_17_fu_2450_p2);

assign select_ln204_19_fu_3432_p3 = ((spike_19_fu_3426_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_18_fu_2480_p2);

assign select_ln204_1_fu_2892_p3 = ((spike_1_fu_2886_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_fu_1940_p2);

assign select_ln204_20_fu_3462_p3 = ((spike_20_fu_3456_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_19_fu_2510_p2);

assign select_ln204_21_fu_3492_p3 = ((spike_21_fu_3486_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_20_fu_2540_p2);

assign select_ln204_22_fu_3522_p3 = ((spike_22_fu_3516_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_21_fu_2570_p2);

assign select_ln204_23_fu_3552_p3 = ((spike_23_fu_3546_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_22_fu_2600_p2);

assign select_ln204_24_fu_3582_p3 = ((spike_24_fu_3576_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_23_fu_2630_p2);

assign select_ln204_25_fu_3612_p3 = ((spike_25_fu_3606_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_24_fu_2660_p2);

assign select_ln204_26_fu_3642_p3 = ((spike_26_fu_3636_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_25_fu_2690_p2);

assign select_ln204_27_fu_3672_p3 = ((spike_27_fu_3666_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_26_fu_2720_p2);

assign select_ln204_28_fu_3702_p3 = ((spike_28_fu_3696_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_27_fu_2750_p2);

assign select_ln204_29_fu_3732_p3 = ((spike_29_fu_3726_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_28_fu_2780_p2);

assign select_ln204_2_fu_2922_p3 = ((spike_2_fu_2916_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_1_fu_1970_p2);

assign select_ln204_30_fu_3762_p3 = ((spike_30_fu_3756_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_29_fu_2810_p2);

assign select_ln204_31_fu_3792_p3 = ((spike_31_fu_3786_p2[0:0] == 1'b1) ? 16'd0 : temp_5_fu_2840_p2);

assign select_ln204_3_fu_2952_p3 = ((spike_3_fu_2946_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_2_fu_2000_p2);

assign select_ln204_4_fu_2982_p3 = ((spike_4_fu_2976_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_3_fu_2030_p2);

assign select_ln204_5_fu_3012_p3 = ((spike_5_fu_3006_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_4_fu_2060_p2);

assign select_ln204_6_fu_3042_p3 = ((spike_6_fu_3036_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_5_fu_2090_p2);

assign select_ln204_7_fu_3072_p3 = ((spike_7_fu_3066_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_6_fu_2120_p2);

assign select_ln204_8_fu_3102_p3 = ((spike_8_fu_3096_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_7_fu_2150_p2);

assign select_ln204_9_fu_3132_p3 = ((spike_9_fu_3126_p2[0:0] == 1'b1) ? 16'd0 : sub_ln171_8_fu_2180_p2);

assign select_ln204_fu_2862_p3 = ((spike_fu_2856_p2[0:0] == 1'b1) ? 16'd0 : temp_4_fu_1910_p2);

assign sext_ln171_10_fu_2206_p1 = $signed(trunc_ln171_s_fu_2196_p4);

assign sext_ln171_11_fu_2236_p1 = $signed(trunc_ln171_10_fu_2226_p4);

assign sext_ln171_12_fu_2266_p1 = $signed(trunc_ln171_11_fu_2256_p4);

assign sext_ln171_13_fu_2296_p1 = $signed(trunc_ln171_12_fu_2286_p4);

assign sext_ln171_14_fu_2326_p1 = $signed(trunc_ln171_13_fu_2316_p4);

assign sext_ln171_15_fu_2356_p1 = $signed(trunc_ln171_14_fu_2346_p4);

assign sext_ln171_16_fu_2386_p1 = $signed(trunc_ln171_15_fu_2376_p4);

assign sext_ln171_17_fu_2416_p1 = $signed(trunc_ln171_16_fu_2406_p4);

assign sext_ln171_18_fu_2446_p1 = $signed(trunc_ln171_17_fu_2436_p4);

assign sext_ln171_19_fu_2476_p1 = $signed(trunc_ln171_18_fu_2466_p4);

assign sext_ln171_1_fu_1936_p1 = $signed(trunc_ln171_1_fu_1926_p4);

assign sext_ln171_20_fu_2506_p1 = $signed(trunc_ln171_19_fu_2496_p4);

assign sext_ln171_21_fu_2536_p1 = $signed(trunc_ln171_20_fu_2526_p4);

assign sext_ln171_22_fu_2566_p1 = $signed(trunc_ln171_21_fu_2556_p4);

assign sext_ln171_23_fu_2596_p1 = $signed(trunc_ln171_22_fu_2586_p4);

assign sext_ln171_24_fu_2626_p1 = $signed(trunc_ln171_23_fu_2616_p4);

assign sext_ln171_25_fu_2656_p1 = $signed(trunc_ln171_24_fu_2646_p4);

assign sext_ln171_26_fu_2686_p1 = $signed(trunc_ln171_25_fu_2676_p4);

assign sext_ln171_27_fu_2716_p1 = $signed(trunc_ln171_26_fu_2706_p4);

assign sext_ln171_28_fu_2746_p1 = $signed(trunc_ln171_27_fu_2736_p4);

assign sext_ln171_29_fu_2776_p1 = $signed(trunc_ln171_28_fu_2766_p4);

assign sext_ln171_2_fu_1966_p1 = $signed(trunc_ln171_2_fu_1956_p4);

assign sext_ln171_30_fu_2806_p1 = $signed(trunc_ln171_29_fu_2796_p4);

assign sext_ln171_31_fu_2836_p1 = $signed(trunc_ln171_30_fu_2826_p4);

assign sext_ln171_3_fu_1996_p1 = $signed(trunc_ln171_3_fu_1986_p4);

assign sext_ln171_4_fu_2026_p1 = $signed(trunc_ln171_4_fu_2016_p4);

assign sext_ln171_5_fu_2056_p1 = $signed(trunc_ln171_5_fu_2046_p4);

assign sext_ln171_6_fu_2086_p1 = $signed(trunc_ln171_6_fu_2076_p4);

assign sext_ln171_7_fu_2116_p1 = $signed(trunc_ln171_7_fu_2106_p4);

assign sext_ln171_8_fu_2146_p1 = $signed(trunc_ln171_8_fu_2136_p4);

assign sext_ln171_9_fu_2176_p1 = $signed(trunc_ln171_9_fu_2166_p4);

assign sext_ln171_fu_1906_p1 = $signed(trunc_ln_fu_1896_p4);

assign spike_10_fu_3156_p2 = (($signed(tmp_10_fu_3146_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_11_fu_3186_p2 = (($signed(tmp_11_fu_3176_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_12_fu_3216_p2 = (($signed(tmp_12_fu_3206_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_13_fu_3246_p2 = (($signed(tmp_13_fu_3236_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_14_fu_3276_p2 = (($signed(tmp_14_fu_3266_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_15_fu_3306_p2 = (($signed(tmp_15_fu_3296_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_16_fu_3336_p2 = (($signed(tmp_16_fu_3326_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_17_fu_3366_p2 = (($signed(tmp_17_fu_3356_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_18_fu_3396_p2 = (($signed(tmp_18_fu_3386_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_19_fu_3426_p2 = (($signed(tmp_19_fu_3416_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_1_fu_2886_p2 = (($signed(tmp_1_fu_2876_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_20_fu_3456_p2 = (($signed(tmp_20_fu_3446_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_21_fu_3486_p2 = (($signed(tmp_21_fu_3476_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_22_fu_3516_p2 = (($signed(tmp_22_fu_3506_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_23_fu_3546_p2 = (($signed(tmp_23_fu_3536_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_24_fu_3576_p2 = (($signed(tmp_24_fu_3566_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_25_fu_3606_p2 = (($signed(tmp_25_fu_3596_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_26_fu_3636_p2 = (($signed(tmp_26_fu_3626_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_27_fu_3666_p2 = (($signed(tmp_27_fu_3656_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_28_fu_3696_p2 = (($signed(tmp_28_fu_3686_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_29_fu_3726_p2 = (($signed(tmp_29_fu_3716_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_2_fu_2916_p2 = (($signed(tmp_2_fu_2906_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_30_fu_3756_p2 = (($signed(tmp_30_fu_3746_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_31_fu_3786_p2 = (($signed(tmp_31_fu_3776_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_3_fu_2946_p2 = (($signed(tmp_3_fu_2936_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_4_fu_2976_p2 = (($signed(tmp_4_fu_2966_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_5_fu_3006_p2 = (($signed(tmp_5_fu_2996_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_6_fu_3036_p2 = (($signed(tmp_6_fu_3026_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_7_fu_3066_p2 = (($signed(tmp_7_fu_3056_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_8_fu_3096_p2 = (($signed(tmp_8_fu_3086_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_9_fu_3126_p2 = (($signed(tmp_9_fu_3116_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign spike_fu_2856_p2 = (($signed(tmp_fu_2846_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign sub_ln171_10_fu_2240_p2 = ($signed(reuse_select402_fu_2219_p3) - $signed(sext_ln171_11_fu_2236_p1));

assign sub_ln171_11_fu_2270_p2 = ($signed(reuse_select396_fu_2249_p3) - $signed(sext_ln171_12_fu_2266_p1));

assign sub_ln171_12_fu_2300_p2 = ($signed(reuse_select390_fu_2279_p3) - $signed(sext_ln171_13_fu_2296_p1));

assign sub_ln171_13_fu_2330_p2 = ($signed(reuse_select384_fu_2309_p3) - $signed(sext_ln171_14_fu_2326_p1));

assign sub_ln171_14_fu_2360_p2 = ($signed(reuse_select378_fu_2339_p3) - $signed(sext_ln171_15_fu_2356_p1));

assign sub_ln171_15_fu_2390_p2 = ($signed(reuse_select372_fu_2369_p3) - $signed(sext_ln171_16_fu_2386_p1));

assign sub_ln171_16_fu_2420_p2 = ($signed(reuse_select366_fu_2399_p3) - $signed(sext_ln171_17_fu_2416_p1));

assign sub_ln171_17_fu_2450_p2 = ($signed(reuse_select360_fu_2429_p3) - $signed(sext_ln171_18_fu_2446_p1));

assign sub_ln171_18_fu_2480_p2 = ($signed(reuse_select354_fu_2459_p3) - $signed(sext_ln171_19_fu_2476_p1));

assign sub_ln171_19_fu_2510_p2 = ($signed(reuse_select348_fu_2489_p3) - $signed(sext_ln171_20_fu_2506_p1));

assign sub_ln171_1_fu_1970_p2 = ($signed(reuse_select456_fu_1949_p3) - $signed(sext_ln171_2_fu_1966_p1));

assign sub_ln171_20_fu_2540_p2 = ($signed(reuse_select342_fu_2519_p3) - $signed(sext_ln171_21_fu_2536_p1));

assign sub_ln171_21_fu_2570_p2 = ($signed(reuse_select336_fu_2549_p3) - $signed(sext_ln171_22_fu_2566_p1));

assign sub_ln171_22_fu_2600_p2 = ($signed(reuse_select330_fu_2579_p3) - $signed(sext_ln171_23_fu_2596_p1));

assign sub_ln171_23_fu_2630_p2 = ($signed(reuse_select324_fu_2609_p3) - $signed(sext_ln171_24_fu_2626_p1));

assign sub_ln171_24_fu_2660_p2 = ($signed(reuse_select318_fu_2639_p3) - $signed(sext_ln171_25_fu_2656_p1));

assign sub_ln171_25_fu_2690_p2 = ($signed(reuse_select312_fu_2669_p3) - $signed(sext_ln171_26_fu_2686_p1));

assign sub_ln171_26_fu_2720_p2 = ($signed(reuse_select306_fu_2699_p3) - $signed(sext_ln171_27_fu_2716_p1));

assign sub_ln171_27_fu_2750_p2 = ($signed(reuse_select300_fu_2729_p3) - $signed(sext_ln171_28_fu_2746_p1));

assign sub_ln171_28_fu_2780_p2 = ($signed(reuse_select294_fu_2759_p3) - $signed(sext_ln171_29_fu_2776_p1));

assign sub_ln171_29_fu_2810_p2 = ($signed(reuse_select288_fu_2789_p3) - $signed(sext_ln171_30_fu_2806_p1));

assign sub_ln171_2_fu_2000_p2 = ($signed(reuse_select450_fu_1979_p3) - $signed(sext_ln171_3_fu_1996_p1));

assign sub_ln171_3_fu_2030_p2 = ($signed(reuse_select444_fu_2009_p3) - $signed(sext_ln171_4_fu_2026_p1));

assign sub_ln171_4_fu_2060_p2 = ($signed(reuse_select438_fu_2039_p3) - $signed(sext_ln171_5_fu_2056_p1));

assign sub_ln171_5_fu_2090_p2 = ($signed(reuse_select432_fu_2069_p3) - $signed(sext_ln171_6_fu_2086_p1));

assign sub_ln171_6_fu_2120_p2 = ($signed(reuse_select426_fu_2099_p3) - $signed(sext_ln171_7_fu_2116_p1));

assign sub_ln171_7_fu_2150_p2 = ($signed(reuse_select420_fu_2129_p3) - $signed(sext_ln171_8_fu_2146_p1));

assign sub_ln171_8_fu_2180_p2 = ($signed(reuse_select414_fu_2159_p3) - $signed(sext_ln171_9_fu_2176_p1));

assign sub_ln171_9_fu_2210_p2 = ($signed(reuse_select408_fu_2189_p3) - $signed(sext_ln171_10_fu_2206_p1));

assign sub_ln171_fu_1940_p2 = ($signed(reuse_select462_fu_1919_p3) - $signed(sext_ln171_1_fu_1936_p1));

assign temp_2_fu_2819_p3 = ((addr_cmp_reg_4618[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg_load : neust_31_q1);

assign temp_4_fu_1910_p2 = ($signed(temp_fu_1889_p3) - $signed(sext_ln171_fu_1906_p1));

assign temp_5_fu_2840_p2 = ($signed(temp_2_fu_2819_p3) - $signed(sext_ln171_31_fu_2836_p1));

assign temp_fu_1889_p3 = ((addr_cmp467_reg_4277[0:0] == 1'b1) ? ap_sig_allocacmp_reuse_reg463_load : neust_q1);

assign tmp_10_fu_3146_p4 = {{sub_ln171_9_fu_2210_p2[15:10]}};

assign tmp_11_fu_3176_p4 = {{sub_ln171_10_fu_2240_p2[15:10]}};

assign tmp_12_fu_3206_p4 = {{sub_ln171_11_fu_2270_p2[15:10]}};

assign tmp_13_fu_3236_p4 = {{sub_ln171_12_fu_2300_p2[15:10]}};

assign tmp_14_fu_3266_p4 = {{sub_ln171_13_fu_2330_p2[15:10]}};

assign tmp_15_fu_3296_p4 = {{sub_ln171_14_fu_2360_p2[15:10]}};

assign tmp_16_fu_3326_p4 = {{sub_ln171_15_fu_2390_p2[15:10]}};

assign tmp_17_fu_3356_p4 = {{sub_ln171_16_fu_2420_p2[15:10]}};

assign tmp_18_fu_3386_p4 = {{sub_ln171_17_fu_2450_p2[15:10]}};

assign tmp_19_fu_3416_p4 = {{sub_ln171_18_fu_2480_p2[15:10]}};

assign tmp_1_fu_2876_p4 = {{sub_ln171_fu_1940_p2[15:10]}};

assign tmp_20_fu_3446_p4 = {{sub_ln171_19_fu_2510_p2[15:10]}};

assign tmp_21_fu_3476_p4 = {{sub_ln171_20_fu_2540_p2[15:10]}};

assign tmp_22_fu_3506_p4 = {{sub_ln171_21_fu_2570_p2[15:10]}};

assign tmp_23_fu_3536_p4 = {{sub_ln171_22_fu_2600_p2[15:10]}};

assign tmp_24_fu_3566_p4 = {{sub_ln171_23_fu_2630_p2[15:10]}};

assign tmp_25_fu_3596_p4 = {{sub_ln171_24_fu_2660_p2[15:10]}};

assign tmp_26_fu_3626_p4 = {{sub_ln171_25_fu_2690_p2[15:10]}};

assign tmp_27_fu_3656_p4 = {{sub_ln171_26_fu_2720_p2[15:10]}};

assign tmp_28_fu_3686_p4 = {{sub_ln171_27_fu_2750_p2[15:10]}};

assign tmp_29_fu_3716_p4 = {{sub_ln171_28_fu_2780_p2[15:10]}};

assign tmp_2_fu_2906_p4 = {{sub_ln171_1_fu_1970_p2[15:10]}};

assign tmp_30_fu_3746_p4 = {{sub_ln171_29_fu_2810_p2[15:10]}};

assign tmp_31_fu_3776_p4 = {{temp_5_fu_2840_p2[15:10]}};

assign tmp_3_fu_2936_p4 = {{sub_ln171_2_fu_2000_p2[15:10]}};

assign tmp_4_fu_2966_p4 = {{sub_ln171_3_fu_2030_p2[15:10]}};

assign tmp_5_fu_2996_p4 = {{sub_ln171_4_fu_2060_p2[15:10]}};

assign tmp_6_fu_3026_p4 = {{sub_ln171_5_fu_2090_p2[15:10]}};

assign tmp_7_fu_3056_p4 = {{sub_ln171_6_fu_2120_p2[15:10]}};

assign tmp_8_fu_3086_p4 = {{sub_ln171_7_fu_2150_p2[15:10]}};

assign tmp_9_fu_3116_p4 = {{sub_ln171_8_fu_2180_p2[15:10]}};

assign tmp_fu_2846_p4 = {{temp_4_fu_1910_p2[15:10]}};

assign trunc_ln171_10_fu_2226_p4 = {{reuse_select402_fu_2219_p3[14:3]}};

assign trunc_ln171_11_fu_2256_p4 = {{reuse_select396_fu_2249_p3[14:3]}};

assign trunc_ln171_12_fu_2286_p4 = {{reuse_select390_fu_2279_p3[14:3]}};

assign trunc_ln171_13_fu_2316_p4 = {{reuse_select384_fu_2309_p3[14:3]}};

assign trunc_ln171_14_fu_2346_p4 = {{reuse_select378_fu_2339_p3[14:3]}};

assign trunc_ln171_15_fu_2376_p4 = {{reuse_select372_fu_2369_p3[14:3]}};

assign trunc_ln171_16_fu_2406_p4 = {{reuse_select366_fu_2399_p3[14:3]}};

assign trunc_ln171_17_fu_2436_p4 = {{reuse_select360_fu_2429_p3[14:3]}};

assign trunc_ln171_18_fu_2466_p4 = {{reuse_select354_fu_2459_p3[14:3]}};

assign trunc_ln171_19_fu_2496_p4 = {{reuse_select348_fu_2489_p3[14:3]}};

assign trunc_ln171_1_fu_1926_p4 = {{reuse_select462_fu_1919_p3[14:3]}};

assign trunc_ln171_20_fu_2526_p4 = {{reuse_select342_fu_2519_p3[14:3]}};

assign trunc_ln171_21_fu_2556_p4 = {{reuse_select336_fu_2549_p3[14:3]}};

assign trunc_ln171_22_fu_2586_p4 = {{reuse_select330_fu_2579_p3[14:3]}};

assign trunc_ln171_23_fu_2616_p4 = {{reuse_select324_fu_2609_p3[14:3]}};

assign trunc_ln171_24_fu_2646_p4 = {{reuse_select318_fu_2639_p3[14:3]}};

assign trunc_ln171_25_fu_2676_p4 = {{reuse_select312_fu_2669_p3[14:3]}};

assign trunc_ln171_26_fu_2706_p4 = {{reuse_select306_fu_2699_p3[14:3]}};

assign trunc_ln171_27_fu_2736_p4 = {{reuse_select300_fu_2729_p3[14:3]}};

assign trunc_ln171_28_fu_2766_p4 = {{reuse_select294_fu_2759_p3[14:3]}};

assign trunc_ln171_29_fu_2796_p4 = {{reuse_select288_fu_2789_p3[14:3]}};

assign trunc_ln171_2_fu_1956_p4 = {{reuse_select456_fu_1949_p3[14:3]}};

assign trunc_ln171_30_fu_2826_p4 = {{temp_2_fu_2819_p3[14:3]}};

assign trunc_ln171_3_fu_1986_p4 = {{reuse_select450_fu_1979_p3[14:3]}};

assign trunc_ln171_4_fu_2016_p4 = {{reuse_select444_fu_2009_p3[14:3]}};

assign trunc_ln171_5_fu_2046_p4 = {{reuse_select438_fu_2039_p3[14:3]}};

assign trunc_ln171_6_fu_2076_p4 = {{reuse_select432_fu_2069_p3[14:3]}};

assign trunc_ln171_7_fu_2106_p4 = {{reuse_select426_fu_2099_p3[14:3]}};

assign trunc_ln171_8_fu_2136_p4 = {{reuse_select420_fu_2129_p3[14:3]}};

assign trunc_ln171_9_fu_2166_p4 = {{reuse_select414_fu_2159_p3[14:3]}};

assign trunc_ln171_s_fu_2196_p4 = {{reuse_select408_fu_2189_p3[14:3]}};

assign trunc_ln_fu_1896_p4 = {{temp_fu_1889_p3[14:3]}};

endmodule //conv1_lif_top_Matrix_Vector_Activate_Batch
