
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    34457500                       # Number of ticks simulated
final_tick                                   34457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129515                       # Simulator instruction rate (inst/s)
host_op_rate                                   143872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101569088                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650772                       # Number of bytes of host memory used
host_seconds                                     0.34                       # Real time elapsed on the host
sim_insts                                       43933                       # Number of instructions simulated
sim_ops                                         48806                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1110701589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         547921352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          98440107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          29717768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1786780817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1110701589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     98440107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1209141696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7429442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7429442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7429442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1110701589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        547921352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         98440107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         29717768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1794210259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                       963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      34450000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.533333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.405402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.383006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     30.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     26.67%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     10.00%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      8.33%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      6.67%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.33%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.89%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.11%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10171000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28208500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4810000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10572.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29322.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1786.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1788.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35625.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1073520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   585750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5717400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21363030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30877440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            983.201401                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        75000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30303750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21180060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24862425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            791.670912                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       799250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30035250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9325                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7152                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              963                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6336                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3199                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            50.489268                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    846                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  49                       # Number of system calls
system.cpu0.numCycles                           68916                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         44814                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9325                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4045                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        16656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2059                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5196                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  638                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             35829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.455581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.840886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   27024     75.42%     75.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     668      1.86%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     821      2.29%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     663      1.85%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     486      1.36%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     500      1.40%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     544      1.52%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     839      2.34%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4284     11.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               35829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.135310                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.650270                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14286                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                13233                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6932                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  647                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   731                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 936                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  310                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 45762                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1116                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   731                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14953                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2372                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6406                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6876                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4491                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 43939                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   167                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    41                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4055                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              53231                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               205480                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           53097                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                34449                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18782                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               137                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           136                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2896                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6937                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5486                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              652                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             725                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     40694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    35169                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               82                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        34449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            78                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        35829                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.981579                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.868185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              24901     69.50%     69.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3124      8.72%     78.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1951      5.45%     83.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1485      4.14%     87.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1407      3.93%     91.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1012      2.82%     94.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                802      2.24%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                988      2.76%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                159      0.44%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          35829                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    565     58.07%     58.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.10%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   205     21.07%     79.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  202     20.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                23921     68.02%     68.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 167      0.47%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6420     18.25%     86.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4658     13.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 35169                       # Type of FU issued
system.cpu0.iq.rate                          0.510317                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                        973                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.027666                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            107161                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            54582                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        33087                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 36109                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             114                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2893                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1503                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   731                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1867                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  438                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              40979                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              202                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6937                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5486                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               123                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  412                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            70                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           131                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          596                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 727                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                34251                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6103                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              918                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       10562                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5882                       # Number of branches executed
system.cpu0.iew.exec_stores                      4459                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.496996                       # Inst execution rate
system.cpu0.iew.wb_sent                         33414                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        33115                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    18433                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    38862                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.480513                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.474319                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13586                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              665                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        33693                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.813107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.912968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        25551     75.83%     75.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3044      9.03%     84.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1235      3.67%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          564      1.67%     90.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          829      2.46%     92.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          638      1.89%     94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          314      0.93%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          344      1.02%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1174      3.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        33693                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               23309                       # Number of instructions committed
system.cpu0.commit.committedOps                 27396                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8027                       # Number of memory references committed
system.cpu0.commit.loads                         4044                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                      4828                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    23092                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 304                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           19216     70.14%     70.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            150      0.55%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     70.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4044     14.76%     85.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          3983     14.54%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            27396                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1174                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       73201                       # The number of ROB reads
system.cpu0.rob.rob_writes                      84117                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      23309                       # Number of Instructions Simulated
system.cpu0.committedOps                        27396                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.956626                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.956626                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.338223                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.338223                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   39381                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  18451                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   118551                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22735                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11403                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               12                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          160.643078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7866                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              288                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.312500                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   160.643078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.156878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.156878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19547                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19547                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5421                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2363                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2363                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7784                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7789                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          258                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1469                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1469                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1727                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1727                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1728                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1728                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15421520                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15421520                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     76766975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     76766975                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     92188495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     92188495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     92188495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     92188495                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5679                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5679                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9511                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9511                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.045431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045431                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.383351                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383351                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.181579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.181570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59773.333333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59773.333333                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52257.981620                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52257.981620                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53380.715113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53380.715113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53349.823495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53349.823495                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1427                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1427                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1427                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1427                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          301                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9915499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9915499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      7544251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7544251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17459750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17459750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17512000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17512000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.027470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031542                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031542                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031628                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031628                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63560.891026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63560.891026                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52390.631944                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52390.631944                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58199.166667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58199.166667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58179.401993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58179.401993                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          239.821291                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4390                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.341137                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   239.821291                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.468401                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.468401                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10990                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10990                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4390                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4390                       # number of overall hits
system.cpu0.icache.overall_hits::total           4390                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          806                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          806                       # number of overall misses
system.cpu0.icache.overall_misses::total          806                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44780000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44780000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44780000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44780000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44780000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44780000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5196                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5196                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5196                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5196                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.155119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155119                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.155119                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155119                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.155119                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155119                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55558.312655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55558.312655                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55558.312655                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55558.312655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55558.312655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55558.312655                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          207                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          207                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          599                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33419250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33419250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33419250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33419250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33419250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33419250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.115281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.115281                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115281                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.115281                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115281                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55791.736227                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55791.736227                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55791.736227                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55791.736227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55791.736227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55791.736227                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6252                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5765                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              135                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5930                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3016                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            50.860034                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    178                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           11034                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         26474                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6252                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3194                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         5177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    333                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                      873                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   73                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              7878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.597487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.819340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3915     49.70%     49.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     151      1.92%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      57      0.72%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     158      2.01%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     110      1.40%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     146      1.85%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     133      1.69%     59.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      30      0.38%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3178     40.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                7878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.566612                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.399311                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1880                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2317                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3165                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  379                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   136                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 236                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 26229                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   136                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2146                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    354                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1621                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3255                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  365                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 25543                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   186                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              43287                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               123700                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           34249                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                37629                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    5658                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1761                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                3660                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                936                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              281                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             307                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     24738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    23463                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               25                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         7878                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.978294                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.138528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3539     44.92%     44.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                464      5.89%     50.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                340      4.32%     55.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                236      3.00%     58.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                118      1.50%     59.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                164      2.08%     61.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                851     10.80%     72.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2115     26.85%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                 51      0.65%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           7878                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1642     93.45%     93.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.06%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    78      4.44%     97.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   36      2.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                19009     81.02%     81.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.43%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                3614     15.40%     96.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                740      3.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 23463                       # Type of FU issued
system.cpu1.iq.rate                          2.126427                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1757                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.074884                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             56586                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            28207                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        23044                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 25220                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          600                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          396                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   136                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    354                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              24806                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 3660                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 936                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 111                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                23256                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 3547                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              207                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4224                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    5245                       # Number of branches executed
system.cpu1.iew.exec_stores                       677                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.107667                       # Inst execution rate
system.cpu1.iew.wb_sent                         23132                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        23044                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    16153                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    32244                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.088454                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.500961                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3370                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              105                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         7387                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.898335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.578765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3623     49.05%     49.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1          909     12.31%     61.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          146      1.98%     63.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          131      1.77%     65.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           65      0.88%     65.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           37      0.50%     66.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           52      0.70%     67.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          333      4.51%     71.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2091     28.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7387                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               20624                       # Number of instructions committed
system.cpu1.commit.committedOps                 21410                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          3600                       # Number of memory references committed
system.cpu1.commit.loads                         3060                       # Number of loads committed
system.cpu1.commit.membars                         33                       # Number of memory barriers committed
system.cpu1.commit.branches                      4953                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    16592                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  84                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           17711     82.72%     82.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             99      0.46%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           3060     14.29%     97.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           540      2.52%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            21410                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2091                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       29751                       # The number of ROB reads
system.cpu1.rob.rob_writes                      50076                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       57881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      20624                       # Number of Instructions Simulated
system.cpu1.committedOps                        21410                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.535008                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.535008                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.869132                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.869132                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   30908                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  10365                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    80034                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   29663                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   4588                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.614040                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3970                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               36                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           110.277778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.614040                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             8133                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            8133                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         3452                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3452                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           508                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3960                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3960                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3962                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3962                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           49                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           24                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           73                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           77                       # number of overall misses
system.cpu1.dcache.overall_misses::total           77                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1746000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1746000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1083250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1083250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2829250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2829250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2829250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2829250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         3501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013996                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045113                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018101                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018101                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019064                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 35632.653061                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35632.653061                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 45135.416667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45135.416667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38756.849315                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38756.849315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 36743.506494                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36743.506494                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           19                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           32                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           32                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           41                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           44                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       351250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       351250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1457750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1457750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1537750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1537750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.020677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 36883.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36883.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31931.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31931.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 35554.878049                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35554.878049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 34948.863636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34948.863636                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.313961                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                796                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            15.018868                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.313961                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.012332                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.012332                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1799                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1799                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            796                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          796                       # number of overall hits
system.cpu1.icache.overall_hits::total            796                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           77                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           77                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           77                       # number of overall misses
system.cpu1.icache.overall_misses::total           77                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4166750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4166750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4166750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4166750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4166750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4166750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.088202                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.088202                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.088202                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.088202                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.088202                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.088202                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54113.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54113.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54113.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54113.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54113.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54113.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3187250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3187250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3187250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3187250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3187250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3187250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.060710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.060710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.060710                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.060710                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.060710                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.060710                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 60136.792453                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60136.792453                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 60136.792453                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60136.792453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 60136.792453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60136.792453                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 846                       # Transaction distribution
system.membus.trans_dist::ReadResp                845                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               34                       # Total snoops (count)
system.membus.snoop_fanout::samples              1008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1008                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1247499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3175750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1609744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             281750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             226250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
