/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:24 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_M2MC_L2_H__
#define BCHP_M2MC_L2_H__

/***************************************************************************
 *M2MC_L2 - M2MC Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_M2MC_L2_CPU_STATUS                  0x00be5000 /* CPU interrupt Status Register */
#define BCHP_M2MC_L2_CPU_SET                     0x00be5004 /* CPU interrupt Set Register */
#define BCHP_M2MC_L2_CPU_CLEAR                   0x00be5008 /* CPU interrupt Clear Register */
#define BCHP_M2MC_L2_CPU_MASK_STATUS             0x00be500c /* CPU interrupt Mask Status Register */
#define BCHP_M2MC_L2_CPU_MASK_SET                0x00be5010 /* CPU interrupt Mask Set Register */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR              0x00be5014 /* CPU interrupt Mask Clear Register */
#define BCHP_M2MC_L2_PCI_STATUS                  0x00be5018 /* PCI interrupt Status Register */
#define BCHP_M2MC_L2_PCI_SET                     0x00be501c /* PCI interrupt Set Register */
#define BCHP_M2MC_L2_PCI_CLEAR                   0x00be5020 /* PCI interrupt Clear Register */
#define BCHP_M2MC_L2_PCI_MASK_STATUS             0x00be5024 /* PCI interrupt Mask Status Register */
#define BCHP_M2MC_L2_PCI_MASK_SET                0x00be5028 /* PCI interrupt Mask Set Register */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR              0x00be502c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_STATUS_reserved0_MASK                     0xffffff80
#define BCHP_M2MC_L2_CPU_STATUS_reserved0_SHIFT                    7

/* M2MC_L2 :: CPU_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC_L2 :: CPU_STATUS :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK   0x00000020
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT  5

/* M2MC_L2 :: CPU_STATUS :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_STRIPE_EN_ERROR_INTR_MASK     0x00000010
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_STRIPE_EN_ERROR_INTR_SHIFT    4

/* M2MC_L2 :: CPU_STATUS :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC_L2 :: CPU_STATUS :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_SET_reserved0_MASK                        0xffffff80
#define BCHP_M2MC_L2_CPU_SET_reserved0_SHIFT                       7

/* M2MC_L2 :: CPU_SET :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_CPU_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK    0x00000040
#define BCHP_M2MC_L2_CPU_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT   6

/* M2MC_L2 :: CPU_SET :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_CPU_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK      0x00000020
#define BCHP_M2MC_L2_CPU_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT     5

/* M2MC_L2 :: CPU_SET :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_CPU_SET_DCEG_STRIPE_EN_ERROR_INTR_MASK        0x00000010
#define BCHP_M2MC_L2_CPU_SET_DCEG_STRIPE_EN_ERROR_INTR_SHIFT       4

/* M2MC_L2 :: CPU_SET :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_CPU_SET_DCEG_LEFT_NONZERO_WARNING_INTR_MASK   0x00000008
#define BCHP_M2MC_L2_CPU_SET_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT  3

/* M2MC_L2 :: CPU_SET :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_CPU_SET_DCEG_TOP_NONZERO_WARNING_INTR_MASK    0x00000004
#define BCHP_M2MC_L2_CPU_SET_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT   2

/* M2MC_L2 :: CPU_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_MASK                   0x00000002
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                  1
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_DEFAULT                0x00000000

/* M2MC_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_MASK                        0x00000001
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_SHIFT                       0
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_DEFAULT                     0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_CLEAR_reserved0_MASK                      0xffffff80
#define BCHP_M2MC_L2_CPU_CLEAR_reserved0_SHIFT                     7

/* M2MC_L2 :: CPU_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK  0x00000040
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC_L2 :: CPU_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK    0x00000020
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT   5

/* M2MC_L2 :: CPU_CLEAR :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_MASK      0x00000010
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_SHIFT     4

/* M2MC_L2 :: CPU_CLEAR :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC_L2 :: CPU_CLEAR :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_MASK  0x00000004
#define BCHP_M2MC_L2_CPU_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000002
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                1
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* M2MC_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_MASK                      0x00000001
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_SHIFT                     0
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_reserved0_MASK                0xffffff80
#define BCHP_M2MC_L2_CPU_MASK_STATUS_reserved0_SHIFT               7

/* M2MC_L2 :: CPU_MASK_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: CPU_MASK_STATUS :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: CPU_MASK_STATUS :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC_L2 :: CPU_MASK_STATUS :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: CPU_MASK_STATUS :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT               0
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_DEFAULT             0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_MASK_SET_reserved0_MASK                   0xffffff80
#define BCHP_M2MC_L2_CPU_MASK_SET_reserved0_SHIFT                  7

/* M2MC_L2 :: CPU_MASK_SET :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: CPU_MASK_SET :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: CPU_MASK_SET :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_MASK   0x00000010
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_SHIFT  4

/* M2MC_L2 :: CPU_MASK_SET :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: CPU_MASK_SET :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000002
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT             1
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_DEFAULT           0x00000000

/* M2MC_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_MASK                   0x00000001
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                  0
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_DEFAULT                0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xffffff80
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_reserved0_SHIFT                7

/* M2MC_L2 :: CPU_MASK_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: CPU_MASK_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: CPU_MASK_CLEAR :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC_L2 :: CPU_MASK_CLEAR :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: CPU_MASK_CLEAR :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000002
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           1
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* M2MC_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                 0x00000001
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT                0
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_DEFAULT              0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_STATUS_reserved0_MASK                     0xffffff80
#define BCHP_M2MC_L2_PCI_STATUS_reserved0_SHIFT                    7

/* M2MC_L2 :: PCI_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC_L2 :: PCI_STATUS :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK   0x00000020
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT  5

/* M2MC_L2 :: PCI_STATUS :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_STRIPE_EN_ERROR_INTR_MASK     0x00000010
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_STRIPE_EN_ERROR_INTR_SHIFT    4

/* M2MC_L2 :: PCI_STATUS :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC_L2 :: PCI_STATUS :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_SET_reserved0_MASK                        0xffffff80
#define BCHP_M2MC_L2_PCI_SET_reserved0_SHIFT                       7

/* M2MC_L2 :: PCI_SET :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_PCI_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK    0x00000040
#define BCHP_M2MC_L2_PCI_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT   6

/* M2MC_L2 :: PCI_SET :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_PCI_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK      0x00000020
#define BCHP_M2MC_L2_PCI_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT     5

/* M2MC_L2 :: PCI_SET :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_PCI_SET_DCEG_STRIPE_EN_ERROR_INTR_MASK        0x00000010
#define BCHP_M2MC_L2_PCI_SET_DCEG_STRIPE_EN_ERROR_INTR_SHIFT       4

/* M2MC_L2 :: PCI_SET :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_PCI_SET_DCEG_LEFT_NONZERO_WARNING_INTR_MASK   0x00000008
#define BCHP_M2MC_L2_PCI_SET_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT  3

/* M2MC_L2 :: PCI_SET :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_PCI_SET_DCEG_TOP_NONZERO_WARNING_INTR_MASK    0x00000004
#define BCHP_M2MC_L2_PCI_SET_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT   2

/* M2MC_L2 :: PCI_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_MASK                   0x00000002
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                  1
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_DEFAULT                0x00000000

/* M2MC_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_MASK                        0x00000001
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_SHIFT                       0
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_DEFAULT                     0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_CLEAR_reserved0_MASK                      0xffffff80
#define BCHP_M2MC_L2_PCI_CLEAR_reserved0_SHIFT                     7

/* M2MC_L2 :: PCI_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK  0x00000040
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC_L2 :: PCI_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK    0x00000020
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT   5

/* M2MC_L2 :: PCI_CLEAR :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_MASK      0x00000010
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_SHIFT     4

/* M2MC_L2 :: PCI_CLEAR :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC_L2 :: PCI_CLEAR :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_MASK  0x00000004
#define BCHP_M2MC_L2_PCI_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000002
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                1
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* M2MC_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_MASK                      0x00000001
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_SHIFT                     0
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_reserved0_MASK                0xffffff80
#define BCHP_M2MC_L2_PCI_MASK_STATUS_reserved0_SHIFT               7

/* M2MC_L2 :: PCI_MASK_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: PCI_MASK_STATUS :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: PCI_MASK_STATUS :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC_L2 :: PCI_MASK_STATUS :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: PCI_MASK_STATUS :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT               0
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_DEFAULT             0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_MASK_SET_reserved0_MASK                   0xffffff80
#define BCHP_M2MC_L2_PCI_MASK_SET_reserved0_SHIFT                  7

/* M2MC_L2 :: PCI_MASK_SET :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: PCI_MASK_SET :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: PCI_MASK_SET :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_MASK   0x00000010
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_SHIFT  4

/* M2MC_L2 :: PCI_MASK_SET :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: PCI_MASK_SET :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000002
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT             1
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_DEFAULT           0x00000000

/* M2MC_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_MASK                   0x00000001
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                  0
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_DEFAULT                0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_reserved0_MASK                 0xffffff80
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_reserved0_SHIFT                7

/* M2MC_L2 :: PCI_MASK_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC_L2 :: PCI_MASK_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC_L2 :: PCI_MASK_CLEAR :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC_L2 :: PCI_MASK_CLEAR :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC_L2 :: PCI_MASK_CLEAR :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000002
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           1
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* M2MC_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                 0x00000001
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT                0
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_DEFAULT              0x00000001

#endif /* #ifndef BCHP_M2MC_L2_H__ */

/* End of File */
