
set_input_delay -clock clk_input -max 1.000 [get_ports bus_pcie*]
set_input_delay -clock clk_input -min -1.000 [get_ports bus_pcie*]
set_input_delay -clock clk_input -max 1.000 [get_ports rst_in]
set_input_delay -clock clk_input -min -1.000 [get_ports rst_in]

set_output_delay -clock clk_out2_clk_wiz_0 -max 1.000 [get_ports pcie_bus*]
set_output_delay -clock clk_out2_clk_wiz_0 -min -1.000 [get_ports pcie_bus*]

set_property IOSTANDARD LVCMOS15 [get_ports bus_pcie*]
set_property IOSTANDARD LVCMOS15 [get_ports pcie_bus*]
set_property IOSTANDARD LVCMOS15 [get_ports clk_input]
set_property IOSTANDARD LVCMOS15 [get_ports clk_output]
set_property IOSTANDARD LVCMOS15 [get_ports rst_in]

set_property DRIVE 4 [get_ports pcie_bus*]
set_property DRIVE 4 [get_ports clk_output]

set_property INTERNAL_VREF 0.75 [get_iobanks 12]
set_property INTERNAL_VREF 0.75 [get_iobanks 13]
set_property INTERNAL_VREF 0.75 [get_iobanks 14]
set_property INTERNAL_VREF 0.75 [get_iobanks 15]
set_property INTERNAL_VREF 0.75 [get_iobanks 16]
set_property INTERNAL_VREF 0.75 [get_iobanks 32]
set_property INTERNAL_VREF 0.75 [get_iobanks 33]
set_property INTERNAL_VREF 0.75 [get_iobanks 34]

set_property CONFIG_VOLTAGE 1.5 [current_design]
set_property CFGBVS GND [current_design]




set_property PACKAGE_PIN H23 [get_ports {bus_pcie_req_addr[0]}]
set_property PACKAGE_PIN V23 [get_ports {pcie_bus_rd_data[55]}]
set_property PACKAGE_PIN AD21 [get_ports {pcie_bus_rd_data[23]}]
set_property PACKAGE_PIN L22 [get_ports {bus_pcie_wr_data[35]}]
set_property PACKAGE_PIN A15 [get_ports {bus_pcie_wr_data[3]}]
set_property PACKAGE_PIN C24 [get_ports {bus_pcie_wr_addr[3]}]
set_property PACKAGE_PIN W24 [get_ports {pcie_bus_rd_data[44]}]
set_property PACKAGE_PIN M25 [get_ports {pcie_bus_rd_data[12]}]
set_property PACKAGE_PIN F17 [get_ports {bus_pcie_wr_data[30]}]
set_property PACKAGE_PIN E17 [get_ports {bus_pcie_wr_data[29]}]
set_property PACKAGE_PIN E18 [get_ports {bus_pcie_wr_data[28]}]
set_property PACKAGE_PIN V13 [get_ports {bus_pcie_req_tag[1]}]
set_property PACKAGE_PIN M21 [get_ports bus_pcie_wr_vld]
set_property PACKAGE_PIN W23 [get_ports {pcie_bus_rd_data[45]}]
set_property PACKAGE_PIN P26 [get_ports {pcie_bus_rd_data[13]}]
set_property PACKAGE_PIN H19 [get_ports {bus_pcie_wr_data[18]}]
set_property PACKAGE_PIN T18 [get_ports {bus_pcie_wr_addr[13]}]
set_property PACKAGE_PIN E25 [get_ports {bus_pcie_req_addr[10]}]
set_property PACKAGE_PIN AA22 [get_ports {pcie_bus_rd_data[34]}]
set_property PACKAGE_PIN M24 [get_ports {pcie_bus_rd_data[2]}]
set_property PACKAGE_PIN M17 [get_ports {bus_pcie_wr_data[8]}]
set_property PACKAGE_PIN A13 [get_ports {bus_pcie_wr_data[2]}]
set_property PACKAGE_PIN D21 [get_ports {bus_pcie_wr_addr[2]}]
set_property PACKAGE_PIN F23 [get_ports {bus_pcie_req_addr[13]}]
set_property PACKAGE_PIN AB26 [get_ports {pcie_bus_rd_data[43]}]
set_property PACKAGE_PIN L25 [get_ports {pcie_bus_rd_data[11]}]
set_property PACKAGE_PIN F19 [get_ports {bus_pcie_wr_data[20]}]
set_property PACKAGE_PIN A20 [get_ports {bus_pcie_req_addr[31]}]
set_property PACKAGE_PIN E23 [get_ports {bus_pcie_req_addr[15]}]
set_property PACKAGE_PIN AC24 [get_ports {pcie_bus_rd_data[32]}]
set_property PACKAGE_PIN P19 [get_ports {pcie_bus_rd_data[0]}]
set_property PACKAGE_PIN J21 [get_ports {bus_pcie_wr_data[39]}]
set_property PACKAGE_PIN G20 [get_ports {bus_pcie_wr_data[17]}]
set_property PACKAGE_PIN L17 [get_ports {bus_pcie_wr_data[6]}]
set_property PACKAGE_PIN T19 [get_ports {bus_pcie_wr_addr[12]}]
set_property PACKAGE_PIN G25 [get_ports {bus_pcie_req_addr[8]}]
set_property PACKAGE_PIN AC23 [get_ports {pcie_bus_rd_data[33]}]
set_property PACKAGE_PIN L24 [get_ports {pcie_bus_rd_data[1]}]
set_property PACKAGE_PIN A12 [get_ports {bus_pcie_wr_data[1]}]
set_property PACKAGE_PIN C22 [get_ports {bus_pcie_wr_addr[1]}]
set_property PACKAGE_PIN V24 [get_ports {pcie_bus_rd_data[54]}]
set_property PACKAGE_PIN AE21 [get_ports {pcie_bus_rd_data[22]}]
set_property PACKAGE_PIN E21 [get_ports {bus_pcie_req_addr[30]}]
set_property PACKAGE_PIN F24 [get_ports {bus_pcie_req_addr[11]}]
set_property PACKAGE_PIN AA25 [get_ports {pcie_bus_rd_data[47]}]
set_property PACKAGE_PIN AD25 [get_ports {pcie_bus_rd_data[15]}]
set_property PACKAGE_PIN G19 [get_ports {bus_pcie_wr_data[22]}]
set_property PACKAGE_PIN K16 [get_ports {bus_pcie_wr_data[10]}]
set_property PACKAGE_PIN P16 [get_ports {bus_pcie_wr_addr[11]}]
set_property PACKAGE_PIN G21 [get_ports {bus_pcie_req_addr[1]}]
set_property PACKAGE_PIN AA24 [get_ports {pcie_bus_rd_data[36]}]
set_property PACKAGE_PIN N19 [get_ports {pcie_bus_rd_data[4]}]
set_property PACKAGE_PIN E20 [get_ports {bus_pcie_wr_data[19]}]
set_property PACKAGE_PIN J14 [get_ports {bus_pcie_wr_data[0]}]
set_property PACKAGE_PIN B20 [get_ports {bus_pcie_wr_addr[0]}]
set_property PACKAGE_PIN Y23 [get_ports {pcie_bus_rd_data[37]}]
set_property PACKAGE_PIN P25 [get_ports {pcie_bus_rd_data[5]}]
set_property PACKAGE_PIN F20 [get_ports {bus_pcie_wr_data[21]}]
set_property PACKAGE_PIN E22 [get_ports {bus_pcie_req_addr[29]}]
set_property PACKAGE_PIN D25 [get_ports {bus_pcie_req_addr[9]}]
set_property PACKAGE_PIN U25 [get_ports {pcie_bus_rd_data[56]}]
set_property PACKAGE_PIN AC22 [get_ports {pcie_bus_rd_data[26]}]
set_property PACKAGE_PIN A24 [get_ports {pcie_bus_rd_tag[0]}]
set_property PACKAGE_PIN J20 [get_ports {bus_pcie_wr_data[15]}]
set_property PACKAGE_PIN H24 [get_ports {bus_pcie_wr_data[40]}]
set_property PACKAGE_PIN J25 [get_ports {bus_pcie_wr_data[36]}]
set_property PACKAGE_PIN N17 [get_ports {bus_pcie_wr_addr[10]}]
set_property PACKAGE_PIN B21 [get_ports {bus_pcie_req_addr[18]}]
set_property PACKAGE_PIN Y22 [get_ports {pcie_bus_rd_data[35]}]
set_property PACKAGE_PIN M20 [get_ports {pcie_bus_rd_data[3]}]
set_property PACKAGE_PIN L20 [get_ports {bus_pcie_wr_data[11]}]
set_property PACKAGE_PIN T24 [get_ports {bus_pcie_wr_addr[31]}]
set_property PACKAGE_PIN P23 [get_ports {bus_pcie_req_tag[7]}]
set_property PACKAGE_PIN U24 [get_ports {pcie_bus_rd_data[57]}]
set_property PACKAGE_PIN AC21 [get_ports {pcie_bus_rd_data[24]}]
set_property PACKAGE_PIN A23 [get_ports {pcie_bus_rd_tag[1]}]
set_property PACKAGE_PIN K22 [get_ports {bus_pcie_wr_data[34]}]
set_property PACKAGE_PIN D20 [get_ports {bus_pcie_wr_data[23]}]
set_property PACKAGE_PIN F25 [get_ports {bus_pcie_req_addr[6]}]
set_property PACKAGE_PIN K21 [get_ports clk_output]
set_property PACKAGE_PIN V22 [get_ports {pcie_bus_rd_data[58]}]
set_property PACKAGE_PIN AB21 [get_ports {pcie_bus_rd_data[25]}]
set_property PACKAGE_PIN B26 [get_ports {pcie_bus_rd_tag[2]}]
set_property PACKAGE_PIN H22 [get_ports {bus_pcie_wr_data[38]}]
set_property PACKAGE_PIN L18 [get_ports {bus_pcie_wr_data[7]}]
set_property PACKAGE_PIN R16 [get_ports {bus_pcie_wr_addr[9]}]
set_property PACKAGE_PIN AB25 [get_ports {pcie_bus_rd_data[46]}]
set_property PACKAGE_PIN AE25 [get_ports {pcie_bus_rd_data[14]}]
set_property PACKAGE_PIN T25 [get_ports {bus_pcie_wr_addr[30]}]
set_property PACKAGE_PIN N23 [get_ports {bus_pcie_req_tag[6]}]
set_property PACKAGE_PIN AA23 [get_ports {pcie_bus_rd_data[39]}]
set_property PACKAGE_PIN M26 [get_ports {pcie_bus_rd_data[7]}]
set_property PACKAGE_PIN K20 [get_ports {bus_pcie_wr_data[16]}]
set_property PACKAGE_PIN U21 [get_ports {pcie_bus_rd_data[60]}]
set_property PACKAGE_PIN AD24 [get_ports {pcie_bus_rd_data[28]}]
set_property PACKAGE_PIN A22 [get_ports {pcie_bus_rd_tag[4]}]
set_property PACKAGE_PIN R17 [get_ports {bus_pcie_wr_addr[8]}]
set_property PACKAGE_PIN H21 [get_ports {bus_pcie_req_addr[2]}]
set_property PACKAGE_PIN D24 [get_ports {bus_pcie_req_addr[17]}]
set_property PACKAGE_PIN G26 [get_ports {bus_pcie_req_addr[7]}]
set_property PACKAGE_PIN R22 [get_ports clk_input]
set_property PACKAGE_PIN M22 [get_ports bus_pcie_req_vld]
set_property PACKAGE_PIN R26 [get_ports {pcie_bus_rd_data[61]}]
set_property PACKAGE_PIN AD23 [get_ports {pcie_bus_rd_data[29]}]
set_property PACKAGE_PIN B22 [get_ports {pcie_bus_rd_tag[5]}]
set_property PACKAGE_PIN L19 [get_ports {bus_pcie_wr_data[12]}]
set_property PACKAGE_PIN T20 [get_ports {bus_pcie_wr_addr[29]}]
set_property PACKAGE_PIN N21 [get_ports {bus_pcie_req_tag[5]}]
set_property PACKAGE_PIN H26 [get_ports {bus_pcie_req_addr[3]}]
set_property PACKAGE_PIN W26 [get_ports {pcie_bus_rd_data[50]}]
set_property PACKAGE_PIN AE26 [get_ports {pcie_bus_rd_data[18]}]
set_property PACKAGE_PIN H17 [get_ports {bus_pcie_wr_data[26]}]
set_property PACKAGE_PIN R20 [get_ports {bus_pcie_wr_addr[18]}]
set_property PACKAGE_PIN U22 [get_ports {pcie_bus_rd_data[59]}]
set_property PACKAGE_PIN AB22 [get_ports {pcie_bus_rd_data[27]}]
set_property PACKAGE_PIN B25 [get_ports {pcie_bus_rd_tag[3]}]
set_property PACKAGE_PIN N18 [get_ports {bus_pcie_wr_addr[7]}]
set_property PACKAGE_PIN W21 [get_ports {pcie_bus_rd_data[48]}]
set_property PACKAGE_PIN AF23 [get_ports {pcie_bus_rd_data[16]}]
set_property PACKAGE_PIN N22 [get_ports {bus_pcie_req_tag[4]}]
set_property PACKAGE_PIN V21 [get_ports {pcie_bus_rd_data[49]}]
set_property PACKAGE_PIN AE23 [get_ports {pcie_bus_rd_data[17]}]
set_property PACKAGE_PIN L23 [get_ports {bus_pcie_wr_data[31]}]
set_property PACKAGE_PIN T22 [get_ports {bus_pcie_wr_addr[17]}]
set_property PACKAGE_PIN AB24 [get_ports {pcie_bus_rd_data[38]}]
set_property PACKAGE_PIN R25 [get_ports {pcie_bus_rd_data[6]}]
set_property PACKAGE_PIN J19 [get_ports {bus_pcie_wr_data[13]}]
set_property PACKAGE_PIN D26 [get_ports {bus_pcie_wr_addr[6]}]
set_property PACKAGE_PIN G22 [get_ports {bus_pcie_req_addr[14]}]
set_property PACKAGE_PIN N16 [get_ports pcie_bus_rd_vld]
set_property PACKAGE_PIN K25 [get_ports {pcie_bus_rd_data[63]}]
set_property PACKAGE_PIN W20 [get_ports {pcie_bus_rd_data[31]}]
set_property PACKAGE_PIN B24 [get_ports {pcie_bus_rd_tag[7]}]
set_property PACKAGE_PIN H18 [get_ports {bus_pcie_wr_data[25]}]
set_property PACKAGE_PIN R21 [get_ports {bus_pcie_req_tag[3]}]
set_property PACKAGE_PIN E26 [get_ports {bus_pcie_req_addr[5]}]
set_property PACKAGE_PIN V26 [get_ports {pcie_bus_rd_data[52]}]
set_property PACKAGE_PIN AF25 [get_ports {pcie_bus_rd_data[20]}]
set_property PACKAGE_PIN T23 [get_ports {bus_pcie_wr_addr[16]}]
set_property PACKAGE_PIN P20 [get_ports rst_in]
set_property PACKAGE_PIN U26 [get_ports {pcie_bus_rd_data[53]}]
set_property PACKAGE_PIN AF24 [get_ports {pcie_bus_rd_data[21]}]
set_property PACKAGE_PIN J18 [get_ports {bus_pcie_wr_data[14]}]
set_property PACKAGE_PIN K18 [get_ports {bus_pcie_wr_data[5]}]
set_property PACKAGE_PIN C26 [get_ports {bus_pcie_wr_addr[5]}]
set_property PACKAGE_PIN AC26 [get_ports {pcie_bus_rd_data[42]}]
set_property PACKAGE_PIN P24 [get_ports {pcie_bus_rd_data[10]}]
set_property PACKAGE_PIN K17 [get_ports {bus_pcie_wr_data[9]}]
set_property PACKAGE_PIN R23 [get_ports {bus_pcie_req_tag[0]}]
set_property PACKAGE_PIN W25 [get_ports {pcie_bus_rd_data[51]}]
set_property PACKAGE_PIN AD26 [get_ports {pcie_bus_rd_data[19]}]
set_property PACKAGE_PIN J23 [get_ports {bus_pcie_wr_data[32]}]
set_property PACKAGE_PIN U19 [get_ports {bus_pcie_wr_addr[15]}]
set_property PACKAGE_PIN F22 [get_ports {bus_pcie_req_addr[16]}]
set_property PACKAGE_PIN Y26 [get_ports {pcie_bus_rd_data[40]}]
set_property PACKAGE_PIN N26 [get_ports {pcie_bus_rd_data[8]}]
set_property PACKAGE_PIN J24 [get_ports {bus_pcie_wr_data[37]}]
set_property PACKAGE_PIN D19 [get_ports {bus_pcie_wr_data[24]}]
set_property PACKAGE_PIN M16 [get_ports {bus_pcie_wr_data[4]}]
set_property PACKAGE_PIN C23 [get_ports {bus_pcie_wr_addr[4]}]
set_property PACKAGE_PIN Y25 [get_ports {pcie_bus_rd_data[41]}]
set_property PACKAGE_PIN N24 [get_ports {pcie_bus_rd_data[9]}]
set_property PACKAGE_PIN K23 [get_ports {bus_pcie_wr_data[33]}]
set_property PACKAGE_PIN D18 [get_ports {bus_pcie_wr_data[27]}]
set_property PACKAGE_PIN P21 [get_ports {bus_pcie_req_tag[2]}]
set_property PACKAGE_PIN K26 [get_ports {pcie_bus_rd_data[62]}]
set_property PACKAGE_PIN Y21 [get_ports {pcie_bus_rd_data[30]}]
set_property PACKAGE_PIN A25 [get_ports {pcie_bus_rd_tag[6]}]
set_property PACKAGE_PIN U20 [get_ports {bus_pcie_wr_addr[14]}]
set_property PACKAGE_PIN J26 [get_ports {bus_pcie_req_addr[4]}]
set_property PACKAGE_PIN G24 [get_ports {bus_pcie_req_addr[12]}]
set_property PACKAGE_PIN B12 [get_ports {bus_pcie_wr_addr[25]}]
set_property PACKAGE_PIN C18 [get_ports {bus_pcie_wr_data[53]}]
set_property PACKAGE_PIN P18 [get_ports {bus_pcie_req_addr[21]}]
set_property PACKAGE_PIN D16 [get_ports {bus_pcie_wr_data[51]}]
set_property PACKAGE_PIN G15 [get_ports {bus_pcie_wr_data[48]}]
set_property PACKAGE_PIN E16 [get_ports {bus_pcie_wr_data[43]}]
set_property PACKAGE_PIN C17 [get_ports {bus_pcie_wr_data[54]}]
set_property PACKAGE_PIN B14 [get_ports {bus_pcie_wr_addr[23]}]
set_property PACKAGE_PIN U16 [get_ports {bus_pcie_req_addr[20]}]
set_property PACKAGE_PIN C16 [get_ports {bus_pcie_wr_data[62]}]
set_property PACKAGE_PIN A14 [get_ports {bus_pcie_wr_addr[22]}]
set_property PACKAGE_PIN C21 [get_ports {bus_pcie_req_addr[19]}]
set_property PACKAGE_PIN F18 [get_ports {bus_pcie_wr_data[41]}]
set_property PACKAGE_PIN B10 [get_ports {bus_pcie_wr_addr[21]}]
set_property PACKAGE_PIN B19 [get_ports {bus_pcie_wr_data[55]}]
set_property PACKAGE_PIN A10 [get_ports {bus_pcie_wr_addr[20]}]
set_property PACKAGE_PIN AE22 [get_ports {bus_pcie_req_addr[28]}]
set_property PACKAGE_PIN B16 [get_ports {bus_pcie_wr_data[61]}]
set_property PACKAGE_PIN K15 [get_ports {bus_pcie_wr_data[63]}]
set_property PACKAGE_PIN A18 [get_ports {bus_pcie_wr_data[60]}]
set_property PACKAGE_PIN E15 [get_ports {bus_pcie_wr_data[44]}]
set_property PACKAGE_PIN A17 [get_ports {bus_pcie_wr_data[57]}]
set_property PACKAGE_PIN B15 [get_ports {bus_pcie_wr_addr[19]}]
set_property PACKAGE_PIN AF22 [get_ports {bus_pcie_req_addr[27]}]
set_property PACKAGE_PIN B17 [get_ports {bus_pcie_wr_data[58]}]
set_property PACKAGE_PIN U17 [get_ports {bus_pcie_req_addr[24]}]
set_property PACKAGE_PIN J16 [get_ports {bus_pcie_wr_data[45]}]
set_property PACKAGE_PIN E12 [get_ports {bus_pcie_wr_addr[28]}]
set_property PACKAGE_PIN F15 [get_ports {bus_pcie_wr_data[47]}]
set_property PACKAGE_PIN Y20 [get_ports {bus_pcie_req_addr[26]}]
set_property PACKAGE_PIN D15 [get_ports {bus_pcie_wr_data[52]}]
set_property PACKAGE_PIN C14 [get_ports {bus_pcie_wr_addr[27]}]
set_property PACKAGE_PIN J15 [get_ports {bus_pcie_wr_data[46]}]
set_property PACKAGE_PIN M19 [get_ports {bus_pcie_req_addr[25]}]
set_property PACKAGE_PIN C19 [get_ports {bus_pcie_wr_data[56]}]
set_property PACKAGE_PIN B11 [get_ports {bus_pcie_wr_addr[24]}]
set_property PACKAGE_PIN T17 [get_ports {bus_pcie_req_addr[23]}]
set_property PACKAGE_PIN G16 [get_ports {bus_pcie_wr_data[49]}]
set_property PACKAGE_PIN A19 [get_ports {bus_pcie_wr_data[59]}]
set_property PACKAGE_PIN G17 [get_ports {bus_pcie_wr_data[42]}]
set_property PACKAGE_PIN C13 [get_ports {bus_pcie_wr_addr[26]}]
set_property PACKAGE_PIN H16 [get_ports {bus_pcie_wr_data[50]}]
set_property PACKAGE_PIN R18 [get_ports {bus_pcie_req_addr[22]}]
