// Seed: 2104411210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  wire id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_17 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire _id_17;
  module_0 modCall_1 (
      id_6,
      id_19,
      id_21,
      id_18,
      id_30,
      id_27,
      id_4,
      id_20,
      id_19,
      id_26,
      id_15,
      id_9,
      id_3
  );
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_32 = 1;
  assign id_12[id_17] = -1 ? id_5 : |id_16;
endmodule
