# Reading C:/Modeltech_pe_edu_10.3d/tcl/vsim/pref.tcl
# do {gen_funciones_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:43 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 ipcore_dir/dcm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity dcm
# -- Compiling architecture xilinx of dcm
# End time: 12:41:46 on Dec 11,2014, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:46 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 gen_dir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_dir
# -- Compiling architecture rtl of gen_dir
# End time: 12:41:47 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:47 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 dpram_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dpram_mem
# -- Compiling architecture rtl of dpram_mem
# End time: 12:41:48 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:48 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 cnt_epp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cnt_epp
# -- Compiling architecture rtl of cnt_epp
# End time: 12:41:48 on Dec 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:48 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 cnt_dpram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cnt_dpram
# -- Compiling architecture RTL of cnt_dpram
# End time: 12:41:49 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:49 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 cnt_dac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cnt_dac
# -- Compiling architecture RTL of cnt_dac
# End time: 12:41:50 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:50 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 gen_funciones.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_funciones
# -- Compiling architecture rtl of gen_funciones
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading entity dcm
# -- Loading entity cnt_epp
# -- Loading entity cnt_dpram
# -- Loading entity dpram_mem
# -- Loading entity gen_dir
# -- Loading entity cnt_dac
# End time: 12:41:51 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:51 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 epp_device1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity epp_device1
# -- Compiling architecture sim of epp_device1
# End time: 12:41:52 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:52 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 DAC121S101.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DAC121S101
# -- Compiling architecture rtl of DAC121S101
# End time: 12:41:53 on Dec 11,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:53 on Dec 11,2014
# vcom -reportprogress 300 -explicit -93 gen_funciones_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_funciones_tb
# -- Compiling architecture behavior of gen_funciones_tb
# End time: 12:41:53 on Dec 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.3d Oct  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {gen_funciones_tb.fdo}" 
# Start time: 12:41:54 on Dec 11,2014
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gen_funciones_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading unisim.vcomponents
# Loading work.gen_funciones(rtl)
# Loading work.dcm(xilinx)
# Loading unisim.ibufg(ibufg_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm_sp(dcm_sp_v)
# Loading unisim.dcm_sp_clock_divide_by_2(dcm_sp_clock_divide_by_2_v)
# Loading unisim.dcm_sp_maximum_period_check(dcm_sp_maximum_period_check_v)
# Loading unisim.dcm_sp_clock_lost(dcm_sp_clock_lost_v)
# Loading unisim.bufg(bufg_v)
# Loading work.cnt_epp(rtl)
# Loading work.cnt_dpram(rtl)
# Loading work.dpram_mem(rtl)
# Loading work.gen_dir(rtl)
# Loading work.cnt_dac(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.epp_device1(sim)
# Loading work.dac121s101(rtl)
# ** Warning: Design size of 21055 statements or 20 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /gen_funciones_tb/uut/U_dcm/dcm_sp_inst/STATUS(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /gen_funciones_tb/uut/U_dcm/status_internal(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /gen_funciones_tb/uut/U_dcm/dcm_sp_inst/STATUS(4 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /gen_funciones_tb/uut/U_dcm/status_internal(4 downto 3).
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: christopher  Hostname: CTHYDE-LAPTOP  ProcessID: 7720
# 
#           Attempting to use alternate WLF file "./wlftg5i781".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftg5i781
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /gen_funciones_tb/dac2
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /gen_funciones_tb/dac1
run -all
