
---------- Begin Simulation Statistics ----------
final_tick                               154534026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 470053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665328                       # Number of bytes of host memory used
host_op_rate                                   470976                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   212.74                       # Real time elapsed on the host
host_tick_rate                              726391760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.154534                       # Number of seconds simulated
sim_ticks                                154534026000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545340                       # CPI: cycles per instruction
system.cpu.discardedOps                        191076                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        22380481                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647107                       # IPC: instructions per cycle
system.cpu.numCycles                        154534026                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132153545                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       984670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            263                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486546                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735621                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104645                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102533                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899651                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65401                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51533921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51533921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51534845                       # number of overall hits
system.cpu.dcache.overall_hits::total        51534845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       507270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         507270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       514767                       # number of overall misses
system.cpu.dcache.overall_misses::total        514767                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22901621000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22901621000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22901621000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22901621000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52041191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52041191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52049612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52049612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009890                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009890                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45146.807420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45146.807420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44489.295157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44489.295157                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       470360                       # number of writebacks
system.cpu.dcache.writebacks::total            470360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       490469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       490469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492448                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20072256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20072256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20296679000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20296679000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009461                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009461                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40924.617050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40924.617050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41215.882692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41215.882692                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40842389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40842389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8468247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8468247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41092123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41092123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33909.067248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33909.067248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       247562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       247562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7823513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7823513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31602.237015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31602.237015                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       257536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       257536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14433374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14433374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56044.102572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56044.102572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14629                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14629                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12248743000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12248743000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50425.648499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50425.648499                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.890274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.890274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    224423000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    224423000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113402.223345                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113402.223345                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.799748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.650483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.799748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208691200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208691200                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689211                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026918                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519724                       # number of overall hits
system.cpu.icache.overall_hits::total         7519724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33747000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33747000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7520003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7520003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7520003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7520003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 120956.989247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 120956.989247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 120956.989247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 120956.989247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33189000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33189000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 118956.989247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 118956.989247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 118956.989247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 118956.989247                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7520003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7520003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 120956.989247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 120956.989247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 118956.989247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 118956.989247                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.908607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7520003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26953.415771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.908607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.466618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.466618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30080291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30080291                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 154534026000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               418165                       # number of demand (read+write) hits
system.l2.demand_hits::total                   418175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data              418165                       # number of overall hits
system.l2.overall_hits::total                  418175                       # number of overall hits
system.l2.demand_misses::.cpu.inst                269                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74283                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               269                       # number of overall misses
system.l2.overall_misses::.cpu.data             74283                       # number of overall misses
system.l2.overall_misses::total                 74552                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9824605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9856718000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32113000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9824605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9856718000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.150844                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.150844                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119379.182156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132259.130622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132212.656937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119379.182156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132259.130622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132212.656937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40271                       # number of writebacks
system.l2.writebacks::total                     40271                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8338637000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8365112000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8338637000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8365112000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.150836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151293                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.150836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151293                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99157.303371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112261.029362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112214.095994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99157.303371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112261.029362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112214.095994                       # average overall mshr miss latency
system.l2.replacements                          58169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       470360                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           470360                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       470360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       470360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            187891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187891                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55016                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7553439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7553439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.226490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.226490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137295.314090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137295.314090                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6453119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6453119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.226490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.226490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117295.314090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117295.314090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119379.182156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119379.182156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99157.303371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99157.303371                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        230274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            230274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2271166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2271166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       249541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        249541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.077210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117878.548814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117878.548814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1885518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1885518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.077194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97882.884286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97882.884286                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16036.926281                       # Cycle average of tags in use
system.l2.tags.total_refs                      984548                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74553                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.206015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.779196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        34.954746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15999.192340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7950985                       # Number of tag accesses
system.l2.tags.data_accesses                  7950985                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    161084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    297104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008568799750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              435598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40271                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298184                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161084                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298184                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161084                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   64887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.489007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.918180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.977165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9776     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.425230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.292057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8426     86.16%     86.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.67%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              402      4.11%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.37%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              801      8.19%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.07%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19083776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10309376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    123.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  154374481000                       # Total gap between requests
system.mem_ctrls.avgGap                    1344526.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     19014656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10307392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 442310.355649441248                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123045108.525160670280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 66699821.824353434145                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1068                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       297116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       161084                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     41951750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  15823469750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3534249738000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39280.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53256.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21940414.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     19015424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19083776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        74279                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          74546                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       442310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123050078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123492389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       442310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       442310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     66712660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        66712660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     66712660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       442310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123050078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       190205049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               298172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              161053                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10274696500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1490860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        15865421500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34458.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53208.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              267256                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             145195                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   628.349083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   510.939713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   353.728984                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          691      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1747      3.73%      5.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16191     34.62%     39.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          520      1.11%     40.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5099     10.90%     51.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          431      0.92%     52.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3555      7.60%     60.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          627      1.34%     61.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17913     38.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19083008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10307392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              123.487419                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               66.699822                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       168903840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        89774520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1069800480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     423514260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12198760080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15031044210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46683344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75665142030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.634186                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 121170498750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5160220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28203307250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       165062520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        87732810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1059147600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     417182400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12198760080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14857600050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  46829402880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75614888340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.308991                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 121553377000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5160220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27820429000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40271                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17635                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       206998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 206998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29393152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29393152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74546                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           776788000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1293029250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            249820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       510631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       249541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1476832                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1477397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        73216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    246478848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              246552064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           58169                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10309376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           550896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000692                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 550515     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    381      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             550896                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 154534026000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4747606000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2512998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4432035996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
