{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 16:29:15 2017 " "Info: Processing started: Thu Oct 26 16:29:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider_NbyM -c divider_NbyM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider_NbyM -c divider_NbyM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegACC\[8\] register upcounter_4bits:counter\|Count\[0\] 245.88 MHz 4.067 ns Internal " "Info: Clock \"clk\" has Internal fmax of 245.88 MHz between source register \"RegACC\[8\]\" and destination register \"upcounter_4bits:counter\|Count\[0\]\" (period= 4.067 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.871 ns + Longest register register " "Info: + Longest register to register delay is 3.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[8\] 1 REG LCFF_X35_Y11_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y11_N17; Fanout = 5; REG Node = 'RegACC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[8] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.263 ns) 0.786 ns SubComp\[0\]~3 2 COMB LCCOMB_X37_Y11_N0 2 " "Info: 2: + IC(0.523 ns) + CELL(0.263 ns) = 0.786 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 2; COMB Node = 'SubComp\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { RegACC[8] SubComp[0]~3 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.172 ns) 0.958 ns SubComp\[1\]~6 3 COMB LCCOMB_X37_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.172 ns) = 0.958 ns; Loc. = LCCOMB_X37_Y11_N2; Fanout = 2; COMB Node = 'SubComp\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.172 ns" { SubComp[0]~3 SubComp[1]~6 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.993 ns SubComp\[2\]~10 4 COMB LCCOMB_X37_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.993 ns; Loc. = LCCOMB_X37_Y11_N4; Fanout = 2; COMB Node = 'SubComp\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[1]~6 SubComp[2]~10 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.028 ns SubComp\[3\]~14 5 COMB LCCOMB_X37_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.028 ns; Loc. = LCCOMB_X37_Y11_N6; Fanout = 2; COMB Node = 'SubComp\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[2]~10 SubComp[3]~14 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.063 ns SubComp\[4\]~18 6 COMB LCCOMB_X37_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.063 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 2; COMB Node = 'SubComp\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[3]~14 SubComp[4]~18 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.098 ns SubComp\[5\]~22 7 COMB LCCOMB_X37_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.098 ns; Loc. = LCCOMB_X37_Y11_N10; Fanout = 2; COMB Node = 'SubComp\[5\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[4]~18 SubComp[5]~22 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.133 ns SubComp\[6\]~26 8 COMB LCCOMB_X37_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.133 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 2; COMB Node = 'SubComp\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[5]~22 SubComp[6]~26 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.257 ns SubComp\[7\]~30 9 COMB LCCOMB_X37_Y11_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 1.257 ns; Loc. = LCCOMB_X37_Y11_N14; Fanout = 1; COMB Node = 'SubComp\[7\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { SubComp[6]~26 SubComp[7]~30 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.292 ns Add0~2 10 COMB LCCOMB_X37_Y11_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.292 ns; Loc. = LCCOMB_X37_Y11_N16; Fanout = 1; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[7]~30 Add0~2 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.417 ns Add0~5 11 COMB LCCOMB_X37_Y11_N18 23 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 1.417 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 23; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~2 Add0~5 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.053 ns) 1.900 ns RegACC\[1\]~20 12 COMB LCCOMB_X37_Y11_N28 2 " "Info: 12: + IC(0.430 ns) + CELL(0.053 ns) = 1.900 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 2; COMB Node = 'RegACC\[1\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Add0~5 RegACC[1]~20 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.746 ns) 3.871 ns upcounter_4bits:counter\|Count\[0\] 13 REG LCFF_X21_Y14_N29 5 " "Info: 13: + IC(1.225 ns) + CELL(0.746 ns) = 3.871 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 5; REG Node = 'upcounter_4bits:counter\|Count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { RegACC[1]~20 upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/upcounter_4bits.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 43.74 % ) " "Info: Total cell delay = 1.693 ns ( 43.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 56.26 % ) " "Info: Total interconnect delay = 2.178 ns ( 56.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { RegACC[8] SubComp[0]~3 SubComp[1]~6 SubComp[2]~10 SubComp[3]~14 SubComp[4]~18 SubComp[5]~22 SubComp[6]~26 SubComp[7]~30 Add0~2 Add0~5 RegACC[1]~20 upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.871 ns" { RegACC[8] {} SubComp[0]~3 {} SubComp[1]~6 {} SubComp[2]~10 {} SubComp[3]~14 {} SubComp[4]~18 {} SubComp[5]~22 {} SubComp[6]~26 {} SubComp[7]~30 {} Add0~2 {} Add0~5 {} RegACC[1]~20 {} upcounter_4bits:counter|Count[0] {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.430ns 1.225ns } { 0.000ns 0.263ns 0.172ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns upcounter_4bits:counter\|Count\[0\] 3 REG LCFF_X21_Y14_N29 5 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 5; REG Node = 'upcounter_4bits:counter\|Count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/upcounter_4bits.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} upcounter_4bits:counter|Count[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegACC\[8\] 3 REG LCFF_X35_Y11_N17 5 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X35_Y11_N17; Fanout = 5; REG Node = 'RegACC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegACC[8] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[8] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} upcounter_4bits:counter|Count[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[8] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/upcounter_4bits.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { RegACC[8] SubComp[0]~3 SubComp[1]~6 SubComp[2]~10 SubComp[3]~14 SubComp[4]~18 SubComp[5]~22 SubComp[6]~26 SubComp[7]~30 Add0~2 Add0~5 RegACC[1]~20 upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.871 ns" { RegACC[8] {} SubComp[0]~3 {} SubComp[1]~6 {} SubComp[2]~10 {} SubComp[3]~14 {} SubComp[4]~18 {} SubComp[5]~22 {} SubComp[6]~26 {} SubComp[7]~30 {} Add0~2 {} Add0~5 {} RegACC[1]~20 {} upcounter_4bits:counter|Count[0] {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.430ns 1.225ns } { 0.000ns 0.263ns 0.172ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl upcounter_4bits:counter|Count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} upcounter_4bits:counter|Count[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[8] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegDVsor\[0\] St clk 4.060 ns register " "Info: tsu for register \"RegDVsor\[0\]\" (data pin = \"St\", clock pin = \"clk\") is 4.060 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.464 ns + Longest pin register " "Info: + Longest pin to register delay is 6.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns St 1 PIN PIN_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 6; PIN Node = 'St'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { St } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(0.366 ns) 5.198 ns nxt_state.S1~0 2 COMB LCCOMB_X35_Y11_N28 9 " "Info: 2: + IC(3.978 ns) + CELL(0.366 ns) = 5.198 ns; Loc. = LCCOMB_X35_Y11_N28; Fanout = 9; COMB Node = 'nxt_state.S1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { St nxt_state.S1~0 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.746 ns) 6.464 ns RegDVsor\[0\] 3 REG LCFF_X37_Y11_N1 2 " "Info: 3: + IC(0.520 ns) + CELL(0.746 ns) = 6.464 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 2; REG Node = 'RegDVsor\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { nxt_state.S1~0 RegDVsor[0] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 30.41 % ) " "Info: Total cell delay = 1.966 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.498 ns ( 69.59 % ) " "Info: Total interconnect delay = 4.498 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { St nxt_state.S1~0 RegDVsor[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { St {} St~combout {} nxt_state.S1~0 {} RegDVsor[0] {} } { 0.000ns 0.000ns 3.978ns 0.520ns } { 0.000ns 0.854ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns RegDVsor\[0\] 3 REG LCFF_X37_Y11_N1 2 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 2; REG Node = 'RegDVsor\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl RegDVsor[0] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl RegDVsor[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} RegDVsor[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { St nxt_state.S1~0 RegDVsor[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { St {} St~combout {} nxt_state.S1~0 {} RegDVsor[0] {} } { 0.000ns 0.000ns 3.978ns 0.520ns } { 0.000ns 0.854ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl RegDVsor[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} RegDVsor[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk V RegACC\[8\] 9.796 ns register " "Info: tco from clock \"clk\" to destination pin \"V\" through register \"RegACC\[8\]\" is 9.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegACC\[8\] 3 REG LCFF_X35_Y11_N17 5 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X35_Y11_N17; Fanout = 5; REG Node = 'RegACC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegACC[8] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[8] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.210 ns + Longest register pin " "Info: + Longest register to pin delay is 7.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[8\] 1 REG LCFF_X35_Y11_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y11_N17; Fanout = 5; REG Node = 'RegACC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[8] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.263 ns) 0.786 ns SubComp\[0\]~3 2 COMB LCCOMB_X37_Y11_N0 2 " "Info: 2: + IC(0.523 ns) + CELL(0.263 ns) = 0.786 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 2; COMB Node = 'SubComp\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { RegACC[8] SubComp[0]~3 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.172 ns) 0.958 ns SubComp\[1\]~6 3 COMB LCCOMB_X37_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.172 ns) = 0.958 ns; Loc. = LCCOMB_X37_Y11_N2; Fanout = 2; COMB Node = 'SubComp\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.172 ns" { SubComp[0]~3 SubComp[1]~6 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.993 ns SubComp\[2\]~10 4 COMB LCCOMB_X37_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.993 ns; Loc. = LCCOMB_X37_Y11_N4; Fanout = 2; COMB Node = 'SubComp\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[1]~6 SubComp[2]~10 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.028 ns SubComp\[3\]~14 5 COMB LCCOMB_X37_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.028 ns; Loc. = LCCOMB_X37_Y11_N6; Fanout = 2; COMB Node = 'SubComp\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[2]~10 SubComp[3]~14 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.063 ns SubComp\[4\]~18 6 COMB LCCOMB_X37_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.063 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 2; COMB Node = 'SubComp\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[3]~14 SubComp[4]~18 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.098 ns SubComp\[5\]~22 7 COMB LCCOMB_X37_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.098 ns; Loc. = LCCOMB_X37_Y11_N10; Fanout = 2; COMB Node = 'SubComp\[5\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[4]~18 SubComp[5]~22 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.133 ns SubComp\[6\]~26 8 COMB LCCOMB_X37_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.133 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 2; COMB Node = 'SubComp\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[5]~22 SubComp[6]~26 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.257 ns SubComp\[7\]~30 9 COMB LCCOMB_X37_Y11_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 1.257 ns; Loc. = LCCOMB_X37_Y11_N14; Fanout = 1; COMB Node = 'SubComp\[7\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { SubComp[6]~26 SubComp[7]~30 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.292 ns Add0~2 10 COMB LCCOMB_X37_Y11_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.292 ns; Loc. = LCCOMB_X37_Y11_N16; Fanout = 1; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SubComp[7]~30 Add0~2 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.417 ns Add0~5 11 COMB LCCOMB_X37_Y11_N18 23 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 1.417 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 23; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~2 Add0~5 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.366 ns) 3.324 ns V~0 12 COMB LCCOMB_X21_Y14_N2 1 " "Info: 12: + IC(1.541 ns) + CELL(0.366 ns) = 3.324 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 1; COMB Node = 'V~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Add0~5 V~0 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(1.952 ns) 7.210 ns V 13 PIN PIN_U12 0 " "Info: 13: + IC(1.934 ns) + CELL(1.952 ns) = 7.210 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'V'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { V~0 V } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.212 ns ( 44.55 % ) " "Info: Total cell delay = 3.212 ns ( 44.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 55.45 % ) " "Info: Total interconnect delay = 3.998 ns ( 55.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { RegACC[8] SubComp[0]~3 SubComp[1]~6 SubComp[2]~10 SubComp[3]~14 SubComp[4]~18 SubComp[5]~22 SubComp[6]~26 SubComp[7]~30 Add0~2 Add0~5 V~0 V } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { RegACC[8] {} SubComp[0]~3 {} SubComp[1]~6 {} SubComp[2]~10 {} SubComp[3]~14 {} SubComp[4]~18 {} SubComp[5]~22 {} SubComp[6]~26 {} SubComp[7]~30 {} Add0~2 {} Add0~5 {} V~0 {} V {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.541ns 1.934ns } { 0.000ns 0.263ns 0.172ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[8] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { RegACC[8] SubComp[0]~3 SubComp[1]~6 SubComp[2]~10 SubComp[3]~14 SubComp[4]~18 SubComp[5]~22 SubComp[6]~26 SubComp[7]~30 Add0~2 Add0~5 V~0 V } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { RegACC[8] {} SubComp[0]~3 {} SubComp[1]~6 {} SubComp[2]~10 {} SubComp[3]~14 {} SubComp[4]~18 {} SubComp[5]~22 {} SubComp[6]~26 {} SubComp[7]~30 {} Add0~2 {} Add0~5 {} V~0 {} V {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.541ns 1.934ns } { 0.000ns 0.263ns 0.172ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.125ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegACC\[6\] Dividend_in\[6\] clk 0.382 ns register " "Info: th for register \"RegACC\[6\]\" (data pin = \"Dividend_in\[6\]\", clock pin = \"clk\") is 0.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns RegACC\[6\] 3 REG LCFF_X35_Y11_N13 2 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X35_Y11_N13; Fanout = 2; REG Node = 'RegACC\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl RegACC[6] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.259 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Dividend_in\[6\] 1 PIN PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'Dividend_in\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dividend_in[6] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.225 ns) 2.104 ns RegACC~7 2 COMB LCCOMB_X35_Y11_N12 1 " "Info: 2: + IC(1.025 ns) + CELL(0.225 ns) = 2.104 ns; Loc. = LCCOMB_X35_Y11_N12; Fanout = 1; COMB Node = 'RegACC~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { Dividend_in[6] RegACC~7 } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.259 ns RegACC\[6\] 3 REG LCFF_X35_Y11_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.259 ns; Loc. = LCFF_X35_Y11_N13; Fanout = 2; REG Node = 'RegACC\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RegACC~7 RegACC[6] } "NODE_NAME" } } { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 54.63 % ) " "Info: Total cell delay = 1.234 ns ( 54.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 45.37 % ) " "Info: Total interconnect delay = 1.025 ns ( 45.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { Dividend_in[6] RegACC~7 RegACC[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.259 ns" { Dividend_in[6] {} Dividend_in[6]~combout {} RegACC~7 {} RegACC[6] {} } { 0.000ns 0.000ns 1.025ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl RegACC[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[6] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { Dividend_in[6] RegACC~7 RegACC[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.259 ns" { Dividend_in[6] {} Dividend_in[6]~combout {} RegACC~7 {} RegACC[6] {} } { 0.000ns 0.000ns 1.025ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 16:29:16 2017 " "Info: Processing ended: Thu Oct 26 16:29:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
