// Seed: 895211455
module module_0 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    output tri0 id_8
);
  wire id_10;
  assign module_1.id_8 = 0;
  assign id_10 = id_0;
  wire id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    output uwire id_2,
    input  uwire id_3,
    output wor   id_4
    , id_7,
    output tri   id_5
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_2
  );
  logic id_8 = -1;
  nor primCall (id_2, id_0, id_7, id_3);
endmodule
