#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  4 12:59:30 2020
# Process ID: 4376
# Current directory: /home/crypto/ws/thesis-related/sw/thesis
# Command line: vivado
# Log file: /home/crypto/ws/thesis-related/sw/thesis/vivado.log
# Journal file: /home/crypto/ws/thesis-related/sw/thesis/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.xpr
INFO: [Project 1-313] Project file moved from '/home/gnol/gnol-ws/router/hw/Base' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/crypto/ws/Downloads/Aller.xdc', nor could it be found using path '/home/gnol/Downloads/Aller.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_auto_pc_2
base_auto_ds_2
base_auto_ds_1
base_auto_pc_0
base_auto_us_1
base_xbar_0
base_auto_us_0
base_axi_bram_ctrl_0_0
base_auto_ds_0
base_xdma_0_0
base_auto_pc_1
base_axi_interconnect_0_0
base_axi_gpio_1_0
base_axi_gpio_0_0
base_jtag_axi_0_0
base_auto_ds_3
base_blk_mem_gen_0_0
base_auto_pc_3
base_util_ds_buf_0_0

INFO: [Project 1-230] Project 'Base.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6652.738 ; gain = 193.293 ; free physical = 2167 ; free virtual = 19571
report_ip_status -name ip_status 
upgrade_ip [get_ips  {base_blk_mem_gen_0_0 base_xdma_0_0 base_axi_gpio_1_0 base_util_ds_buf_0_0 base_jtag_axi_0_0 base_axi_bram_ctrl_0_0 base_axi_interconnect_0_0 base_axi_gpio_0_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:xdma:4.1 - xdma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - INTERCONNECT
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - BRAM_CTRL
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - LED
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - INTERRUPT
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - JTAG_DEBUG
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - BRAM
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Successfully read diagram <base> from BD file </home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd>
Upgrading '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] base_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] base_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded base_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.1) from revision 0 to revision 2
INFO: [IP_Flow 19-3422] Upgraded base_axi_gpio_0_0 (AXI GPIO 2.0) from revision 20 to revision 22
INFO: [IP_Flow 19-3422] Upgraded base_axi_gpio_1_0 (AXI GPIO 2.0) from revision 20 to revision 22
INFO: [IP_Flow 19-3422] Upgraded base_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded base_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded base_jtag_axi_0_0 (JTAG to AXI Master 1.2) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_util_ds_buf_0_0 (Utility Buffer 2.1) from revision 12 to revision 21
WARNING: [IP_Flow 19-4316] Parameter 'enable_vfopt' is no longer present on the upgraded IP 'base_xdma_0_0', and cannot be set to 'false'
INFO: [IP_Flow 19-3422] Upgraded base_xdma_0_0 (DMA/Bridge Subsystem for PCI Express (PCIe) 4.1) from revision 2 to revision 4
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'base_xdma_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd> 
Wrote  : </home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ui/bd_520828f1.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 6841.996 ; gain = 38.613 ; free physical = 2022 ; free virtual = 19339
export_ip_user_files -of_objects [get_ips {base_blk_mem_gen_0_0 base_xdma_0_0 base_axi_gpio_1_0 base_util_ds_buf_0_0 base_jtag_axi_0_0 base_axi_bram_ctrl_0_0 base_axi_interconnect_0_0 base_axi_gpio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </BRAM> to default.
Wrote  : </home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_awid'(6) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_arid'(6) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_awid'(6) to net 's02_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_arid'(6) to net 's02_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axi_rid'(4) to net 'xdma_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axi_bid'(4) to net 'xdma_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axib_rid'(4) to net 'xdma_M_AXI_BYPASS_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axib_bid'(4) to net 'xdma_M_AXI_BYPASS_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BRAM/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BRAM/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/synth/base.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_awid'(6) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_arid'(6) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_awid'(6) to net 's02_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/INTERCONNECT/xbar/s_axi_arid'(6) to net 's02_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axi_rid'(4) to net 'xdma_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axi_bid'(4) to net 'xdma_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axib_rid'(4) to net 'xdma_M_AXI_BYPASS_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma/m_axib_bid'(4) to net 'xdma_M_AXI_BYPASS_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BRAM/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BRAM/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/sim/base.v
VHDL Output written to : /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/hdl/base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_CTRL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED .
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERRUPT .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JTAG_DEBUG .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block INTERCONNECT/m03_couplers/auto_pc .
Exporting to file /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/hw_handoff/base.hwh
Generated Block Design Tcl file /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/hw_handoff/base_bd.tcl
Generated Hardware Definition File /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/synth/base.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7005.160 ; gain = 138.586 ; free physical = 1703 ; free virtual = 19191
catch { config_ip_cache -export [get_ips -all base_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all base_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all base_jtag_axi_0_0] }
catch { config_ip_cache -export [get_ips -all base_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all base_util_ds_buf_0_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_0] }
catch { config_ip_cache -export [get_ips -all base_auto_us_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all base_auto_us_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_2] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_3] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_2] }
export_ip_user_files -of_objects [get_files /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd]
launch_runs  {base_xdma_0_0_synth_1 base_axi_bram_ctrl_0_0_synth_1 base_axi_gpio_0_0_synth_1 base_axi_gpio_1_0_synth_1 base_jtag_axi_0_0_synth_1 base_blk_mem_gen_0_0_synth_1 base_util_ds_buf_0_0_synth_1 base_xbar_0_synth_1 base_auto_us_0_synth_1 base_auto_pc_3_synth_1 base_auto_us_1_synth_1 base_auto_ds_0_synth_1 base_auto_pc_0_synth_1 base_auto_ds_1_synth_1 base_auto_ds_2_synth_1 base_auto_pc_1_synth_1 base_auto_ds_3_synth_1 base_auto_pc_2_synth_1}
[Mon May  4 13:01:55 2020] Launched base_xdma_0_0_synth_1, base_axi_bram_ctrl_0_0_synth_1, base_axi_gpio_0_0_synth_1, base_axi_gpio_1_0_synth_1, base_jtag_axi_0_0_synth_1, base_blk_mem_gen_0_0_synth_1, base_util_ds_buf_0_0_synth_1, base_xbar_0_synth_1, base_auto_us_0_synth_1, base_auto_pc_3_synth_1, base_auto_us_1_synth_1, base_auto_ds_0_synth_1, base_auto_pc_0_synth_1, base_auto_ds_1_synth_1, base_auto_ds_2_synth_1, base_auto_pc_1_synth_1, base_auto_ds_3_synth_1, base_auto_pc_2_synth_1...
Run output will be captured here:
base_xdma_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_xdma_0_0_synth_1/runme.log
base_axi_bram_ctrl_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_axi_bram_ctrl_0_0_synth_1/runme.log
base_axi_gpio_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_axi_gpio_0_0_synth_1/runme.log
base_axi_gpio_1_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_axi_gpio_1_0_synth_1/runme.log
base_jtag_axi_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_jtag_axi_0_0_synth_1/runme.log
base_blk_mem_gen_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_blk_mem_gen_0_0_synth_1/runme.log
base_util_ds_buf_0_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_util_ds_buf_0_0_synth_1/runme.log
base_xbar_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_xbar_0_synth_1/runme.log
base_auto_us_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_us_0_synth_1/runme.log
base_auto_pc_3_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_pc_3_synth_1/runme.log
base_auto_us_1_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_us_1_synth_1/runme.log
base_auto_ds_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_ds_0_synth_1/runme.log
base_auto_pc_0_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_pc_0_synth_1/runme.log
base_auto_ds_1_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_ds_1_synth_1/runme.log
base_auto_ds_2_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_ds_2_synth_1/runme.log
base_auto_pc_1_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_pc_1_synth_1/runme.log
base_auto_ds_3_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_ds_3_synth_1/runme.log
base_auto_pc_2_synth_1: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/base_auto_pc_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7030.934 ; gain = 21.773 ; free physical = 1623 ; free virtual = 19106
export_simulation -of_objects [get_files /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/base.bd] -directory /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files/sim_scripts -ip_user_files_dir /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files -ipstatic_source_dir /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/modelsim} {questa=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/questa} {ies=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/ies} {xcelium=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/xcelium} {vcs=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/vcs} {riviera=/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/crypto/ws/Downloads/Aller.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/crypto/ws/Downloads/Aller.xdc
add_files -fileset constrs_1 -norecurse /home/crypto/Downloads/MEMORY_MAPPED.xdc
import_files -fileset constrs_1 /home/crypto/Downloads/MEMORY_MAPPED.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon May  4 13:27:30 2020] Launched synth_1...
Run output will be captured here: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/synth_1/runme.log
[Mon May  4 13:27:30 2020] Launched impl_1...
Run output will be captured here: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Mon May  4 13:29:47 2020] Launched synth_1...
Run output will be captured here: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-2L
INFO: [Device 21-403] Loading part xc7a200tfbg484-2L
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_blk_mem_gen_0_0/base_blk_mem_gen_0_0.dcp' for cell 'base_i/BRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_bram_ctrl_0_0/base_axi_bram_ctrl_0_0.dcp' for cell 'base_i/BRAM_CTRL'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_1_0/base_axi_gpio_1_0.dcp' for cell 'base_i/INTERRUPT'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_jtag_axi_0_0/base_jtag_axi_0_0.dcp' for cell 'base_i/JTAG_DEBUG'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0.dcp' for cell 'base_i/LED'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0.dcp' for cell 'base_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/base_xdma_0_0.dcp' for cell 'base_i/xdma'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0.dcp' for cell 'base_i/INTERCONNECT/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0.dcp' for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp' for cell 'base_i/INTERCONNECT/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1.dcp' for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2.dcp' for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1.dcp' for cell 'base_i/INTERCONNECT/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3.dcp' for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2.dcp' for cell 'base_i/INTERCONNECT/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0.dcp' for cell 'base_i/INTERCONNECT/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3.dcp' for cell 'base_i/INTERCONNECT/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1.dcp' for cell 'base_i/INTERCONNECT/s03_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7475.168 ; gain = 10.000 ; free physical = 3287 ; free virtual = 18542
INFO: [Netlist 29-17] Analyzing 2334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: base_i/JTAG_DEBUG UUID: 955427bf-951d-563d-89b0-1edbddb2338d 
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_0/source/base_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_0/source/base_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/base_xdma_0_0_axi_stream_intf_i/base_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/base_xdma_0_0_axi_stream_intf_i/base_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/base_xdma_0_0_axi_stream_intf_i/base_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/base_xdma_0_0_axi_stream_intf_i/base_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/base_xdma_0_0_board.xdc] for cell 'base_i/xdma/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/base_xdma_0_0_board.xdc] for cell 'base_i/xdma/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/source/base_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'base_i/xdma/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/source/base_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'base_i/xdma/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0_board.xdc] for cell 'base_i/LED/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0_board.xdc] for cell 'base_i/LED/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0.xdc] for cell 'base_i/LED/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0.xdc] for cell 'base_i/LED/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_1_0/base_axi_gpio_1_0_board.xdc] for cell 'base_i/INTERRUPT/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_1_0/base_axi_gpio_1_0_board.xdc] for cell 'base_i/INTERRUPT/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_1_0/base_axi_gpio_1_0.xdc] for cell 'base_i/INTERRUPT/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_axi_gpio_1_0/base_axi_gpio_1_0.xdc] for cell 'base_i/INTERRUPT/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'base_i/JTAG_DEBUG/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'base_i/JTAG_DEBUG/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0_board.xdc] for cell 'base_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0_board.xdc] for cell 'base_i/util_ds_buf_0/U0'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y4 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:96]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y4 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:97]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y5 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:98]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y5 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:99]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y6 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y6 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:101]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y7 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y7 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:103]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y4 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y4 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y5 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y5 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:108]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y6 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y6 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:110]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y7 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:111]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i can not be placed in GTPE2_CHANNEL of site GTPE2_CHANNEL_X0Y7 because the bel is occupied by base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i. This could be caused by bel constraint conflict [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'M2_CLKREQ'. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M2_WAKE'. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc]
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/INTERCONNECT/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/INTERCONNECT/s00_couplers/auto_us/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/INTERCONNECT/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/INTERCONNECT/s03_couplers/auto_us/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_clocks.xdc] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_clocks.xdc] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_clocks.xdc] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_clocks.xdc] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_clocks.xdc] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_clocks.xdc] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_clocks.xdc] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_clocks.xdc] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'base_i/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'base_i/xdma/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/INTERCONNECT/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/JTAG_DEBUG/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc' of design 'synth_1' [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc' of design 'synth_1' [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/crypto/ssd/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/xdma/inst/base_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8264.641 ; gain = 0.000 ; free physical = 2681 ; free virtual = 17958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 765 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 50 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 625 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 20 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 8336.676 ; gain = 1054.621 ; free physical = 2614 ; free virtual = 17930
set_property IOSTANDARD LVCMOS33 [get_ports [list M2_PERST]]
startgroup
set_property package_pin "" [get_ports [list  {M2_RX_N[0]}]]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_0/source/base_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:94]
place_ports {M2_RX_N[3]} C9
endgroup
startgroup
set_property package_pin "" [get_ports [list  {M2_RX_N[1]}]]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/sources_1/bd/base/ip/base_xdma_0_0/ip_0/source/base_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:96]
place_ports {M2_RX_N[2]} A10
endgroup
place_ports {M2_RX_N[1]} C11
place_ports {M2_RX_N[0]} A8
set_property target_constrs_file /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.srcs/constrs_1/imports/Downloads/MEMORY_MAPPED.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8336.676 ; gain = 0.000 ; free physical = 2618 ; free virtual = 17941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8336.676 ; gain = 0.000 ; free physical = 2581 ; free virtual = 17912
[Mon May  4 13:32:30 2020] Launched impl_1...
Run output will be captured here: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8336.676 ; gain = 0.000 ; free physical = 2630 ; free virtual = 17929
launch_runs impl_1 -to_step write_bitstream
[Mon May  4 13:41:12 2020] Launched impl_1...
Run output will be captured here: /home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.63 . Memory (MB): peak = 8336.676 ; gain = 0.000 ; free physical = 2209 ; free virtual = 16978
INFO: [Netlist 29-17] Analyzing 2238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8337.082 ; gain = 0.406 ; free physical = 1386 ; free virtual = 16180
Restored from archive | CPU: 2.720000 secs | Memory: 54.404991 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8337.082 ; gain = 0.406 ; free physical = 1386 ; free virtual = 16180
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8342.086 ; gain = 0.000 ; free physical = 1597 ; free virtual = 16397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 785 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 50 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 623 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 20 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances
  SRLC32E => SRL16E: 22 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 8477.766 ; gain = 141.090 ; free physical = 1438 ; free virtual = 16248
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8592.555 ; gain = 42.164 ; free physical = 1195 ; free virtual = 16026
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241145210
set_property PROGRAM.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
set_property PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/crypto/ws/thesis-related/hw/test_memory_mapped/Base/Base.runs/impl_1/base_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9697.242 ; gain = 5.758 ; free physical = 1527 ; free virtual = 16380
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
