<div id="pf293" class="pf w0 h0" data-page-no="293"><div class="pc pc293 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg293.png"/><div class="c x9a y39ee w6e h1a9"><div class="t m0 xa7 h26 y39ef ff2 fsf fc0 sc0 ls0 ws1bf">ENABLE</div><div class="t m0 xbf h26 y39f0 ff2 fsf fc0 sc0 ls0 ws0">SPI SYSTEM</div><div class="t m0 x8e h26 y39f1 ff2 fsf fc0 sc0 ls0">SHIFT</div><div class="t m0 x8e h26 y39f2 ff2 fsf fc0 sc0 ls0">OUT</div><div class="t m0 x8e h26 y39f3 ff2 fsf fc0 sc0 ls0">SHIFT</div><div class="t m0 x8e h1aa y39f4 ff2 fsf fc0 sc0 ls0 ws477">DIRECTION <span class="v2b">SHIFT</span></div><div class="t m0 x5 h26 y39f5 ff2 fsf fc0 sc0 ls0">CLOCK</div><div class="t m0 x51 h26 y39f6 ff2 fsf fc0 sc0 ls0 ws0">Rx BUFFER</div><div class="t m0 xdc h26 y39f7 ff2 fsf fc0 sc0 ls0">FULL</div><div class="t m0 x26 h26 y39f8 ff2 fsf fc0 sc0 ls0 ws0">Tx BUFFER</div><div class="t m0 xa8 h26 y39f9 ff2 fsf fc0 sc0 ls0">EMPTY</div><div class="t m0 x145 h26 y39fa ff2 fsf fc0 sc0 ls0">SHIFT</div><div class="t m0 x11 h26 y39fb ff2 fsf fc0 sc0 ls0">IN</div><div class="t m0 xd4 h26 y39fc ff2 fsf fc0 sc0 ls0 ws0">Tx BUFFER (WRITE SPIxD)</div><div class="t m0 x5 h26 y39fd ff2 fsf fc0 sc0 ls0 ws0">SPI SHIFT REGISTER</div><div class="t m0 xed h26 y39fe ff2 fsf fc0 sc0 ls0 ws0">Rx BUFFER (READ SPIxD)</div><div class="t m0 xec h26 y39ff ff2 fsf fc0 sc0 ls0 ws0">PIN CONTROL</div><div class="t m0 x14 h26 y3a00 ff2 fsf fc0 sc0 ls0 ws0">MASTER CLOCK</div><div class="t m0 xfc h26 y3a01 ff2 fsf fc0 sc0 ls0 ws0">SLAVE CLOCK</div><div class="t m0 x0 h26 y3a02 ff2 fsf fc0 sc0 ls0 ws0">BUS RATE</div><div class="t m0 xc1 h26 y3a03 ff2 fsf fc0 sc0 ls0">CLOCK</div><div class="t m0 x91 h26 y3a04 ff2 fsf fc0 sc0 ls0">SPIBR</div><div class="t m0 x120 h26 y3a05 ff2 fsf fc0 sc0 ls0 ws0">CLOCK GENERATOR</div><div class="t m0 x60 h26 y3a06 ff2 fsf fc0 sc0 ls0">MASTER/SLAVE</div><div class="t m0 x117 h26 y3a07 ff2 fsf fc0 sc0 ls0 ws0">MODE SELECT</div><div class="t m0 x5 h26 y3a08 ff2 fsf fc0 sc0 ls0">CLOCK</div><div class="t m0 x5 h26 y3a09 ff2 fsf fc0 sc0 ls0">LOGIC</div><div class="t m0 xd6 h26 y3a0a ff2 fsf fc0 sc0 ls0 ws0">MODE FAULT</div><div class="t m0 xd4 h26 y3a0b ff2 fsf fc0 sc0 ls0">DETECTION</div><div class="t m0 xc0 h26 y3a0c ff2 fsf fc0 sc0 ls0 ws0">RX DMA DONE</div><div class="t m0 xc0 h26 y3a0d ff2 fsf fc0 sc0 ls0 ws0">Rx_DMA REQ</div><div class="t m0 xc0 h26 y3a0e ff2 fsf fc0 sc0 ls0 ws0">TX DMA DONE</div><div class="t m0 x85 h26 y3a0f ff2 fsf fc0 sc0 ls0 ws0">TX DMA REQ</div><div class="t m0 x10a h1a y3a10 ff2 fsb fc0 sc0 ls0 ws0">8-BIT COMPARATOR</div><div class="t m0 x13b hec y3a11 ff2 fs43 fc0 sc0 ls0">SPIxM</div><div class="t m0 xec h26 y3a12 ff2 fsf fc0 sc0 ls0">MASTER/</div><div class="t m0 xec h26 y3a13 ff2 fsf fc0 sc0 ls0">SLAVE</div><div class="t m0 x160 h26 y3a14 ff2 fsf fc0 sc0 ls0">SPSCK</div><div class="t m0 x160 h26 y3a15 ff2 fsf fc0 sc0 ls0">SS</div><div class="t m0 xec h26 y3a16 ff2 fsf fc0 sc0 ls0">S</div><div class="t m0 xec h26 y3a17 ff2 fsf fc0 sc0 ls0">M</div><div class="t m0 xec h26 y3a18 ff2 fsf fc0 sc0 ls0">S</div><div class="t m0 xec h26 y3a19 ff2 fsf fc0 sc0 ls0">M</div><div class="t m0 xec h26 y3a1a ff2 fsf fc0 sc0 ls0">S</div><div class="t m0 xec h26 y3a1b ff2 fsf fc0 sc0 ls282">M<span class="ls0 v15">MOSI</span></div><div class="t m0 x160 h26 y3a1c ff2 fsf fc0 sc0 ls0">(MOMI)</div><div class="t m0 x160 h26 y3a1d ff2 fsf fc0 sc0 ls0">MISO</div><div class="t m0 x160 h26 y3a1e ff2 fsf fc0 sc0 ls0">(SISO)</div><div class="t m0 x161 h26 y3a1f ff2 fsf fc0 sc0 ls0">INTERRUPT</div><div class="t m0 x161 h26 y3a20 ff2 fsf fc0 sc0 ls0">REQUEST</div><div class="t m0 xc3 h7 y3a21 ff2 fs4 fc5 sc0 ls0 ws190">SPE</div><div class="t m5d xa7 h1ab y3a22 ff2 fsc3 fc5 sc0 ls0">LSBFE</div><div class="t m5d xa7 h1ab y3a23 ff2 fsc3 fc5 sc0 ls0">MSTR</div><div class="t m5d x162 h1ab y3a24 ff2 fsc3 fc5 sc0 ls0">SPMF</div><div class="t m5d x162 h1ab y3a25 ff2 fsc3 fc5 sc0 ls0">SPMIE</div><div class="t m5d xe h1ab y3a26 ff2 fsc3 fc5 sc0 ls0">SPTIE</div><div class="t m5d x23 h1ab y3a27 ff2 fsc3 fc5 sc0 ls0">SPIE</div><div class="t m5d xbd h1ab y3a28 ff2 fsc3 fc5 sc0 ls0">MODF</div><div class="t m5d x29 h1ab y3a29 ff2 fsc3 fc5 sc0 ls0">TXDMAE</div><div class="t m5d xbe h1ab y3a2a ff2 fsc3 fc5 sc0 ls0">RXDMAE</div><div class="t m5d xb4 h1ab y3a2b ff2 fsc3 fc5 sc0 ls0">SPRF</div><div class="t m5d xaf h1ab y3a2c ff2 fsc3 fc5 sc0 ls0">SPTEF</div><div class="t m5d x132 h1ab y3a2d ff2 fsc3 fc5 sc0 ls0">MOD-</div><div class="t m5d x87 h1ab y3a2e ff2 fsc3 fc5 sc0 ls0">SSOE</div><div class="t m5d x132 h1ab y3a2f ff2 fsc3 fc5 sc0 ls0">SPC0</div><div class="t m5d x10f h1ab y3a30 ff2 fsc3 fc5 sc0 ls0">BIDIROE</div></div><div class="t m0 x147 h9 y3a31 ff1 fs2 fc0 sc0 ls0 ws0">Figure 37-2. SPI Module Block Diagram without FIFO</div><div class="t m0 x9 hd y3a32 ff1 fs7 fc0 sc0 ls0 ws0">37.2<span class="_ _b"> </span>External Signal Description</div><div class="t m0 x9 hf y3a33 ff3 fs5 fc0 sc0 ls0 ws0">The SPI optionally shares four port pins. The function of these pins depends on the</div><div class="t m0 x9 hf y3a34 ff3 fs5 fc0 sc0 ls0 ws0">settings of SPI control bits. When the SPI is disabled (SPE = 0), these four pins revert to</div><div class="t m0 x9 hf y3a35 ff3 fs5 fc0 sc0 ls0 ws0">other functions that are not controlled by the SPI (based on chip configuration).</div><div class="t m0 xec h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 37 Serial Peripheral Interface (SPI)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>659</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
