// Seed: 2166462213
module module_0 (
    input wor  id_0,
    input wire id_1,
    input wire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    input wire id_8,
    output tri0 id_9,
    input wor id_10,
    input wand id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri0 id_15,
    output tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    input wor id_19,
    output tri0 id_20
    , id_54, id_55,
    input wand id_21,
    output supply0 id_22,
    output wor id_23,
    output tri1 id_24,
    input uwire id_25
    , id_56,
    input wor id_26,
    output tri0 id_27,
    input wor id_28,
    output uwire id_29,
    input uwire id_30,
    output wire id_31,
    input uwire id_32
    , id_57,
    output tri0 id_33
    , id_58,
    input tri1 id_34,
    input tri0 id_35,
    input uwire id_36,
    input wire id_37,
    input tri0 id_38,
    output uwire id_39,
    input tri0 id_40,
    input wire id_41,
    input wand id_42,
    input tri0 id_43,
    output supply0 id_44,
    input supply1 id_45,
    input tri1 id_46,
    output wor id_47,
    output wand id_48,
    output tri1 id_49,
    input wand id_50,
    input uwire id_51,
    input tri1 id_52
);
  genvar id_59;
  module_0(
      id_40, id_11, id_46
  );
endmodule
