$date
	Thu May 04 16:27:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2b_tb $end
$var wire 1 ! out $end
$var reg 2 " A [1:0] $end
$var reg 1 # S $end
$scope module dut $end
$var wire 2 $ A [1:0] $end
$var wire 1 # S $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#5
1#
#10
0#
b1 "
b1 $
#15
1!
1#
#20
0#
b10 "
b10 $
#25
0!
1#
#30
1!
0#
b11 "
b11 $
#35
1#
#40
0!
0#
b0 "
b0 $
#45
1#
#50
0#
b1 "
b1 $
#55
1!
1#
#60
0#
b10 "
b10 $
#65
0!
1#
#70
1!
0#
b11 "
b11 $
#75
1#
#80
0!
0#
b0 "
b0 $
#85
1#
#90
0#
b1 "
b1 $
#95
1!
1#
#100
0#
b10 "
b10 $
