# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition
# File: E:\exp2\Exp2.csv
# Generated on: Tue Nov 01 14:35:12 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_L1,2,B2_N1,PIN_M1,,,,
push_button,Input,PIN_R22,6,B6_N0,PIN_V1,,,,
rst,Input,PIN_L2,2,B2_N1,PIN_M2,,,,
seg_out[6],Output,PIN_E2,2,B2_N1,PIN_U1,,,,
seg_out[5],Output,PIN_F1,2,B2_N1,PIN_U2,,,,
seg_out[4],Output,PIN_F2,2,B2_N1,PIN_R5,,,,
seg_out[3],Output,PIN_H1,2,B2_N1,PIN_R1,,,,
seg_out[2],Output,PIN_H2,2,B2_N1,PIN_T5,,,,
seg_out[1],Output,PIN_J1,2,B2_N1,PIN_V2,,,,
seg_out[0],Output,PIN_J2,2,B2_N1,PIN_T2,,,,
serIn,Input,PIN_T21,6,B6_N0,PIN_R6,,,,
serOut,Output,PIN_W22,6,B6_N1,PIN_T1,,,,
serOutValid,Output,PIN_Y21,6,B6_N1,PIN_R2,,,,
