verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lab3_ip.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab3_ip.gen/sources_1/bd/design_1/ipshared/ee60/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Users/User/Desktop/xup_embedded_system_design_flow-main/sources/lab3/lab3_user_logic.v" \
"../../../bd/design_1/ipshared/6731/hdl/led_ip_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/6731/hdl/led_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_led_ip_0_0/sim/design_1_led_ip_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
