# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fgcg_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/fgcg_controller {C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:18 on Nov 28,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/fgcg_controller" C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller.sv 
# -- Compiling module fgcg_controller
# 
# Top level modules:
# 	fgcg_controller
# End time: 14:52:18 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:33 on Nov 28,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v 
# -- Compiling module fgcg_controller_tb
# 
# Top level modules:
# 	fgcg_controller_tb
# End time: 14:52:33 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fgcg_controller_tb
# vsim work.fgcg_controller_tb 
# Start time: 14:52:46 on Nov 28,2019
# Loading work.fgcg_controller_tb
# Loading sv_std.std
# Loading work.fgcg_controller
add wave -position insertpoint  \
sim:/fgcg_controller_tb/clk \
sim:/fgcg_controller_tb/valid_in \
sim:/fgcg_controller_tb/clk_en_in \
sim:/fgcg_controller_tb/valid_out \
sim:/fgcg_controller_tb/clk_en_out \
sim:/fgcg_controller_tb/valid_clk
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v(10)
#    Time: 100 ps  Iteration: 0  Instance: /fgcg_controller_tb
# 1
# Break in Module fgcg_controller_tb at C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v line 10
vlog -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:49 on Nov 28,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v 
# -- Compiling module fgcg_controller_tb
# 
# Top level modules:
# 	fgcg_controller_tb
# End time: 14:54:49 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.fgcg_controller_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v(10)
#    Time: 100 ps  Iteration: 0  Instance: /fgcg_controller_tb
# 1
# Break in Module fgcg_controller_tb at C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v line 10
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/fgcg_controller C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:50 on Nov 28,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/fgcg_controller" C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller.sv 
# -- Compiling module fgcg_controller
# 
# Top level modules:
# 	fgcg_controller
# End time: 14:59:50 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:50 on Nov 28,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v 
# -- Compiling module fgcg_controller_tb
# 
# Top level modules:
# 	fgcg_controller_tb
# End time: 14:59:50 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fgcg_controller_tb
# End time: 14:59:55 on Nov 28,2019, Elapsed time: 0:07:09
# Errors: 0, Warnings: 0
# vsim work.fgcg_controller_tb 
# Start time: 14:59:55 on Nov 28,2019
# Loading work.fgcg_controller_tb
# Loading sv_std.std
# Loading work.fgcg_controller
add wave -position insertpoint  \
sim:/fgcg_controller_tb/rstb \
sim:/fgcg_controller_tb/clk \
sim:/fgcg_controller_tb/valid_in \
sim:/fgcg_controller_tb/clk_en_in \
sim:/fgcg_controller_tb/valid_out \
sim:/fgcg_controller_tb/clk_en_out \
sim:/fgcg_controller_tb/valid_clk
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v(10)
#    Time: 100 ps  Iteration: 0  Instance: /fgcg_controller_tb
# 1
# Break in Module fgcg_controller_tb at C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v line 10
vlog -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:58 on Nov 28,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v 
# -- Compiling module fgcg_controller_tb
# 
# Top level modules:
# 	fgcg_controller_tb
# End time: 15:00:58 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.fgcg_controller_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v(10)
#    Time: 100 ps  Iteration: 0  Instance: /fgcg_controller_tb
# 1
# Break in Module fgcg_controller_tb at C:/Users/czhe/Downloads/digital_design/fgcg_controller/fgcg_controller_tb.v line 10
# End time: 16:05:44 on Nov 28,2019, Elapsed time: 1:05:49
# Errors: 0, Warnings: 0
