m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dN:/ECE 571/Final Project/testDir
T_opt
!s110 1511658723
VnGzjA4G:=0eQXgXiX83`M3
04 22 4 work sd_controller_fifo_wba fast 0
=1-00101867d24a-5a1a14e3-20d-59b0
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.6b;65
R0
vCRC_16
Z2 !s110 1511747315
!i10b 1
!s100 l:]GJoknW>cnnGEOGR77o3
IWgIPTEiIUYGnS>Rb2g]hV2
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model
Z5 w1511587338
Z6 8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-FIFO/sd_controller_fifo.v
Z7 FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-FIFO/sd_controller_fifo.v
L0 827
Z8 OL;L;10.6b;65
r1
!s85 0
31
Z9 !s108 1511747314.000000
Z10 !s107 N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-FIFO/sd_controller_fifo.v|
Z11 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-FIFO/sd_controller_fifo.v|
!i113 0
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@r@c_16
vCRC_7
R2
!i10b 1
!s100 ``z::c:OnGZUdg??Q_k_d3
IYB1B==i]a3H@_>W7[4X253
R3
R4
R5
R6
R7
L0 801
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
n@c@r@c_7
Yflash_interface
Z13 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z14 !s110 1511747317
!i10b 1
!s100 2nKlXLJY4@zR^7`XSa82A2
Im;MM19?R4XAK`nG>2=>7c2
R3
Z15 !s105 Interfaces_sv_unit
S1
R4
Z16 w1511744156
Z17 8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/Interfaces.sv
Z18 FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/Interfaces.sv
L0 38
R8
r1
!s85 0
31
Z19 !s108 1511747317.000000
Z20 !s107 N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/Interfaces.sv|
Z21 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/Interfaces.sv|
!i113 0
Z22 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vsd_bd
R3
r1
!s85 0
31
!i10b 1
!s100 2U8Ae>GYV?zh0SVok2;H`1
IceeROdYfL@`C<0d>^QXd03
R4
Z23 w1287142520
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_bd.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_bd.v
L0 6
R8
Z24 !s108 1511747311.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_bd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_bd.v|
!i113 0
R12
R1
vsd_clock_divider
R3
r1
!s85 0
31
!i10b 1
!s100 8KdJ]e62QRT_bJb1UUbDf0
IQozHGBFCaZVGDPnfXOo:T2
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_clock_divider.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_clock_divider.v
L0 2
R8
R24
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_clock_divider.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_clock_divider.v|
!i113 0
R12
R1
vsd_cmd_master
R3
r1
!s85 0
31
!i10b 1
!s100 =HQ8G5:7[lNGS38^L_^XR2
IXW41RA:Nm7fEgP1;0=M;12
R4
w1511463834
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_master.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_master.v
L0 4
R8
Z25 !s108 1511747312.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_master.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_master.v|
!i113 0
R12
R1
vsd_cmd_phy
R2
!i10b 1
!s100 1nJTa36n9dJTSZe>hh?`j0
IFWl2;2KFKGibla:G6d8793
R3
R4
R5
R6
R7
L0 207
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vsd_cmd_serial_host
R3
r1
!s85 0
31
!i10b 1
!s100 nZOC5;cGD;maQm1LKmL_=0
IifMn3>>OS9oimX2]o?@<T0
R4
w1511463817
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_serial_host.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_serial_host.v
L0 5
R8
R25
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_serial_host.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_cmd_serial_host.v|
!i113 0
R12
R1
vsd_controller_fifo_wba
R2
!i10b 1
!s100 ;NV]B9h>zjUz^a>bk5[_b3
IiLmc3QXEM5]G<ho4IWoH[1
R3
R4
R5
R6
R7
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vsd_controller_top_tb
R13
R3
r1
!s85 0
31
!i10b 1
!s100 ]2lZTLWZd9^L:K1]^kcQZ2
Id5YoVEh^8o_BUFQYMFh9D1
!s105 sd_controller_top_tb_sv_unit
S1
R4
w1511746383
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/sd_controller_top_tb.sv
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/sd_controller_top_tb.sv
L0 93
R8
Z26 !s108 1511747316.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\sd_defines.v|N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/sd_controller_top_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/sd_controller_top_tb.sv|
!i113 0
R22
R1
vsd_controller_wb
R3
r1
!s85 0
31
!i10b 1
!s100 ]7e_g3nC745me;gZTKbBG3
Ibi2TaVYV8LHjE0e;HZ4IQ1
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_controller_wb.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_controller_wb.v
L0 2
R8
R25
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_controller_wb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_controller_wb.v|
!i113 0
R12
R1
vsd_counter
R2
!i10b 1
!s100 zje62bb551?Y;_KC]@EPO3
I>oZ6B0Fm1heT2MaPP]eIG2
R3
R4
R5
R6
R7
L0 721
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vsd_crc_16
R3
r1
!s85 0
31
!i10b 1
!s100 Kg>ekYRd@14O7Fzci`QPh2
Izo6<C`NY0@_^=8m6Yk5R11
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_16.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_16.v
L0 8
R8
R25
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_16.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_16.v|
!i113 0
R12
R1
vsd_crc_7
R3
r1
!s85 0
31
!i10b 1
!s100 hD]m>^Ua:AMFnU]bB8cM02
Iogf;R2@?TORMSk@GiHVoV3
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_7.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_7.v
L0 1
R8
R25
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_7.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_crc_7.v|
!i113 0
R12
R1
vsd_data_master
R3
r1
!s85 0
31
!i10b 1
!s100 PN@ga^KW4b91A0:Y8_Aj_3
IM6NX77?RlY?fAl;j1T08T2
R4
w1511463768
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_master.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_master.v
L0 3
R8
Z27 !s108 1511747313.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_master.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_master.v|
!i113 0
R12
R1
vsd_data_phy
R2
!i10b 1
!s100 SV@L5k>[cM0BcY[ekIb3F1
IAf@CYA=@h]1Cb`8[h6mYW2
R3
R4
R5
R6
R7
L0 861
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vsd_data_serial_host
R3
r1
!s85 0
31
!i10b 1
!s100 CQz`ZE9k5[23LnW=B48Pg1
IKAGX]U[ZdMJhi4WbgnUEB3
R4
w1511463770
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_serial_host.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_serial_host.v
L0 6
R8
R27
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_serial_host.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_data_serial_host.v|
!i113 0
R12
R1
vsd_fifo
R2
!i10b 1
!s100 O4XJ@i=6C;AZ4kRdOhV1L0
I_6_gGd=PcaKJY<62@AI7I2
R3
R4
R5
R6
R7
L0 546
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vsd_fifo_rx_filler
R3
r1
!s85 0
31
!i10b 1
!s100 OfVRcR;PNV6d4`Yi:K7321
I;[0k_COMzn=THnE7P:Z>b1
R4
w1511463930
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_rx_filler.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_rx_filler.v
L0 4
R8
R27
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_rx_filler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_rx_filler.v|
!i113 0
R12
R1
vsd_fifo_tx_filler
R3
r1
!s85 0
31
!i10b 1
!s100 f88HB0>MdTR47VAiCK4bY3
I]5G_YX3bKL6g<bK0HEcN12
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_tx_filler.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_tx_filler.v
L0 3
R8
R27
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_tx_filler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_fifo_tx_filler.v|
!i113 0
R12
R1
vsd_rx_fifo
R3
r1
!s85 0
31
!i10b 1
!s100 ;Rg9heD1a2nZ`CD>SKkSl0
Ib]7ChP?Ed9ENj649k`RoH1
R4
w1511462851
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo.v
L0 4
R8
R9
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo.v|
!i113 0
R12
R1
vsd_rx_fifo_tb
!s110 1511747314
!i10b 1
!s100 Z1g]N=GEQg><IQcNgM42M1
IcMY7EPO9g7Fk@Q6TbeUb?2
R3
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo_tb.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo_tb.v
L0 5
R8
r1
!s85 0
31
R9
!s107 N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_rx_fifo_tb.v|
!i113 0
R12
R1
vsd_tx_fifo
R3
r1
!s85 0
31
!i10b 1
!s100 Bh[nV7hAAngdGO<`nkKJ72
INVQ>]4eze>QLhNDZ@@dgJ3
R4
w1511462986
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_tx_fifo.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_tx_fifo.v
L0 4
R8
R9
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_tx_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sd_tx_fifo.v|
!i113 0
R12
R1
vsdc_controller
R3
r1
!s85 0
31
!i10b 1
!s100 ^>4jQ>P?@kI>X0L9[?i:I0
IIcokmPJdNAgP8ZjEMgUf^1
R4
R23
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sdc_controller.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sdc_controller.v
L0 43
R8
R9
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\rtl-DMA\sd_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sdc_controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/rtl-DMA/sdc_controller.v|
!i113 0
R12
R1
vsdModel
R13
R3
r1
!s85 0
31
!i10b 1
!s100 F2hAPN^aBUYicK;j=][^L1
IBJ:UXjGX3^c2IcPXQVnPQ2
!s105 sdModel_sv_unit
S1
dN:/ECE_571_Final_Project/SDCard
w1511760445
8N:/ECE_571_Final_Project/SDCard/work/testbench/sdModel.sv
FN:/ECE_571_Final_Project/SDCard/work/testbench/sdModel.sv
L0 24
R8
!s108 1511760451.000000
!s107 N:\ECE_571_Final_Project\SDCard\work\testbench\sd_defines.v|N:/ECE_571_Final_Project/SDCard/work/testbench/sdModel.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|N:/ECE_571_Final_Project/SDCard/work/testbench/sdModel.sv|
!i113 0
R22
R1
nsd@model
YsdPins
R13
R3
r1
!s85 0
31
!i10b 1
!s100 7VCbUa5HfYTUPSZ;gbnm61
ICAob[Wad2ZDLM9gn]FM0m2
R15
S1
R4
R16
R17
R18
L0 26
R8
R19
R20
R21
!i113 0
R22
R1
nsd@pins
YSPIBus
R13
R14
!i10b 1
!s100 fm2?0_VMH1X5`6X<L:HgL1
IX<_oP9;L@NVFzVLfI^_Sm2
R3
R15
S1
R4
R16
R17
R18
L0 2
R8
r1
!s85 0
31
R19
R20
R21
!i113 0
R22
R1
n@s@p@i@bus
vversatile_fifo_async_cmp
R2
!i10b 1
!s100 DYCAFecJJ@P9ZOa55;L<V3
Ia]8iI^ZAUWP4PcYLLUW_c3
R3
R4
R5
R6
R7
L0 747
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vversatile_fifo_dptam_dw
R2
!i10b 1
!s100 _OnjVQ?z5MFP2UeYjF`Jd1
I?bebO2@9bCC3_CJCbQZ=c1
R3
R4
R5
R6
R7
L0 1208
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R1
vWB_BUS_MON
R3
r1
!s85 0
31
!i10b 1
!s100 e7hSMJ4h:5U?@GUVU4iYb2
I2[IK8KJl9U:cTKHz`<kFH3
R4
Z28 w1240957378
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_bus_mon.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_bus_mon.v
L0 68
R8
Z29 !s108 1511747315.000000
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\wb_model_defines.v|N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\timescale.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_bus_mon.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_bus_mon.v|
!i113 0
R12
R1
n@w@b_@b@u@s_@m@o@n
vWB_MASTER32
R3
r1
!s85 0
31
!i10b 1
!s100 kKoWMK38zJ::X3lYYfTL^2
IA@AaG7UlUHkVV37HCaSTI3
R4
R28
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master32.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master32.v
L0 58
R8
R29
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\timescale.v|N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master32.v|
!i113 0
R12
R1
n@w@b_@m@a@s@t@e@r32
vWB_MASTER_BEHAVIORAL
R3
r1
!s85 0
31
!i10b 1
!s100 kQ:_Q:@`I8LYdiAKeT[BA1
IOaW_fGJTId39j;TeeH7:Y3
R4
R28
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master_behavioral.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master_behavioral.v
L0 56
R8
R29
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\timescale.v|N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\wb_model_defines.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master_behavioral.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_master_behavioral.v|
!i113 0
R12
R1
n@w@b_@m@a@s@t@e@r_@b@e@h@a@v@i@o@r@a@l
vWB_SLAVE_BEHAVIORAL
R3
r1
!s85 0
31
!i10b 1
!s100 Nlh2i>UClKflaLWc;MN222
IIG_ZUIfXk@][9FGk4G7:^1
R4
w1511659047
8N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_slave_behavioral.v
FN:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_slave_behavioral.v
L0 61
R8
R26
!s107 N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\wb_model_defines.v|N:\ECE_571_Final_Project\Existing_verilog_test_v5_sd_model\work\testbench\timescale.v|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_slave_behavioral.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|N:/ECE_571_Final_Project/Existing_verilog_test_v5_sd_model/work/testbench/wb_slave_behavioral.v|
!i113 0
R12
R1
n@w@b_@s@l@a@v@e_@b@e@h@a@v@i@o@r@a@l
