#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 01:35:48 2026
# Process ID: 3236962
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3729.524 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_ports gpio_rtl_0] [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells axi_smc] [get_bd_cells axi_bram_ctrl_1] [get_bd_cells processing_system7_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells axi_gpio_0] [get_bd_cells blk_mem_gen_0] [get_bd_cells blk_mem_gen_1] [get_bd_cells rv_pl_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:rv_pl:1.0 rv_pl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 364 -344} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
set_property location {3 713 -275} [get_bd_cells axi_bram_ctrl_1]
regenerate_bd_layout
set_property location {0.5 -155 452} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {30} CONFIG.DIN_FROM {30}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {29} CONFIG.DOUT_WIDTH {30}] [get_bd_cells xlslice_0]
set_property location {3.5 693 556} [get_bd_cells xlslice_0]
set_property location {3 735 726} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins rv_pl_0/inst_addr] [get_bd_pins xlslice_0/Din]
set_property location {3.5 1068 731} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins blk_mem_gen_0/addra]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {4 660 540} [get_bd_cells xlslice_1]
set_property location {3 685 1154} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_FROM {30} CONFIG.DOUT_WIDTH {31}] [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_FROM {29} CONFIG.DOUT_WIDTH {30}] [get_bd_cells xlslice_1]
set_property location {3 685 833} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins rv_pl_0/data_addr] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_0/dina]
set_property location {4 1025 1132} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_1/addra]
set_property location {4 1083 1140} [get_bd_cells blk_mem_gen_1]
set_property location {4 1077 710} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 649 1050} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins rv_pl_0/data_we] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins rv_pl_0/data_wdata] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins rv_pl_0/inst_rdata] [get_bd_pins blk_mem_gen_0/douta]
connect_bd_net [get_bd_pins rv_pl_0/data_rdata] [get_bd_pins blk_mem_gen_1/douta]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED CONFIG.IN1_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH {4}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_cells xlconcat_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/ena]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/ena]
set_property location {3 893 -119} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_1/ena]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {3}] [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_0/wea]
startgroup
endgroup
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
set_property location {4 830 860} [get_bd_cells blk_mem_gen_1]
set_property location {4 905 129} [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
delete_bd_objs [get_bd_nets rv_pl_0_data_wdata]
delete_bd_objs [get_bd_nets blk_mem_gen_1_douta]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
set_property location {2 267 831} [get_bd_cells processing_system7_0]
set_property location {4 950 468} [get_bd_cells blk_mem_gen_1]
set_property location {3.5 789 201} [get_bd_cells xlconstant_1]
set_property location {2 661 484} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_1/wea]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_1/web]
set_property location {2.5 672 545} [get_bd_cells xlconstant_1]
set_property location {3 658 546} [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
set_property location {3 678 174} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins blk_mem_gen_0/web]
set_property location {3.5 740 204} [get_bd_cells xlconstant_1]
set_property location {2 399 423} [get_bd_cells xlconcat_0]
set_property location {2 468 457} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_1/web]
set_property location {2 454 118} [get_bd_cells xlslice_0]
set_property location {2 478 252} [get_bd_cells xlslice_1]
set_property location {2 467 205} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins blk_mem_gen_0/addrb]
set_property location {2 436 -22} [get_bd_cells xlslice_0]
set_property location {1 125 34} [get_bd_cells rv_pl_0]
set_property location {2 494 67} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_1/addrb]
connect_bd_net [get_bd_pins rv_pl_0/data_wdata] [get_bd_pins blk_mem_gen_1/dinb]
connect_bd_net [get_bd_pins rv_pl_0/data_rdata] [get_bd_pins blk_mem_gen_1/doutb]
connect_bd_net [get_bd_pins rv_pl_0/inst_rdata] [get_bd_pins blk_mem_gen_0/doutb]
startgroup
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_1/enb]
set_property location {3 699 204} [get_bd_cells xlconstant_1]
set_property location {3 729 205} [get_bd_cells xlconstant_1]
set_property location {1 227 295} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins rv_pl_0/clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins blk_mem_gen_0/clkb]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins blk_mem_gen_1/clkb]
set_property location {2 501 379} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 449 147} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 476 218} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
set_property location {1183 292} [get_bd_intf_ports DDR]
set_property location {1225 322} [get_bd_intf_ports FIXED_IO]
set_property location {2 455 166} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 712 134} [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 32 446} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins rv_pl_0/rst_n]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {3} CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
set_property location {3 726 164} [get_bd_cells smartconnect_0]
set_property location {2 732 424} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins smartconnect_0/aclk]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
regenerate_bd_layout
set_property location {2 565 651} [get_bd_cells processing_system7_0]
set_property location {0.5 195 845} [get_bd_cells processing_system7_0]
set_property location {0.5 -82 654} [get_bd_cells proc_sys_reset_0]
set_property location {1 -119 346} [get_bd_cells axi_gpio_0]
set_property location {2 353 322} [get_bd_cells rv_pl_0]
set_property location {3 679 274} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 584 560} [get_bd_cells smartconnect_0]
set_property location {2 276 612} [get_bd_cells smartconnect_0]
set_property location {3 658 87} [get_bd_cells xlslice_1]
set_property location {3 756 164} [get_bd_cells xlslice_0]
set_property location {3 723 612} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 714 345} [get_bd_cells xlslice_0]
set_property location {3 697 232} [get_bd_cells xlslice_1]
set_property location {5 1319 293} [get_bd_cells blk_mem_gen_1]
set_property location {5 1415 28} [get_bd_cells xlconstant_0]
set_property location {5 1278 919} [get_bd_cells blk_mem_gen_0]
set_property location {5 1266 840} [get_bd_cells blk_mem_gen_0]
set_property location {3 707 826} [get_bd_cells axi_bram_ctrl_1]
set_property location {3.5 928 716} [get_bd_cells xlconcat_0]
set_property location {4 909 772} [get_bd_cells xlconcat_0]
set_property location {6 1360 871} [get_bd_cells blk_mem_gen_1]
set_property location {6 1381 182} [get_bd_cells blk_mem_gen_0]
set_property location {4.5 991 818} [get_bd_cells xlconcat_0]
set_property location {5 1108 276} [get_bd_cells blk_mem_gen_0]
set_property location {5 1084 888} [get_bd_cells blk_mem_gen_1]
set_property location {4 944 649} [get_bd_cells xlconstant_1]
set_property location {3 639 469} [get_bd_cells xlconstant_1]
set_property location {4 896 315} [get_bd_cells blk_mem_gen_0]
set_property location {4.5 1035 78} [get_bd_cells xlconstant_0]
set_property location {3 476 429} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 484 684} [get_bd_cells xlconcat_0]
set_property location {4 777 781} [get_bd_cells blk_mem_gen_1]
set_property location {4 828 120} [get_bd_cells xlconstant_0]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
assign_bd_address
validate_bd_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
save_bd_design
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 64
wait_on_run impl_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rv_pl_0_done]
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
save_bd_design
