# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../lab6_1/lab6_1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../../../lab6_1/lab6_1.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6_2.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6_2_provided/design_source/collision_detector.sv" \
"../../../../lab6_2_provided/design_source/collision_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
