Arnaldo Azevedo Filho , Ben Juurlink, Scalar Processing Overhead on SIMD-Only Architectures, Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, p.183-190, July 07-09, 2009[doi>10.1109/ASAP.2009.12]
Spiridon F. Beldianu , Sotirios G. Ziavras, On-chip Vector Coprocessor Sharing for Multicores, Proceedings of the 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing, p.431-438, February 09-11, 2011[doi>10.1109/PDP.2011.64]
Cho, J., Chang, H., and Sung, W. 2006. An fpga based simd processor with a vector memory unit. In Proceedings of the IEEE International Symposium on Circuits and Systems. 525--528.
Christopher H. Chou , Aaron Severance , Alex D. Brant , Zhiduo Liu , Saurabh Sant , Guy G.F. Lemieux, VEGAS: soft vector processor with scratchpad memory, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950420]
Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm , Dean M. Tullsen, Simultaneous Multithreading: A Platform for Next-Generation Processors, IEEE Micro, v.17 n.5, p.12-19, September 1997[doi>10.1109/40.621209]
Frigo, M. and Johnson, S. G. 2005. The design and implementation of FFTW3. Proc. IEEE 93, 2, 216--231.
Gerneth, F. 2010. FIR filter algorithm implementation using intel SSE instructions: Optimizing for intel atom architecture. Software white paper on Intel embedded design center. http://download.intel.com/design/intarch/papers/323411.pdf.
Gene H. Golub , Charles F. Van Loan, Matrix computations (3rd ed.), Johns Hopkins University Press, Baltimore, MD, 1996
Andrei Hagiescu , Weng-Fai Wong, Co-synthesis of FPGA-based application-specific floating point simd accelerators, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950459]
Intel IPP. 2010. Integrated performance primitives for intel architecture reference manual. http://software.intel.com/en-us/articles/intel-ipp.
Intel MKL. 2011. Intel math kernel library reference manual. http://software.intel.com/enus/articles/intel-math-kernel-library-documentation.
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
Christoforos Kozyrakis , David Patterson, Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Christos Kozyrakis , David Patterson, Overcoming the limitations of conventional vector processors, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859664]
Christoforos E. Kozyrakis , David A. Patterson, Scalable Vector Processors for Embedded Systems, IEEE Micro, v.23 n.6, p.36-45, November 2003[doi>10.1109/MM.2003.1261385]
Charles Eric LaForest , J. Gregory Steffan, Efficient multi-ported memories for FPGAs, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723122]
Yuan Lin , Hyunseok Lee , Mark Woh , Yoav Harel , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, SODA: A Low-power Architecture For Software Radio, Proceedings of the 33rd annual international symposium on Computer Architecture, p.89-101, June 17-21, 2006[doi>10.1109/ISCA.2006.37]
F. Sanchez , M. Alvarez , E. Salami , A. Ramirez , M. Valero, On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.167-176, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430571]
Sung, W. and Mitra, S. K. 1987. Implementation of digital filtering algorithms using pipelined vector processors. Proc. IEEE 75, 9, 1293--1303.
Mark Woh , Sangwon Seo , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, AnySP: Anytime Anywhere Anyway Signal Processing, IEEE Micro, v.30 n.1, p.81-91, January 2010[doi>10.1109/MM.2010.8]
Xilinx Inc. 2010a. XPower estimator user guide. www.xilinx.com/support/documentation/user_guides.
Xilinx Inc. 2010b. MicroBlaze processor reference guide. http://www.xilinx.com/support/documentation/sw_manuals/mb_ ref_guide.pdf.
Yang, H. and Ziavras, S. 2005. FPGA-based vector processor for algebraic equation solvers. In Proceedings of the IEEE International Systems-On-Chip Conference. IEEE, 115--116.
Peter Yiannacouras , J. Gregory Steffan , Jonathan Rose, VESPA: portable, scalable, and flexible FPGA-based vector processors, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450107]
Jason Yu , Christopher Eagleston , Christopher Han-Yu Chou , Maxime Perreault , Guy Lemieux, Vector Processing as a Soft Processor Accelerator, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.2, p.1-34, June 2009[doi>10.1145/1534916.1534922]
