# Sabry's GitHub Profile

Welcome to my GitHub profile! I'm Sabry, a passionate Hardware Verification Engineer with a deep interest in IC design. Below you'll find more about me, my skills, and the projects I‚Äôm working on.

---

## üë®‚Äçüíª About Me

I‚Äôm a recent graduate, currently working as a Junior Engineer in Digital Verification at Si-Vision. My expertise lies in building and verifying digital systems.

I am also enthusiastic about developing tools for hardware design and verification. Currently, I‚Äôm working on a project to build an **education tool for an ASIC trainer** that visualizes detailed routing in the digital ASIC flow, creating an interactive experience for learning.

https://user-images.githubusercontent.com/102327986/191864431-2454dd88-1ca7-49f0-849b-2cd6e63b3c0d.mp4


---

## üõ† Skills

- **Digital Verification**: UVM-based verification for RTL designs
- **RTL Design**: Knowledge in building RISC-V processors
- **ASIC Design**: Experience with digital ASIC flow and routing visualization
- **Languages & Tools**:
  - Verilog/SystemVerilog
  - UVM (Universal Verification Methodology)
  - Python (for scripting and automation)
  - Git (version control)
  - Shell Scripting
  - MATLAB (for data analysis and modeling)
  
---

## üöÄ Projects

### **Education Tool for ASIC Trainer**
An interactive tool designed to help users visualize routing in the digital ASIC flow. This project aims to enhance the learning experience for those interested in ASIC design.

### **RISC-V Processor Implementation**
Successfully built and verified a RISC-V processor using UVM and integrated it into a larger SoC design. This is a key milestone in understanding the complexities of digital design and verification in modern systems.

---

## üíº Current Role

I am currently a **Junior Engineer** in **Digital Verification** at **Si-Vision**, working on cutting-edge verification methodologies to ensure the reliability and performance of complex digital designs.

---

## üå± I‚Äôm Currently Learning

- Advanced topics in **digital verification methodologies** and **System on Chip (SoC)** design
- Techniques for **interactive visualization tools** to aid hardware design education

---

## üåç Let's Connect

- LinkedIn: [Abd-El-Rahman Sabry](https://www.linkedin.com/in/abd-el-rahman-sabry-1025471b6/)
- X : [Abd El Rahman Sabry](https://x.com/?AERSabry)

---

Thanks for visiting my profile! Feel free to explore my repositories and reach out if you‚Äôre interested in collaboration or have any questions.
