<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='619' type='void llvm::RegBankSelect::RegBankSelect(llvm::RegBankSelect::Mode RunningMode = Fast)'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='73' ll='80' type='void llvm::RegBankSelect::RegBankSelect(llvm::RegBankSelect::Mode RunningMode = Fast)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='618'>/// Create a RegBankSelect pass with the specified \p RunningMode.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='578' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1108' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='566' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='172' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig16addRegBankSelectEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='462' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig16addRegBankSelectEv'/>
