<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_ns87415.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_ns87415.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *    pata_ns87415.c - NS87415 (non PARISC) PATA</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) 2005 Red Hat &lt;alan@lxorguk.ukuu.org.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *    This is a fairly generic MWDMA controller. It has some limitations</span>
<span class="cm"> *    as it requires timing reloads on PIO/DMA transitions but it is otherwise</span>
<span class="cm"> *    fairly well designed.</span>
<span class="cm"> *</span>
<span class="cm"> *    This driver assumes the firmware has left the chip in a valid ST506</span>
<span class="cm"> *    compliant state, either legacy IRQ 14/15 or native INTA shared. You</span>
<span class="cm"> *    may need to add platform code if your system fails to do this.</span>
<span class="cm"> *</span>
<span class="cm"> *    The same cell appears in the 87560 controller used by some PARISC</span>
<span class="cm"> *    systems. This has its own special mountain of errata.</span>
<span class="cm"> *</span>
<span class="cm"> *    TODO:</span>
<span class="cm"> *	Test PARISC SuperIO</span>
<span class="cm"> *	Get someone to test on SPARC</span>
<span class="cm"> *	Implement lazy pio/dma switching for better performance</span>
<span class="cm"> *	8bit shared timing.</span>
<span class="cm"> *	See if we need to kill the FIFO for ATAPI</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_ns87415&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.0.1&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_set_mode - Initialize host controller mode timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device whose timings we are configuring</span>
<span class="cm"> *	@mode: Mode to set</span>
<span class="cm"> *</span>
<span class="cm"> *	Program the mode registers for this controller, channel and</span>
<span class="cm"> *	device. Because the chip is quite an old design we have to do this</span>
<span class="cm"> *	for PIO/DMA switches.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">unit</span>		<span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">+</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timing</span>		<span class="o">=</span> <span class="mh">0x44</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">unit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">T</span>		<span class="o">=</span> <span class="mi">1000000000</span> <span class="o">/</span> <span class="mi">33333</span><span class="p">;</span>	<span class="cm">/* PCI clocks */</span>
	<span class="k">struct</span> <span class="n">ata_timing</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clocking</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iordy</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* Timing register format is 17 - low nybble read timing with</span>
<span class="cm">	   the high nybble being 16 - x for recovery time in PCI clocks */</span>

	<span class="n">ata_timing_compute</span><span class="p">(</span><span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">clocking</span> <span class="o">=</span> <span class="mi">17</span> <span class="o">-</span> <span class="n">clamp_val</span><span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">active</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">17</span><span class="p">);</span>
	<span class="n">clocking</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">16</span> <span class="o">-</span> <span class="n">clamp_val</span><span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">recover</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
 	<span class="cm">/* Use the same timing for read and write bytes */</span>
	<span class="n">clocking</span> <span class="o">|=</span> <span class="p">(</span><span class="n">clocking</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">timing</span><span class="p">,</span> <span class="n">clocking</span><span class="p">);</span>

	<span class="cm">/* Set the IORDY enable versus DMA enable on or off properly */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iordy</span><span class="p">);</span>
	<span class="n">iordy</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">+</span> <span class="n">unit</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&gt;=</span> <span class="n">XFER_MW_DMA_0</span> <span class="o">||</span> <span class="o">!</span><span class="n">ata_pio_need_iordy</span><span class="p">(</span><span class="n">adev</span><span class="p">))</span>
		<span class="n">iordy</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">+</span> <span class="n">unit</span><span class="p">));</span>

	<span class="cm">/* Paranoia: We shouldn&#39;t ever get here with busy write buffers</span>
<span class="cm">	   but if so wait */</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Flip the IORDY/DMA bits now we are sure the write buffers are</span>
<span class="cm">	   clear */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">,</span> <span class="n">iordy</span><span class="p">);</span>

	<span class="cm">/* TODO: Set byte 54 command timing to the best 8bit</span>
<span class="cm">	   mode shared by all four devices */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device, in host controller PCI config space.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ns87415_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_bmdma_setup		-	Set up DMA</span>
<span class="cm"> *	@qc: Command block</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up for bus masterng DMA. We have to do this ourselves</span>
<span class="cm"> *	rather than use the helper due to a chip erratum</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rw</span> <span class="o">=</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">dmactl</span><span class="p">;</span>

	<span class="cm">/* load PRD table addr. */</span>
	<span class="n">mb</span><span class="p">();</span>	<span class="cm">/* make sure PRD table writes are visible to controller */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">bmdma_prd_dma</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_TABLE_OFS</span><span class="p">);</span>

	<span class="cm">/* specify data direction, triple-check start bit is clear */</span>
	<span class="n">dmactl</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="n">dmactl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ATA_DMA_WR</span> <span class="o">|</span> <span class="n">ATA_DMA_START</span><span class="p">);</span>
	<span class="cm">/* Due to an erratum we need to write these bits to the wrong</span>
<span class="cm">	   place - which does save us an I/O bizarrely */</span>
	<span class="n">dmactl</span> <span class="o">|=</span> <span class="n">ATA_DMA_INTR</span> <span class="o">|</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rw</span><span class="p">)</span>
		<span class="n">dmactl</span> <span class="o">|=</span> <span class="n">ATA_DMA_WR</span><span class="p">;</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">dmactl</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="cm">/* issue r/w command */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_bmdma_start		-	Begin DMA transfer</span>
<span class="cm"> *	@qc: Command block</span>
<span class="cm"> *</span>
<span class="cm"> *	Switch the timings for the chip and set up for a DMA transfer</span>
<span class="cm"> *	before the DMA burst begins.</span>
<span class="cm"> *</span>
<span class="cm"> *	FIXME: We should do lazy switching on bmdma_start versus</span>
<span class="cm"> *	ata_pio_data_xfer for better performance.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_bmdma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ns87415_set_mode</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
	<span class="n">ata_bmdma_start</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_bmdma_stop		-	End DMA transfer</span>
<span class="cm"> *	@qc: Command block</span>
<span class="cm"> *</span>
<span class="cm"> *	End DMA mode and switch the controller back into PIO mode</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ata_bmdma_stop</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
	<span class="n">ns87415_set_mode</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_irq_clear		-	Clear interrupt</span>
<span class="cm"> *	@ap: Channel to clear</span>
<span class="cm"> *</span>
<span class="cm"> *	Erratum: Due to a chip bug regisers 02 and 0A bit 1 and 2 (the</span>
<span class="cm"> *	error bits) are reset by writing to register 00 or 08.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_irq_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmio</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">iowrite8</span><span class="p">((</span><span class="n">ioread8</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">)</span> <span class="o">|</span> <span class="n">ATA_DMA_INTR</span> <span class="o">|</span> <span class="n">ATA_DMA_ERR</span><span class="p">),</span>
			<span class="n">mmio</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_check_atapi_dma		-	ATAPI DMA filter</span>
<span class="cm"> *	@qc: Command block</span>
<span class="cm"> *</span>
<span class="cm"> *	Disable ATAPI DMA (for now). We may be able to do DMA if we</span>
<span class="cm"> *	kill the prefetching. This isn&#39;t clear.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ns87415_check_atapi_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_SUPERIO)</span>

<span class="cm">/* SUPERIO 87560 is a PoS chip that NatSem denies exists.</span>
<span class="cm"> * Unfortunately, it&#39;s built-in on all Astro-based PA-RISC workstations</span>
<span class="cm"> * which use the integrated NS87514 cell for CD-ROM support.</span>
<span class="cm"> * i.e we have to support for CD-ROM installs.</span>
<span class="cm"> * See drivers/parisc/superio.c for more gory details.</span>
<span class="cm"> *</span>
<span class="cm"> * Workarounds taken from drivers/ide/pci/ns87415.c</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/superio.h&gt;</span>

<span class="cp">#define SUPERIO_IDE_MAX_RETRIES 25</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87560_read_buggy	-	workaround buggy Super I/O chip</span>
<span class="cm"> *	@port: Port to read</span>
<span class="cm"> *</span>
<span class="cm"> *	Work around chipset problems in the 87560 SuperIO chip</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ns87560_read_buggy</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retries</span> <span class="o">=</span> <span class="n">SUPERIO_IDE_MAX_RETRIES</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span><span class="p">(</span><span class="n">retries</span><span class="o">--</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87560_check_status</span>
<span class="cm"> *	@ap: channel to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the status of the channel working around the</span>
<span class="cm"> *	87560 flaws.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ns87560_check_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ns87560_read_buggy</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">status_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87560_tf_read - input device&#39;s ATA taskfile shadow registers</span>
<span class="cm"> *	@ap: Port from which input is read</span>
<span class="cm"> *	@tf: ATA taskfile register set for storing input</span>
<span class="cm"> *</span>
<span class="cm"> *	Reads ATA taskfile registers for currently-selected device</span>
<span class="cm"> *	into @tf. Work around the 87560 bugs.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	Inherited from caller.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">ns87560_tf_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span> <span class="o">=</span> <span class="n">ns87560_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">=</span> <span class="n">ns87560_read_buggy</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">|</span> <span class="n">ATA_HOB</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87560_bmdma_status</span>
<span class="cm"> *	@ap: channel to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the DMA status of the channel working around the</span>
<span class="cm"> *	87560 flaws.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ns87560_bmdma_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ns87560_read_buggy</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif		</span><span class="cm">/* 87560 SuperIO Support */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">ns87415_pata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">check_atapi_dma</span>	<span class="o">=</span> <span class="n">ns87415_check_atapi_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_setup</span>		<span class="o">=</span> <span class="n">ns87415_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>		<span class="o">=</span> <span class="n">ns87415_bmdma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">ns87415_bmdma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_irq_clear</span>		<span class="o">=</span> <span class="n">ns87415_irq_clear</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">ns87415_set_piomode</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#if defined(CONFIG_SUPERIO)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">ns87560_pata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ns87415_pata_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_read</span>		<span class="o">=</span> <span class="n">ns87560_tf_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_check_status</span>	<span class="o">=</span> <span class="n">ns87560_check_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_status</span>		<span class="o">=</span> <span class="n">ns87560_bmdma_status</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">ns87415_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ns87415_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Select 512 byte sectors */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">);</span>
	<span class="cm">/* Select PIO0 8bit clocking */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="mh">0xB7</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ns87415_init_one - Register 87415 ATA PCI device with kernel services</span>
<span class="cm"> *	@pdev: PCI device to register</span>
<span class="cm"> *	@ent: Entry in ns87415_pci_tbl matching with @pdev</span>
<span class="cm"> *</span>
<span class="cm"> *	Called from kernel PCI layer.  We probe for combined mode (sigh),</span>
<span class="cm"> *	and then hand over control to libata, for it to do the rest.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	Inherited from PCI layer (may sleep).</span>
<span class="cm"> *</span>
<span class="cm"> *	RETURNS:</span>
<span class="cm"> *	Zero on success, or -ERRNO value.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ns87415_init_one</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ns87415_pata_ops</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
<span class="cp">#if defined(CONFIG_SUPERIO)</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info87560</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ns87560_pata_ops</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0E</span><span class="p">)</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info87560</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ns87415_fixup</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ns87415_sht</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">ns87415_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_NS_87415</span><span class="p">),</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ns87415_reinit_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ns87415_fixup</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">ns87415_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">ns87415_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">ns87415_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">ns87415_reinit_one</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ns87415_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ns87415_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ns87415_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ns87415_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">ns87415_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">ns87415_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ATA low-level driver for NS87415 controllers&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">ns87415_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
