{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528689852428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528689852429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 11:04:12 2018 " "Processing started: Mon Jun 11 11:04:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528689852429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528689852429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_updaterequest -c test_updaterequest " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_updaterequest -c test_updaterequest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528689852429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528689852785 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "updaterequest_testbench.v " "Can't analyze file -- file updaterequest_testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1528689852843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updaterequest.v 2 2 " "Found 2 design units, including 2 entities, in source file updaterequest.v" { { "Info" "ISGN_ENTITY_NAME" "1 updaterequest " "Found entity 1: updaterequest" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528689852848 ""} { "Info" "ISGN_ENTITY_NAME" "2 updaterequest_testbench " "Found entity 2: updaterequest_testbench" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528689852848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528689852848 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_down updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_down\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_up updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_up\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_all_down updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_all_down\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_all_up updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_all_up\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_door updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_door\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear_stop updaterequest.v(7) " "Verilog HDL Module Declaration error at updaterequest.v(7): top module port \"clear_stop\" is not found in the port list" {  } { { "updaterequest.v" "" { Text "C:/altera/13.0sp1/BTL_IC/test/UpdateRequest/updaterequest.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1528689852875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528689852963 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 11 11:04:12 2018 " "Processing ended: Mon Jun 11 11:04:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528689852963 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528689852963 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528689852963 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528689852963 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528689853561 ""}
