// Seed: 2880625822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire _id_14;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_11,
      id_10,
      id_3,
      id_8
  );
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_14 : 1 'b0] id_18 = id_5[(1) :-1];
  assign id_7 = id_8;
endmodule
