<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Fri May 24 11:21:23 2024 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        98002</cell>
 <cell>           28</cell>
 <cell>        98030</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>        14531</cell>
 <cell>            2</cell>
 <cell>        14533</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>          190</cell>
 <cell>          190</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>       112533</cell>
 <cell>          220</cell>
 <cell>       112753</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        98002</cell>
 <cell>           28</cell>
 <cell>        98030</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>        14531</cell>
 <cell>            2</cell>
 <cell>        14533</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>          190</cell>
 <cell>          190</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>       112533</cell>
 <cell>          220</cell>
 <cell>       112753</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        44402</cell>
 <cell>           16</cell>
 <cell>        44418</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         3587</cell>
 <cell>            0</cell>
 <cell>         3587</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           80</cell>
 <cell>           80</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        47989</cell>
 <cell>           96</cell>
 <cell>        48085</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        44402</cell>
 <cell>           16</cell>
 <cell>        44418</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         3587</cell>
 <cell>            0</cell>
 <cell>         3587</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           80</cell>
 <cell>           80</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        47989</cell>
 <cell>           96</cell>
 <cell>        48085</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_FD</item>
 <item>ADC_GPIO_0</item>
 <item>ADC_GPIO_1</item>
 <item>ADC_GPIO_2</item>
 <item>ADC_GPIO_3</item>
 <item>ADC_GPIO_4</item>
 <item>ADC_LDO_PWR_GOOD</item>
 <item>ADC_sdio</item>
 <item>BTN_1</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>HMC_GPIO_0</item>
 <item>HMC_GPIO_1</item>
 <item>HMC_sdio</item>
 <item>LDO_PWR_GOOD</item>
 <item>LMX1_miso</item>
 <item>LMX2_miso</item>
 <item>SMPS_PWR_GOOD</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_FD</item>
 <item>ADC_GPIO_0</item>
 <item>ADC_GPIO_1</item>
 <item>ADC_GPIO_2</item>
 <item>ADC_GPIO_3</item>
 <item>ADC_GPIO_4</item>
 <item>ADC_LDO_PWR_GOOD</item>
 <item>ADC_sdio</item>
 <item>BTN_1</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>HMC_GPIO_0</item>
 <item>HMC_GPIO_1</item>
 <item>HMC_sdio</item>
 <item>LDO_PWR_GOOD</item>
 <item>LMX1_miso</item>
 <item>LMX2_miso</item>
 <item>SMPS_PWR_GOOD</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_PWDN</item>
 <item>ADC_PWR_RUN</item>
 <item>ADC_sclk</item>
 <item>ADC_sdio</item>
 <item>ADC_ss_n</item>
 <item>BOARD_PWR_RUN</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>EXT_ADC_Reset_N</item>
 <item>EXT_HMC_Reset_N</item>
 <item>EXT_LMX1_Reset_N</item>
 <item>EXT_LMX2_Reset_N</item>
 <item>FTDI_BE[0]</item>
 <item>FTDI_BE[1]</item>
 <item>FTDI_BE[2]</item>
 <item>FTDI_BE[3]</item>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_RESET_N</item>
 <item>FTDI_nOE</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
 <item>HMC_GPIO_2</item>
 <item>HMC_GPIO_3</item>
 <item>HMC_SYNC</item>
 <item>HMC_sclk</item>
 <item>HMC_sdio</item>
 <item>HMC_ss_n</item>
 <item>LED_3</item>
 <item>LED_4</item>
 <item>LMX1_mosi</item>
 <item>LMX1_sclk</item>
 <item>LMX1_ss_n</item>
 <item>LMX2_mosi</item>
 <item>LMX2_sclk</item>
 <item>LMX2_ss_n</item>
 <item>SYNC_OUT_1_N</item>
 <item>SYNC_OUT_1_P</item>
 <item>SYNC_OUT_2_N</item>
 <item>SYNC_OUT_2_P</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_PWDN</item>
 <item>ADC_PWR_RUN</item>
 <item>ADC_sclk</item>
 <item>ADC_sdio</item>
 <item>ADC_ss_n</item>
 <item>BOARD_PWR_RUN</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>EXT_ADC_Reset_N</item>
 <item>EXT_HMC_Reset_N</item>
 <item>EXT_LMX1_Reset_N</item>
 <item>EXT_LMX2_Reset_N</item>
 <item>FTDI_BE[0]</item>
 <item>FTDI_BE[1]</item>
 <item>FTDI_BE[2]</item>
 <item>FTDI_BE[3]</item>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_RESET_N</item>
 <item>FTDI_nOE</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
 <item>HMC_GPIO_2</item>
 <item>HMC_GPIO_3</item>
 <item>HMC_SYNC</item>
 <item>HMC_sclk</item>
 <item>HMC_sdio</item>
 <item>HMC_ss_n</item>
 <item>LED_3</item>
 <item>LED_4</item>
 <item>LMX1_mosi</item>
 <item>LMX1_sclk</item>
 <item>LMX1_ss_n</item>
 <item>LMX2_mosi</item>
 <item>LMX2_sclk</item>
 <item>LMX2_ss_n</item>
 <item>SYNC_OUT_1_N</item>
 <item>SYNC_OUT_1_P</item>
 <item>SYNC_OUT_2_N</item>
 <item>SYNC_OUT_2_P</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</item>
 <item>Controler_0/ADI_SPI_1/rx_data_buffer[0]:D</item>
 <item>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</item>
 <item>Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[0]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[10]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[11]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[1]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[2]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[3]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[4]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[5]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[6]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[7]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[8]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[9]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</item>
 <item>Controler_0/ADI_SPI_1/rx_data_buffer[0]:D</item>
 <item>Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]:D</item>
 <item>Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[0]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[10]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[11]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[1]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[2]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[3]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[4]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[5]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[6]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[7]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[8]:D</item>
 <item>Controler_0/gpio_controler_0/Inputs_Last[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1849</cell>
 <cell>            2</cell>
 <cell>         1851</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         1038</cell>
 <cell>            0</cell>
 <cell>         1038</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2887</cell>
 <cell>            4</cell>
 <cell>         2891</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1849</cell>
 <cell>            2</cell>
 <cell>         1851</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         1038</cell>
 <cell>            0</cell>
 <cell>         1038</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2887</cell>
 <cell>            4</cell>
 <cell>         2891</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RX_0</item>
 <item>RX_1</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RX_0</item>
 <item>RX_1</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        48752</cell>
 <cell>            2</cell>
 <cell>        48754</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         8555</cell>
 <cell>            0</cell>
 <cell>         8555</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        57307</cell>
 <cell>           12</cell>
 <cell>        57319</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        48752</cell>
 <cell>            2</cell>
 <cell>        48754</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         8555</cell>
 <cell>            0</cell>
 <cell>         8555</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        57307</cell>
 <cell>           12</cell>
 <cell>        57319</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_4/Chain[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_4/Chain[0]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_4/Chain[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_4/Chain[0]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C7_0_0/PF_CCC_C7_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           91</cell>
 <cell>            4</cell>
 <cell>           95</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           72</cell>
 <cell>            0</cell>
 <cell>           72</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          163</cell>
 <cell>            4</cell>
 <cell>          167</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           91</cell>
 <cell>            4</cell>
 <cell>           95</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           72</cell>
 <cell>            0</cell>
 <cell>           72</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          163</cell>
 <cell>            4</cell>
 <cell>          167</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CLK_OUT_N</item>
 <item>CLK_OUT_P</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CLK_OUT_N</item>
 <item>CLK_OUT_P</item>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          222</cell>
 <cell>            0</cell>
 <cell>          222</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           90</cell>
 <cell>            0</cell>
 <cell>           90</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          312</cell>
 <cell>            0</cell>
 <cell>          312</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          222</cell>
 <cell>            0</cell>
 <cell>          222</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           90</cell>
 <cell>            0</cell>
 <cell>           90</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          312</cell>
 <cell>            0</cell>
 <cell>          312</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          903</cell>
 <cell>            0</cell>
 <cell>          903</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          432</cell>
 <cell>            0</cell>
 <cell>          432</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1335</cell>
 <cell>            0</cell>
 <cell>         1335</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          903</cell>
 <cell>            0</cell>
 <cell>          903</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          432</cell>
 <cell>            0</cell>
 <cell>          432</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1335</cell>
 <cell>            0</cell>
 <cell>         1335</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          222</cell>
 <cell>            0</cell>
 <cell>          222</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           90</cell>
 <cell>            0</cell>
 <cell>           90</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          312</cell>
 <cell>            0</cell>
 <cell>          312</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          222</cell>
 <cell>            0</cell>
 <cell>          222</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           90</cell>
 <cell>            0</cell>
 <cell>           90</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          312</cell>
 <cell>            0</cell>
 <cell>          312</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          903</cell>
 <cell>            0</cell>
 <cell>          903</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          432</cell>
 <cell>            0</cell>
 <cell>          432</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1335</cell>
 <cell>            0</cell>
 <cell>         1335</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          903</cell>
 <cell>            0</cell>
 <cell>          903</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          432</cell>
 <cell>            0</cell>
 <cell>          432</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1335</cell>
 <cell>            0</cell>
 <cell>         1335</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>FTDI_CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          657</cell>
 <cell>            0</cell>
 <cell>          657</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          233</cell>
 <cell>            0</cell>
 <cell>          233</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           39</cell>
 <cell>           39</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          890</cell>
 <cell>           39</cell>
 <cell>          929</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          657</cell>
 <cell>            0</cell>
 <cell>          657</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          233</cell>
 <cell>            0</cell>
 <cell>          233</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           39</cell>
 <cell>           39</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          890</cell>
 <cell>           39</cell>
 <cell>          929</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_nRXF</item>
 <item>FTDI_nTXE</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_nRXF</item>
 <item>FTDI_nTXE</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>FTDI_BE[0]</item>
 <item>FTDI_BE[1]</item>
 <item>FTDI_BE[2]</item>
 <item>FTDI_BE[3]</item>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_nOE</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>FTDI_BE[0]</item>
 <item>FTDI_BE[1]</item>
 <item>FTDI_BE[2]</item>
 <item>FTDI_BE[3]</item>
 <item>FTDI_DATA[0]</item>
 <item>FTDI_DATA[10]</item>
 <item>FTDI_DATA[11]</item>
 <item>FTDI_DATA[12]</item>
 <item>FTDI_DATA[13]</item>
 <item>FTDI_DATA[14]</item>
 <item>FTDI_DATA[15]</item>
 <item>FTDI_DATA[16]</item>
 <item>FTDI_DATA[17]</item>
 <item>FTDI_DATA[18]</item>
 <item>FTDI_DATA[19]</item>
 <item>FTDI_DATA[1]</item>
 <item>FTDI_DATA[20]</item>
 <item>FTDI_DATA[21]</item>
 <item>FTDI_DATA[22]</item>
 <item>FTDI_DATA[23]</item>
 <item>FTDI_DATA[24]</item>
 <item>FTDI_DATA[25]</item>
 <item>FTDI_DATA[26]</item>
 <item>FTDI_DATA[27]</item>
 <item>FTDI_DATA[28]</item>
 <item>FTDI_DATA[29]</item>
 <item>FTDI_DATA[2]</item>
 <item>FTDI_DATA[30]</item>
 <item>FTDI_DATA[31]</item>
 <item>FTDI_DATA[3]</item>
 <item>FTDI_DATA[4]</item>
 <item>FTDI_DATA[5]</item>
 <item>FTDI_DATA[6]</item>
 <item>FTDI_DATA[7]</item>
 <item>FTDI_DATA[8]</item>
 <item>FTDI_DATA[9]</item>
 <item>FTDI_nOE</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CLK_OUT_N</item>
 <item>CLK_OUT_P</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CLK_OUT_N</item>
 <item>CLK_OUT_P</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           23</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           23</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Synchronizer_0/Chain[0]:D</item>
 <item>Synchronizer_0/Chain[1]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Synchronizer_0/Chain[0]:ALn</item>
 <item>Synchronizer_0/Chain[1]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Synchronizer_0/Chain[0]:D</item>
 <item>Synchronizer_0/Chain[1]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:D</item>
 <item>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Synchronizer_0/Chain[0]:ALn</item>
 <item>Synchronizer_0/Chain[1]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           12</cell>
 <cell>           12</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on input ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>FTDI_nRXF</item>
 <item>FTDI_nTXE</item>
 <item>HMC_CLK_IN_P</item>
 <item>SYNC_IN_P</item>
</list>
<text></text>
<text> - Min delay constraint missing on input ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>FTDI_nRXF</item>
 <item>FTDI_nTXE</item>
 <item>HMC_CLK_IN_P</item>
 <item>SYNC_IN_P</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on output ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
</list>
<text></text>
<text> - Min delay constraint missing on output ports:</text>
<text>   </text>
<list>
 <item>EIO_PAD_0</item>
 <item>EIO_PAD_1</item>
 <item>EIO_PAD_2</item>
 <item>EIO_PAD_3</item>
 <item>EIO_PAD_4</item>
 <item>EIO_PAD_5</item>
 <item>EIO_PAD_6</item>
 <item>EIO_PAD_7</item>
 <item>EIO_PAD_8</item>
 <item>EIO_PAD_9</item>
 <item>FTDI_nRD</item>
 <item>FTDI_nWR</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
