{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@162:172@HdlIdDef", "  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel.v@185:195", "  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            tx_out_clk_s;\n  wire            cpll_locked_s;\n"], ["hdl/library/common/ad_gt_channel.v@184:194", "  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            tx_out_clk_s;\n"], ["hdl/library/common/ad_gt_channel.v@180:190", "\n  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@165:175", "  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n  // pll\n\n  assign up_cpll_rst = (CPLL_TX_OR_RX_N == 1) ? up_tx_pll_rst : up_rx_pll_rst;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@161:171", "  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n"], ["hdl/library/common/ad_gt_channel.v@182:192", "\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@158:168", "  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n"], ["hdl/library/common/ad_gt_channel.v@187:197", "  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            tx_out_clk_s;\n  wire            cpll_locked_s;\n\n  // cgs & ilas frame characters\n"], ["hdl/library/common/ad_gt_channel.v@181:191", "  // internal signals\n\n  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@166:176", "  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n  // pll\n\n  assign up_cpll_rst = (CPLL_TX_OR_RX_N == 1) ? up_tx_pll_rst : up_rx_pll_rst;\n  assign up_rx_pll_locked = (up_rx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@157:167", "  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@164:174", "  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n  // pll\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@163:173", "  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n  // pll\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@160:170", "  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n"], ["hdl/library/common/ad_gt_channel.v@183:193", "  wire    [ 3:0]  rx_valid_k_s;\n  wire    [ 2:0]  rx_rate_p_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_out_clk_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@159:169", "  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n  wire            tx_rst_done_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire    [ 3:0]  rx_charisk_open_s;\n  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n"], ["hdl/library/common/ad_gt_channel.v@186:196", "  wire    [ 3:0]  rx_disperr_open_s;\n  wire    [ 3:0]  rx_notintable_open_s;\n  wire    [31:0]  rx_data_open_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire    [ 1:0]  rx_pll_clk_sel_s;\n  wire    [ 1:0]  tx_pll_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            tx_out_clk_s;\n  wire            cpll_locked_s;\n\n"]], "Diff Content": {"Delete": [[167, "  wire    [ 3:0]  rx_charisk_open_s;\n"]], "Add": []}}