// Seed: 570924200
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
    , id_4
);
  wor id_5;
  assign id_4 = id_4 ? id_0 : id_5;
  assign id_4 = 1;
  wire id_6, id_7 = 1;
  supply0 id_8;
  wire id_9;
  assign id_7 = 1;
  assign id_8 = id_4;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    input wand id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wand id_15,
    input tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    input wand id_19,
    input supply1 id_20,
    input supply1 id_21
);
  reg id_23;
  tri id_24, id_25 = 1;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3
  );
  assign modCall_1.id_4 = 0;
  always @(posedge (id_14) + id_25)
    if (id_1 - id_21) begin : LABEL_0
      id_23 <= 1;
    end
endmodule
