
AVRASM ver. 2.2.8  C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm Sat Feb 07 15:40:28 2026

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(20): warning: Register r30 already defined by the .DEF directive
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(21): warning: Register r26 already defined by the .DEF directive
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(31): Including file 'C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\lib328Pv03.inc'
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\lib328Pv03.inc(1): warning: Register r25 already defined by the .DEF directive
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(31): 'C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\lib328Pv03.inc' included form here
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\main.asm(31): Including file 'C:\Users\Diogo Hantke\OneDrive\Documentos\Atmel Studio\7.0\Trabalho_microcontroladores_2\Trabalho_microcontroladores_2\lib328Pv03.inc'
                                 
                                 ;controlador do motor - COM LCD
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 .include "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .equ on_off = PB0       
                                 .equ btn_enter = PB1       
                                 .equ btn_emergencia = PB3  
                                 .equ btn_baixo = PB4       
                                 .equ btn_cima = PB5        
                                 .equ sensor_temp = PC1     
                                 .equ sensor_corrente = PC3 
                                 
                                 .equ contador_seg_memory = 0x0150
                                 .equ contador_min_memory = 0x0166
                                 .equ flag_emergencia  = 0x017C
                                 .equ value_corrente = 0x0180
                                 .equ value_temperatura =  0x0189
                                 
                                 .def cont = r25
                                 .def mux_analog = r30
                                 .def aux2 = r26
                                 
                                 .org 0x000
000000 c16b                          rjmp init       
                                 
                                 .org 0x0020  
000020 c3b1                          rjmp timr0
                                 
                                 .org 0x050    
                                 
                                 .include "lib328Pv03.inc"
                                 
                                 .def display_number = r24		
                                 .def eeprom_address = r23
                                 .def eeprom_number = r22
                                 .def transmit_caracter = r21	
                                 .def receive_caracter = r15	
                                 .def adc_value = r14
                                 .def pwm_value = r20
                                 .def overflow_counter = r13
                                 .def lcd_caracter = r19
                                 .def lcd_number = r18		
                                 .def lcd_col =  r17	
                                 .def aux 	= r16		
                                 
                                 .equ rs_lcd = PD2
                                 .equ enable_lcd = PD3
                                 
                                 ; ### Sub-rotina de atraso em segundos ###
                                 delay_seconds:
000050 e5f2                      	ldi r31,82
000051 e0e0                      	ldi r30,0
000052 e0d0                      	ldi r29,0		
                                 loop_delay:
000053 95da                      	dec r29					
000054 f7f1                      	brne loop_delay			
000055 95ea                      	dec r30					
000056 f7e1                      	brne loop_delay			
000057 95fa                      	dec r31					
000058 f7d1                      	brne loop_delay			
000059 959a                      	dec delay_time					
00005a f7a9                      	brne delay_seconds		
00005b 9508                      	ret						
                                 
                                 ; ### Sub-rotina de atraso em milisegundos ###
                                 delay_miliseconds:
00005c e1e6                      	ldi r30,22
00005d e0d0                      	ldi r29,0			
                                 loop_delayms:
00005e 95da                      	dec r29					
00005f f7f1                      	brne loop_delayms			
000060 95ea                      	dec r30						
000061 f7e1                      	brne loop_delayms			
000062 959a                      	dec delay_time						
000063 f7c1                      	brne delay_miliseconds		
000064 9508                      	ret
                                 	
                                 ; ### Sub-rotina de atraso de 1 microsegundo ###   1 ciclo = 1/16MHz = 62.5ns   16 ciclos = 16*62.5ns = 1us
                                 delay_1microsecond:
000065 0000                      	nop							
000066 0000                      	nop							
000067 0000                      	nop							
000068 0000                      	nop							
000069 0000                      	nop							
00006a 0000                      	nop							
00006b 0000                      	nop							
00006c 0000                      	nop							
00006d 0000                      	nop							
00006e 0000                      	nop							
00006f 0000                      	nop							
000070 0000                      	nop							
000071 0000                      	nop							
000072 0000                      	nop							
000073 0000                      	nop							
000074 0000                      	nop							
000075 9508                      	ret							
                                 
                                 ; ### Sub-rotina para mostrar a dezena e unidade em dois displays de 7-segmentos (Dezena: pd7,pd6,pd5,pd4 - Unidade: pd3,pd2,pd1,pd0)  ###
                                 display_write:
000076 ef0f                      	ldi aux,0b11111111
000077 b90a                      	out DDRD,aux
000078 e0e0                      	ldi r30,0				
000079 e0f0                      	ldi r31,0				
00007a 2ff8                      	mov r31,display_number			
00007b 308a                      	cpi display_number,10				
00007c f028                      	brlo display_show					
                                 display_loop:
00007d 40fa                      	sbci r31,10				
00007e 95e3                      	inc r30					
00007f 30fa                      	cpi r31,10				
000080 f008                      	brlo display_show					
000081 cffb                      	rjmp display_loop					
                                 display_show:	
000082 e0d0                      	ldi r29,0					
000083 2fde                      	mov r29,r30				
000084 95d2                      	swap r29					
000085 2bdf                      	or r29,r31				
000086 b9db                      	out PORTD,r29				
000087 9508                      	ret				
                                 
                                 ; ### Sub-rotina para apagar o display de 7-segmentos ###
                                 display_off:
000088 ef0f                      	ldi aux,0b11111111
000089 b90a                      	out DDRD,aux
00008a efef                      	ldi r30,0b11111111
00008b b9eb                      	out PORTD,r30
00008c 9508                      	ret
                                 	
                                 ; ### Sub-rotina para escrita na eeprom ###
                                 eeprom_write:
00008d 99f9                      	sbic EECR,EEPE					
00008e cffe                      	rjmp eeprom_write
00008f bd71                      	out EEARL,eeprom_address		
000090 bd60                      	out EEDR,eeprom_number			
000091 9afa                      	sbi EECR,EEMPE					
000092 9af9                      	sbi EECR,EEPE					
000093 9508                      	ret
                                 
                                 ; ### Sub-rotina para leitura na eeprom ###
                                 eeprom_read:
000094 99f9                      	sbic EECR,EEPE					
000095 cffe                      	rjmp eeprom_read
000096 bd71                      	out EEARL,eeprom_address		
000097 9af8                      	sbi EECR,EERE					
000098 b560                      	in eeprom_number,EEDR				
000099 9508                      	ret
                                 	
                                 ; ### Sub-rotina de configurao da USART em 9600bps ###
                                 usart_init:
00009a e0e0                      	ldi r30,0			
00009b 93e0 00c5                 	sts UBRR0H,r30		 
00009d e6e7                      	ldi r30,103			
00009e 93e0 00c4                 	sts UBRR0L,r30		
0000a0 e1e8                      	ldi r30,0b00011000	
0000a1 93e0 00c1                 	sts UCSR0B,r30		 
0000a3 9508                      	ret					
                                 	
                                 ; ### Sub-rotina para transmisso de caracter pela USART ###
                                 usart_transmit:
0000a4 91e0 00c0                 	lds r30,UCSR0A		
0000a6 ffe5                      	sbrs r30,UDRE0     
0000a7 cffc                      	rjmp usart_transmit	
0000a8 9350 00c6                 	sts UDR0,transmit_caracter		
0000aa 9508                      	ret					
                                 
                                 ; ### Sub-rotina para transmisso de caracter pela USART ###
                                 usart_receive:
0000ab 91e0 00c0                 	lds r30,UCSR0A		
0000ad ffe7                      	sbrs r30,RXC0		
0000ae cffc                      	rjmp usart_receive	
0000af 90f0 00c6                 	lds receive_caracter, UDR0		
0000b1 9508                      	ret
                                 
                                 ; ### Sub-rotina ADC com 8 bits => LSB = Vref/(2^n-1) = 5/255 =~ 20mV => 0b00000001 =~ 20mV ###
                                 analog_read:
0000b2 93e0 007c                 	sts ADMUX,r30
0000b4 ece7                      	ldi r30,0b11000111
0000b5 93e0 007a                 	sts ADCSRA,r30
                                 loop_ad:
0000b7 91e0 007a                 	lds r30, ADCSRA		
0000b9 fde6                      	sbrc r30, ADSC		
0000ba cffc                      	rjmp loop_ad
0000bb 90e0 0079                 	lds adc_value,ADCH
0000bd 9508                      	ret
                                 
                                 ; ### Sub-rotina PWM de 8 bits e 500Hz pela PB2 ###
                                 pwm_write:
0000be 9a22                      	sbi DDRB,2
0000bf eae1                      	ldi r30,0b10100001
0000c0 93e0 0080                 	sts TCCR1A,r30
0000c2 e0e0                      	ldi r30,0
0000c3 93e0 008b                 	sts OCR1BH,r30
0000c5 2fe4                      	mov r30,pwm_value
0000c6 93e0 008a                 	sts OCR1BL,r30
0000c8 e0e3                      	ldi r30,0b00000011
0000c9 93e0 0081                 	sts TCCR1B,r30
0000cb 9508                      	ret
                                 
                                 ; ### Sub-rotina Start Timer1 (1 pulso de clock = 62.5ns) Pre-scale de 64 e timer1 de 16bits => Cada estouro acontece a cada 64*65536*62.5ns = 0.262s ###
                                 start_timer1:
0000cc e0e3                      	ldi r30,0b00000011		   
0000cd 93e0 0081                 	sts TCCR1B,r30			   
0000cf e0e1                      	ldi r30,0b00000001		   
0000d0 93e0 006f                 	sts TIMSK1,r30			   
0000d2 9478                      	sei						  
0000d3 9508                      	ret						   
                                 
                                 ; ### Sub-rotina Stop Timer1 (1 pulso de clock = 62.5ns) Pre-scale de 64 e timer1 de 16bits => Cada estouro acontece a cada 64*65536*62.5ns = 0.262s ###
                                 stop_timer1:
0000d4 e0e0                      	ldi r30,0b00000000			
0000d5 93e0 0081                 	sts TCCR1B,r30
0000d7 e0e0                      	ldi r30,0b00000000			
0000d8 93e0 006f                 	sts TIMSK1,r30
0000da e0e0                      	ldi r30,0b00000000			
0000db 93e0 0085                 	sts TCNT1H,r30				
0000dd 93e0 0084                 	sts TCNT1L,r30
0000df e0e0                      	ldi r30,0					
0000e0 2ede                      	mov overflow_counter,r30
0000e1 9508                      	ret
                                 	
                                 ; ### Sub-rotina para inicializao do LCD no PORTD ###
                                 lcd_init:
0000e2 9a52                      	sbi DDRD,2
0000e3 9a53                      	sbi DDRD,3
0000e4 9a54                      	sbi DDRD,4
0000e5 9a55                      	sbi DDRD,5
0000e6 9a56                      	sbi DDRD,6
0000e7 9a57                      	sbi DDRD,7
0000e8 985a                      	cbi PORTD,rs_lcd			
0000e9 985b                      	cbi PORTD,enable_lcd		
0000ea 985f                      	cbi PORTD,7				
0000eb 985e                      	cbi PORTD,6
0000ec 985d                      	cbi PORTD,5
0000ed 985c                      	cbi PORTD,4
0000ee e09f                      	ldi delay_time,15			
0000ef df6c                      	rcall delay_miliseconds		 
0000f0 985f                      	cbi PORTD,7				
0000f1 985e                      	cbi PORTD,6
0000f2 9a5d                      	sbi PORTD,5
0000f3 9a5c                      	sbi PORTD,4
0000f4 d04c                      	rcall pulse_enable
0000f5 e095                      	ldi delay_time,5			
0000f6 df65                      	rcall delay_miliseconds		
0000f7 985f                      	cbi PORTD,7				
0000f8 985e                      	cbi PORTD,6
0000f9 9a5c                      	sbi PORTD,4
0000fa d046                      	rcall pulse_enable
0000fb e095                      	ldi delay_time,5			
0000fc df5f                      	rcall delay_miliseconds		
0000fd 985f                      	cbi PORTD,7				
0000fe 985e                      	cbi PORTD,6
0000ff 9a5d                      	sbi PORTD,5
000100 9a5c                      	sbi PORTD,4
000101 d03f                      	rcall pulse_enable
000102 e095                      	ldi delay_time,5			
000103 df58                      	rcall delay_miliseconds		
000104 985f                      	cbi PORTD,7				
000105 985e                      	cbi PORTD,6
000106 9a5d                      	sbi PORTD,5
000107 985c                      	cbi PORTD,4
000108 d038                      	rcall pulse_enable
000109 e091                      	ldi delay_time,1			
00010a df51                      	rcall delay_miliseconds		
00010b e238                      	ldi lcd_caracter,0x28			
00010c d011                      	rcall lcd_write_caracter				
00010d e03c                      	ldi lcd_caracter,0x0C			
00010e d00f                      	rcall lcd_write_caracter				
00010f e031                      	ldi lcd_caracter,0x01			
000110 d00d                      	rcall lcd_write_caracter				
000111 e092                      	ldi delay_time,2			
000112 df49                      	rcall delay_miliseconds		
000113 e036                      	ldi lcd_caracter,0x06			
000114 d009                      	rcall lcd_write_caracter				
000115 9a5a                      	sbi PORTD,rs_lcd			
000116 9508                      	ret							
                                 	
                                 ; ### Sub-rotina para limpar o LCD ###
                                 lcd_clear:
000117 985a                      	cbi PORTD, rs_lcd			
000118 e031                      	ldi lcd_caracter,1				
000119 d004                      	rcall lcd_write_caracter				
00011a e092                      	ldi delay_time,2			
00011b df40                      	rcall delay_miliseconds		
00011c 9a5a                      	sbi PORTD,rs_lcd			
00011d 9508                      	ret
                                 	
                                 ; ### Sub-rotina para escrever um caracter no LCD ###
                                 lcd_write_caracter:
00011e fd37                      	sbrc lcd_caracter,7
00011f 9a5f                      	sbi PORTD,7
000120 ff37                      	sbrs lcd_caracter,7
000121 985f                      	cbi PORTD,7
000122 fd36                      	sbrc lcd_caracter,6
000123 9a5e                      	sbi PORTD,6
000124 ff36                      	sbrs lcd_caracter,6
000125 985e                      	cbi PORTD,6
000126 fd35                      	sbrc lcd_caracter,5
000127 9a5d                      	sbi PORTD,5
000128 ff35                      	sbrs lcd_caracter,5
000129 985d                      	cbi PORTD,5
00012a fd34                      	sbrc lcd_caracter,4
00012b 9a5c                      	sbi PORTD,4
00012c ff34                      	sbrs lcd_caracter,4
00012d 985c                      	cbi PORTD,4
00012e d012                      	rcall pulse_enable
00012f fd33                      	sbrc lcd_caracter,3
000130 9a5f                      	sbi PORTD,7
000131 ff33                      	sbrs lcd_caracter,3
000132 985f                      	cbi PORTD,7
000133 fd32                      	sbrc lcd_caracter,2
000134 9a5e                      	sbi PORTD,6
000135 ff32                      	sbrs lcd_caracter,2
000136 985e                      	cbi PORTD,6
000137 fd31                      	sbrc lcd_caracter,1
000138 9a5d                      	sbi PORTD,5
000139 ff31                      	sbrs lcd_caracter,1
00013a 985d                      	cbi PORTD,5
00013b fd30                      	sbrc lcd_caracter,0
00013c 9a5c                      	sbi PORTD,4
00013d ff30                      	sbrs lcd_caracter,0
00013e 985c                      	cbi PORTD,4
00013f d001                      	rcall pulse_enable
000140 9508                      	ret
                                 	
                                 ; ### Sub-rotina para gerar um pulso de enable e aguardar =~50us ###
                                 pulse_enable:
000141 985b                      	cbi PORTD,enable_lcd		
000142 df22                      	rcall delay_1microsecond
000143 9a5b                      	sbi PORTD,enable_lcd		
000144 df20                      	rcall delay_1microsecond
000145 985b                      	cbi PORTD,enable_lcd
000146 e3a2                      	ldi r26,50
                                 loop_pulse:
000147 df1d                      	rcall delay_1microsecond
000148 95aa                      	dec r26
000149 30a0                      	cpi r26,0
00014a f7e1                      	brne loop_pulse
00014b 9508                      	ret
                                 
                                 ; ### Sub-rotina para posicionar cursor na linha 0 do LCD ###
                                 lcd_lin0_col:
00014c 985a                      	cbi PORTD,rs_lcd			
00014d e8e0                      	ldi r30,0x80
00014e 0f1e                      	add lcd_col,r30
00014f 2f31                      	mov lcd_caracter,lcd_col			
000150 dfcd                      	rcall lcd_write_caracter				
000151 9a5a                      	sbi PORTD,rs_lcd			
000152 9508                      	ret
                                 
                                 ; ### Sub-rotina para posicionar cursor na linha 1 do LCD ###
                                 lcd_lin1_col:
000153 985a                      	cbi PORTD,rs_lcd			
000154 ece0                      	ldi r30,0xC0
000155 0f1e                      	add lcd_col,r30
000156 2f31                      	mov lcd_caracter,lcd_col			
000157 dfc6                      	rcall lcd_write_caracter				
000158 9a5a                      	sbi PORTD,rs_lcd			
000159 9508                      	ret
                                 
                                 ; ### Sub-rotina para escrever um numero de 0 a 99 no LCD ###
                                 lcd_write_number:
00015a e0f0                      	ldi r31,0				
00015b e0e0                      	ldi r30,0				
00015c 2fe2                      	mov r30,lcd_number			
00015d 302a                      	cpi lcd_number,10				
00015e f028                      	brlo lcd_show					
                                 lcd_loop:
00015f 40ea                      	sbci r30,10				
000160 95f3                      	inc r31					
000161 30ea                      	cpi r30,10				
000162 f008                      	brlo lcd_show					
000163 cffb                      	rjmp lcd_loop					
                                 lcd_show:	
000164 e3d0                      	ldi r29,48
000165 0fed                      	add r30,r29
000166 0ffd                      	add r31,r29
000167 2f3f                      	mov lcd_caracter,r31
000168 dfb5                      	rcall lcd_write_caracter
000169 2f3e                      	mov lcd_caracter,r30
00016a dfb3                      	rcall lcd_write_caracter
00016b 9508                      	ret
                                 
                                 init:
00016c e008                          ldi aux, high(RAMEND)
00016d bf0e                          out SPH, aux
00016e ef0f                          ldi aux, low(RAMEND)
00016f bf0d                          out SPL, aux
                                 
000170 e001                          ldi aux, 0b00000001 
000171 b904                          out DDRB, aux
000172 e30a                          ldi aux, 0b00111010 
000173 b905                          out PORTB, aux
000174 e000                          ldi aux, 0b00000000
000175 b908                          out PORTC, aux
                                     
000176 e000                          ldi aux, 0
000177 e090                      	ldi cont, 0
000178 9300 0150                     sts contador_seg_memory, aux
00017a df1f                          rcall usart_init  
00017b df66                          rcall lcd_init
00017c df9a                          rcall lcd_clear  
00017d c00b                      	rjmp state_1
                                 
                                 config_timer:
00017e e500                          ldi aux, 0b01010000
00017f bd04                          out TCCR0A, aux
000180 e001                          ldi aux,0b00000001 
000181 9300 006e                     sts TIMSK0,aux
000183 e005                          ldi aux,0b00000101
000184 bd05                          out TCCR0B,aux 
000185 e604                          ldi aux,100 
000186 bd06                          out TCNT0,aux
000187 9478                          sei 
000188 c16a                      	rjmp loop
                                 
                                 ;============ configurao =============
                                 
                                 state_1:; definir modos
000189 e017                          ldi lcd_col, 7  
00018a dfc1                          rcall lcd_lin0_col
00018b e432                          ldi lcd_caracter, 'B'
00018c df91                          rcall lcd_write_caracter
00018d e435                          ldi lcd_caracter, 'E'
00018e df8f                          rcall lcd_write_caracter
00018f e43d                      	ldi lcd_caracter, 'M'
000190 df8d                      	rcall lcd_write_caracter
000191 e016                      	ldi lcd_col, 6
000192 dfc0                          rcall lcd_lin1_col
000193 e536                          ldi lcd_caracter, 'V'
000194 df89                      	rcall lcd_write_caracter
000195 e439                      	ldi lcd_caracter, 'I'
000196 df87                          rcall lcd_write_caracter
000197 e43e                      	ldi lcd_caracter, 'N'
000198 df85                          rcall lcd_write_caracter
000199 e434                      	ldi lcd_caracter, 'D'
00019a df83                          rcall lcd_write_caracter
00019b e43f                      	ldi lcd_caracter, 'O'
00019c df81                          rcall lcd_write_caracter
00019d e230                      	ldi lcd_caracter, ' '
00019e df7f                          rcall lcd_write_caracter
00019f e33a                      	ldi lcd_caracter, ':'
0001a0 df7d                          rcall lcd_write_caracter
0001a1 e239                      	ldi lcd_caracter, ')'
0001a2 df7b                          rcall lcd_write_caracter
                                 
0001a3 e092                      	ldi delay_time, 2 ;mudar o tempo 
0001a4 deab                      	rcall delay_seconds
0001a5 d04a                      	rcall state_cima
                                 
0001a6 df70                      	rcall lcd_clear
0001a7 e012                          ldi lcd_col, 2  
0001a8 dfa3                          rcall lcd_lin0_col
0001a9 e434                          ldi lcd_caracter, 'D'
0001aa df73                          rcall lcd_write_caracter
0001ab e435                          ldi lcd_caracter, 'E'
0001ac df71                          rcall lcd_write_caracter
0001ad e436                      	ldi lcd_caracter, 'F'
0001ae df6f                          rcall lcd_write_caracter
0001af e439                      	ldi lcd_caracter, 'I'
0001b0 df6d                          rcall lcd_write_caracter
0001b1 e43e                      	ldi lcd_caracter, 'N'
0001b2 df6b                          rcall lcd_write_caracter
0001b3 e439                      	ldi lcd_caracter, 'I'
0001b4 df69                          rcall lcd_write_caracter
0001b5 e532                      	ldi lcd_caracter, 'R'
0001b6 df67                          rcall lcd_write_caracter
                                 
0001b7 e019                      	ldi lcd_col, 9
0001b8 df93                          rcall lcd_lin0_col
0001b9 e230                          ldi lcd_caracter, ' '
0001ba df63                      	rcall lcd_write_caracter
0001bb e43d                      	ldi lcd_caracter, 'M'
0001bc df61                          rcall lcd_write_caracter
0001bd e43f                      	ldi lcd_caracter, 'O'
0001be df5f                          rcall lcd_write_caracter
0001bf e434                      	ldi lcd_caracter, 'D'
0001c0 df5d                          rcall lcd_write_caracter
0001c1 e43f                      	ldi lcd_caracter, 'O'
0001c2 df5b                          rcall lcd_write_caracter
                                 
0001c3 e011                      	ldi lcd_col, 1
0001c4 df8e                          rcall lcd_lin1_col
0001c5 e23d                          ldi lcd_caracter, '-'
0001c6 df57                      	rcall lcd_write_caracter
0001c7 e230                          ldi lcd_caracter, ' '
                                 
0001c8 e01e                      	ldi lcd_col, 14
0001c9 df89                          rcall lcd_lin1_col
0001ca e23b                      	ldi lcd_caracter, '+'
0001cb df52                      	rcall lcd_write_caracter
0001cc e000                      	ldi aux, 0
0001cd e092                      	ldi delay_time, 2 ;mudar o tempo 
0001ce de81                      	rcall delay_seconds
0001cf d020                      	rcall state_cima
                                 
                                 ; ====== lgica de mudana de menu =======
                                 state_escolha:
0001d0 9b1c                          sbis pinb, btn_baixo
0001d1 d007                          rcall debounce_baixo
                                 
0001d2 9b1d                          sbis pinb, btn_cima
0001d3 d016                          rcall debounce_cima
                                 
0001d4 9b19                      	sbis pinb, btn_enter
0001d5 d098                          rcall state_enter
                                 
0001d6 cff9                          rjmp state_escolha
                                 
                                 
                                 corrige_baixo:
0001d7 2f0a                      	mov aux, aux2
0001d8 c006                      	rjmp state_baixo
                                 
                                 debounce_baixo:
0001d9 9b1c                          sbis pinb, btn_baixo
0001da cffe                          rjmp debounce_baixo
0001db 2fa0                      	mov aux2, aux
0001dc 950a                      	dec aux
0001dd 3003                      	cpi aux, 3
0001de f7c0                      	brsh corrige_baixo
                                 
                                 state_baixo:
0001df 9b1c                          sbis pinb, btn_baixo
0001e0 cffe                          rjmp state_baixo
0001e1 3000                      	cpi aux, 0
0001e2 f0a1                      	breq jump_state_escolha_1
0001e3 3001                      	cpi aux, 1
0001e4 f099                      	breq jump_state_escolha_2
0001e5 3002                      	cpi aux, 2
0001e6 f091                      	breq jump_state_escolha_3
0001e7 9508                      	ret
                                 
                                 corrige_cima:	
0001e8 2f0a                      	mov aux, aux2
0001e9 c006                      	rjmp state_cima
                                 
                                 
                                 debounce_cima:
0001ea 9b1d                          sbis pinb, btn_cima
0001eb cffe                          rjmp debounce_cima
0001ec 2fa0                      	mov aux2, aux
0001ed 9503                          inc aux
0001ee 3003                      	cpi aux, 3
0001ef f7c0                      	brsh corrige_cima
                                 
                                 state_cima:
0001f0 3000                      	cpi aux, 0
0001f1 f029                      	breq jump_state_escolha_1
0001f2 3001                      	cpi aux, 1
0001f3 f021                      	breq jump_state_escolha_2
0001f4 3002                      	cpi aux, 2
0001f5 f019                      	breq jump_state_escolha_3
0001f6 9508                      	ret
                                 
                                 jump_state_escolha_1:
0001f7 c054                          rjmp state_escolha_1
                                 
                                 jump_state_escolha_2:
0001f8 c02b                          rjmp state_escolha_2
                                 
                                 jump_state_escolha_3:
0001f9 c000                          rjmp state_escolha_3
                                 
                                 state_escolha_3:
0001fa df1c                      	rcall lcd_clear
0001fb e011                      	ldi lcd_col, 1
0001fc df56                          rcall lcd_lin1_col
0001fd e23d                      	ldi lcd_caracter, '-'
0001fe df1f                      	rcall lcd_write_caracter
0001ff e016                      	ldi lcd_col, 6
000200 df4b                          rcall lcd_lin0_col
000201 e43d                      	ldi lcd_caracter, 'M'
000202 df1b                          rcall lcd_write_caracter
000203 e43f                      	ldi lcd_caracter, 'O'
000204 df19                          rcall lcd_write_caracter
000205 e434                      	ldi lcd_caracter, 'D'
000206 df17                          rcall lcd_write_caracter
000207 e43f                      	ldi lcd_caracter, 'O'
000208 df15                          rcall lcd_write_caracter
                                 
000209 e013                      	ldi lcd_col, 3
00020a df48                          rcall lcd_lin1_col
00020b e533                      	ldi lcd_caracter, 'S'
00020c df11                          rcall lcd_write_caracter
00020d e431                      	ldi lcd_caracter, 'A'
00020e df0f                          rcall lcd_write_caracter
00020f e43c                      	ldi lcd_caracter, 'L'
000210 df0d                          rcall lcd_write_caracter
000211 e536                      	ldi lcd_caracter, 'V'
000212 df0b                          rcall lcd_write_caracter
000213 e431                      	ldi lcd_caracter, 'A'
000214 df09                          rcall lcd_write_caracter
000215 e43d                      	ldi lcd_caracter, 'M'
000216 df07                          rcall lcd_write_caracter
000217 e435                      	ldi lcd_caracter, 'E'
000218 df05                          rcall lcd_write_caracter
000219 e43e                      	ldi lcd_caracter, 'N'
00021a df03                          rcall lcd_write_caracter
00021b e534                      	ldi lcd_caracter, 'T'
00021c df01                          rcall lcd_write_caracter
00021d e43f                      	ldi lcd_caracter, 'O'
00021e deff                          rcall lcd_write_caracter
00021f e01e                      	ldi lcd_col, 14
000220 df32                      	rcall lcd_lin1_col
000221 e23b                      	ldi lcd_caracter, '+'
000222 defb                          rcall lcd_write_caracter
000223 9508                      	ret
                                 
                                 state_escolha_2:
000224 def2                          rcall lcd_clear
000225 e011                      	ldi lcd_col, 1
000226 df2c                          rcall lcd_lin1_col
000227 e23d                      	ldi lcd_caracter, '-'
000228 def5                      	rcall lcd_write_caracter
000229 e016                      	ldi lcd_col, 6
00022a df21                          rcall lcd_lin0_col
00022b e43d                      	ldi lcd_caracter, 'M'
00022c def1                          rcall lcd_write_caracter
00022d e43f                      	ldi lcd_caracter, 'O'
00022e deef                          rcall lcd_write_caracter
00022f e434                      	ldi lcd_caracter, 'D'
000230 deed                          rcall lcd_write_caracter
000231 e43f                      	ldi lcd_caracter, 'O'
000232 deeb                          rcall lcd_write_caracter
                                 
000233 e014                      	ldi lcd_col, 4
000234 df1e                          rcall lcd_lin1_col
000235 e533                      	ldi lcd_caracter, 'S'
000236 dee7                          rcall lcd_write_caracter
000237 e43f                      	ldi lcd_caracter, 'O'
000238 dee5                          rcall lcd_write_caracter
000239 e436                      	ldi lcd_caracter, 'F'
00023a dee3                          rcall lcd_write_caracter
00023b e534                      	ldi lcd_caracter, 'T'
00023c dee1                          rcall lcd_write_caracter
00023d e533                      	ldi lcd_caracter, 'S'
00023e dedf                          rcall lcd_write_caracter
00023f e534                      	ldi lcd_caracter, 'T'
000240 dedd                          rcall lcd_write_caracter
000241 e431                      	ldi lcd_caracter, 'A'
000242 dedb                          rcall lcd_write_caracter
000243 e532                      	ldi lcd_caracter, 'R'
000244 ded9                          rcall lcd_write_caracter
000245 e534                      	ldi lcd_caracter, 'T'
000246 ded7                          rcall lcd_write_caracter
000247 e01e                      	ldi lcd_col, 14
000248 df0a                          rcall lcd_lin1_col
000249 e23b                      	ldi lcd_caracter, '+'
00024a ded3                          rcall lcd_write_caracter
00024b 9508                      	ret
                                 
                                 state_escolha_1:
00024c deca                          rcall lcd_clear
00024d e011                      	ldi lcd_col, 1
00024e df04                          rcall lcd_lin1_col
00024f e23d                      	ldi lcd_caracter, '-'
000250 decd                      	rcall lcd_write_caracter
000251 e016                      	ldi lcd_col, 6
000252 def9                          rcall lcd_lin0_col
000253 e43d                      	ldi lcd_caracter, 'M'
000254 dec9                          rcall lcd_write_caracter
000255 e43f                      	ldi lcd_caracter, 'O'
000256 dec7                          rcall lcd_write_caracter
000257 e434                      	ldi lcd_caracter, 'D'
000258 dec5                          rcall lcd_write_caracter
000259 e43f                      	ldi lcd_caracter, 'O'
00025a dec3                          rcall lcd_write_caracter
                                 	
00025b e015                      	ldi lcd_col, 5
00025c def6                          rcall lcd_lin1_col
00025d e43e                      	ldi lcd_caracter, 'N'
00025e debf                          rcall lcd_write_caracter
00025f e43f                      	ldi lcd_caracter, 'O'
000260 debd                          rcall lcd_write_caracter
000261 e532                      	ldi lcd_caracter, 'R'
000262 debb                          rcall lcd_write_caracter
000263 e43d                      	ldi lcd_caracter, 'M'
000264 deb9                          rcall lcd_write_caracter
000265 e431                      	ldi lcd_caracter, 'A'
000266 deb7                          rcall lcd_write_caracter
000267 e43c                      	ldi lcd_caracter, 'L'
000268 deb5                          rcall lcd_write_caracter
000269 e01e                      	ldi lcd_col, 14
00026a dee8                      	rcall lcd_lin1_col
00026b e23b                      	ldi lcd_caracter, '+'
00026c deb1                          rcall lcd_write_caracter
00026d 9508                      	ret
                                 
                                 state_enter:
00026e 9b19                      	sbis pinb, btn_enter
00026f cffe                      	rjmp state_enter
000270 3002                      	cpi aux, 2
000271 f029                      	breq state_save_text
000272 3001                      	cpi aux, 1
000273 f019                      	breq state_soft_text
000274 3000                      	cpi aux, 0
000275 f011                      	breq state_normal_text
000276 cff7                      	rjmp state_enter
                                 
                                 ; ====== lgica de mudana de menu =======
                                 
                                 state_save_text:
                                 
                                 
                                 state_soft_text:;colcoar o texto do soft start
                                 
                                 ; ====== softstart =======
                                 state_soft:
000277 cfff                      	rjmp state_soft
                                 
                                 state_normal_text:
000278 de9e                          rcall lcd_clear
000279 e013                      	ldi lcd_col, 3
00027a ded1                          rcall lcd_lin0_col
00027b e43d                      	ldi lcd_caracter, 'M'
00027c dea1                          rcall lcd_write_caracter
00027d e43f                      	ldi lcd_caracter, 'O'
00027e de9f                          rcall lcd_write_caracter
00027f e434                      	ldi lcd_caracter, 'D'
000280 de9d                          rcall lcd_write_caracter
000281 e43f                      	ldi lcd_caracter, 'O'
000282 de9b                          rcall lcd_write_caracter
                                 	
000283 e017                      	ldi lcd_col, 7
000284 dec7                          rcall lcd_lin0_col
000285 e230                      	ldi lcd_caracter, ' '
000286 de97                          rcall lcd_write_caracter
000287 e43e                      	ldi lcd_caracter, 'N'
000288 de95                          rcall lcd_write_caracter
000289 e43f                      	ldi lcd_caracter, 'O'
00028a de93                          rcall lcd_write_caracter
00028b e532                      	ldi lcd_caracter, 'R'
00028c de91                          rcall lcd_write_caracter
00028d e43d                      	ldi lcd_caracter, 'M'
00028e de8f                          rcall lcd_write_caracter
00028f e431                      	ldi lcd_caracter, 'A'
000290 de8d                          rcall lcd_write_caracter
000291 e43c                      	ldi lcd_caracter, 'L'
000292 de8b                          rcall lcd_write_caracter
                                 
000293 e017                      	ldi lcd_col, 7
000294 debe                      	rcall lcd_lin1_col
000295 e43f                      	ldi lcd_caracter, 'O'
000296 de87                          rcall lcd_write_caracter
000297 e43e                      	ldi lcd_caracter, 'N'
000298 de85                      	rcall lcd_write_caracter
                                 
000299 e000                      	ldi aux, 0
00029a e095                      	ldi cont, 5
00029b e050                      	ldi r21, 0
                                 
                                 ; ====== modo manual =======
                                 state_normal:
                                 state_escolha_normal:
                                 
00029c 3052                      	cpi r21, 2
00029d f438                      	brsh branch_loop
                                 
00029e 9b1c                      	sbis pinb, btn_baixo
00029f d009                      	rcall func_dec
                                 
0002a0 9b1d                      	sbis pinb, btn_cima
0002a1 d00b                      	rcall func_inc
                                 
0002a2 9b19                      	sbis pinb, btn_enter
0002a3 d00d                      	rcall state_enter_normal_debounce
                                 
0002a4 cff7                      	rjmp state_escolha_normal
                                 
                                 branch_loop:
0002a5 de71                      	rcall lcd_clear
0002a6 9300 0180                 	sts value_corrente, aux ;carrega na ram
0002a8 ced5                      	rjmp config_timer
                                 
                                 func_dec:
0002a9 9b1c                      	sbis pinb, btn_baixo
0002aa cffe                      	rjmp func_dec
0002ab 950a                      	dec aux
0002ac c00c                      	rjmp update_display
                                 
                                 func_inc:
0002ad 9b1d                      	sbis pinb, btn_cima
0002ae cffe                      	rjmp func_inc
0002af 9503                      	inc aux
0002b0 c008                      	rjmp update_display
                                 
                                 state_enter_normal_debounce:
0002b1 9b19                      	sbis pinb, btn_enter
0002b2 cffe                      	rjmp state_enter_normal_debounce
                                 
                                 state_enter_normal:
0002b3 9300 0189                 	sts value_temperatura, aux ;carrega na ram
0002b5 de61                      	rcall lcd_clear
0002b6 d021                      	rcall state_corr_selec
0002b7 9553                      	inc r21
0002b8 9508                      	ret
                                 	
                                 update_display:
0002b9 3050                      	cpi r21, 0
0002ba f019                      	breq state_temp_selec
0002bb 3051                      	cpi r21, 1
0002bc f4d8                      	brsh state_corr_selec
0002bd 9508                      	ret
                                 
                                 state_temp_selec:
0002be de58                      	rcall lcd_clear
0002bf e012                      	ldi lcd_col, 2
0002c0 de8b                      	rcall lcd_lin0_col
0002c1 e534                      	ldi lcd_caracter, 'T'
0002c2 de5b                      	rcall lcd_write_caracter
0002c3 e435                      	ldi lcd_caracter, 'E'
0002c4 de59                      	rcall lcd_write_caracter
0002c5 e43d                      	ldi lcd_caracter, 'M'
0002c6 de57                      	rcall lcd_write_caracter
0002c7 e530                      	ldi lcd_caracter, 'P'
0002c8 de55                      	rcall lcd_write_caracter
0002c9 e230                      	ldi lcd_caracter, ' '
0002ca de53                      	rcall lcd_write_caracter
0002cb e536                      	ldi lcd_caracter, 'V'
0002cc de51                      	rcall lcd_write_caracter
0002cd e431                      	ldi lcd_caracter, 'A'
0002ce de4f                      	rcall lcd_write_caracter
0002cf e43c                      	ldi lcd_caracter, 'L'
0002d0 de4d                      	rcall lcd_write_caracter
0002d1 e33a                      	ldi lcd_caracter, ':'
0002d2 de4b                      	rcall lcd_write_caracter
0002d3 e017                      	ldi lcd_col,7
0002d4 de7e                      	rcall lcd_lin1_col
0002d5 2f20                      	mov lcd_number,aux
0002d6 de83                      	rcall lcd_write_number
0002d7 9508                      	ret
                                 
                                 state_corr_selec:
0002d8 de3e                      	rcall lcd_clear
0002d9 e012                      	ldi lcd_col, 2
0002da de71                      	rcall lcd_lin0_col
0002db e433                      	ldi lcd_caracter, 'C'
0002dc de41                      	rcall lcd_write_caracter
0002dd e43f                      	ldi lcd_caracter, 'O'
0002de de3f                      	rcall lcd_write_caracter
0002df e532                      	ldi lcd_caracter, 'R'
0002e0 de3d                      	rcall lcd_write_caracter
0002e1 e532                      	ldi lcd_caracter, 'R'
0002e2 de3b                      	rcall lcd_write_caracter
0002e3 e230                      	ldi lcd_caracter, ' '
0002e4 de39                      	rcall lcd_write_caracter
0002e5 e536                      	ldi lcd_caracter, 'V'
0002e6 de37                      	rcall lcd_write_caracter
0002e7 e431                      	ldi lcd_caracter, 'A'
0002e8 de35                      	rcall lcd_write_caracter
0002e9 e43c                      	ldi lcd_caracter, 'L'
0002ea de33                      	rcall lcd_write_caracter
0002eb e33a                      	ldi lcd_caracter, ':'
0002ec de31                      	rcall lcd_write_caracter
0002ed e015                      	ldi lcd_col, 5
0002ee de64                      	rcall lcd_lin1_col
0002ef 2f20                      	mov lcd_number, aux
0002f0 de69                      	rcall lcd_write_number
0002f1 9508                      	ret
                                 
0002f2 cfa9                      rjmp state_normal
                                 
                                 ;============ loop =================
                                 loop:                            
0002f3 cfff                          rjmp loop 
                                 
                                 ;============ rotinas de execuo do programa principal =============
                                 verifica_btn_emergencia:
0002f4 991b                          sbic PINB, btn_emergencia 
0002f5 9508                          ret                         
0002f6 c000                          rjmp rotina_emergencia   
                                 
                                 rotina_emergencia:
0002f7 991b                          sbic PINB, btn_emergencia 
0002f8 cffe                          rjmp rotina_emergencia
0002f9 d04d                          rcall warning_btn_emergencia
                                 
                                 parametro_emergencia:
0002fa e008                          ldi aux, high(RAMEND)
0002fb bf0e                          out SPH, aux
0002fc ef0f                          ldi aux, low(RAMEND)
0002fd bf0d                          out SPL, aux
0002fe d018                          rcall stop_timer0
0002ff d013                          rcall apagar_led
000300 e040                          ldi pwm_value, 0
000301 ddbc                          rcall pwm_write   
000302 d07a                          rcall lcd_emergencia_btn
                                 
                                 	loop_travado:
000303 9919                      		sbic PINB, btn_enter
000304 cffe                      		rjmp loop_travado
000305 d01b                      		rcall corrente
000306 d022                      		rcall temperatura
000307 de0f                      		rcall lcd_clear
000308 ce75                      		rjmp config_timer
                                 
                                 ligar_motor:
000309 e6e0                          ldi r30, 0b01100000 
00030a dda7                          rcall analog_read    
00030b 2d4e                          mov pwm_value, adc_value  
00030c ddb1                          rcall pwm_write              
00030d 3248                          cpi pwm_value, 40
00030e f410                          brsh ligar_led
00030f f018                          brlo apagar_led
000310 9508                          ret
                                 
                                 ligar_led:
000311 9a28                          sbi PORTB, on_off    
000312 9508                          ret  
                                 
                                 apagar_led:   
000313 e040                          ldi pwm_value, 0
000314 dda9                          rcall pwm_write 
000315 9828                          cbi PORTB, on_off    
000316 9508                          ret  
                                 
                                 stop_timer0:
000317 e000                          ldi aux,0b00000000
000318 bd04                          out TCCR0A,aux
000319 e000                          ldi aux,0b00000000 
00031a 9300 006e                     sts TIMSK0,aux
00031c e000                          ldi aux,0b00000000
00031d bd05                          out TCCR0B,aux 
00031e e000                          ldi aux, 0
00031f bd06                          out TCNT0,aux
000320 9508                          ret
                                 
                                 corrente:
000321 e6e2                          ldi r30, 0b01100010;A2
000322 dd8f                          rcall analog_read  
000323 91e0 0180                 	lds r30, value_corrente
000325 2d0e                          mov aux, adc_value
000326 170e                          cp aux, r30
000327 f448                          brsh warning_corrente
000328 9508                          ret
                                 
                                 temperatura:
000329 e6e1                          ldi r30, 0b01100001;A1
00032a dd87                          rcall analog_read   
00032b 91a0 0189                 	lds aux2, value_temperatura
00032d 2d0e                          mov aux, adc_value
00032e 170e                          cp aux, r30
00032f f588                          brsh warning_temp
000330 9508                          ret
                                 
                                 ;============ escrita =============
                                 
                                 warning_corrente:
000331 e250                          ldi transmit_caracter, ' '
000332 dd71                          rcall usart_transmit
000333 e653                          ldi transmit_caracter, 'c'
000334 dd6f                          rcall usart_transmit
000335 e65f                          ldi transmit_caracter, 'o'
000336 dd6d                          rcall usart_transmit
000337 e752                          ldi transmit_caracter, 'r'
000338 dd6b                          rcall usart_transmit
000339 e752                          ldi transmit_caracter, 'r'
00033a dd69                          rcall usart_transmit
00033b e655                          ldi transmit_caracter, 'e'
00033c dd67                          rcall usart_transmit
00033d e65e                          ldi transmit_caracter, 'n'
00033e dd65                          rcall usart_transmit
00033f e754                          ldi transmit_caracter, 't'
000340 dd63                          rcall usart_transmit
000341 e655                          ldi transmit_caracter, 'e'
000342 dd61                          rcall usart_transmit
000343 e250                          ldi transmit_caracter, ' '
000344 dd5f                          rcall usart_transmit
000345 cfb4                          rjmp parametro_emergencia
000346 9508                          ret
                                 
                                 warning_btn_emergencia:
000347 e250                          ldi transmit_caracter, ' '
000348 dd5b                          rcall usart_transmit
000349 e655                          ldi transmit_caracter, 'e'
00034a dd59                          rcall usart_transmit
00034b e65d                          ldi transmit_caracter, 'm'
00034c dd57                          rcall usart_transmit
00034d e655                          ldi transmit_caracter, 'e'
00034e dd55                          rcall usart_transmit
00034f e752                          ldi transmit_caracter, 'r'
000350 dd53                          rcall usart_transmit
000351 e657                          ldi transmit_caracter, 'g'
000352 dd51                          rcall usart_transmit
000353 e655                          ldi transmit_caracter, 'e'
000354 dd4f                          rcall usart_transmit
000355 e65e                          ldi transmit_caracter, 'n'
000356 dd4d                          rcall usart_transmit
000357 e653                          ldi transmit_caracter, 'c'
000358 dd4b                          rcall usart_transmit
000359 e659                          ldi transmit_caracter, 'i'
00035a dd49                          rcall usart_transmit
00035b e651                          ldi transmit_caracter, 'a'
00035c dd47                          rcall usart_transmit
00035d e250                          ldi transmit_caracter, ' '
00035e dd45                          rcall usart_transmit
00035f cf9a                          rjmp parametro_emergencia
000360 9508                          ret
                                 
                                 warning_temp:
000361 e250                          ldi transmit_caracter, ' '
000362 dd41                          rcall usart_transmit
000363 e754                          ldi transmit_caracter, 't'
000364 dd3f                          rcall usart_transmit
000365 e655                          ldi transmit_caracter, 'e'
000366 dd3d                          rcall usart_transmit
000367 e65d                          ldi transmit_caracter, 'm'
000368 dd3b                          rcall usart_transmit
000369 e750                          ldi transmit_caracter, 'p'
00036a dd39                          rcall usart_transmit
00036b e655                          ldi transmit_caracter, 'e'
00036c dd37                          rcall usart_transmit
00036d e752                          ldi transmit_caracter, 'r'
00036e dd35                          rcall usart_transmit
00036f e651                          ldi transmit_caracter, 'a'
000370 dd33                          rcall usart_transmit
000371 e754                          ldi transmit_caracter, 't'
000372 dd31                          rcall usart_transmit
000373 e755                          ldi transmit_caracter, 'u'
000374 dd2f                          rcall usart_transmit
000375 e752                          ldi transmit_caracter, 'r'
000376 dd2d                          rcall usart_transmit
000377 e651                          ldi transmit_caracter, 'a'
000378 dd2b                          rcall usart_transmit
000379 e250                          ldi transmit_caracter, ' '
00037a dd29                          rcall usart_transmit
00037b cf7e                          rjmp parametro_emergencia
00037c 9508                          ret
                                 
                                 lcd_emergencia_btn:
00037d dd99                          rcall lcd_clear
00037e e013                          ldi lcd_col, 3      
00037f ddcc                          rcall lcd_lin0_col
000380 e435                          ldi lcd_caracter, 'E'
000381 dd9c                          rcall lcd_write_caracter
000382 e43d                          ldi lcd_caracter, 'M'
000383 dd9a                          rcall lcd_write_caracter
000384 e435                          ldi lcd_caracter, 'E'
000385 dd98                          rcall lcd_write_caracter
000386 e532                          ldi lcd_caracter, 'R'
000387 dd96                          rcall lcd_write_caracter
000388 e437                          ldi lcd_caracter, 'G'
000389 dd94                          rcall lcd_write_caracter
00038a e435                          ldi lcd_caracter, 'E'
00038b dd92                          rcall lcd_write_caracter
00038c e43e                          ldi lcd_caracter, 'N'
00038d dd90                          rcall lcd_write_caracter
00038e e433                          ldi lcd_caracter, 'C'
00038f dd8e                          rcall lcd_write_caracter
000390 e439                          ldi lcd_caracter, 'I'
000391 dd8c                          rcall lcd_write_caracter
000392 e431                          ldi lcd_caracter, 'A'
000393 dd8a                          rcall lcd_write_caracter
000394 e014                          ldi lcd_col, 4         
000395 ddbd                          rcall lcd_lin1_col
000396 e431                          ldi lcd_caracter, 'A'
000397 dd86                          rcall lcd_write_caracter
000398 e433                          ldi lcd_caracter, 'C'
000399 dd84                          rcall lcd_write_caracter
00039a e439                          ldi lcd_caracter, 'I'
00039b dd82                          rcall lcd_write_caracter
00039c e43f                          ldi lcd_caracter, 'O'
00039d dd80                          rcall lcd_write_caracter
00039e e43e                          ldi lcd_caracter, 'N'
00039f dd7e                          rcall lcd_write_caracter
0003a0 e431                          ldi lcd_caracter, 'A'
0003a1 dd7c                          rcall lcd_write_caracter
0003a2 e434                          ldi lcd_caracter, 'D'
0003a3 dd7a                          rcall lcd_write_caracter
0003a4 e431                          ldi lcd_caracter, 'A'
0003a5 dd78                          rcall lcd_write_caracter
0003a6 9508                          ret
                                 
                                 lcd_emergencia_temp:
0003a7 dd6f                          rcall lcd_clear
0003a8 e010                          ldi lcd_col, 0      
0003a9 dda2                          rcall lcd_lin0_col
0003aa e432                          ldi lcd_caracter, 'B'
0003ab dd72                          rcall lcd_write_caracter
0003ac e43f                          ldi lcd_caracter, 'O'
0003ad dd70                          rcall lcd_write_caracter
0003ae e534                          ldi lcd_caracter, 'T'
0003af dd6e                          rcall lcd_write_caracter
0003b0 e431                          ldi lcd_caracter, 'A'
0003b1 dd6c                          rcall lcd_write_caracter
0003b2 e43f                          ldi lcd_caracter, 'O'
0003b3 dd6a                          rcall lcd_write_caracter
0003b4 9508                          ret
                                 
                                 lcd_pwm: 
0003b5 dd61                      	rcall lcd_clear
0003b6 e010                          ldi lcd_col,0
0003b7 dd94                          rcall lcd_lin0_col
0003b8 e536                          ldi lcd_caracter, 'V'
0003b9 dd64                          rcall lcd_write_caracter
0003ba e431                          ldi lcd_caracter, 'A'
0003bb dd62                          rcall lcd_write_caracter
0003bc e43c                          ldi lcd_caracter, 'L'
0003bd dd60                          rcall lcd_write_caracter
0003be e43f                          ldi lcd_caracter, 'O'
0003bf dd5e                          rcall lcd_write_caracter
0003c0 e532                          ldi lcd_caracter, 'R'
0003c1 dd5c                          rcall lcd_write_caracter
0003c2 e230                          ldi lcd_caracter, ' '
0003c3 dd5a                          rcall lcd_write_caracter
0003c4 e530                          ldi lcd_caracter, 'P'
0003c5 dd58                          rcall lcd_write_caracter
0003c6 e537                          ldi lcd_caracter, 'W'
0003c7 dd56                          rcall lcd_write_caracter
0003c8 e43d                          ldi lcd_caracter, 'M'
0003c9 dd54                          rcall lcd_write_caracter
0003ca e33a                          ldi lcd_caracter, ':'
0003cb dd52                          rcall lcd_write_caracter
0003cc e230                          ldi lcd_caracter, ' '
0003cd dd50                          rcall lcd_write_caracter
0003ce dd7d                          rcall lcd_lin0_col
0003cf 2d2e                          mov lcd_number, adc_value 
0003d0 dd89                          rcall lcd_write_number
0003d1 9508                          ret
                                 
                                 timr0: 
0003d2 930f                          push aux
0003d3 b70f                          in aux, SREG
0003d4 930f                          push aux
0003d5 e604                          ldi aux, 100 
0003d6 bd06                          out TCNT0, aux
0003d7 df31                          rcall ligar_motor
0003d8 df1b                          rcall verifica_btn_emergencia
0003d9 df47                          rcall corrente
0003da df4e                          rcall temperatura
0003db 9190 0150                     lds cont, contador_seg_memory
0003dd 9593                          inc cont
0003de 9390 0150                     sts contador_seg_memory, cont
0003e0 3694                          cpi cont, 100
0003e1 f420                          brsh segundo
0003e2 910f                          pop aux
0003e3 bf0f                          out SREG, aux
0003e4 910f                          pop aux
0003e5 9518                          reti
                                 
                                     segundo:
                                         ;rcall lcd_pwm ;no funciona e no tem porque 
0003e6 e090                              ldi cont, 0
0003e7 9390 0150                         sts contador_seg_memory, cont
0003e9 9190 0166                         lds cont, contador_min_memory
0003eb 9593                              inc cont
0003ec 9390 0166                         sts contador_min_memory, cont
0003ee 339c                              cpi cont, 60
0003ef f420                              brsh minuto
0003f0 910f                              pop aux
0003f1 bf0f                              out SREG, aux
0003f2 910f                              pop aux
0003f3 9518                              reti
                                         minuto:
0003f4 910f                                  pop aux
0003f5 bf0f                                  out SREG, aux
0003f6 910f                                  pop aux


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   1 r14:   5 r15:   1 r16:  79 r17:  33 r18:   5 r19: 159 r20:   5 
r21:  41 r22:   2 r23:   2 r24:   2 r25:  23 r26:   8 r27:   0 r28:   0 
r29:  12 r30:  61 r31:  11 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  10 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   9 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  29 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  22 cpse  :   0 dec   :  10 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :   7 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 270 lds   :   9 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  19 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  16 or    :   1 ori   :   0 out   :  24 pop   :   6 
push  :   2 rcall : 269 ret   :  43 reti  :   3 rjmp  :  39 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   2 sbi   :  30 sbic  :   5 sbis  :  13 
sbiw  :   0 sbr   :   0 sbrc  :   9 sbrs  :  10 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  24 
sub   :   0 subi  :   0 swap  :   1 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007f0   1876      0   1876   32768   5.7%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 3 warnings
