# ğŸ” CMOS Digital Locker

This repository contains the design and implementation of a CMOS-based Digital Locker using Cadence Virtuoso. The project focuses on transistor-level CMOS design of digital logic blocks and their integration into a secure digital locking system.

## ğŸ“Œ Project Description

The CMOS Digital Locker is designed using fundamental CMOS logic circuits such as an inverter, NAND gate, XOR gate, D flip-flop, and a 2-bit counter. All circuits are created and verified at the schematic level in Cadence Virtuoso.

## ğŸ“‚ Directory Structure

projectvlsi/
â”œâ”€â”€ inverter/        # CMOS inverter schematic & symbol
â”œâ”€â”€ nand_1/          # NAND gate design
â”œâ”€â”€ xor/             # XOR gate schematic & symbol
â”œâ”€â”€ xor_test/        # XOR testbench
â”œâ”€â”€ dflipflop/       # D Flip-Flop design
â”œâ”€â”€ 2bcou/           # 2-bit counter
â”œâ”€â”€ cds.lib
â”œâ”€â”€ cdsinfo.tag
â”œâ”€â”€ data.dm
â””â”€â”€ .cadence/

## ğŸ›  Tools Used

EDA Tool: Cadence Virtuoso  
Design Type: Transistor-level CMOS  
Technology: CMOS (Cadence lab setup)  
Platform: Linux (Cadence VM)

## ğŸ“„ Documentation

The following documents are included in the repository:
- CMOS_Digital_Lock_Final_Report-1.docx
- CMOS_Digital_Lock_PBL_Report.docx
- CMOS_Digital_Lock_with_2-bit_counter.pptx

These files describe the circuit design, working principle, and results.

## ğŸ¯ Applications

- Digital security systems  
- Electronic locking mechanisms  
- Academic VLSI projects  
- CMOS logic design learning  

## â–¶ï¸ How to Run

1. Launch Cadence Virtuoso  
2. Set working directory to projectvlsi  
3. Ensure cds.lib is properly linked  
4. Open schematics and run simulations  

## ğŸ‘¤ Author

Yeshwanth  
B.Tech â€“ Electronics & Communication Engineering  

## ğŸ“œ License

This project is intended for educational and academic use only.
