library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_signed.all;

Entity Extension is
generic (N: positive :=8);
port(	E:in std_logic_vector(N-1 downto 0);
	S: out std_logic_vector(31 downto 0));
end entity;

Architecture rtl of Extension is
begin
	S(N-2 downto 0) <= E(N-2 downto 0);
	S(31 downto N-1) <= (others => E(N-1));
end architecture;