|top_level
clock => clock_generator:clock_generator_inst.clock
clock => frequency_counter:frequency_counter_inst.clock
clock => rom_read:rom_read_inst.clock
spk <= frequency_counter:frequency_counter_inst.spk


|top_level|clock_generator:clock_generator_inst
clock => tmp_clock_4hz.CLK
clock => tmp_counter_4hz[0].CLK
clock => tmp_counter_4hz[1].CLK
clock => tmp_counter_4hz[2].CLK
clock => tmp_counter_4hz[3].CLK
clock => tmp_counter_4hz[4].CLK
clock => tmp_counter_4hz[5].CLK
clock => tmp_counter_4hz[6].CLK
clock => tmp_counter_4hz[7].CLK
clock => tmp_counter_4hz[8].CLK
clock => tmp_counter_4hz[9].CLK
clock => tmp_counter_4hz[10].CLK
clock => tmp_counter_4hz[11].CLK
clock => tmp_counter_4hz[12].CLK
clock => tmp_counter_4hz[13].CLK
clock => tmp_counter_4hz[14].CLK
clock => tmp_counter_4hz[15].CLK
clock => tmp_counter_4hz[16].CLK
clock => tmp_counter_4hz[17].CLK
clock => tmp_counter_4hz[18].CLK
clock => tmp_counter_4hz[19].CLK
clock => tmp_counter_4hz[20].CLK
clock => tmp_counter_4hz[21].CLK
clock_4hz <= tmp_clock_4hz.DB_MAX_OUTPUT_PORT_TYPE


|top_level|frequency_counter:frequency_counter_inst
clock => tmp_spk.CLK
clock => tmp_counter[0].CLK
clock => tmp_counter[1].CLK
clock => tmp_counter[2].CLK
clock => tmp_counter[3].CLK
clock => tmp_counter[4].CLK
clock => tmp_counter[5].CLK
clock => tmp_counter[6].CLK
clock => tmp_counter[7].CLK
clock => tmp_counter[8].CLK
clock => tmp_counter[9].CLK
clock => tmp_counter[10].CLK
clock => tmp_counter[11].CLK
clock => tmp_counter[12].CLK
clock => tmp_counter[13].CLK
clock => tmp_counter[14].CLK
clock => tmp_counter[15].CLK
clock => tmp_counter[16].CLK
clock => tmp_counter[17].CLK
clock => tmp_counter[18].CLK
clock => tmp_counter[19].CLK
clock => tmp_counter[20].CLK
clock => tmp_counter[21].CLK
clock => tmp_counter[22].CLK
clock => tmp_counter[23].CLK
clock => tmp_counter[24].CLK
clock => tmp_counter[25].CLK
clock => tmp_counter[26].CLK
clock => tmp_counter[27].CLK
clock => tmp_counter[28].CLK
clock => tmp_counter[29].CLK
clock => tmp_counter[30].CLK
clock => tmp_counter[31].CLK
clock_4hz => counter[0].CLK
clock_4hz => counter[1].CLK
clock_4hz => counter[2].CLK
clock_4hz => counter[3].CLK
clock_4hz => counter[4].CLK
clock_4hz => counter[5].CLK
clock_4hz => counter[6].CLK
clock_4hz => counter[7].CLK
clock_4hz => counter[8].CLK
clock_4hz => counter[9].CLK
clock_4hz => counter[10].CLK
clock_4hz => counter[11].CLK
clock_4hz => counter[12].CLK
clock_4hz => counter[13].CLK
clock_4hz => counter[14].CLK
clock_4hz => counter[15].CLK
clock_4hz => counter[16].CLK
clock_4hz => counter[17].CLK
clock_4hz => counter[18].CLK
clock_4hz => counter[19].CLK
clock_4hz => counter[20].CLK
clock_4hz => counter[21].CLK
clock_4hz => counter[22].CLK
clock_4hz => counter[23].CLK
clock_4hz => counter[24].CLK
clock_4hz => counter[25].CLK
clock_4hz => counter[26].CLK
clock_4hz => counter[27].CLK
clock_4hz => counter[28].CLK
clock_4hz => counter[29].CLK
clock_4hz => counter[30].CLK
clock_4hz => counter[31].CLK
data[0] => Mux0.IN134
data[0] => Mux1.IN134
data[0] => Mux2.IN134
data[0] => Mux3.IN134
data[0] => Mux4.IN134
data[0] => Mux5.IN134
data[0] => Mux6.IN134
data[0] => Mux7.IN134
data[0] => Mux8.IN134
data[0] => Mux9.IN134
data[0] => Mux10.IN134
data[0] => Mux11.IN134
data[0] => Mux12.IN134
data[0] => Mux13.IN134
data[0] => Mux14.IN134
data[0] => Mux15.IN134
data[0] => Mux16.IN134
data[1] => Mux0.IN133
data[1] => Mux1.IN133
data[1] => Mux2.IN133
data[1] => Mux3.IN133
data[1] => Mux4.IN133
data[1] => Mux5.IN133
data[1] => Mux6.IN133
data[1] => Mux7.IN133
data[1] => Mux8.IN133
data[1] => Mux9.IN133
data[1] => Mux10.IN133
data[1] => Mux11.IN133
data[1] => Mux12.IN133
data[1] => Mux13.IN133
data[1] => Mux14.IN133
data[1] => Mux15.IN133
data[1] => Mux16.IN133
data[2] => Mux0.IN132
data[2] => Mux1.IN132
data[2] => Mux2.IN132
data[2] => Mux3.IN132
data[2] => Mux4.IN132
data[2] => Mux5.IN132
data[2] => Mux6.IN132
data[2] => Mux7.IN132
data[2] => Mux8.IN132
data[2] => Mux9.IN132
data[2] => Mux10.IN132
data[2] => Mux11.IN132
data[2] => Mux12.IN132
data[2] => Mux13.IN132
data[2] => Mux14.IN132
data[2] => Mux15.IN132
data[2] => Mux16.IN132
data[3] => Mux0.IN131
data[3] => Mux1.IN131
data[3] => Mux2.IN131
data[3] => Mux3.IN131
data[3] => Mux4.IN131
data[3] => Mux5.IN131
data[3] => Mux6.IN131
data[3] => Mux7.IN131
data[3] => Mux8.IN131
data[3] => Mux9.IN131
data[3] => Mux10.IN131
data[3] => Mux11.IN131
data[3] => Mux12.IN131
data[3] => Mux13.IN131
data[3] => Mux14.IN131
data[3] => Mux15.IN131
data[3] => Mux16.IN131
data[4] => Mux0.IN130
data[4] => Mux1.IN130
data[4] => Mux2.IN130
data[4] => Mux3.IN130
data[4] => Mux4.IN130
data[4] => Mux5.IN130
data[4] => Mux6.IN130
data[4] => Mux7.IN130
data[4] => Mux8.IN130
data[4] => Mux9.IN130
data[4] => Mux10.IN130
data[4] => Mux11.IN130
data[4] => Mux12.IN130
data[4] => Mux13.IN130
data[4] => Mux14.IN130
data[4] => Mux15.IN130
data[4] => Mux16.IN130
data[5] => Mux0.IN129
data[5] => Mux1.IN129
data[5] => Mux2.IN129
data[5] => Mux3.IN129
data[5] => Mux4.IN129
data[5] => Mux5.IN129
data[5] => Mux6.IN129
data[5] => Mux7.IN129
data[5] => Mux8.IN129
data[5] => Mux9.IN129
data[5] => Mux10.IN129
data[5] => Mux11.IN129
data[5] => Mux12.IN129
data[5] => Mux13.IN129
data[5] => Mux14.IN129
data[5] => Mux15.IN129
data[5] => Mux16.IN129
data[6] => Mux0.IN128
data[6] => Mux1.IN128
data[6] => Mux2.IN128
data[6] => Mux3.IN128
data[6] => Mux4.IN128
data[6] => Mux5.IN128
data[6] => Mux6.IN128
data[6] => Mux7.IN128
data[6] => Mux8.IN128
data[6] => Mux9.IN128
data[6] => Mux10.IN128
data[6] => Mux11.IN128
data[6] => Mux12.IN128
data[6] => Mux13.IN128
data[6] => Mux14.IN128
data[6] => Mux15.IN128
data[6] => Mux16.IN128
data[7] => ~NO_FANOUT~
spk <= tmp_spk.DB_MAX_OUTPUT_PORT_TYPE


|top_level|rom_read:rom_read_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level|rom_read:rom_read_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1bc1:auto_generated.address_a[0]
address_a[1] => altsyncram_1bc1:auto_generated.address_a[1]
address_a[2] => altsyncram_1bc1:auto_generated.address_a[2]
address_a[3] => altsyncram_1bc1:auto_generated.address_a[3]
address_a[4] => altsyncram_1bc1:auto_generated.address_a[4]
address_a[5] => altsyncram_1bc1:auto_generated.address_a[5]
address_a[6] => altsyncram_1bc1:auto_generated.address_a[6]
address_a[7] => altsyncram_1bc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1bc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1bc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1bc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1bc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1bc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1bc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1bc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1bc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1bc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated
address_a[0] => altsyncram_epd2:altsyncram1.address_a[0]
address_a[1] => altsyncram_epd2:altsyncram1.address_a[1]
address_a[2] => altsyncram_epd2:altsyncram1.address_a[2]
address_a[3] => altsyncram_epd2:altsyncram1.address_a[3]
address_a[4] => altsyncram_epd2:altsyncram1.address_a[4]
address_a[5] => altsyncram_epd2:altsyncram1.address_a[5]
address_a[6] => altsyncram_epd2:altsyncram1.address_a[6]
address_a[7] => altsyncram_epd2:altsyncram1.address_a[7]
clock0 => altsyncram_epd2:altsyncram1.clock0
q_a[0] <= altsyncram_epd2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_epd2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_epd2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_epd2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_epd2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_epd2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_epd2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_epd2:altsyncram1.q_a[7]


|top_level|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|altsyncram_epd2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_level|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|top_level|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


