

================================================================
== Vitis HLS Report for 'Compute_CRC_Pipeline_VITIS_LOOP_77_1'
================================================================
* Date:           Tue Dec 19 07:23:46 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.469 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1  |      168|      168|         1|          1|          1|   168|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_reversed = alloca i32 1" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 4 'alloca' 'data_reversed' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_18 = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %p_read"   --->   Operation 6 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.03ns)   --->   "%store_ln77 = store i8 0, i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 7 'store' 'store_ln77' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_24 = load i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 9 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%icmp_ln77 = icmp_eq  i8 %i_24, i8 168" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 10 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.39ns)   --->   "%add_ln77 = add i8 %i_24, i8 1" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 11 'add' 'add_ln77' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc.split.i, void %for.inc63.i.preheader.exitStub" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 12 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_reversed_load_1 = load i168 %data_reversed" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 13 'load' 'data_reversed_load_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %i_24" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 14 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 15 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 17 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%sub_ln79 = sub i8 167, i8 %i_24" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 18 'sub' 'sub_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %sub_ln79" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 19 'zext' 'zext_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bit_select_i_i5_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %p_read_18, i32 %zext_ln79" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 20 'bitselect' 'bit_select_i_i5_i' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_reversed_1 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_reversed_load_1, i32 %zext_ln77, i1 %bit_select_i_i5_i" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 21 'bitset' 'data_reversed_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.03ns)   --->   "%store_ln77 = store i8 %add_ln77, i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 22 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.03>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln74 = store i168 %data_reversed_1, i168 %data_reversed" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 23 'store' 'store_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc.i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 24 'br' 'br_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_reversed_load = load i168 %data_reversed"   --->   Operation 25 'load' 'data_reversed_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i168P0A, i168 %data_reversed_out, i168 %data_reversed_load"   --->   Operation 26 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.469ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln77', emitter.cpp:77->emitter.cpp:502) of constant 0 on local variable 'i', emitter.cpp:77->emitter.cpp:502 [6]  (1.038 ns)
	'load' operation 8 bit ('i', emitter.cpp:77->emitter.cpp:502) on local variable 'i', emitter.cpp:77->emitter.cpp:502 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', emitter.cpp:77->emitter.cpp:502) [10]  (1.393 ns)
	'store' operation 0 bit ('store_ln77', emitter.cpp:77->emitter.cpp:502) of variable 'add_ln77', emitter.cpp:77->emitter.cpp:502 on local variable 'i', emitter.cpp:77->emitter.cpp:502 [23]  (1.038 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
