// Seed: 4170297955
module module_0;
  assign id_1 = -1;
  assign module_3.id_3 = 0;
  wire id_2;
  wire id_3;
  assign module_2.id_5 = "";
  assign module_1.id_1 = 0;
  assign id_1 = -1;
endmodule
module module_1;
  assign id_1 = -1 - id_1;
  always begin : LABEL_0
    id_2 <= -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  `define pp_2 0
  wire id_3;
  initial disable id_4;
  assign id_1 = -1;
  string id_5 = "", id_6;
  wire id_7;
endmodule
module module_3 (
    input wire id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    output supply1 id_8
);
  wand id_10 = 1;
  module_0 modCall_1 ();
endmodule
