Generating HDL for page 15.39.08.1 A DATA REG WM BIT AND DRIVE-ACC at 9/9/2020 11:22:45 AM
Found combinatorial loop (need D FF) at output of gate at 5B
Found combinatorial loop (need D FF) at output of gate at 4B
Processing extension from block at 3D (Database ID=248670) to 3E (Database ID=248671)
Removed 14 outputs from Gate at 3D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2G to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1H to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8C12
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_3D_C
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_C
	and logic function of Lamp
Generating Statement for block at 5B with *latched* output pin(s) of OUT_5B_D_Latch
	and inputs of OUT_4B_C,MS_RESET_A_DATA_REG
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_C_Latch, OUT_4B_C_Latch, OUT_4B_C_Latch
	and inputs of OUT_5B_D,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_B_CH_WM_BIT_1,PS_SW_B_CH_TO_A_REG
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_P
	and inputs of OUT_4B_C,PS_GATE_A_DATA_REG_TO_A_CH
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_E
	and inputs of OUT_5D_P,OUT_5E_K,OUT_5G_K
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C, OUT_3D_C, OUT_3D_C, OUT_3D_C
	and inputs of OUT_4D_E
	and logic function of Special
Generating Statement for block at 5E with output pin(s) of OUT_5E_K
	and inputs of PS_GATE_E2_DATA_REG_TO_A_CH,PS_E2_REG_WM_BIT
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_P
	and inputs of OUT_3D_C
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_K
	and inputs of PS_F2_REG_WM_BIT,PS_GATE_F2_DATA_REG_TO_A_CH
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_C, OUT_2G_C
	and inputs of OUT_3D_C
	and logic function of Special
Generating Statement for block at 1H with output pin(s) of OUT_1H_Q
	and inputs of OUT_2G_C
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_A_DATA_REG_WM_BIT
	from gate output OUT_4B_C
Generating output sheet edge signal assignment to 
	signal PS_A_CH_NOT_WM_BIT
	from gate output OUT_3D_C
Generating output sheet edge signal assignment to 
	signal PB_A_CH_WM_BIT
	from gate output OUT_1F_P
Generating output sheet edge signal assignment to 
	signal PS_A_CH_WM_BIT
	from gate output OUT_2G_C
Generating output sheet edge signal assignment to 
	signal PB_A_CH_NOT_WM_BIT
	from gate output OUT_1H_Q
Generating D Flip Flop for block at 5B
Generating D Flip Flop for block at 4B
