# Reading pref.tcl
# do multiplier_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/productregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:35 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/productregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity productregister
# -- Compiling architecture rtl of productregister
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/multiplier32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/multiplier32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier32
# -- Compiling architecture rtl of multiplier32
# ** Warning: C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/multiplier32.vhd(65): (vcom-1013) Initial value of "product_sig" depends on value of signal "multiplier".
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/multiplicand32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/multiplicand32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplicand32
# -- Compiling architecture rtl of multiplicand32
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/controlunit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/controlunit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlunit
# -- Compiling architecture rtl of controlunit
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/adder32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/src/adder32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adder32
# -- Compiling architecture rtl of adder32
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/natha/Desktop/github/32-bit-multiplier-private/testbenchs/multiplier32_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Sep 23,2022
# vcom -reportprogress 300 -93 -work work C:/Users/natha/Desktop/github/32-bit-multiplier-private/testbenchs/multiplier32_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier32_tb
# -- Compiling architecture testbench of multiplier32_tb
# End time: 17:52:36 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  multiplier32_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" multiplier32_tb 
# Start time: 17:52:36 on Sep 23,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplier32_tb(testbench)
# Loading work.multiplier32(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder32(rtl)
# Loading work.productregister(rtl)
# Loading work.controlunit(rtl)
# Loading work.multiplicand32(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:52:53 on Sep 23,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
