// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "08/04/2024 01:44:30"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MBR (
	OUT_B,
	LOAD,
	CLOCK,
	MIR,
	PROGRAM_BYTE,
	OUT_MBR);
output 	[31:0] OUT_B;
input 	LOAD;
input 	CLOCK;
input 	[35:0] MIR;
input 	[7:0] PROGRAM_BYTE;
output 	[7:0] OUT_MBR;

// Design Ports Information
// OUT_B[31]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[29]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[28]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[27]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[26]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[25]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[23]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[22]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[21]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[20]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[19]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[18]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[17]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[16]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[15]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[14]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[12]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[11]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[10]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[9]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[8]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[7]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[6]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[5]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[4]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[3]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[2]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_MBR[7]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[6]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[5]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[4]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[3]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[2]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[1]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_MBR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[1]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[7]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[6]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[5]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[4]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[3]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PROGRAM_BYTE[0]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIC1_v_fast.sdo");
// synopsys translate_on

wire \inst15~regout ;
wire \inst1|inst12~combout ;
wire \inst|inst12~combout ;
wire \CLOCK~combout ;
wire \inst|inst12~clkctrl_outclk ;
wire \inst1|inst12~clkctrl_outclk ;
wire \inst15~feeder_combout ;
wire \inst12~combout ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst1|inst2|inst~regout ;
wire \inst10~combout ;
wire \inst|inst14[30]~32_combout ;
wire \inst|inst14[31]~33_combout ;
wire \inst|inst2|inst~regout ;
wire \inst|inst14[7]~34_combout ;
wire \inst|inst2|inst1~regout ;
wire \inst1|inst2|inst1~regout ;
wire \inst|inst14[6]~35_combout ;
wire \inst1|inst2|inst2~regout ;
wire \inst|inst2|inst2~regout ;
wire \inst|inst14[5]~36_combout ;
wire \inst1|inst2|inst3~regout ;
wire \inst|inst2|inst3~regout ;
wire \inst|inst14[4]~37_combout ;
wire \inst1|inst3|inst~regout ;
wire \inst|inst3|inst~regout ;
wire \inst|inst14[3]~38_combout ;
wire \inst1|inst3|inst1~regout ;
wire \inst|inst3|inst1~regout ;
wire \inst|inst14[2]~39_combout ;
wire \inst1|inst3|inst2~regout ;
wire \inst|inst3|inst2~regout ;
wire \inst|inst14[1]~40_combout ;
wire \inst1|inst3|inst3~regout ;
wire \inst|inst3|inst3~regout ;
wire \inst|inst14[0]~41_combout ;
wire [7:0] \PROGRAM_BYTE~combout ;
wire [35:0] \MIR~combout ;


// Location: LCFF_X94_Y26_N15
cycloneii_lcell_ff inst15(
	.clk(!\CLOCK~combout ),
	.datain(\inst15~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst15~regout ));

// Location: LCCOMB_X94_Y26_N18
cycloneii_lcell_comb \inst1|inst12 (
// Equation(s):
// \inst1|inst12~combout  = LCELL((\inst15~regout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst15~regout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst1|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst12 .lut_mask = 16'hF000;
defparam \inst1|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N6
cycloneii_lcell_comb \inst|inst12 (
// Equation(s):
// \inst|inst12~combout  = LCELL((\inst15~regout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst15~regout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12 .lut_mask = 16'hF000;
defparam \inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst|inst12~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst12~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst12~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst12~clkctrl .clock_type = "global clock";
defparam \inst|inst12~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \inst1|inst12~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst1|inst12~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|inst12~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|inst12~clkctrl .clock_type = "global clock";
defparam \inst1|inst12~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N14
cycloneii_lcell_comb \inst15~feeder (
// Equation(s):
// \inst15~feeder_combout  = \MIR~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MIR~combout [4]),
	.cin(gnd),
	.combout(\inst15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15~feeder .lut_mask = 16'hFF00;
defparam \inst15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = (\MIR~combout [1] & (!\MIR~combout [2] & (\MIR~combout [0] & !\MIR~combout [3])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [0]),
	.datad(\MIR~combout [3]),
	.cin(gnd),
	.combout(\inst12~combout ),
	.cout());
// synopsys translate_off
defparam inst12.lut_mask = 16'h0020;
defparam inst12.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[7]));
// synopsys translate_off
defparam \PROGRAM_BYTE[7]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[7]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[7]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[7]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[7]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[7]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[7]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[7]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[7]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[7]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[7]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[7]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N9
cycloneii_lcell_ff \inst1|inst2|inst (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [7]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst~regout ));

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb inst10(
// Equation(s):
// \inst10~combout  = (\MIR~combout [1] & (!\MIR~combout [2] & (!\MIR~combout [0] & !\MIR~combout [3])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [0]),
	.datad(\MIR~combout [3]),
	.cin(gnd),
	.combout(\inst10~combout ),
	.cout());
// synopsys translate_off
defparam inst10.lut_mask = 16'h0002;
defparam inst10.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneii_lcell_comb \inst|inst14[30]~32 (
// Equation(s):
// \inst|inst14[30]~32_combout  = (!\inst12~combout  & ((\inst1|inst2|inst~regout ) # (!\inst10~combout )))

	.dataa(vcc),
	.datab(\inst12~combout ),
	.datac(\inst1|inst2|inst~regout ),
	.datad(\inst10~combout ),
	.cin(gnd),
	.combout(\inst|inst14[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[30]~32 .lut_mask = 16'h3033;
defparam \inst|inst14[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \inst|inst14[31]~33 (
// Equation(s):
// \inst|inst14[31]~33_combout  = (\MIR~combout [1] & (!\MIR~combout [2] & !\MIR~combout [3]))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(vcc),
	.datad(\MIR~combout [3]),
	.cin(gnd),
	.combout(\inst|inst14[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[31]~33 .lut_mask = 16'h0022;
defparam \inst|inst14[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N17
cycloneii_lcell_ff \inst|inst2|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [7]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~regout ));

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \inst|inst14[7]~34 (
// Equation(s):
// \inst|inst14[7]~34_combout  = (\inst1|inst2|inst~regout  & (((\inst|inst2|inst~regout )) # (!\inst12~combout ))) # (!\inst1|inst2|inst~regout  & (!\inst10~combout  & ((\inst|inst2|inst~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst2|inst~regout ),
	.datab(\inst12~combout ),
	.datac(\inst|inst2|inst~regout ),
	.datad(\inst10~combout ),
	.cin(gnd),
	.combout(\inst|inst14[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[7]~34 .lut_mask = 16'hA2F3;
defparam \inst|inst14[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[6]));
// synopsys translate_off
defparam \PROGRAM_BYTE[6]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[6]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[6]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[6]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[6]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[6]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[6]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[6]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[6]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[6]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[6]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[6]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N27
cycloneii_lcell_ff \inst|inst2|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [6]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst1~regout ));

// Location: LCFF_X1_Y15_N19
cycloneii_lcell_ff \inst1|inst2|inst1 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [6]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst1~regout ));

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \inst|inst14[6]~35 (
// Equation(s):
// \inst|inst14[6]~35_combout  = (\inst12~combout  & (\inst|inst2|inst1~regout  & ((\inst1|inst2|inst1~regout ) # (!\inst10~combout )))) # (!\inst12~combout  & (((\inst1|inst2|inst1~regout )) # (!\inst10~combout )))

	.dataa(\inst12~combout ),
	.datab(\inst10~combout ),
	.datac(\inst|inst2|inst1~regout ),
	.datad(\inst1|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst14[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[6]~35 .lut_mask = 16'hF531;
defparam \inst|inst14[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[5]));
// synopsys translate_off
defparam \PROGRAM_BYTE[5]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[5]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[5]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[5]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[5]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[5]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[5]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[5]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[5]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[5]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[5]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[5]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N5
cycloneii_lcell_ff \inst1|inst2|inst2 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [5]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst2~regout ));

// Location: LCFF_X1_Y15_N13
cycloneii_lcell_ff \inst|inst2|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [5]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2~regout ));

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \inst|inst14[5]~36 (
// Equation(s):
// \inst|inst14[5]~36_combout  = (\inst1|inst2|inst2~regout  & (((\inst|inst2|inst2~regout )) # (!\inst12~combout ))) # (!\inst1|inst2|inst2~regout  & (!\inst10~combout  & ((\inst|inst2|inst2~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst2|inst2~regout ),
	.datab(\inst12~combout ),
	.datac(\inst|inst2|inst2~regout ),
	.datad(\inst10~combout ),
	.cin(gnd),
	.combout(\inst|inst14[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[5]~36 .lut_mask = 16'hA2F3;
defparam \inst|inst14[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[4]));
// synopsys translate_off
defparam \PROGRAM_BYTE[4]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[4]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[4]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[4]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[4]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[4]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[4]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[4]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[4]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[4]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[4]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[4]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N7
cycloneii_lcell_ff \inst1|inst2|inst3 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [4]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst3~regout ));

// Location: LCFF_X1_Y15_N15
cycloneii_lcell_ff \inst|inst2|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [4]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst3~regout ));

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \inst|inst14[4]~37 (
// Equation(s):
// \inst|inst14[4]~37_combout  = (\inst1|inst2|inst3~regout  & (((\inst|inst2|inst3~regout )) # (!\inst12~combout ))) # (!\inst1|inst2|inst3~regout  & (!\inst10~combout  & ((\inst|inst2|inst3~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst2|inst3~regout ),
	.datab(\inst12~combout ),
	.datac(\inst|inst2|inst3~regout ),
	.datad(\inst10~combout ),
	.cin(gnd),
	.combout(\inst|inst14[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[4]~37 .lut_mask = 16'hA2F3;
defparam \inst|inst14[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[3]));
// synopsys translate_off
defparam \PROGRAM_BYTE[3]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[3]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[3]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[3]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[3]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[3]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[3]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[3]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[3]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[3]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[3]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[3]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N25
cycloneii_lcell_ff \inst1|inst3|inst (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [3]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst~regout ));

// Location: LCFF_X1_Y15_N1
cycloneii_lcell_ff \inst|inst3|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [3]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst~regout ));

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \inst|inst14[3]~38 (
// Equation(s):
// \inst|inst14[3]~38_combout  = (\inst1|inst3|inst~regout  & (((\inst|inst3|inst~regout )) # (!\inst12~combout ))) # (!\inst1|inst3|inst~regout  & (!\inst10~combout  & ((\inst|inst3|inst~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst12~combout ),
	.datac(\inst|inst3|inst~regout ),
	.datad(\inst10~combout ),
	.cin(gnd),
	.combout(\inst|inst14[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[3]~38 .lut_mask = 16'hA2F3;
defparam \inst|inst14[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[2]));
// synopsys translate_off
defparam \PROGRAM_BYTE[2]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[2]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[2]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[2]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[2]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[2]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[2]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[2]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[2]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[2]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[2]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[2]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N3
cycloneii_lcell_ff \inst1|inst3|inst1 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [2]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst1~regout ));

// Location: LCFF_X1_Y15_N11
cycloneii_lcell_ff \inst|inst3|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [2]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst1~regout ));

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \inst|inst14[2]~39 (
// Equation(s):
// \inst|inst14[2]~39_combout  = (\inst1|inst3|inst1~regout  & (((\inst|inst3|inst1~regout ) # (!\inst12~combout )))) # (!\inst1|inst3|inst1~regout  & (!\inst10~combout  & ((\inst|inst3|inst1~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10~combout ),
	.datac(\inst|inst3|inst1~regout ),
	.datad(\inst12~combout ),
	.cin(gnd),
	.combout(\inst|inst14[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[2]~39 .lut_mask = 16'hB0BB;
defparam \inst|inst14[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[1]));
// synopsys translate_off
defparam \PROGRAM_BYTE[1]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[1]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[1]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[1]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[1]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[1]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[1]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[1]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[1]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[1]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[1]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[1]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N29
cycloneii_lcell_ff \inst1|inst3|inst2 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [1]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst2~regout ));

// Location: LCFF_X1_Y15_N21
cycloneii_lcell_ff \inst|inst3|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [1]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst2~regout ));

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \inst|inst14[1]~40 (
// Equation(s):
// \inst|inst14[1]~40_combout  = (\inst1|inst3|inst2~regout  & (((\inst|inst3|inst2~regout ) # (!\inst12~combout )))) # (!\inst1|inst3|inst2~regout  & (!\inst10~combout  & ((\inst|inst3|inst2~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst3|inst2~regout ),
	.datab(\inst10~combout ),
	.datac(\inst|inst3|inst2~regout ),
	.datad(\inst12~combout ),
	.cin(gnd),
	.combout(\inst|inst14[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[1]~40 .lut_mask = 16'hB0BB;
defparam \inst|inst14[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PROGRAM_BYTE[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PROGRAM_BYTE~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PROGRAM_BYTE[0]));
// synopsys translate_off
defparam \PROGRAM_BYTE[0]~I .input_async_reset = "none";
defparam \PROGRAM_BYTE[0]~I .input_power_up = "low";
defparam \PROGRAM_BYTE[0]~I .input_register_mode = "none";
defparam \PROGRAM_BYTE[0]~I .input_sync_reset = "none";
defparam \PROGRAM_BYTE[0]~I .oe_async_reset = "none";
defparam \PROGRAM_BYTE[0]~I .oe_power_up = "low";
defparam \PROGRAM_BYTE[0]~I .oe_register_mode = "none";
defparam \PROGRAM_BYTE[0]~I .oe_sync_reset = "none";
defparam \PROGRAM_BYTE[0]~I .operation_mode = "input";
defparam \PROGRAM_BYTE[0]~I .output_async_reset = "none";
defparam \PROGRAM_BYTE[0]~I .output_power_up = "low";
defparam \PROGRAM_BYTE[0]~I .output_register_mode = "none";
defparam \PROGRAM_BYTE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y15_N23
cycloneii_lcell_ff \inst1|inst3|inst3 (
	.clk(\inst1|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [0]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst3~regout ));

// Location: LCFF_X1_Y15_N31
cycloneii_lcell_ff \inst|inst3|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PROGRAM_BYTE~combout [0]),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst3~regout ));

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \inst|inst14[0]~41 (
// Equation(s):
// \inst|inst14[0]~41_combout  = (\inst1|inst3|inst3~regout  & (((\inst|inst3|inst3~regout ) # (!\inst12~combout )))) # (!\inst1|inst3|inst3~regout  & (!\inst10~combout  & ((\inst|inst3|inst3~regout ) # (!\inst12~combout ))))

	.dataa(\inst1|inst3|inst3~regout ),
	.datab(\inst10~combout ),
	.datac(\inst|inst3|inst3~regout ),
	.datad(\inst12~combout ),
	.cin(gnd),
	.combout(\inst|inst14[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14[0]~41 .lut_mask = 16'hB0BB;
defparam \inst|inst14[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[31]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[31]));
// synopsys translate_off
defparam \OUT_B[31]~I .input_async_reset = "none";
defparam \OUT_B[31]~I .input_power_up = "low";
defparam \OUT_B[31]~I .input_register_mode = "none";
defparam \OUT_B[31]~I .input_sync_reset = "none";
defparam \OUT_B[31]~I .oe_async_reset = "none";
defparam \OUT_B[31]~I .oe_power_up = "low";
defparam \OUT_B[31]~I .oe_register_mode = "none";
defparam \OUT_B[31]~I .oe_sync_reset = "none";
defparam \OUT_B[31]~I .operation_mode = "output";
defparam \OUT_B[31]~I .output_async_reset = "none";
defparam \OUT_B[31]~I .output_power_up = "low";
defparam \OUT_B[31]~I .output_register_mode = "none";
defparam \OUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[30]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[30]));
// synopsys translate_off
defparam \OUT_B[30]~I .input_async_reset = "none";
defparam \OUT_B[30]~I .input_power_up = "low";
defparam \OUT_B[30]~I .input_register_mode = "none";
defparam \OUT_B[30]~I .input_sync_reset = "none";
defparam \OUT_B[30]~I .oe_async_reset = "none";
defparam \OUT_B[30]~I .oe_power_up = "low";
defparam \OUT_B[30]~I .oe_register_mode = "none";
defparam \OUT_B[30]~I .oe_sync_reset = "none";
defparam \OUT_B[30]~I .operation_mode = "output";
defparam \OUT_B[30]~I .output_async_reset = "none";
defparam \OUT_B[30]~I .output_power_up = "low";
defparam \OUT_B[30]~I .output_register_mode = "none";
defparam \OUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[29]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[29]));
// synopsys translate_off
defparam \OUT_B[29]~I .input_async_reset = "none";
defparam \OUT_B[29]~I .input_power_up = "low";
defparam \OUT_B[29]~I .input_register_mode = "none";
defparam \OUT_B[29]~I .input_sync_reset = "none";
defparam \OUT_B[29]~I .oe_async_reset = "none";
defparam \OUT_B[29]~I .oe_power_up = "low";
defparam \OUT_B[29]~I .oe_register_mode = "none";
defparam \OUT_B[29]~I .oe_sync_reset = "none";
defparam \OUT_B[29]~I .operation_mode = "output";
defparam \OUT_B[29]~I .output_async_reset = "none";
defparam \OUT_B[29]~I .output_power_up = "low";
defparam \OUT_B[29]~I .output_register_mode = "none";
defparam \OUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[28]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[28]));
// synopsys translate_off
defparam \OUT_B[28]~I .input_async_reset = "none";
defparam \OUT_B[28]~I .input_power_up = "low";
defparam \OUT_B[28]~I .input_register_mode = "none";
defparam \OUT_B[28]~I .input_sync_reset = "none";
defparam \OUT_B[28]~I .oe_async_reset = "none";
defparam \OUT_B[28]~I .oe_power_up = "low";
defparam \OUT_B[28]~I .oe_register_mode = "none";
defparam \OUT_B[28]~I .oe_sync_reset = "none";
defparam \OUT_B[28]~I .operation_mode = "output";
defparam \OUT_B[28]~I .output_async_reset = "none";
defparam \OUT_B[28]~I .output_power_up = "low";
defparam \OUT_B[28]~I .output_register_mode = "none";
defparam \OUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[27]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[27]));
// synopsys translate_off
defparam \OUT_B[27]~I .input_async_reset = "none";
defparam \OUT_B[27]~I .input_power_up = "low";
defparam \OUT_B[27]~I .input_register_mode = "none";
defparam \OUT_B[27]~I .input_sync_reset = "none";
defparam \OUT_B[27]~I .oe_async_reset = "none";
defparam \OUT_B[27]~I .oe_power_up = "low";
defparam \OUT_B[27]~I .oe_register_mode = "none";
defparam \OUT_B[27]~I .oe_sync_reset = "none";
defparam \OUT_B[27]~I .operation_mode = "output";
defparam \OUT_B[27]~I .output_async_reset = "none";
defparam \OUT_B[27]~I .output_power_up = "low";
defparam \OUT_B[27]~I .output_register_mode = "none";
defparam \OUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[26]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[26]));
// synopsys translate_off
defparam \OUT_B[26]~I .input_async_reset = "none";
defparam \OUT_B[26]~I .input_power_up = "low";
defparam \OUT_B[26]~I .input_register_mode = "none";
defparam \OUT_B[26]~I .input_sync_reset = "none";
defparam \OUT_B[26]~I .oe_async_reset = "none";
defparam \OUT_B[26]~I .oe_power_up = "low";
defparam \OUT_B[26]~I .oe_register_mode = "none";
defparam \OUT_B[26]~I .oe_sync_reset = "none";
defparam \OUT_B[26]~I .operation_mode = "output";
defparam \OUT_B[26]~I .output_async_reset = "none";
defparam \OUT_B[26]~I .output_power_up = "low";
defparam \OUT_B[26]~I .output_register_mode = "none";
defparam \OUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[25]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[25]));
// synopsys translate_off
defparam \OUT_B[25]~I .input_async_reset = "none";
defparam \OUT_B[25]~I .input_power_up = "low";
defparam \OUT_B[25]~I .input_register_mode = "none";
defparam \OUT_B[25]~I .input_sync_reset = "none";
defparam \OUT_B[25]~I .oe_async_reset = "none";
defparam \OUT_B[25]~I .oe_power_up = "low";
defparam \OUT_B[25]~I .oe_register_mode = "none";
defparam \OUT_B[25]~I .oe_sync_reset = "none";
defparam \OUT_B[25]~I .operation_mode = "output";
defparam \OUT_B[25]~I .output_async_reset = "none";
defparam \OUT_B[25]~I .output_power_up = "low";
defparam \OUT_B[25]~I .output_register_mode = "none";
defparam \OUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[24]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[24]));
// synopsys translate_off
defparam \OUT_B[24]~I .input_async_reset = "none";
defparam \OUT_B[24]~I .input_power_up = "low";
defparam \OUT_B[24]~I .input_register_mode = "none";
defparam \OUT_B[24]~I .input_sync_reset = "none";
defparam \OUT_B[24]~I .oe_async_reset = "none";
defparam \OUT_B[24]~I .oe_power_up = "low";
defparam \OUT_B[24]~I .oe_register_mode = "none";
defparam \OUT_B[24]~I .oe_sync_reset = "none";
defparam \OUT_B[24]~I .operation_mode = "output";
defparam \OUT_B[24]~I .output_async_reset = "none";
defparam \OUT_B[24]~I .output_power_up = "low";
defparam \OUT_B[24]~I .output_register_mode = "none";
defparam \OUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[23]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[23]));
// synopsys translate_off
defparam \OUT_B[23]~I .input_async_reset = "none";
defparam \OUT_B[23]~I .input_power_up = "low";
defparam \OUT_B[23]~I .input_register_mode = "none";
defparam \OUT_B[23]~I .input_sync_reset = "none";
defparam \OUT_B[23]~I .oe_async_reset = "none";
defparam \OUT_B[23]~I .oe_power_up = "low";
defparam \OUT_B[23]~I .oe_register_mode = "none";
defparam \OUT_B[23]~I .oe_sync_reset = "none";
defparam \OUT_B[23]~I .operation_mode = "output";
defparam \OUT_B[23]~I .output_async_reset = "none";
defparam \OUT_B[23]~I .output_power_up = "low";
defparam \OUT_B[23]~I .output_register_mode = "none";
defparam \OUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[22]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[22]));
// synopsys translate_off
defparam \OUT_B[22]~I .input_async_reset = "none";
defparam \OUT_B[22]~I .input_power_up = "low";
defparam \OUT_B[22]~I .input_register_mode = "none";
defparam \OUT_B[22]~I .input_sync_reset = "none";
defparam \OUT_B[22]~I .oe_async_reset = "none";
defparam \OUT_B[22]~I .oe_power_up = "low";
defparam \OUT_B[22]~I .oe_register_mode = "none";
defparam \OUT_B[22]~I .oe_sync_reset = "none";
defparam \OUT_B[22]~I .operation_mode = "output";
defparam \OUT_B[22]~I .output_async_reset = "none";
defparam \OUT_B[22]~I .output_power_up = "low";
defparam \OUT_B[22]~I .output_register_mode = "none";
defparam \OUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[21]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[21]));
// synopsys translate_off
defparam \OUT_B[21]~I .input_async_reset = "none";
defparam \OUT_B[21]~I .input_power_up = "low";
defparam \OUT_B[21]~I .input_register_mode = "none";
defparam \OUT_B[21]~I .input_sync_reset = "none";
defparam \OUT_B[21]~I .oe_async_reset = "none";
defparam \OUT_B[21]~I .oe_power_up = "low";
defparam \OUT_B[21]~I .oe_register_mode = "none";
defparam \OUT_B[21]~I .oe_sync_reset = "none";
defparam \OUT_B[21]~I .operation_mode = "output";
defparam \OUT_B[21]~I .output_async_reset = "none";
defparam \OUT_B[21]~I .output_power_up = "low";
defparam \OUT_B[21]~I .output_register_mode = "none";
defparam \OUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[20]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[20]));
// synopsys translate_off
defparam \OUT_B[20]~I .input_async_reset = "none";
defparam \OUT_B[20]~I .input_power_up = "low";
defparam \OUT_B[20]~I .input_register_mode = "none";
defparam \OUT_B[20]~I .input_sync_reset = "none";
defparam \OUT_B[20]~I .oe_async_reset = "none";
defparam \OUT_B[20]~I .oe_power_up = "low";
defparam \OUT_B[20]~I .oe_register_mode = "none";
defparam \OUT_B[20]~I .oe_sync_reset = "none";
defparam \OUT_B[20]~I .operation_mode = "output";
defparam \OUT_B[20]~I .output_async_reset = "none";
defparam \OUT_B[20]~I .output_power_up = "low";
defparam \OUT_B[20]~I .output_register_mode = "none";
defparam \OUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[19]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[19]));
// synopsys translate_off
defparam \OUT_B[19]~I .input_async_reset = "none";
defparam \OUT_B[19]~I .input_power_up = "low";
defparam \OUT_B[19]~I .input_register_mode = "none";
defparam \OUT_B[19]~I .input_sync_reset = "none";
defparam \OUT_B[19]~I .oe_async_reset = "none";
defparam \OUT_B[19]~I .oe_power_up = "low";
defparam \OUT_B[19]~I .oe_register_mode = "none";
defparam \OUT_B[19]~I .oe_sync_reset = "none";
defparam \OUT_B[19]~I .operation_mode = "output";
defparam \OUT_B[19]~I .output_async_reset = "none";
defparam \OUT_B[19]~I .output_power_up = "low";
defparam \OUT_B[19]~I .output_register_mode = "none";
defparam \OUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[18]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[18]));
// synopsys translate_off
defparam \OUT_B[18]~I .input_async_reset = "none";
defparam \OUT_B[18]~I .input_power_up = "low";
defparam \OUT_B[18]~I .input_register_mode = "none";
defparam \OUT_B[18]~I .input_sync_reset = "none";
defparam \OUT_B[18]~I .oe_async_reset = "none";
defparam \OUT_B[18]~I .oe_power_up = "low";
defparam \OUT_B[18]~I .oe_register_mode = "none";
defparam \OUT_B[18]~I .oe_sync_reset = "none";
defparam \OUT_B[18]~I .operation_mode = "output";
defparam \OUT_B[18]~I .output_async_reset = "none";
defparam \OUT_B[18]~I .output_power_up = "low";
defparam \OUT_B[18]~I .output_register_mode = "none";
defparam \OUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[17]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[17]));
// synopsys translate_off
defparam \OUT_B[17]~I .input_async_reset = "none";
defparam \OUT_B[17]~I .input_power_up = "low";
defparam \OUT_B[17]~I .input_register_mode = "none";
defparam \OUT_B[17]~I .input_sync_reset = "none";
defparam \OUT_B[17]~I .oe_async_reset = "none";
defparam \OUT_B[17]~I .oe_power_up = "low";
defparam \OUT_B[17]~I .oe_register_mode = "none";
defparam \OUT_B[17]~I .oe_sync_reset = "none";
defparam \OUT_B[17]~I .operation_mode = "output";
defparam \OUT_B[17]~I .output_async_reset = "none";
defparam \OUT_B[17]~I .output_power_up = "low";
defparam \OUT_B[17]~I .output_register_mode = "none";
defparam \OUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[16]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[16]));
// synopsys translate_off
defparam \OUT_B[16]~I .input_async_reset = "none";
defparam \OUT_B[16]~I .input_power_up = "low";
defparam \OUT_B[16]~I .input_register_mode = "none";
defparam \OUT_B[16]~I .input_sync_reset = "none";
defparam \OUT_B[16]~I .oe_async_reset = "none";
defparam \OUT_B[16]~I .oe_power_up = "low";
defparam \OUT_B[16]~I .oe_register_mode = "none";
defparam \OUT_B[16]~I .oe_sync_reset = "none";
defparam \OUT_B[16]~I .operation_mode = "output";
defparam \OUT_B[16]~I .output_async_reset = "none";
defparam \OUT_B[16]~I .output_power_up = "low";
defparam \OUT_B[16]~I .output_register_mode = "none";
defparam \OUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[15]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[15]));
// synopsys translate_off
defparam \OUT_B[15]~I .input_async_reset = "none";
defparam \OUT_B[15]~I .input_power_up = "low";
defparam \OUT_B[15]~I .input_register_mode = "none";
defparam \OUT_B[15]~I .input_sync_reset = "none";
defparam \OUT_B[15]~I .oe_async_reset = "none";
defparam \OUT_B[15]~I .oe_power_up = "low";
defparam \OUT_B[15]~I .oe_register_mode = "none";
defparam \OUT_B[15]~I .oe_sync_reset = "none";
defparam \OUT_B[15]~I .operation_mode = "output";
defparam \OUT_B[15]~I .output_async_reset = "none";
defparam \OUT_B[15]~I .output_power_up = "low";
defparam \OUT_B[15]~I .output_register_mode = "none";
defparam \OUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[14]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[14]));
// synopsys translate_off
defparam \OUT_B[14]~I .input_async_reset = "none";
defparam \OUT_B[14]~I .input_power_up = "low";
defparam \OUT_B[14]~I .input_register_mode = "none";
defparam \OUT_B[14]~I .input_sync_reset = "none";
defparam \OUT_B[14]~I .oe_async_reset = "none";
defparam \OUT_B[14]~I .oe_power_up = "low";
defparam \OUT_B[14]~I .oe_register_mode = "none";
defparam \OUT_B[14]~I .oe_sync_reset = "none";
defparam \OUT_B[14]~I .operation_mode = "output";
defparam \OUT_B[14]~I .output_async_reset = "none";
defparam \OUT_B[14]~I .output_power_up = "low";
defparam \OUT_B[14]~I .output_register_mode = "none";
defparam \OUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[13]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[13]));
// synopsys translate_off
defparam \OUT_B[13]~I .input_async_reset = "none";
defparam \OUT_B[13]~I .input_power_up = "low";
defparam \OUT_B[13]~I .input_register_mode = "none";
defparam \OUT_B[13]~I .input_sync_reset = "none";
defparam \OUT_B[13]~I .oe_async_reset = "none";
defparam \OUT_B[13]~I .oe_power_up = "low";
defparam \OUT_B[13]~I .oe_register_mode = "none";
defparam \OUT_B[13]~I .oe_sync_reset = "none";
defparam \OUT_B[13]~I .operation_mode = "output";
defparam \OUT_B[13]~I .output_async_reset = "none";
defparam \OUT_B[13]~I .output_power_up = "low";
defparam \OUT_B[13]~I .output_register_mode = "none";
defparam \OUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[12]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[12]));
// synopsys translate_off
defparam \OUT_B[12]~I .input_async_reset = "none";
defparam \OUT_B[12]~I .input_power_up = "low";
defparam \OUT_B[12]~I .input_register_mode = "none";
defparam \OUT_B[12]~I .input_sync_reset = "none";
defparam \OUT_B[12]~I .oe_async_reset = "none";
defparam \OUT_B[12]~I .oe_power_up = "low";
defparam \OUT_B[12]~I .oe_register_mode = "none";
defparam \OUT_B[12]~I .oe_sync_reset = "none";
defparam \OUT_B[12]~I .operation_mode = "output";
defparam \OUT_B[12]~I .output_async_reset = "none";
defparam \OUT_B[12]~I .output_power_up = "low";
defparam \OUT_B[12]~I .output_register_mode = "none";
defparam \OUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[11]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[11]));
// synopsys translate_off
defparam \OUT_B[11]~I .input_async_reset = "none";
defparam \OUT_B[11]~I .input_power_up = "low";
defparam \OUT_B[11]~I .input_register_mode = "none";
defparam \OUT_B[11]~I .input_sync_reset = "none";
defparam \OUT_B[11]~I .oe_async_reset = "none";
defparam \OUT_B[11]~I .oe_power_up = "low";
defparam \OUT_B[11]~I .oe_register_mode = "none";
defparam \OUT_B[11]~I .oe_sync_reset = "none";
defparam \OUT_B[11]~I .operation_mode = "output";
defparam \OUT_B[11]~I .output_async_reset = "none";
defparam \OUT_B[11]~I .output_power_up = "low";
defparam \OUT_B[11]~I .output_register_mode = "none";
defparam \OUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[10]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[10]));
// synopsys translate_off
defparam \OUT_B[10]~I .input_async_reset = "none";
defparam \OUT_B[10]~I .input_power_up = "low";
defparam \OUT_B[10]~I .input_register_mode = "none";
defparam \OUT_B[10]~I .input_sync_reset = "none";
defparam \OUT_B[10]~I .oe_async_reset = "none";
defparam \OUT_B[10]~I .oe_power_up = "low";
defparam \OUT_B[10]~I .oe_register_mode = "none";
defparam \OUT_B[10]~I .oe_sync_reset = "none";
defparam \OUT_B[10]~I .operation_mode = "output";
defparam \OUT_B[10]~I .output_async_reset = "none";
defparam \OUT_B[10]~I .output_power_up = "low";
defparam \OUT_B[10]~I .output_register_mode = "none";
defparam \OUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[9]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[9]));
// synopsys translate_off
defparam \OUT_B[9]~I .input_async_reset = "none";
defparam \OUT_B[9]~I .input_power_up = "low";
defparam \OUT_B[9]~I .input_register_mode = "none";
defparam \OUT_B[9]~I .input_sync_reset = "none";
defparam \OUT_B[9]~I .oe_async_reset = "none";
defparam \OUT_B[9]~I .oe_power_up = "low";
defparam \OUT_B[9]~I .oe_register_mode = "none";
defparam \OUT_B[9]~I .oe_sync_reset = "none";
defparam \OUT_B[9]~I .operation_mode = "output";
defparam \OUT_B[9]~I .output_async_reset = "none";
defparam \OUT_B[9]~I .output_power_up = "low";
defparam \OUT_B[9]~I .output_register_mode = "none";
defparam \OUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[8]~I (
	.datain(\inst|inst14[30]~32_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[8]));
// synopsys translate_off
defparam \OUT_B[8]~I .input_async_reset = "none";
defparam \OUT_B[8]~I .input_power_up = "low";
defparam \OUT_B[8]~I .input_register_mode = "none";
defparam \OUT_B[8]~I .input_sync_reset = "none";
defparam \OUT_B[8]~I .oe_async_reset = "none";
defparam \OUT_B[8]~I .oe_power_up = "low";
defparam \OUT_B[8]~I .oe_register_mode = "none";
defparam \OUT_B[8]~I .oe_sync_reset = "none";
defparam \OUT_B[8]~I .operation_mode = "output";
defparam \OUT_B[8]~I .output_async_reset = "none";
defparam \OUT_B[8]~I .output_power_up = "low";
defparam \OUT_B[8]~I .output_register_mode = "none";
defparam \OUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[7]~I (
	.datain(\inst|inst14[7]~34_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[7]));
// synopsys translate_off
defparam \OUT_B[7]~I .input_async_reset = "none";
defparam \OUT_B[7]~I .input_power_up = "low";
defparam \OUT_B[7]~I .input_register_mode = "none";
defparam \OUT_B[7]~I .input_sync_reset = "none";
defparam \OUT_B[7]~I .oe_async_reset = "none";
defparam \OUT_B[7]~I .oe_power_up = "low";
defparam \OUT_B[7]~I .oe_register_mode = "none";
defparam \OUT_B[7]~I .oe_sync_reset = "none";
defparam \OUT_B[7]~I .operation_mode = "output";
defparam \OUT_B[7]~I .output_async_reset = "none";
defparam \OUT_B[7]~I .output_power_up = "low";
defparam \OUT_B[7]~I .output_register_mode = "none";
defparam \OUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[6]~I (
	.datain(\inst|inst14[6]~35_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[6]));
// synopsys translate_off
defparam \OUT_B[6]~I .input_async_reset = "none";
defparam \OUT_B[6]~I .input_power_up = "low";
defparam \OUT_B[6]~I .input_register_mode = "none";
defparam \OUT_B[6]~I .input_sync_reset = "none";
defparam \OUT_B[6]~I .oe_async_reset = "none";
defparam \OUT_B[6]~I .oe_power_up = "low";
defparam \OUT_B[6]~I .oe_register_mode = "none";
defparam \OUT_B[6]~I .oe_sync_reset = "none";
defparam \OUT_B[6]~I .operation_mode = "output";
defparam \OUT_B[6]~I .output_async_reset = "none";
defparam \OUT_B[6]~I .output_power_up = "low";
defparam \OUT_B[6]~I .output_register_mode = "none";
defparam \OUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[5]~I (
	.datain(\inst|inst14[5]~36_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[5]));
// synopsys translate_off
defparam \OUT_B[5]~I .input_async_reset = "none";
defparam \OUT_B[5]~I .input_power_up = "low";
defparam \OUT_B[5]~I .input_register_mode = "none";
defparam \OUT_B[5]~I .input_sync_reset = "none";
defparam \OUT_B[5]~I .oe_async_reset = "none";
defparam \OUT_B[5]~I .oe_power_up = "low";
defparam \OUT_B[5]~I .oe_register_mode = "none";
defparam \OUT_B[5]~I .oe_sync_reset = "none";
defparam \OUT_B[5]~I .operation_mode = "output";
defparam \OUT_B[5]~I .output_async_reset = "none";
defparam \OUT_B[5]~I .output_power_up = "low";
defparam \OUT_B[5]~I .output_register_mode = "none";
defparam \OUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[4]~I (
	.datain(\inst|inst14[4]~37_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[4]));
// synopsys translate_off
defparam \OUT_B[4]~I .input_async_reset = "none";
defparam \OUT_B[4]~I .input_power_up = "low";
defparam \OUT_B[4]~I .input_register_mode = "none";
defparam \OUT_B[4]~I .input_sync_reset = "none";
defparam \OUT_B[4]~I .oe_async_reset = "none";
defparam \OUT_B[4]~I .oe_power_up = "low";
defparam \OUT_B[4]~I .oe_register_mode = "none";
defparam \OUT_B[4]~I .oe_sync_reset = "none";
defparam \OUT_B[4]~I .operation_mode = "output";
defparam \OUT_B[4]~I .output_async_reset = "none";
defparam \OUT_B[4]~I .output_power_up = "low";
defparam \OUT_B[4]~I .output_register_mode = "none";
defparam \OUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[3]~I (
	.datain(\inst|inst14[3]~38_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[3]));
// synopsys translate_off
defparam \OUT_B[3]~I .input_async_reset = "none";
defparam \OUT_B[3]~I .input_power_up = "low";
defparam \OUT_B[3]~I .input_register_mode = "none";
defparam \OUT_B[3]~I .input_sync_reset = "none";
defparam \OUT_B[3]~I .oe_async_reset = "none";
defparam \OUT_B[3]~I .oe_power_up = "low";
defparam \OUT_B[3]~I .oe_register_mode = "none";
defparam \OUT_B[3]~I .oe_sync_reset = "none";
defparam \OUT_B[3]~I .operation_mode = "output";
defparam \OUT_B[3]~I .output_async_reset = "none";
defparam \OUT_B[3]~I .output_power_up = "low";
defparam \OUT_B[3]~I .output_register_mode = "none";
defparam \OUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[2]~I (
	.datain(\inst|inst14[2]~39_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[2]));
// synopsys translate_off
defparam \OUT_B[2]~I .input_async_reset = "none";
defparam \OUT_B[2]~I .input_power_up = "low";
defparam \OUT_B[2]~I .input_register_mode = "none";
defparam \OUT_B[2]~I .input_sync_reset = "none";
defparam \OUT_B[2]~I .oe_async_reset = "none";
defparam \OUT_B[2]~I .oe_power_up = "low";
defparam \OUT_B[2]~I .oe_register_mode = "none";
defparam \OUT_B[2]~I .oe_sync_reset = "none";
defparam \OUT_B[2]~I .operation_mode = "output";
defparam \OUT_B[2]~I .output_async_reset = "none";
defparam \OUT_B[2]~I .output_power_up = "low";
defparam \OUT_B[2]~I .output_register_mode = "none";
defparam \OUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[1]~I (
	.datain(\inst|inst14[1]~40_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[1]));
// synopsys translate_off
defparam \OUT_B[1]~I .input_async_reset = "none";
defparam \OUT_B[1]~I .input_power_up = "low";
defparam \OUT_B[1]~I .input_register_mode = "none";
defparam \OUT_B[1]~I .input_sync_reset = "none";
defparam \OUT_B[1]~I .oe_async_reset = "none";
defparam \OUT_B[1]~I .oe_power_up = "low";
defparam \OUT_B[1]~I .oe_register_mode = "none";
defparam \OUT_B[1]~I .oe_sync_reset = "none";
defparam \OUT_B[1]~I .operation_mode = "output";
defparam \OUT_B[1]~I .output_async_reset = "none";
defparam \OUT_B[1]~I .output_power_up = "low";
defparam \OUT_B[1]~I .output_register_mode = "none";
defparam \OUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[0]~I (
	.datain(\inst|inst14[0]~41_combout ),
	.oe(\inst|inst14[31]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[0]));
// synopsys translate_off
defparam \OUT_B[0]~I .input_async_reset = "none";
defparam \OUT_B[0]~I .input_power_up = "low";
defparam \OUT_B[0]~I .input_register_mode = "none";
defparam \OUT_B[0]~I .input_sync_reset = "none";
defparam \OUT_B[0]~I .oe_async_reset = "none";
defparam \OUT_B[0]~I .oe_power_up = "low";
defparam \OUT_B[0]~I .oe_register_mode = "none";
defparam \OUT_B[0]~I .oe_sync_reset = "none";
defparam \OUT_B[0]~I .operation_mode = "output";
defparam \OUT_B[0]~I .output_async_reset = "none";
defparam \OUT_B[0]~I .output_power_up = "low";
defparam \OUT_B[0]~I .output_register_mode = "none";
defparam \OUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[7]~I (
	.datain(\inst1|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[7]));
// synopsys translate_off
defparam \OUT_MBR[7]~I .input_async_reset = "none";
defparam \OUT_MBR[7]~I .input_power_up = "low";
defparam \OUT_MBR[7]~I .input_register_mode = "none";
defparam \OUT_MBR[7]~I .input_sync_reset = "none";
defparam \OUT_MBR[7]~I .oe_async_reset = "none";
defparam \OUT_MBR[7]~I .oe_power_up = "low";
defparam \OUT_MBR[7]~I .oe_register_mode = "none";
defparam \OUT_MBR[7]~I .oe_sync_reset = "none";
defparam \OUT_MBR[7]~I .operation_mode = "output";
defparam \OUT_MBR[7]~I .output_async_reset = "none";
defparam \OUT_MBR[7]~I .output_power_up = "low";
defparam \OUT_MBR[7]~I .output_register_mode = "none";
defparam \OUT_MBR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[6]~I (
	.datain(\inst1|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[6]));
// synopsys translate_off
defparam \OUT_MBR[6]~I .input_async_reset = "none";
defparam \OUT_MBR[6]~I .input_power_up = "low";
defparam \OUT_MBR[6]~I .input_register_mode = "none";
defparam \OUT_MBR[6]~I .input_sync_reset = "none";
defparam \OUT_MBR[6]~I .oe_async_reset = "none";
defparam \OUT_MBR[6]~I .oe_power_up = "low";
defparam \OUT_MBR[6]~I .oe_register_mode = "none";
defparam \OUT_MBR[6]~I .oe_sync_reset = "none";
defparam \OUT_MBR[6]~I .operation_mode = "output";
defparam \OUT_MBR[6]~I .output_async_reset = "none";
defparam \OUT_MBR[6]~I .output_power_up = "low";
defparam \OUT_MBR[6]~I .output_register_mode = "none";
defparam \OUT_MBR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[5]~I (
	.datain(\inst1|inst2|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[5]));
// synopsys translate_off
defparam \OUT_MBR[5]~I .input_async_reset = "none";
defparam \OUT_MBR[5]~I .input_power_up = "low";
defparam \OUT_MBR[5]~I .input_register_mode = "none";
defparam \OUT_MBR[5]~I .input_sync_reset = "none";
defparam \OUT_MBR[5]~I .oe_async_reset = "none";
defparam \OUT_MBR[5]~I .oe_power_up = "low";
defparam \OUT_MBR[5]~I .oe_register_mode = "none";
defparam \OUT_MBR[5]~I .oe_sync_reset = "none";
defparam \OUT_MBR[5]~I .operation_mode = "output";
defparam \OUT_MBR[5]~I .output_async_reset = "none";
defparam \OUT_MBR[5]~I .output_power_up = "low";
defparam \OUT_MBR[5]~I .output_register_mode = "none";
defparam \OUT_MBR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[4]~I (
	.datain(\inst1|inst2|inst3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[4]));
// synopsys translate_off
defparam \OUT_MBR[4]~I .input_async_reset = "none";
defparam \OUT_MBR[4]~I .input_power_up = "low";
defparam \OUT_MBR[4]~I .input_register_mode = "none";
defparam \OUT_MBR[4]~I .input_sync_reset = "none";
defparam \OUT_MBR[4]~I .oe_async_reset = "none";
defparam \OUT_MBR[4]~I .oe_power_up = "low";
defparam \OUT_MBR[4]~I .oe_register_mode = "none";
defparam \OUT_MBR[4]~I .oe_sync_reset = "none";
defparam \OUT_MBR[4]~I .operation_mode = "output";
defparam \OUT_MBR[4]~I .output_async_reset = "none";
defparam \OUT_MBR[4]~I .output_power_up = "low";
defparam \OUT_MBR[4]~I .output_register_mode = "none";
defparam \OUT_MBR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[3]~I (
	.datain(\inst1|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[3]));
// synopsys translate_off
defparam \OUT_MBR[3]~I .input_async_reset = "none";
defparam \OUT_MBR[3]~I .input_power_up = "low";
defparam \OUT_MBR[3]~I .input_register_mode = "none";
defparam \OUT_MBR[3]~I .input_sync_reset = "none";
defparam \OUT_MBR[3]~I .oe_async_reset = "none";
defparam \OUT_MBR[3]~I .oe_power_up = "low";
defparam \OUT_MBR[3]~I .oe_register_mode = "none";
defparam \OUT_MBR[3]~I .oe_sync_reset = "none";
defparam \OUT_MBR[3]~I .operation_mode = "output";
defparam \OUT_MBR[3]~I .output_async_reset = "none";
defparam \OUT_MBR[3]~I .output_power_up = "low";
defparam \OUT_MBR[3]~I .output_register_mode = "none";
defparam \OUT_MBR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[2]~I (
	.datain(\inst1|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[2]));
// synopsys translate_off
defparam \OUT_MBR[2]~I .input_async_reset = "none";
defparam \OUT_MBR[2]~I .input_power_up = "low";
defparam \OUT_MBR[2]~I .input_register_mode = "none";
defparam \OUT_MBR[2]~I .input_sync_reset = "none";
defparam \OUT_MBR[2]~I .oe_async_reset = "none";
defparam \OUT_MBR[2]~I .oe_power_up = "low";
defparam \OUT_MBR[2]~I .oe_register_mode = "none";
defparam \OUT_MBR[2]~I .oe_sync_reset = "none";
defparam \OUT_MBR[2]~I .operation_mode = "output";
defparam \OUT_MBR[2]~I .output_async_reset = "none";
defparam \OUT_MBR[2]~I .output_power_up = "low";
defparam \OUT_MBR[2]~I .output_register_mode = "none";
defparam \OUT_MBR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[1]~I (
	.datain(\inst1|inst3|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[1]));
// synopsys translate_off
defparam \OUT_MBR[1]~I .input_async_reset = "none";
defparam \OUT_MBR[1]~I .input_power_up = "low";
defparam \OUT_MBR[1]~I .input_register_mode = "none";
defparam \OUT_MBR[1]~I .input_sync_reset = "none";
defparam \OUT_MBR[1]~I .oe_async_reset = "none";
defparam \OUT_MBR[1]~I .oe_power_up = "low";
defparam \OUT_MBR[1]~I .oe_register_mode = "none";
defparam \OUT_MBR[1]~I .oe_sync_reset = "none";
defparam \OUT_MBR[1]~I .operation_mode = "output";
defparam \OUT_MBR[1]~I .output_async_reset = "none";
defparam \OUT_MBR[1]~I .output_power_up = "low";
defparam \OUT_MBR[1]~I .output_register_mode = "none";
defparam \OUT_MBR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_MBR[0]~I (
	.datain(\inst1|inst3|inst3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MBR[0]));
// synopsys translate_off
defparam \OUT_MBR[0]~I .input_async_reset = "none";
defparam \OUT_MBR[0]~I .input_power_up = "low";
defparam \OUT_MBR[0]~I .input_register_mode = "none";
defparam \OUT_MBR[0]~I .input_sync_reset = "none";
defparam \OUT_MBR[0]~I .oe_async_reset = "none";
defparam \OUT_MBR[0]~I .oe_power_up = "low";
defparam \OUT_MBR[0]~I .oe_register_mode = "none";
defparam \OUT_MBR[0]~I .oe_sync_reset = "none";
defparam \OUT_MBR[0]~I .operation_mode = "output";
defparam \OUT_MBR[0]~I .output_async_reset = "none";
defparam \OUT_MBR[0]~I .output_power_up = "low";
defparam \OUT_MBR[0]~I .output_register_mode = "none";
defparam \OUT_MBR[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
