#type; TCON_TV
#base; TCON_TV0 0x05470000

#regdef; TV_GCTL_REG; 0x0000; TV Global Control Register
#regdef; TV_GINT0_REG; 0x0004; TV Global Interrupt Register0
#regdef; TV_GINT1_REG; 0x0008; TV Global Interrupt Register1
#regdef; TV_SRC_CTL_REG; 0x0040; TV Source Control Register
#regdef; TV_CTL_REG; 0x0090; TV Control Register
#regdef; TV_BASIC0_REG; 0x0094; TV Basic Timing Register0
#regdef; TV_BASIC1_REG; 0x0098; TV Basic Timing Register1
#regdef; TV_BASIC2_REG; 0x009C; TV Basic Timing Register2
#regdef; TV_BASIC3_REG; 0x00A0; TV Basic Timing Register3
#regdef; TV_BASIC4_REG; 0x00A4; TV Basic Timing Register4
#regdef; TV_BASIC5_REG; 0x00A8; TV Basic Timing Register5
#regdef; TV_IO_POL_REG; 0x00B8; TV SYNC Signal Polarity Register was: 0x0088
#regdef; TV_IO_TRI_REG; 0x00BC; TV SYNC Signal IO Control Register was: 0x008C
#regdef; TV_DEBUG_REG; 0x00FC; TV Debug Register
#regdef; TV_CEU_CTL_REG; 0x0100; TV CEU Control Register
#regdef; TV_CEU_COEF_MUL_REG; 0x0110 11; TV CEU Coefficient Register0 0x0110+N*0x04(N=0-10)
#regdef; TV_CEU_COEF_RANG_REG; 0x0140 3; TV CEU Coefficient Register2 0x0140+N*0x04(N=0-2)
#regdef; TV_SAFE_PERIOD_REG; 0x01F0; TV Safe Period Register
#regdef; TV_FILL_CTL_REG; 0x0300; TV Fill Data Control Register
#aggreg; TV_FILL; 0x0304 3; TV Fill Channel [0..2]
#regdef; TV_FILL_BEGIN_REG;0x000;TV Fill Data Begin Register 0x0304+N*0x0C(N=0–2)
#regdef; TV_FILL_END_REG;0x004;TV Fill Data End Register 0x0308+N*0x0C(N=0–2)
#regdef; TV_FILL_DATA_REG;0x008;TV Fill Data Value Register 0x030C+N*0x0C(N=0–2)
#aggregend;
#regdef; TV_DATA_IO_POL0_REG; 0x0330; TCON Data IO Polarity Control0
#regdef; TV_DATA_IO_POL1_REG; 0x0334; TCON Data IO Polarity Control1
#regdef; TV_DATA_IO_TRI0_REG; 0x0338; TCON Data IO Enable Control0
#regdef; TV_DATA_IO_TRI1_REG; 0x033C; TCON Data IO Enable Control1
#regdef; TV_PIXELDEPTH_MODE_REG; 0x0340; TV Pixeldepth Mode Control Register

#regdef; padding 0; 0x01000; set size
#typeend;
